Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Sep  4 17:09:16 2023
| Host         : DESKTOP-IDDFDEU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_loop_control_sets_placed.rpt
| Design       : hdmi_loop
| Device       : xc7k325t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   521 |
| Unused register locations in slices containing registers |  2539 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1402 |          504 |
| No           | No                    | Yes                    |             298 |          122 |
| No           | Yes                   | No                     |             435 |          169 |
| Yes          | No                    | No                     |            1261 |          562 |
| Yes          | No                    | Yes                    |            1150 |          479 |
| Yes          | Yes                   | No                     |             899 |          417 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal               |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg_CE_cooolgate_en_sig_1280                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[5][0]_CE_cooolgate_en_sig_1240                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                          | timing_gen_xy_m1/x_cnt_reg[5]_CE_cooolgate_en_sig_1306                                                                                                                                                                              | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/longitude_we_reg_CE_cooolgate_en_sig_1290                                                                                                                                                                                | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[1][0]_CE_cooolgate_en_sig_1232                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[11]_CE_cooolgate_en_sig_1402                                                                                                                                                   | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]_CE_cooolgate_en_sig_1403                                                                                                                                                   | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[11]_CE_cooolgate_en_sig_1404                                                                                                                                                   | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/icon_x_reg[2][0]_CE_cooolgate_en_sig_1252                                                                                                                                                                                   | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits_reg[6]_CE_cooolgate_en_sig_1176                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[14][0]_CE_cooolgate_en_sig_1230                                                                                                                                                                                | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits_reg[0]_CE_cooolgate_en_sig_1170                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits_reg[2]_CE_cooolgate_en_sig_1172                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits_reg[3]_CE_cooolgate_en_sig_1173                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits_reg[1]_CE_cooolgate_en_sig_1171                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits_reg[4]_CE_cooolgate_en_sig_1174                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits_reg[7]_CE_cooolgate_en_sig_1177                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits_reg[5]_CE_cooolgate_en_sig_1175                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                        | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][8]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][6]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][9]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][7]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][7]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][8]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_1156                                                                                                                           | reset_power_on_m1/c_state1                                                                                                                                                                                                              |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_1156                                                                                                                           | reset_power_on_m1/c_state1_0                                                                                                                                                                                                            |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][9]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][7]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][4]_P                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]_CE_cooolgate_en_sig_1340                                                                                                                                                    | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[1]_CE_cooolgate_en_sig_1338                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/stop_reg_CE_cooolgate_en_sig_1341                                                                                                                                                                   | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[4]_CE_cooolgate_en_sig_1342                                                                                                                                                    | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/I2C_SlaveController/FSM_gray_state_reg[1]_CE_cooolgate_en_sig_1339                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][5]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][5]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][9]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][6]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_flag_reg_CE_cooolgate_en_sig_1274                                                                                                                                                                              | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][11]_P_0 |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][11]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][9]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][7]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][4]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][4]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/icon_x_reg[1][0]_CE_cooolgate_en_sig_1250                                                                                                                                                                                   | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][6]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][3]_C                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][4]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][3]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][8]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][8]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][10]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][11]_P                                                                                                                                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][0]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][10]_P                                                                                                                                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][2]_C                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[0]_CE_cooolgate_en_sig_1304                                                                                                                                                    | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/bit_cnt_reg[2]_CE_cooolgate_en_sig_1361                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/start_reg_CE_cooolgate_en_sig_1375                                                                                                                                                                  | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/icon_x_reg[3][0]_CE_cooolgate_en_sig_1254                                                                                                                                                                                   | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[1]_CE_cooolgate_en_sig_1307                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/start_reg_CE_cooolgate_en_sig_1377                                                                                                                                                                  | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/I2C_SlaveController/rd_wrn_reg_CE_cooolgate_en_sig_1265                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/instruct_cnt_reg[0]_C_CE_cooolgate_en_sig_1287                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_data_valid_reg_CE_cooolgate_en_sig_1293                                                                                                                                                                | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][5]_P_1  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][5]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg_CE_cooolgate_en_sig_1279                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/I2C_SlaveController/rd_wrn_reg_CE_cooolgate_en_sig_1264                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_reg_CE_cooolgate_en_sig_1270                                                                                                                                               | reset_power_on_m1/c_state1                                                                                                                                                                                                              |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/instruct_cnt_reg[1]_C_CE_cooolgate_en_sig_1269                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/i_vs_d1_reg_CE_cooolgate_en_sig_1296                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/icon_x_reg[4][0]_CE_cooolgate_en_sig_1256                                                                                                                                                                                   | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/instruct_cnt_reg[3]_C_CE_cooolgate_en_sig_1267                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg_CE_cooolgate_en_sig_1278                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/dout_reg_CE_cooolgate_en_sig_1289                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg_CE_cooolgate_en_sig_1288                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg_CE_cooolgate_en_sig_1277                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]_CE_cooolgate_en_sig_1396                                                                                                                                                    | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[15]_CE_cooolgate_en_sig_1394                                                                                                                                                   | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[14]_CE_cooolgate_en_sig_1405                                                                                                                                                   | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]_CE_cooolgate_en_sig_1395                                                                                                                                                    | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | timing_gen_xy_m1/x_cnt_reg[6]_CE_cooolgate_en_sig_1305                                                                                                                                                                              | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                          | timing_gen_xy_m1/x_cnt_reg[4]_CE_cooolgate_en_sig_1313                                                                                                                                                                              | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/instruct_cnt_reg[2]_C_CE_cooolgate_en_sig_1273                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/core_txd_reg_CE_cooolgate_en_sig_1271                                                                                                                                               | reset_power_on_m1/c_state1_0                                                                                                                                                                                                            |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg_CE_cooolgate_en_sig_1276                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/cycle_cnt_reg[4]_CE_cooolgate_en_sig_1295                                                                                                                                                                 | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/bit_cnt_reg[0]_CE_cooolgate_en_sig_1393                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]_CE_cooolgate_en_sig_1303                                                                                                                                                    | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_CE_cooolgate_en_sig_1308                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_CE_cooolgate_en_sig_1309                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg_CE_cooolgate_en_sig_1310                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[2]_CE_cooolgate_en_sig_1314                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg_CE_cooolgate_en_sig_1311                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/I2C_SlaveController/FSM_gray_state_reg[2]_CE_cooolgate_en_sig_1315                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[5]_CE_cooolgate_en_sig_1374                                                                                                                                                    | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[5]_CE_cooolgate_en_sig_1376                                                                                                                                                    | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/cycle_cnt_reg[7]_CE_cooolgate_en_sig_1371                                                                                                                                                                 | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/I2C_SlaveController/FSM_gray_state_reg[0]_CE_cooolgate_en_sig_1373                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[0]_CE_cooolgate_en_sig_1372                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/bit_cnt_reg[1]_CE_cooolgate_en_sig_1370                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[4][0]_CE_cooolgate_en_sig_1214                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_1188                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][1]_C                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_1189                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][11]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[15][0]_CE_cooolgate_en_sig_1196                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[18][0]_CE_cooolgate_en_sig_1202                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/read_reg_CE_cooolgate_en_sig_1326                                                                                                                                                                   | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/stop_reg_CE_cooolgate_en_sig_1343                                                                                                                                                                   | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/read_reg_CE_cooolgate_en_sig_1324                                                                                                                                                                   | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[1]_CE_cooolgate_en_sig_1325                                                                                                                                                    | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[1]_CE_cooolgate_en_sig_1323                                                                                                                                                    | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][1]_P                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[2][0]_CE_cooolgate_en_sig_1210                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][2]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[16][0]_CE_cooolgate_en_sig_1198                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[3][0]_CE_cooolgate_en_sig_1212                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][0]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][4]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[19][0]_CE_cooolgate_en_sig_1204                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][3]_C                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][0]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[17][0]_CE_cooolgate_en_sig_1200                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][2]_C                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][1]_C                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][1]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][11]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][3]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[1][0]_CE_cooolgate_en_sig_1208                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[6][0]_CE_cooolgate_en_sig_1218                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][10]_P_0                                                                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][10]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_CE_cooolgate_en_sig_1332                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[1]_CE_cooolgate_en_sig_1331                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][2]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][0]_P                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_CE_cooolgate_en_sig_1158                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][5]_P_1                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][5]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][4]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][11]_P_0                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][6]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[5][0]_CE_cooolgate_en_sig_1216                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[10][0]_CE_cooolgate_en_sig_1222                                                                                                                                                                                | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[7][0]_CE_cooolgate_en_sig_1220                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[13][0]_CE_cooolgate_en_sig_1228                                                                                                                                                                                | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[11][0]_CE_cooolgate_en_sig_1224                                                                                                                                                                                | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[12][0]_CE_cooolgate_en_sig_1226                                                                                                                                                                                | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1383                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          | timing_gen_xy_m1/x_cnt_reg[1]_CE_cooolgate_en_sig_1328                                                                                                                                                                              | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                        | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                      | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                      | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          | timing_gen_xy_m1/x_cnt_reg[3]_CE_cooolgate_en_sig_1330                                                                                                                                                                              | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                          | timing_gen_xy_m1/x_cnt_reg[2]_CE_cooolgate_en_sig_1329                                                                                                                                                                              | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][6]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][6]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][9]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][9]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][7]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][7]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][8]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][8]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][7]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][7]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][4]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][4]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][5]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][5]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][9]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][9]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][6]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][6]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][3]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][3]_C                                                                                                                                                                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][8]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][8]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][11]_P   |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][11]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][0]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][0]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg_CE_cooolgate_en_sig_1312                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]_CE_cooolgate_en_sig_1360                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[2]_CE_cooolgate_en_sig_1359                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg_CE_cooolgate_en_sig_1299                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[5]_CE_cooolgate_en_sig_1301                                                                                                                                    | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[2]_CE_cooolgate_en_sig_1292                                                                                                                                    | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg_CE_cooolgate_en_sig_1297                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg_CE_cooolgate_en_sig_1300                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg_CE_cooolgate_en_sig_1298                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[4]_CE_cooolgate_en_sig_1275                                                                                                                                    | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1390                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1388                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1389                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[0]_CE_cooolgate_en_sig_1392                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                        |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1391                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg_CE_cooolgate_en_sig_1291                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1362                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1385                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1384                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1381                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1378                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1387                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_1317                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_1316                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1358                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[0]_CE_cooolgate_en_sig_1322                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1382                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1364                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1386                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1366                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1379                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1365                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1363                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1380                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1367                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1368                                                                                                                           | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_1321                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_1318                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[2]_CE_cooolgate_en_sig_1369                                                                                                                                    | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_1319                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_1320                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][10]_P   |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][10]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][1]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][1]_C                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1350                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1345                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1347                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_CE_cooolgate_en_sig_1344                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1346                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_1327                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1348                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1353                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1349                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1355                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1352                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1356                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1351                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1357                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1354                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][2]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][2]_C                                                                                                                                                                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][1]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][1]_C                                                                                                                                                                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][3]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][3]_C                                                                                                                                                                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][10]_P_0 |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][10]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][2]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][2]_C                                                                                                                                                                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][0]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][0]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[2][0]_CE_cooolgate_en_sig_1234                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[3][0]_CE_cooolgate_en_sig_1236                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[4][0]_CE_cooolgate_en_sig_1238                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/find_mouse_reg_CE_cooolgate_en_sig_1294                                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[9][0]_CE_cooolgate_en_sig_1248                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[8][0]_CE_cooolgate_en_sig_1246                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[7][0]_CE_cooolgate_en_sig_1244                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[6][0]_CE_cooolgate_en_sig_1242                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/vs_d0_reg_CE_cooolgate_en_sig_1302                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[1][1]_CE_cooolgate_en_sig_1233                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[5][1]_CE_cooolgate_en_sig_1241                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[3][1]_CE_cooolgate_en_sig_1213                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[14][1]_CE_cooolgate_en_sig_1231                                                                                                                                                                                | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[2][1]_CE_cooolgate_en_sig_1235                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[5][1]_CE_cooolgate_en_sig_1217                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[1][1]_CE_cooolgate_en_sig_1209                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]_CE_cooolgate_en_sig_1262                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[3][1]_CE_cooolgate_en_sig_1237                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]_CE_cooolgate_en_sig_1260                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/cycle_cnt_reg[6]_CE_cooolgate_en_sig_1261                                                                                                                                                                 | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[4][1]_CE_cooolgate_en_sig_1215                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[12][1]_CE_cooolgate_en_sig_1227                                                                                                                                                                                | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[6][1]_CE_cooolgate_en_sig_1219                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[17][1]_CE_cooolgate_en_sig_1201                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                          | plot_m1/icon_x_reg[2][1]_CE_cooolgate_en_sig_1253                                                                                                                                                                                   | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                             |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[4][1]_CE_cooolgate_en_sig_1239                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  vout1_clk_OBUF                          | plot_m1/icon_x_reg[1][1]_CE_cooolgate_en_sig_1251                                                                                                                                                                                   | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[11][1]_CE_cooolgate_en_sig_1225                                                                                                                                                                                | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[13][1]_CE_cooolgate_en_sig_1229                                                                                                                                                                                | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[10][1]_CE_cooolgate_en_sig_1223                                                                                                                                                                                | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  vout1_clk_OBUF                          | plot_m1/icon_x_reg[3][1]_CE_cooolgate_en_sig_1255                                                                                                                                                                                   | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[9][1]_CE_cooolgate_en_sig_1249                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | plot_m1/icon_x_reg[4][1]_CE_cooolgate_en_sig_1257                                                                                                                                                                                   | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[8][1]_CE_cooolgate_en_sig_1247                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[2][1]_CE_cooolgate_en_sig_1211                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[6][1]_CE_cooolgate_en_sig_1243                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[1]_CE_cooolgate_en_sig_1263                                                                                                                                    | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[18][1]_CE_cooolgate_en_sig_1203                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[19][1]_CE_cooolgate_en_sig_1205                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[15][1]_CE_cooolgate_en_sig_1197                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[7][1]_CE_cooolgate_en_sig_1245                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]_6                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[7][1]_CE_cooolgate_en_sig_1221                                                                                                                                                                           | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[16][1]_CE_cooolgate_en_sig_1199                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     | reset_power_on_m1/c_state1                                                                                                                                                                                                              |                2 |              3 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     | reset_power_on_m1/c_state1_0                                                                                                                                                                                                            |                2 |              3 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/I2C_SlaveController/bitCount_reg[0]_CE_cooolgate_en_sig_1259                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              3 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[0]_CE_cooolgate_en_sig_1258                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/FSM_sequential_state_reg[0]_CE_cooolgate_en_sig_1206                                                                                                                                                                  | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              3 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/FSM_sequential_state_reg[0]_CE_cooolgate_en_sig_1207                                                                                                                                                                  | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              3 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                2 |              3 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/direction_index_reg[0][0]_CE_cooolgate_en_sig_1195                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                              | i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1__0_n_0                                                                                                                                                                  |                2 |              4 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                              | i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1_n_0                                                                                                                                                                     |                1 |              4 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/instruct_cnt_reg[4]_C_CE_cooolgate_en_sig_1192                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
|  vout1_clk_OBUF                          | overlay_m1/current_object_id[3]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                             | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                              |                2 |              4 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/out1_value_reg_reg[0]_CE_cooolgate_en_sig_1194                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                2 |              5 |
|  vout1_clk_OBUF                          | timing_gen_xy_m1/x_cnt_reg[10]_CE_cooolgate_en_sig_1190                                                                                                                                                                             | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              5 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1__0_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              5 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                        |                2 |              6 |
|  vout1_clk_OBUF                          | overlay_m1/vs_edge                                                                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              6 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_1156                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_1188                                                                                                                                                                           | EEPROM_8b_m0/sAddr[7]                                                                                                                                                                                                                   |                4 |              6 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA                                                                                                                                                                 | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                2 |              6 |
|  sys_pll_m0/inst/clk_out1                | reset_power_on_m1/fSDA                                                                                                                                                                                                              | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_1189                                                                                                                                                                           | EEPROM_8b_m1/sAddr[7]                                                                                                                                                                                                                   |                4 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                   | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                      |                2 |              7 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | overlay_m1/d1_region_active0_in[1]                                                                                                                                                                                                      |                1 |              7 |
|  vout1_clk_OBUF                          | overlay_m1/longitude_value_reg[1]_CE_cooolgate_en_sig_1187                                                                                                                                                                          | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |              7 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                      |                2 |              7 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/instruct_reg[0][0]_CE_cooolgate_en_sig_1160                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/send_cnt_reg[0]_CE_cooolgate_en_sig_1181                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              8 |
|  vout1_clk_OBUF                          | overlay_m1/temp_x                                                                                                                                                                                                                   | overlay_m1/temp_x[10]_i_1_n_0                                                                                                                                                                                                           |                3 |              8 |
|  vout1_clk_OBUF                          | plot_m1/danger_level_threshold[7]_i_1_n_0                                                                                                                                                                                           | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |              8 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  vout1_clk_OBUF                          | plot_m1/danger_level_threshold_d0[7]_i_1_n_0                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  vout1_clk_OBUF                          | plot_m1/echo_intensity_threshold[7]_i_1_n_0                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                5 |              8 |
|  vout1_clk_OBUF                          | plot_m1/echo_intensity_threshold_d0[7]_i_1_n_0                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                4 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_data_reg[0]_CE_cooolgate_en_sig_1179                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |              8 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                           |                7 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/instruct_reg[1][0]_CE_cooolgate_en_sig_1162                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              8 |
|  vout1_clk_OBUF                          | uart_rs_inst/alpha_d0_reg[7][0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |
|  vout1_clk_OBUF                          | uart_rs_inst/alpha_reg[0][0]                                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |              8 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | YCbCr2RGB_m1/r_b_sum_reg_n_0_[20]                                                                                                                                                                                                       |                2 |              8 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | YCbCr2RGB_m1/r_r_sum_reg[20]                                                                                                                                                                                                            |                1 |              8 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[0]_CE_cooolgate_en_sig_1183                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | YCbCr2RGB_m1/r_g_sum_reg_n_0_[20]                                                                                                                                                                                                       |                2 |              8 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[0]_CE_cooolgate_en_sig_1185                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/instruct_reg[4][0]_CE_cooolgate_en_sig_1168                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/instruct_reg[2][0]_CE_cooolgate_en_sig_1164                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/instruct_reg[3][0]_CE_cooolgate_en_sig_1166                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              8 |
|  vout1_clk_OBUF                          | plot_m1/icon_ram_addr                                                                                                                                                                                                               | plot_m1/theta[15]_i_1_n_0                                                                                                                                                                                                               |                5 |              9 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              9 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              9 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                  | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                   |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                4 |             10 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                           |                5 |             10 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             10 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             10 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                  | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |                2 |             10 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                           |                3 |             10 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/E[0]                                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/E[0]                                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                6 |             10 |
|  vout1_clk_OBUF                          | overlay_m1/osd_ram_addr[13]_i_2_n_0                                                                                                                                                                                                 | overlay_m1/osd_ram_addr0                                                                                                                                                                                                                |                7 |             11 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_1156                                                                                                                           | reset_power_on_m1/fSDA                                                                                                                                                                                                                  |                4 |             11 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_1156                                                                                                                           | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA                                                                                                                                                                     |                4 |             11 |
|  vout1_clk_OBUF                          | plot_m1/icon_addr[1][11]_i_1_n_0                                                                                                                                                                                                    | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                4 |             12 |
|  vout1_clk_OBUF                          | plot_m1/icon_addr[4][11]_i_2_n_0                                                                                                                                                                                                    | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                3 |             12 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                4 |             12 |
|  vout1_clk_OBUF                          | timing_gen_xy_m1/y_cnt[0]_i_1_n_0                                                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                4 |             12 |
|  vout1_clk_OBUF                          | plot_m1/icon_addr[2][11]_i_1_n_0                                                                                                                                                                                                    | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                5 |             12 |
|  vout1_clk_OBUF                          | plot_m1/icon_addr[3][11]_i_1_n_0                                                                                                                                                                                                    | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                5 |             12 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             13 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[8][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                8 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[4][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               12 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[6][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               10 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[5][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[1][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[6][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[1][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[2][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                7 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[3][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[5][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[7][13]_i_2_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[4][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                6 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[11][13]_i_1_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                9 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[12][13]_i_1_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                9 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[16][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[17][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[18][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[10][13]_i_1_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                5 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[15][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[14][13]_i_2_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                8 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[13][13]_i_1_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                9 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[19][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[2][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               13 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[7][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                9 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[3][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               12 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[9][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                8 |             14 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_CE_cooolgate_en_sig_1158                                                       | plot_m1/ila_0_inst/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                           |                8 |             15 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/I2C_SlaveController/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]_CE_cooolgate_en_sig_1157                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0                                                                                                                                                      | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                                                                                                          |                4 |             16 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                           |                6 |             16 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/ms_cnt                                                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/I2C_SlaveController/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             16 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  vout1_clk_OBUF                          | plot_m1/theta_d0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  vout1_clk_OBUF                          | plot_m1/theta[15]_i_1_n_0                                                                                                                                                                                                           | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                6 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/ms_cnt                                                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2__0_n_0                                                                                                                                                   | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1__0_n_0                                                                                                                                                       |                5 |             16 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               10 |             21 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/out2_x_reg[11]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  vout1_clk_OBUF                          | reset_power_on_m0/display_a_data_d0_reg[15][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             24 |
|  vout1_clk_OBUF                          | uart_rs_inst/icon_color_d0_reg[23][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             24 |
|  vout1_clk_OBUF                          | uart_rs_inst/icon_color_reg[23][0]                                                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               15 |             24 |
|  vout1_clk_OBUF                          | uart_rs_inst/mouse_x_reg[0][0]                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                8 |             24 |
|  vout1_clk_OBUF                          | uart_rs_inst/mouse_x_d0_reg[0][0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             24 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/out4_x_reg[11]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/out3_x_reg[11]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/out1_x_reg[11]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/win_pos_x                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             24 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                7 |             27 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  vout1_clk_OBUF                          | overlay_m1/latitude_value[6]_i_1_n_0                                                                                                                                                                                                | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               10 |             30 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/timer_cnt                                                                                                                                                                                                             | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                8 |             32 |
|  vout1_clk_OBUF                          | plot_m1/win_pos_y[15]_i_1_n_0                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               16 |             32 |
|  vout1_clk_OBUF                          | plot_m1/win_pos_y_d0[15]_i_1_n_0                                                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               15 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  vout1_clk_OBUF                          | plot_m1/angle_start_d0[15]_i_1_n_0                                                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               12 |             32 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/scale_d0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               17 |             32 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/timer_cnt                                                                                                                                                                                                             | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                8 |             32 |
|  sys_pll_m0/inst/clk_out1                | reset_power_on_m0/sel                                                                                                                                                                                                               | reset_power_on_m1/clear                                                                                                                                                                                                                 |                8 |             32 |
|  sys_pll_m0/inst/clk_out1                | reset_power_on_m1/rst_reg_i_1__0_n_0                                                                                                                                                                                                | reset_power_on_m1/clear                                                                                                                                                                                                                 |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             32 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             33 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             33 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][0]_CE_cooolgate_en_sig_1155                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             33 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             33 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |               14 |             38 |
|  vout1_clk_OBUF                          | overlay_m1/color_g_temp                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             40 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/signal_reg                                                                                                                                                                                                             | uart_rs_inst/signal_reg[7]_i_1_n_0                                                                                                                                                                                                      |               16 |             40 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/scale[7]_i_1_n_0                                                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               25 |             44 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |               27 |             48 |
|  vout1_clk_OBUF                          | plot_m1/icon_values_d0[7][7]_i_1_n_0                                                                                                                                                                                                | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               18 |             48 |
|  vout1_clk_OBUF                          | plot_m1/icon_values[7][7]_i_1_n_0                                                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               19 |             48 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             49 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/ila_0_inst/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                           |               23 |             58 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_start_x                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               17 |             61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               26 |             61 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               39 |             67 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               35 |            103 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               56 |            116 |
|  vout1_clk_OBUF                          | uart_rs_inst/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               48 |            117 |
|  vout1_clk_OBUF                          | uart_rs_inst/win_pos_y_reg[0]_0[0]                                                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               46 |            117 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               89 |            262 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              189 |            461 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              277 |            972 |
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   258 |
| 2      |                    43 |
| 3      |                    18 |
| 4      |                    12 |
| 5      |                     4 |
| 6      |                     9 |
| 7      |                     5 |
| 8      |                    25 |
| 9      |                     3 |
| 10     |                    10 |
| 11     |                     3 |
| 12     |                     7 |
| 13     |                     1 |
| 14     |                    26 |
| 15     |                     1 |
| 16+    |                    96 |
+--------+-----------------------+


