$date
	Sun Oct 23 08:03:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#372391
b11 !
1"
#372394
b11 &
b11 %
1$
#372395
0"
#372398
b1010 &
b1010 %
#372402
b101 &
b101 %
#372406
b10000 &
b10000 %
#372410
b1000 &
b1000 %
#372414
b100 &
b100 %
#372418
b10 &
b10 %
#372422
b1 &
1#
b1 %
#372426
b0 &
b0 %
0#
0$
#1300398
b10001 &
b10001 %
1$
b10001 !
1"
#1300399
0"
#1300402
b110100 &
b110100 %
#1300406
b11010 &
b11010 %
#1300410
b1101 &
b1101 %
#1300414
b101000 &
b101000 %
#1300418
b10100 &
b10100 %
#1300422
b1010 &
b1010 %
#1300426
b101 &
b101 %
#1300430
b10000 &
b10000 %
#1300434
b1000 &
b1000 %
#1300438
b100 &
b100 %
#1300442
b10 &
b10 %
#1300446
b1 &
1#
b1 %
#1300450
b0 &
b0 %
0#
0$
#2341076
b1101 !
1"
#2341078
b1101 &
b1101 %
1$
#2341079
0"
#2341082
b101000 &
b101000 %
#2341086
b10100 &
b10100 %
#2341090
b1010 &
b1010 %
#2341094
b101 &
b101 %
#2341098
b10000 &
b10000 %
#2341102
b1000 &
b1000 %
#2341106
b100 &
b100 %
#2341110
b10 &
b10 %
#2341114
b1 &
b1 %
1#
#2341118
b0 &
0#
b0 %
0$
#4500012
