Release 14.7 Map P.20160913 (lin64)
Xilinx Map Application Log File for Design 'toplevel'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx150-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o toplevel_map.ncd toplevel.ngd toplevel.pcf 
Target Device  : xc6slx150
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Sun Dec 30 02:54:30 2018

Mapping design into LUTs...
WARNING:MapLib:830 - Cannot automatically set COMPENSATION attribute for PLL_ADV
   clockpll/pll_base_inst/PLL_ADV because no input clock signal was found.
WARNING:MapLib:701 - Signal osc_clk connected to top level port osc_clk has been
   removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 14 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7131a4dd) REAL time: 17 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7131a4dd) REAL time: 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7131a4dd) REAL time: 17 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7131a4dd) REAL time: 19 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7131a4dd) REAL time: 19 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7131a4dd) REAL time: 19 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:7131a4dd) REAL time: 19 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7131a4dd) REAL time: 19 secs 

Phase 9.8  Global Placement
Phase 9.8  Global Placement (Checksum:7131a4dd) REAL time: 20 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:7131a4dd) REAL time: 20 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:7131a4dd) REAL time: 20 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:7131a4dd) REAL time: 20 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7131a4dd) REAL time: 20 secs 

Total REAL time to Placer completion: 20 secs 
Total CPU  time to Placer completion: 18 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of 184,304    0%
  Number of Slice LUTs:                          0 out of  92,152    0%

Slice Logic Distribution:
  Number of occupied Slices:                     0 out of  23,038    0%
  Number of MUXCYs used:                         0 out of  46,076    0%
  Number of LUT Flip Flop pairs used:            0

IO Utilization:
  Number of bonded IOBs:                         6 out of     338    1%
    Number of LOCed IOBs:                        6 out of       6  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     268    0%
  Number of RAMB8BWERs:                          0 out of     536    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       0 out of      16    0%
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     586    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     586    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     586    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       6    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                0.00

Peak Memory Usage:  1006 MB
Total REAL time to MAP completion:  21 secs 
Total CPU time to MAP completion:   19 secs 

Mapping completed.
See MAP report file "toplevel_map.mrp" for details.
