Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador3/test_WM_isim_beh.exe -prj /home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador3/test_WM_beh.prj work.test_WM 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador3/WM.vhd" into library work
Parsing VHDL file "/home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador3/test_WM.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96408 KB
Fuse CPU Usage: 1180 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity WM [wm_default]
Compiling architecture behavior of entity test_wm
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador3/test_WM_isim_beh.exe
Fuse Memory Usage: 668768 KB
Fuse CPU Usage: 1270 ms
GCC CPU Usage: 270 ms
