-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 23:07:42 EDT 2021                        

Solution Settings: hybrid.v6
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/utils.cpp
      $PROJECT_HOME/include/utils.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/utils.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /hybrid/core                      718   32047      32050            0  0        ? 
    Design Total:                     718   32047      32050            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                            Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    --------------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                      
    BLOCK_1R1W_RBW(8,10,32,1024,1024,32,1)                         0.000     0.000      0.000            0.000 0.100          0           1 
    BLOCK_1R1W_RBW(9,10,32,1024,1024,32,1)                         0.000     0.000      0.000            0.000 0.100          0           1 
    BLOCK_1R1W_RBW_rwport(8,10,32,1024,1024,32,1)                  0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport(9,10,32,1024,1024,32,1)                  0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)               0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)               0.000     0.000      0.000            0.000 0.100          1           0 
    [Lib: amba]                                                                                                                             
    ccs_axi4_slave_mem(1,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(3,0,32,32,32,5,0,0,12,32,1,1,1,0,0)       960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(4,0,32,32,32,5,0,0,12,32,1,1,1,0,0)       960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(5,0,32,20,32,5,0,0,12,32,1,1,1,0,0)       960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(6,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(7,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    [Lib: ccs_ioport]                                                                                                                       
    ccs_in(2,32)                                                   0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-1_beh]                                                                                                        
    mgc_add(15,0,1,1,15)                                          15.000     0.000     15.000           14.000 1.200          1           1 
    mgc_add(2,0,2,1,3)                                             2.000     0.000      2.000            1.000 1.005          1           0 
    mgc_add(20,0,2,1,20)                                          20.000     0.000     20.000           19.000 1.275          1           1 
    mgc_add(32,0,32,0,32)                                         32.000     0.000     32.000           31.000 1.455         24          58 
    mgc_add(33,0,32,0,33)                                         33.000     0.000     33.000           32.000 1.470          8          25 
    mgc_add(5,0,2,1,6)                                             5.000     0.000      5.000            4.000 1.050          1           2 
    mgc_add(5,0,5,0,5)                                             5.000     0.000      5.000            4.000 1.050          1           2 
    mgc_and(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0         270 
    mgc_and(1,3)                                                   1.000     0.000      1.000            0.000 0.560          0          24 
    mgc_and(1,4)                                                   1.000     0.000      1.000            0.000 0.560          0          76 
    mgc_and(1,5)                                                   1.000     0.000      1.000            0.000 0.560          0           4 
    mgc_and(1,6)                                                   1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_and(1,7)                                                   2.000     0.000      2.000            0.000 1.520          0           3 
    mgc_and(1,8)                                                   2.000     0.000      2.000            0.000 1.520          0           2 
    mgc_and(10,2)                                                 10.000     0.000     10.000            0.000 0.560          0           4 
    mgc_and(15,2)                                                 15.000     0.000     15.000            0.000 0.560          0           2 
    mgc_and(2,2)                                                   2.000     0.000      2.000            0.000 0.560          1           4 
    mgc_and(3,2)                                                   3.000     0.000      3.000            0.000 0.560          0           4 
    mgc_and(32,2)                                                 32.000     0.000     32.000            0.000 0.560          0           1 
    mgc_and(4,2)                                                   4.000     0.000      4.000            0.000 0.560          0           2 
    mgc_and(5,2)                                                   5.000     0.000      5.000            0.000 0.560          0           3 
    mgc_mul(20,1,32,0,32)                                       1214.000     2.000      0.000            0.000 5.540          1           1 
    mgc_mul(32,0,32,0,32)                                       1837.000     3.000     16.000            0.000 5.722          1           1 
    mgc_mul(5,0,10,0,10)                                         607.000     1.000      0.000            0.000 4.515          1           1 
    mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2)                      2600.000     4.000      0.000            0.000 1.785          1           1 
    mgc_mux(1,1,2)                                                 1.000     0.000      1.000            0.000 0.090          0         456 
    mgc_mux(10,1,2)                                               10.000     0.000     10.000            0.000 0.090          0           1 
    mgc_mux(2,1,2)                                                 2.000     0.000      2.000            0.000 0.090          0           3 
    mgc_mux(20,1,2)                                               20.000     0.000     20.000            0.000 0.090          0           3 
    mgc_mux(3,1,2)                                                 3.000     0.000      3.000            0.000 0.090          0           1 
    mgc_mux(31,1,2)                                               31.000     0.000     31.000            0.000 0.090          0           2 
    mgc_mux(32,1,2)                                               32.000     0.000     32.000            0.000 0.090         12          67 
    mgc_mux(5,1,2)                                                 5.000     0.000      5.000            0.000 0.090          0           8 
    mgc_mux(6,1,2)                                                 6.000     0.000      6.000            0.000 0.090          0           1 
    mgc_mux1hot(1,3)                                               1.446     0.000      1.446            0.000 0.560          0           2 
    mgc_mux1hot(1,4)                                               1.830     0.000      1.830            0.000 1.520          0           2 
    mgc_mux1hot(2,4)                                               3.661     0.000      3.661            0.000 1.520          0           4 
    mgc_mux1hot(2,5)                                               4.429     0.000      4.429            0.000 1.520          0           2 
    mgc_mux1hot(3,9)                                              11.251     0.000     11.251            0.000 1.520          0           2 
    mgc_mux1hot(32,25)                                           316.635     0.000    316.635            0.000 2.880          0           1 
    mgc_mux1hot(32,27)                                           341.212     0.000    341.212            0.000 2.880          0           1 
    mgc_mux1hot(32,3)                                             46.282     0.000     46.282            0.000 0.560          0           3 
    mgc_mux1hot(32,4)                                             58.571     0.000     58.571            0.000 1.520          0           1 
    mgc_mux1hot(5,3)                                               7.232     0.000      7.232            0.000 0.560          0           3 
    mgc_nand(1,2)                                                  1.000     0.000      1.000            0.000 0.560          0          36 
    mgc_nand(1,3)                                                  1.000     0.000      1.000            0.000 0.560          0          10 
    mgc_nand(1,4)                                                  1.000     0.000      1.000            0.000 0.560          0           8 
    mgc_nand(1,5)                                                  1.000     0.000      1.000            0.000 0.560          0           5 
    mgc_nand(1,6)                                                  1.000     0.000      1.000            0.000 0.560          0           2 
    mgc_nand(1,7)                                                  2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_nor(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0          87 
    mgc_nor(1,3)                                                   1.000     0.000      1.000            0.000 0.560          0          46 
    mgc_nor(1,4)                                                   1.000     0.000      1.000            0.000 0.560          0          41 
    mgc_nor(1,5)                                                   1.000     0.000      1.000            0.000 0.560          0          20 
    mgc_nor(1,6)                                                   1.000     0.000      1.000            0.000 0.560          0           4 
    mgc_nor(1,7)                                                   2.000     0.000      2.000            0.000 1.520          0           5 
    mgc_not(1)                                                     0.000     0.000      0.000            0.000 0.000          0         647 
    mgc_not(32)                                                    0.000     0.000      0.000            0.000 0.000          0          59 
    mgc_or(1,2)                                                    1.000     0.000      1.000            0.000 0.560          0         115 
    mgc_or(1,3)                                                    1.000     0.000      1.000            0.000 0.560          0          66 
    mgc_or(1,4)                                                    1.000     0.000      1.000            0.000 0.560          0          48 
    mgc_or(1,5)                                                    1.000     0.000      1.000            0.000 0.560          0          27 
    mgc_or(1,6)                                                    1.000     0.000      1.000            0.000 0.560          0          14 
    mgc_or(1,7)                                                    2.000     0.000      2.000            0.000 1.520          0           3 
    mgc_or(1,8)                                                    2.000     0.000      2.000            0.000 1.520          0           4 
    mgc_or(1,9)                                                    2.000     0.000      2.000            0.000 1.520          0           2 
    mgc_or(2,2)                                                    2.000     0.000      2.000            0.000 0.560          0           2 
    mgc_or(3,2)                                                    3.000     0.000      3.000            0.000 0.560          0           2 
    mgc_reg_pos(1,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           8 
    mgc_reg_pos(1,0,0,1,1,0,0)                                     0.000     0.000      0.000            0.000 0.390          0           8 
    mgc_reg_pos(1,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0          11 
    mgc_reg_pos(10,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           2 
    mgc_reg_pos(2,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(20,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           5 
    mgc_reg_pos(3,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0          69 
    mgc_reg_pos(5,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           7 
    mgc_reg_pos(5,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_shift_bl(1,1,3,3)                                          1.198     0.000      1.198            0.000 0.560          1           0 
    mgc_shift_bl(1,1,4,4)                                          2.580     0.000      2.580            0.000 0.560          1           1 
    mgc_xor(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0           1 
    [Lib: mgc_ioport]                                                                                                                       
    mgc_io_sync(0)                                                 0.000     0.000      0.000            0.000 0.000          7           7 
                                                                                                                                            
    TOTAL AREA (After Assignment):                             19573.096    10.000   7571.000         2647.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:  13486.8          20705.2         19587.1        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:          13486.8 (100%)   20691.2 (100%)  19573.1 (100%) 
      MUX:               384.0   (3%)    3384.5  (16%)   3716.5  (19%) 
      FUNC:             7340.8  (54%)   10575.8  (51%)   8996.6  (46%) 
      LOGIC:               2.0   (0%)     971.0   (5%)   1100.0   (6%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:              5760.0  (43%)    5760.0  (28%)   5760.0  (29%) 
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0             14.0   (0%)     14.0   (0%) 
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0             14.0 (100%)     14.0 (100%) 
                                                                       
    
  Register-to-Variable Mappings
    Register                                                                      Size(bits) Gated Register CG Opt Done Variables                                                                     
    ----------------------------------------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------------------------------
    butterFly#10:f1.sva                                                                   32         Y           Y      butterFly#10:f1.sva                                                           
                                                                                                                        butterFly#12:f1.sva                                                           
                                                                                                                        butterFly#15:f1.sva                                                           
                                                                                                                        butterFly#16:f1.sva                                                           
                                                                                                                        butterFly#19:f1.sva                                                           
                                                                                                                        butterFly#1:f1.sva                                                            
                                                                                                                        butterFly#20:f1.sva                                                           
                                                                                                                        butterFly#23:f1.sva                                                           
                                                                                                                        butterFly#4:f1.sva                                                            
                                                                                                                        butterFly#7:f1.sva                                                            
                                                                                                                        S1_OUTER_LOOP:for:asn#6.itm                                                   
                                                                                                                        S1_OUTER_LOOP:for:asn#7.itm                                                   
                                                                                                                        S2_COPY_LOOP:for:asn.itm                                                      
                                                                                                                        S5_COPY_LOOP:for:asn.itm                                                      
    butterFly#11:f1.sva                                                                   32         Y           Y      butterFly#11:f1.sva                                                           
                                                                                                                        butterFly#13:f1.sva                                                           
                                                                                                                        butterFly#17:f1.sva                                                           
                                                                                                                        butterFly#21:f1.sva                                                           
                                                                                                                        butterFly#2:f1.sva                                                            
                                                                                                                        butterFly#5:f1.sva                                                            
                                                                                                                        butterFly#8:f1.sva                                                            
    butterFly#14:f1.sva                                                                   32         Y           Y      butterFly#14:f1.sva                                                           
                                                                                                                        butterFly#18:f1.sva                                                           
                                                                                                                        butterFly#22:f1.sva                                                           
                                                                                                                        butterFly#3:f1.sva                                                            
                                                                                                                        butterFly#6:f1.sva                                                            
                                                                                                                        butterFly#9:f1.sva                                                            
                                                                                                                        butterFly:f1.sva                                                              
    m.sva                                                                                 32         Y           Y      m.sva                                                                         
    modulo_add#10:mux.itm                                                                 32         Y           Y      modulo_add#10:mux.itm                                                         
    modulo_add#11:mux.itm                                                                 32         Y                  modulo_add#11:mux.itm                                                         
    modulo_add#12:mux.itm                                                                 32         Y                  modulo_add#12:mux.itm                                                         
    modulo_add#13:mux.itm                                                                 32         Y                  modulo_add#13:mux.itm                                                         
    modulo_add#14:mux.itm                                                                 32         Y           Y      modulo_add#14:mux.itm                                                         
    modulo_add#15:mux.itm                                                                 32         Y                  modulo_add#15:mux.itm                                                         
    modulo_add#16:mux.itm                                                                 32         Y                  modulo_add#16:mux.itm                                                         
    modulo_add#17:mux.itm                                                                 32         Y                  modulo_add#17:mux.itm                                                         
    modulo_add#18:mux.itm                                                                 32         Y           Y      modulo_add#18:mux.itm                                                         
    modulo_add#19:mux.itm                                                                 32         Y                  modulo_add#19:mux.itm                                                         
    modulo_add#1:mux.itm                                                                  32         Y                  modulo_add#1:mux.itm                                                          
    modulo_add#20:mux.itm                                                                 32         Y                  modulo_add#20:mux.itm                                                         
    modulo_add#21:mux.itm                                                                 32         Y                  modulo_add#21:mux.itm                                                         
    modulo_add#22:mux.itm                                                                 32         Y           Y      modulo_add#22:mux.itm                                                         
    modulo_add#23:mux.itm                                                                 32         Y                  modulo_add#23:mux.itm                                                         
    modulo_add#2:mux.itm                                                                  32         Y           Y      modulo_add#2:mux.itm                                                          
    modulo_add#3:mux.itm                                                                  32         Y                  modulo_add#3:mux.itm                                                          
    modulo_add#4:mux.itm                                                                  32         Y                  modulo_add#4:mux.itm                                                          
    modulo_add#5:mux.itm                                                                  32         Y                  modulo_add#5:mux.itm                                                          
    modulo_add#6:mux.itm                                                                  32         Y           Y      modulo_add#6:mux.itm                                                          
    modulo_add#7:mux.itm                                                                  32         Y                  modulo_add#7:mux.itm                                                          
    modulo_add#8:mux.itm                                                                  32         Y                  modulo_add#8:mux.itm                                                          
    modulo_add#9:mux.itm                                                                  32         Y                  modulo_add#9:mux.itm                                                          
    modulo_add:mux.itm                                                                    32         Y                  modulo_add:mux.itm                                                            
    modulo_sub#10:mux.itm                                                                 32         Y           Y      modulo_sub#10:mux.itm                                                         
    modulo_sub#11:mux.itm                                                                 32         Y           Y      modulo_sub#11:mux.itm                                                         
    modulo_sub#12:mux.itm                                                                 32         Y           Y      modulo_sub#12:mux.itm                                                         
    modulo_sub#13:mux.itm                                                                 32         Y           Y      modulo_sub#13:mux.itm                                                         
    modulo_sub#14:mux.itm                                                                 32         Y           Y      modulo_sub#14:mux.itm                                                         
    modulo_sub#15:mux.itm                                                                 32         Y           Y      modulo_sub#15:mux.itm                                                         
    modulo_sub#16:mux.itm                                                                 32         Y           Y      modulo_sub#16:mux.itm                                                         
    modulo_sub#17:mux.itm                                                                 32         Y           Y      modulo_sub#17:mux.itm                                                         
    modulo_sub#18:mux.itm                                                                 32         Y           Y      modulo_sub#18:mux.itm                                                         
    modulo_sub#19:mux.itm                                                                 32         Y           Y      modulo_sub#19:mux.itm                                                         
    modulo_sub#1:mux.itm                                                                  32         Y           Y      modulo_sub#1:mux.itm                                                          
    modulo_sub#20:mux.itm                                                                 32         Y           Y      modulo_sub#20:mux.itm                                                         
    modulo_sub#21:mux.itm                                                                 32         Y           Y      modulo_sub#21:mux.itm                                                         
    modulo_sub#22:mux.itm                                                                 32         Y           Y      modulo_sub#22:mux.itm                                                         
    modulo_sub#23:mux.itm                                                                 32         Y           Y      modulo_sub#23:mux.itm                                                         
    modulo_sub#2:mux.itm                                                                  32         Y           Y      modulo_sub#2:mux.itm                                                          
    modulo_sub#3:mux.itm                                                                  32         Y           Y      modulo_sub#3:mux.itm                                                          
    modulo_sub#4:mux.itm                                                                  32         Y           Y      modulo_sub#4:mux.itm                                                          
    modulo_sub#5:mux.itm                                                                  32         Y           Y      modulo_sub#5:mux.itm                                                          
    modulo_sub#6:mux.itm                                                                  32         Y           Y      modulo_sub#6:mux.itm                                                          
    modulo_sub#7:mux.itm                                                                  32         Y           Y      modulo_sub#7:mux.itm                                                          
    modulo_sub#8:mux.itm                                                                  32         Y           Y      modulo_sub#8:mux.itm                                                          
    modulo_sub#9:mux.itm                                                                  32         Y           Y      modulo_sub#9:mux.itm                                                          
    modulo_sub:mux.itm                                                                    32         Y           Y      modulo_sub:mux.itm                                                            
    mult#10:z:asn.itm                                                                     32         Y           Y      mult#10:z:asn.itm                                                             
                                                                                                                        mult#12:z:asn.itm                                                             
                                                                                                                        mult#14:z:asn.itm                                                             
                                                                                                                        mult#18:z:asn.itm                                                             
                                                                                                                        mult#1:z:asn.itm                                                              
                                                                                                                        mult#22:z:asn.itm                                                             
                                                                                                                        mult#4:z:asn.itm                                                              
    mult#11:z:asn.itm                                                                     32         Y           Y      mult#11:z:asn.itm                                                             
                                                                                                                        mult#13:z:asn.itm                                                             
                                                                                                                        mult#15:z:asn.itm                                                             
                                                                                                                        mult#19:z:asn.itm                                                             
                                                                                                                        mult#23:z:asn.itm                                                             
                                                                                                                        mult#2:z:asn.itm                                                              
                                                                                                                        mult#5:z:asn.itm                                                              
    mult#12:z:mul:cmp.b                                                                   32         Y                  mult#12:z:mul:cmp.b                                                           
    mult#12:z:mul:cmp.z.oreg                                                              32         Y                  mult#12:z:mul:cmp.z.oreg                                                      
    mult#16:z:asn.itm                                                                     32         Y           Y      mult#16:z:asn.itm                                                             
                                                                                                                        mult#20:z:asn.itm                                                             
                                                                                                                        mult#24:z:asn.itm                                                             
                                                                                                                        mult#3:z:asn.itm                                                              
                                                                                                                        mult#6:z:asn.itm                                                              
                                                                                                                        mult#8:z:asn.itm                                                              
    mult#17:z:asn.itm                                                                     32         Y           Y      mult#17:z:asn.itm                                                             
                                                                                                                        mult#21:z:asn.itm                                                             
                                                                                                                        mult#25:z:asn.itm                                                             
                                                                                                                        mult#7:z:asn.itm                                                              
                                                                                                                        mult#9:z:asn.itm                                                              
                                                                                                                        mult:z:asn.itm                                                                
    mult:z:mul:cmp.a                                                                      32         Y                  mult:z:mul:cmp.a                                                              
    mult:z:mul:cmp.b                                                                      32         Y                  mult:z:mul:cmp.b                                                              
    mult:z:mul:cmp.z.oreg                                                                 32         Y                  mult:z:mul:cmp.z.oreg                                                         
    operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm         32         Y           Y      operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#11:operator>><96,false>#11:slc(mult#11:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#20:operator>><96,false>#20:slc(mult#20:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#21:operator>><96,false>#21:slc(mult#21:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#24:operator>><96,false>#24:slc(mult#24:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#25:operator>><96,false>#25:slc(mult#25:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20).itm    
                                                                                                                        operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20).itm    
                                                                                                                        operator>><96,false>#6:operator>><96,false>#6:slc(mult#6:t:mul)(51-20).itm    
                                                                                                                        operator>><96,false>#7:operator>><96,false>#7:slc(mult#7:t:mul)(51-20).itm    
    reg(mult#1:res.lpi#4.dfm).cse#1                                                       32         Y                  reg(mult#1:res.lpi#4.dfm).cse#1                                               
    reg(mult#3:res.lpi#4.dfm).cse#1                                                       32         Y                  reg(mult#3:res.lpi#4.dfm).cse#1                                               
    reg(mult:res.lpi#4.dfm).cse                                                           32         Y                  reg(mult:res.lpi#4.dfm).cse                                                   
    twiddle:rsci.s_din.bfwt                                                               32         Y           Y      twiddle:rsci.s_din.bfwt                                                       
    twiddle_h:rsci.s_din.bfwt                                                             32         Y           Y      twiddle_h:rsci.s_din.bfwt                                                     
    x:rsci.s_din.bfwt                                                                     32         Y           Y      x:rsci.s_din.bfwt                                                             
    x:rsci.s_dout.core                                                                    32         Y                  x:rsci.s_dout.core                                                            
    S1_OUTER_LOOP:for:p.sva#1                                                             20         Y           Y      S1_OUTER_LOOP:for:p.sva#1                                                     
                                                                                                                        S34_OUTER_LOOP:for:k.sva#1                                                    
                                                                                                                        S6_OUTER_LOOP:for:p.sva#1                                                     
                                                                                                                        S1_OUTER_LOOP:for:p.sva(19:5)                                                 
                                                                                                                        S34_OUTER_LOOP:for:k.sva(19:5)                                                
                                                                                                                        S6_OUTER_LOOP:for:p.sva(19:5)                                                 
    S34_OUTER_LOOP:for:tf_h.sva                                                           20         Y                  S34_OUTER_LOOP:for:tf_h.sva                                                   
    mult#12:z:mul:cmp.a                                                                   20         Y           Y      mult#12:z:mul:cmp.a                                                           
    tw:rsci.s_din.bfwt(19:0)                                                              20         Y           Y      tw:rsci.s_din.bfwt(19:0)                                                      
    tw_h:rsci.s_din.bfwt(19:0)                                                            20         Y           Y      tw_h:rsci.s_din.bfwt(19:0)                                                    
    reg(tw:rsci.s_raddr.core).cse                                                         10         Y                  reg(tw:rsci.s_raddr.core).cse                                                 
    revArr:rsci.s_din.bfwt(9:0)                                                           10         Y           Y      revArr:rsci.s_din.bfwt(9:0)                                                   
    S1_OUTER_LOOP:for:acc.cse.sva                                                          5         Y           Y      S1_OUTER_LOOP:for:acc.cse.sva                                                 
                                                                                                                        S2_COPY_LOOP:for:acc.itm                                                      
                                                                                                                        S2_COPY_LOOP:for:i(5:0).sva(4:0)                                              
                                                                                                                        S2_INNER_LOOP1:for:p(5:0).sva(4:0)                                            
                                                                                                                        S2_INNER_LOOP2:for:p(5:0).sva(4:0)                                            
                                                                                                                        S2_INNER_LOOP3:for:p(5:0).sva(4:0)                                            
                                                                                                                        S34_OUTER_LOOP:for:a:acc#2.cse.sva                                            
                                                                                                                        S5_COPY_LOOP:for:acc.itm                                                      
                                                                                                                        S5_COPY_LOOP:for:i(5:0).sva(4:0)                                              
                                                                                                                        S5_INNER_LOOP1:for:p(5:0).sva(4:0)                                            
                                                                                                                        S5_INNER_LOOP2:for:p(5:0).sva(4:0)                                            
                                                                                                                        S5_INNER_LOOP3:for:p(5:0).sva(4:0)                                            
                                                                                                                        S6_OUTER_LOOP:for:acc.cse.sva                                                 
    S2_COPY_LOOP:for:i(5:0).sva#1(4:0)                                                     5         Y           Y      S2_COPY_LOOP:for:i(5:0).sva#1                                                 
                                                                                                                        S2_INNER_LOOP1:for:p(5:0).sva#1                                               
                                                                                                                        S2_INNER_LOOP2:for:p(5:0).sva#1                                               
                                                                                                                        S2_INNER_LOOP3:for:p(5:0).sva#1                                               
                                                                                                                        S5_COPY_LOOP:for:i(5:0).sva#1                                                 
                                                                                                                        S5_INNER_LOOP1:for:p(5:0).sva#1                                               
                                                                                                                        S5_INNER_LOOP2:for:p(5:0).sva#1                                               
                                                                                                                        S5_INNER_LOOP3:for:p(5:0).sva#1                                               
                                                                                                                        S1_OUTER_LOOP:for:p.sva(4:0)                                                  
                                                                                                                        S34_OUTER_LOOP:for:k.sva(4:0)                                                 
                                                                                                                        S6_OUTER_LOOP:for:p.sva(4:0)                                                  
    reg(drf(revArr.ptr).smx(9:0)).cse                                                      5         Y                  reg(drf(revArr.ptr).smx(9:0)).cse                                             
    revArr:rsci.s_raddr.core                                                               5         Y                  revArr:rsci.s_raddr.core                                                      
    x:rsci.s_raddr.core(4:0)                                                               5         Y                  x:rsci.s_raddr.core(4:0)                                                      
    x:rsci.s_raddr.core(9:5)                                                               5         Y                  x:rsci.s_raddr.core(9:5)                                                      
    x:rsci.s_waddr.core(4:0)                                                               5         Y                  x:rsci.s_waddr.core(4:0)                                                      
    x:rsci.s_waddr.core(9:5)                                                               5         Y                  x:rsci.s_waddr.core(9:5)                                                      
    reg(S2_COPY_LOOP:p(5:0).sva(4:0))#2.reg                                                3         Y           Y      reg(S2_COPY_LOOP:p(5:0).sva(4:0))#2.reg                                       
    S2_INNER_LOOP1:r(4:2).sva(1:0)                                                         2         Y           Y      S2_INNER_LOOP1:r(4:2).sva(1:0)                                                
                                                                                                                        S5_INNER_LOOP1:r(4:2).sva(1:0)                                                
                                                                                                                        S2_INNER_LOOP2:r(4:2).sva(1:0)                                                
                                                                                                                        S2_INNER_LOOP3:r(4:2).sva(1:0)                                                
                                                                                                                        S5_INNER_LOOP2:r(4:2).sva(1:0)                                                
                                                                                                                        S5_INNER_LOOP3:r(4:2).sva(1:0)                                                
                                                                                                                        S2_OUTER_LOOP:c(2).sva                                                        
                                                                                                                        S5_OUTER_LOOP:c(2).sva                                                        
    S2_COPY_LOOP:for:i(5:0).sva#1(5)                                                       1         Y           Y      S2_COPY_LOOP:for:i(5:0).sva#1                                                 
                                                                                                                        S2_INNER_LOOP1:for:p(5:0).sva#1                                               
                                                                                                                        S2_INNER_LOOP2:for:p(5:0).sva#1                                               
                                                                                                                        S2_INNER_LOOP3:for:p(5:0).sva#1                                               
                                                                                                                        S5_COPY_LOOP:for:i(5:0).sva#1                                                 
                                                                                                                        S5_INNER_LOOP1:for:p(5:0).sva#1                                               
                                                                                                                        S5_INNER_LOOP2:for:p(5:0).sva#1                                               
                                                                                                                        S5_INNER_LOOP3:for:p(5:0).sva#1                                               
                                                                                                                        S1_OUTER_LOOP:for:p.sva(4:0)                                                  
                                                                                                                        S34_OUTER_LOOP:for:k.sva(4:0)                                                 
                                                                                                                        S6_OUTER_LOOP:for:p.sva(4:0)                                                  
    S2_OUTER_LOOP:c(1).sva                                                                 1         Y           Y      S2_OUTER_LOOP:c(1).sva                                                        
                                                                                                                        S5_OUTER_LOOP:c(1).sva                                                        
                                                                                                                        operator<<20,true>#15:slc(operator<<20,true>#15:acc)(14).itm                  
                                                                                                                        operator<<20,true>#1:slc(operator<<20,true>#1:acc)(14).itm                    
                                                                                                                        operator<<20,true>#8:slc(operator<<20,true>#8:acc)(14).itm                    
    butterFly#12:tw:and.cse(3:2).sva(0)                                                    1         Y           Y      butterFly#12:tw:and.cse(3:2).sva                                              
                                                                                                                        butterFly:tw:and.cse(3:2).sva                                                 
                                                                                                                        butterFly#16:tw:and.cse(2).sva                                                
                                                                                                                        butterFly#4:tw:and.cse(2).sva                                                 
    butterFly#12:tw:and.cse(3:2).sva(1)                                                    1         Y           Y      butterFly#12:tw:and.cse(3:2).sva                                              
                                                                                                                        butterFly:tw:and.cse(3:2).sva                                                 
                                                                                                                        butterFly#16:tw:and.cse(2).sva                                                
                                                                                                                        butterFly#4:tw:and.cse(2).sva                                                 
    core.wten                                                                              1                            core.wten                                                                     
    reg(S2_COPY_LOOP:p(5:0).sva(4:0))#1.reg                                                1         Y           Y      reg(S2_COPY_LOOP:p(5:0).sva(4:0))#1.reg                                       
    reg(S2_COPY_LOOP:p(5:0).sva(4:0)).reg                                                  1         Y           Y      reg(S2_COPY_LOOP:p(5:0).sva(4:0)).reg                                         
    reg(ensig.cgo).cse                                                                     1         Y                  reg(ensig.cgo).cse                                                            
    reg(revArr:rsci.oswt).cse                                                              1         Y                  reg(revArr:rsci.oswt).cse                                                     
    reg(tw:rsci.oswt).cse                                                                  1         Y                  reg(tw:rsci.oswt).cse                                                         
    reg(twiddle:rsci.oswt).cse                                                             1         Y                  reg(twiddle:rsci.oswt).cse                                                    
    reg(twiddle:rsci.s_raddr.core(0)).cse                                                  1         Y                  reg(twiddle:rsci.s_raddr.core(0)).cse                                         
    reg(twiddle:rsci.s_raddr.core(1)).cse                                                  1         Y                  reg(twiddle:rsci.s_raddr.core(1)).cse                                         
    reg(twiddle:rsci.s_raddr.core(2)).cse                                                  1         Y                  reg(twiddle:rsci.s_raddr.core(2)).cse                                         
    reg(twiddle:rsci.s_raddr.core(3)).cse                                                  1         Y                  reg(twiddle:rsci.s_raddr.core(3)).cse                                         
    reg(x:rsc.triosy:obj.iswt0).cse                                                        1         Y                  reg(x:rsc.triosy:obj.iswt0).cse                                               
    reg(x:rsci.oswt#1).cse                                                                 1         Y                  reg(x:rsci.oswt#1).cse                                                        
    reg(x:rsci.oswt).cse                                                                   1         Y                  reg(x:rsci.oswt).cse                                                          
    reg(xx:rsc.@.cgo).cse                                                                  1         Y                  reg(xx:rsc.@.cgo).cse                                                         
    reg(yy:rsc.@.cgo).cse                                                                  1         Y                  reg(yy:rsc.@.cgo).cse                                                         
    revArr:rsci.bcwt                                                                       1                            revArr:rsci.bcwt                                                              
    tw:rsci.bcwt                                                                           1                            tw:rsci.bcwt                                                                  
    tw_h:rsci.bcwt                                                                         1                            tw_h:rsci.bcwt                                                                
    twiddle:rsci.bcwt                                                                      1                            twiddle:rsci.bcwt                                                             
    twiddle_h:rsci.bcwt                                                                    1                            twiddle_h:rsci.bcwt                                                           
    x:rsci.bcwt                                                                            1                            x:rsci.bcwt                                                                   
    x:rsci.bcwt#1                                                                          1                            x:rsci.bcwt#1                                                                 
                                                                                                                                                                                                      
    Total:                                                                              2400           2392        1455 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.61)                         
    
  Timing Report
    Critical Path
      Max Delay:  6.11231
      Slack:      -0.23231000000000002
      
      Path                                                Startpoint                            Endpoint                                          Delay  Slack   
      --------------------------------------------------- ------------------------------------- ------------------------------------------------- ------ -------
      1                                                   hybrid:core/reg(mult:z:mul:cmp.a)     hybrid:core:wait_dp/reg(mult:z:mul:cmp.z.oreg)    6.1123 -0.2323 
                                                                                                                                                                 
        Instance                                          Component                                                                               Delta  Delay   
        --------                                          ---------                                                                               -----  -----   
        hybrid:core/reg(mult:z:mul:cmp.a)                 mgc_reg_pos_32_0_0_0_0_1_1                                                              0.3900 0.3900  
        hybrid:core/mult:z:mul:cmp.a                                                                                                              0.0000 0.3900  
        hybrid/mult:z:mul:cmp.a                                                                                                                   0.0000 0.3900  
        hybrid/mult:z:mul:cmp                             mgc_mul_32_0_32_0_32                                                                    5.7223 6.1123  
        hybrid/mult:z:mul:cmp.z                                                                                                                   0.0000 6.1123  
        hybrid:core/mult:z:mul:cmp.z                                                                                                              0.0000 6.1123  
        hybrid:core:wait_dp/mult:z:mul:cmp.z                                                                                                      0.0000 6.1123  
        hybrid:core:wait_dp/reg(mult:z:mul:cmp.z.oreg)    mgc_reg_pos_32_0_0_0_0_1_1                                                              0.0000 6.1123  
                                                                                                                                                                 
      2                                                   hybrid:core/reg(mult:z:mul:cmp.b)     hybrid:core:wait_dp/reg(mult:z:mul:cmp.z.oreg)    6.1123 -0.2323 
                                                                                                                                                                 
        Instance                                          Component                                                                               Delta  Delay   
        --------                                          ---------                                                                               -----  -----   
        hybrid:core/reg(mult:z:mul:cmp.b)                 mgc_reg_pos_32_0_0_0_0_1_1                                                              0.3900 0.3900  
        hybrid:core/mult:z:mul:cmp.b                                                                                                              0.0000 0.3900  
        hybrid/mult:z:mul:cmp.b                                                                                                                   0.0000 0.3900  
        hybrid/mult:z:mul:cmp                             mgc_mul_32_0_32_0_32                                                                    5.7223 6.1123  
        hybrid/mult:z:mul:cmp.z                                                                                                                   0.0000 6.1123  
        hybrid:core/mult:z:mul:cmp.z                                                                                                              0.0000 6.1123  
        hybrid:core:wait_dp/mult:z:mul:cmp.z                                                                                                      0.0000 6.1123  
        hybrid:core:wait_dp/reg(mult:z:mul:cmp.z.oreg)    mgc_reg_pos_32_0_0_0_0_1_1                                                              0.0000 6.1123  
                                                                                                                                                                 
      3                                                   hybrid:core/reg(mult#12:z:mul:cmp.a)  hybrid:core:wait_dp/reg(mult#12:z:mul:cmp.z.oreg) 5.9302 -0.0502 
                                                                                                                                                                 
        Instance                                          Component                                                                               Delta  Delay   
        --------                                          ---------                                                                               -----  -----   
        hybrid:core/reg(mult#12:z:mul:cmp.a)              mgc_reg_pos_20_0_0_0_0_1_1                                                              0.3900 0.3900  
        hybrid:core/mult#12:z:mul:cmp.a                                                                                                           0.0000 0.3900  
        hybrid/mult#12:z:mul:cmp.a                                                                                                                0.0000 0.3900  
        hybrid/mult#12:z:mul:cmp                          mgc_mul_20_1_32_0_32                                                                    5.5402 5.9302  
        hybrid/mult#12:z:mul:cmp.z                                                                                                                0.0000 5.9302  
        hybrid:core/mult#12:z:mul:cmp.z                                                                                                           0.0000 5.9302  
        hybrid:core:wait_dp/mult#12:z:mul:cmp.z                                                                                                   0.0000 5.9302  
        hybrid:core:wait_dp/reg(mult#12:z:mul:cmp.z.oreg) mgc_reg_pos_32_0_0_0_0_1_1                                                              0.0000 5.9302  
                                                                                                                                                                 
      4                                                   hybrid:core/reg(mult#12:z:mul:cmp.b)  hybrid:core:wait_dp/reg(mult#12:z:mul:cmp.z.oreg) 5.9302 -0.0502 
                                                                                                                                                                 
        Instance                                          Component                                                                               Delta  Delay   
        --------                                          ---------                                                                               -----  -----   
        hybrid:core/reg(mult#12:z:mul:cmp.b)              mgc_reg_pos_32_0_0_0_0_1_1                                                              0.3900 0.3900  
        hybrid:core/mult#12:z:mul:cmp.b                                                                                                           0.0000 0.3900  
        hybrid/mult#12:z:mul:cmp.b                                                                                                                0.0000 0.3900  
        hybrid/mult#12:z:mul:cmp                          mgc_mul_20_1_32_0_32                                                                    5.5402 5.9302  
        hybrid/mult#12:z:mul:cmp.z                                                                                                                0.0000 5.9302  
        hybrid:core/mult#12:z:mul:cmp.z                                                                                                           0.0000 5.9302  
        hybrid:core:wait_dp/mult#12:z:mul:cmp.z                                                                                                   0.0000 5.9302  
        hybrid:core:wait_dp/reg(mult#12:z:mul:cmp.z.oreg) mgc_reg_pos_32_0_0_0_0_1_1                                                              0.0000 5.9302  
                                                                                                                                                                 
      5                                                   hybrid:core/hybrid:core_core:fsm:inst hybrid:core/reg(modulo_sub#8:mux)                 5.6000 0.2800  
                                                                                                                                                                 
        Instance                                          Component                                                                               Delta  Delay   
        --------                                          ---------                                                                               -----  -----   
        hybrid:core/hybrid:core_core:fsm:inst             hybrid:core_core:fsm                                                                    0.0000 0.0000  
        hybrid:core/fsm_output                                                                                                                    0.0000 0.0000  
        hybrid:core/slc(fsm_output)(1)#311                                                                                                        0.0000 0.0000  
        hybrid:core/slc(fsm_output)(1)#311.itm                                                                                                    0.0000 0.0000  
        hybrid:core/not#1177                              mgc_not_1                                                                               0.0000 0.0000  
        hybrid:core/not#1177.itm                                                                                                                  0.0000 0.0000  
        hybrid:core/or#704                                mgc_or_1_2                                                                              0.5600 0.5600  
        hybrid:core/or.tmp#613                                                                                                                    0.0000 0.5600  
        hybrid:core/mux#569                               mgc_mux_1_1_2                                                                           0.0900 0.6500  
        hybrid:core/mux#569.itm                                                                                                                   0.0000 0.6500  
        hybrid:core/nor#292                               mgc_nor_1_3                                                                             0.5600 1.2100  
        hybrid:core/nor#292.itm                                                                                                                   0.0000 1.2100  
        hybrid:core/mux#570                               mgc_mux_1_1_2                                                                           0.0900 1.3000  
        hybrid:core/mux#570.itm                                                                                                                   0.0000 1.3000  
        hybrid:core/and#820                               mgc_and_1_2                                                                             0.5600 1.8600  
        hybrid:core/and#820.itm                                                                                                                   0.0000 1.8600  
        hybrid:core/mux#571                               mgc_mux_1_1_2                                                                           0.0900 1.9500  
        hybrid:core/mux#571.itm                                                                                                                   0.0000 1.9500  
        hybrid:core/mult#3:res:mux#2                      mgc_mux_32_1_2                                                                          0.0900 2.0400  
        hybrid:core/mult#3:res:mux#2.itm                                                                                                          0.0000 2.0400  
        hybrid:core/mult#2:res:acc:rg                     mgc_addc_32_0_32_0_32                                                                   1.4550 3.4950  
        hybrid:core/z.out#6                                                                                                                       0.0000 3.4950  
        hybrid:core/mult#3:if:mux1h                       mgc_mux1hot_32_3                                                                        0.5600 4.0550  
        hybrid:core/mult#3:if:mux1h.itm                                                                                                           0.0000 4.0550  
        hybrid:core/modulo_sub#8:qif:acc:rg               mgc_addc_32_0_32_0_32                                                                   1.4550 5.5100  
        hybrid:core/z.out#3                                                                                                                       0.0000 5.5100  
        hybrid:core/modulo_sub#8:modulo_sub#8:mux         mgc_mux_32_1_2                                                                          0.0900 5.6000  
        hybrid:core/modulo_sub#8:modulo_sub#8:mux.itm                                                                                             0.0000 5.6000  
        hybrid:core/reg(modulo_sub#8:mux)                 mgc_reg_pos_32_0_0_0_0_1_1                                                              0.0000 5.6000  
                                                                                                                                                                 
      6                                                   hybrid:core/hybrid:core_core:fsm:inst hybrid:core/reg(mult#3:res.lpi#4.dfm)             5.6000 0.2800  
                                                                                                                                                                 
        Instance                                          Component                                                                               Delta  Delay   
        --------                                          ---------                                                                               -----  -----   
        hybrid:core/hybrid:core_core:fsm:inst             hybrid:core_core:fsm                                                                    0.0000 0.0000  
        hybrid:core/fsm_output                                                                                                                    0.0000 0.0000  
        hybrid:core/slc(fsm_output)(1)#311                                                                                                        0.0000 0.0000  
        hybrid:core/slc(fsm_output)(1)#311.itm                                                                                                    0.0000 0.0000  
        hybrid:core/not#1177                              mgc_not_1                                                                               0.0000 0.0000  
        hybrid:core/not#1177.itm                                                                                                                  0.0000 0.0000  
        hybrid:core/or#704                                mgc_or_1_2                                                                              0.5600 0.5600  
        hybrid:core/or.tmp#613                                                                                                                    0.0000 0.5600  
        hybrid:core/mux#569                               mgc_mux_1_1_2                                                                           0.0900 0.6500  
        hybrid:core/mux#569.itm                                                                                                                   0.0000 0.6500  
        hybrid:core/nor#292                               mgc_nor_1_3                                                                             0.5600 1.2100  
        hybrid:core/nor#292.itm                                                                                                                   0.0000 1.2100  
        hybrid:core/mux#570                               mgc_mux_1_1_2                                                                           0.0900 1.3000  
        hybrid:core/mux#570.itm                                                                                                                   0.0000 1.3000  
        hybrid:core/and#820                               mgc_and_1_2                                                                             0.5600 1.8600  
        hybrid:core/and#820.itm                                                                                                                   0.0000 1.8600  
        hybrid:core/mux#571                               mgc_mux_1_1_2                                                                           0.0900 1.9500  
        hybrid:core/mux#571.itm                                                                                                                   0.0000 1.9500  
        hybrid:core/mult#3:res:mux#2                      mgc_mux_32_1_2                                                                          0.0900 2.0400  
        hybrid:core/mult#3:res:mux#2.itm                                                                                                          0.0000 2.0400  
        hybrid:core/mult#2:res:acc:rg                     mgc_addc_32_0_32_0_32                                                                   1.4550 3.4950  
        hybrid:core/z.out#6                                                                                                                       0.0000 3.4950  
        hybrid:core/mult#3:if:mux1h                       mgc_mux1hot_32_3                                                                        0.5600 4.0550  
        hybrid:core/mult#3:if:mux1h.itm                                                                                                           0.0000 4.0550  
        hybrid:core/modulo_sub#8:qif:acc:rg               mgc_addc_32_0_32_0_32                                                                   1.4550 5.5100  
        hybrid:core/z.out#3                                                                                                                       0.0000 5.5100  
        hybrid:core/mult#3:res:mux                        mgc_mux_32_1_2                                                                          0.0900 5.6000  
        hybrid:core/mult#3:res:mux.itm                                                                                                            0.0000 5.6000  
        hybrid:core/reg(mult#3:res.lpi#4.dfm)             mgc_reg_pos_32_0_0_0_0_1_1                                                              0.0000 5.6000  
                                                                                                                                                                 
      7                                                   hybrid:core/hybrid:core_core:fsm:inst hybrid:core/reg(mult:res.lpi#4.dfm)               5.6000 0.2800  
                                                                                                                                                                 
        Instance                                          Component                                                                               Delta  Delay   
        --------                                          ---------                                                                               -----  -----   
        hybrid:core/hybrid:core_core:fsm:inst             hybrid:core_core:fsm                                                                    0.0000 0.0000  
        hybrid:core/fsm_output                                                                                                                    0.0000 0.0000  
        hybrid:core/slc(fsm_output)(1)#311                                                                                                        0.0000 0.0000  
        hybrid:core/slc(fsm_output)(1)#311.itm                                                                                                    0.0000 0.0000  
        hybrid:core/not#1177                              mgc_not_1                                                                               0.0000 0.0000  
        hybrid:core/not#1177.itm                                                                                                                  0.0000 0.0000  
        hybrid:core/or#704                                mgc_or_1_2                                                                              0.5600 0.5600  
        hybrid:core/or.tmp#613                                                                                                                    0.0000 0.5600  
        hybrid:core/mux#569                               mgc_mux_1_1_2                                                                           0.0900 0.6500  
        hybrid:core/mux#569.itm                                                                                                                   0.0000 0.6500  
        hybrid:core/nor#292                               mgc_nor_1_3                                                                             0.5600 1.2100  
        hybrid:core/nor#292.itm                                                                                                                   0.0000 1.2100  
        hybrid:core/mux#570                               mgc_mux_1_1_2                                                                           0.0900 1.3000  
        hybrid:core/mux#570.itm                                                                                                                   0.0000 1.3000  
        hybrid:core/and#820                               mgc_and_1_2                                                                             0.5600 1.8600  
        hybrid:core/and#820.itm                                                                                                                   0.0000 1.8600  
        hybrid:core/mux#571                               mgc_mux_1_1_2                                                                           0.0900 1.9500  
        hybrid:core/mux#571.itm                                                                                                                   0.0000 1.9500  
        hybrid:core/mult#3:res:mux#2                      mgc_mux_32_1_2                                                                          0.0900 2.0400  
        hybrid:core/mult#3:res:mux#2.itm                                                                                                          0.0000 2.0400  
        hybrid:core/mult#2:res:acc:rg                     mgc_addc_32_0_32_0_32                                                                   1.4550 3.4950  
        hybrid:core/z.out#6                                                                                                                       0.0000 3.4950  
        hybrid:core/mult#3:if:mux1h                       mgc_mux1hot_32_3                                                                        0.5600 4.0550  
        hybrid:core/mult#3:if:mux1h.itm                                                                                                           0.0000 4.0550  
        hybrid:core/modulo_sub#8:qif:acc:rg               mgc_addc_32_0_32_0_32                                                                   1.4550 5.5100  
        hybrid:core/z.out#3                                                                                                                       0.0000 5.5100  
        hybrid:core/mult:res:mux                          mgc_mux_32_1_2                                                                          0.0900 5.6000  
        hybrid:core/mult:res:mux.itm                                                                                                              0.0000 5.6000  
        hybrid:core/reg(mult:res.lpi#4.dfm)               mgc_reg_pos_32_0_0_0_0_1_1                                                              0.0000 5.6000  
                                                                                                                                                                 
      8                                                   hybrid:core/hybrid:core_core:fsm:inst hybrid:core/reg(mult:res.lpi#4.dfm)               5.6000 0.2800  
                                                                                                                                                                 
        Instance                                          Component                                                                               Delta  Delay   
        --------                                          ---------                                                                               -----  -----   
        hybrid:core/hybrid:core_core:fsm:inst             hybrid:core_core:fsm                                                                    0.0000 0.0000  
        hybrid:core/fsm_output                                                                                                                    0.0000 0.0000  
        hybrid:core/slc(fsm_output)(1)#311                                                                                                        0.0000 0.0000  
        hybrid:core/slc(fsm_output)(1)#311.itm                                                                                                    0.0000 0.0000  
        hybrid:core/not#1177                              mgc_not_1                                                                               0.0000 0.0000  
        hybrid:core/not#1177.itm                                                                                                                  0.0000 0.0000  
        hybrid:core/or#704                                mgc_or_1_2                                                                              0.5600 0.5600  
        hybrid:core/or.tmp#613                                                                                                                    0.0000 0.5600  
        hybrid:core/mux#568                               mgc_mux_1_1_2                                                                           0.0900 0.6500  
        hybrid:core/mux#568.itm                                                                                                                   0.0000 0.6500  
        hybrid:core/nor#293                               mgc_nor_1_3                                                                             0.5600 1.2100  
        hybrid:core/nor#293.itm                                                                                                                   0.0000 1.2100  
        hybrid:core/mux#570                               mgc_mux_1_1_2                                                                           0.0900 1.3000  
        hybrid:core/mux#570.itm                                                                                                                   0.0000 1.3000  
        hybrid:core/and#820                               mgc_and_1_2                                                                             0.5600 1.8600  
        hybrid:core/and#820.itm                                                                                                                   0.0000 1.8600  
        hybrid:core/mux#571                               mgc_mux_1_1_2                                                                           0.0900 1.9500  
        hybrid:core/mux#571.itm                                                                                                                   0.0000 1.9500  
        hybrid:core/mult#3:res:mux#2                      mgc_mux_32_1_2                                                                          0.0900 2.0400  
        hybrid:core/mult#3:res:mux#2.itm                                                                                                          0.0000 2.0400  
        hybrid:core/mult#2:res:acc:rg                     mgc_addc_32_0_32_0_32                                                                   1.4550 3.4950  
        hybrid:core/z.out#6                                                                                                                       0.0000 3.4950  
        hybrid:core/mult#3:if:mux1h                       mgc_mux1hot_32_3                                                                        0.5600 4.0550  
        hybrid:core/mult#3:if:mux1h.itm                                                                                                           0.0000 4.0550  
        hybrid:core/modulo_sub#8:qif:acc:rg               mgc_addc_32_0_32_0_32                                                                   1.4550 5.5100  
        hybrid:core/z.out#3                                                                                                                       0.0000 5.5100  
        hybrid:core/mult:res:mux                          mgc_mux_32_1_2                                                                          0.0900 5.6000  
        hybrid:core/mult:res:mux.itm                                                                                                              0.0000 5.6000  
        hybrid:core/reg(mult:res.lpi#4.dfm)               mgc_reg_pos_32_0_0_0_0_1_1                                                              0.0000 5.6000  
                                                                                                                                                                 
      9                                                   hybrid:core/hybrid:core_core:fsm:inst hybrid:core/reg(mult:res.lpi#4.dfm)               5.6000 0.2800  
                                                                                                                                                                 
        Instance                                          Component                                                                               Delta  Delay   
        --------                                          ---------                                                                               -----  -----   
        hybrid:core/hybrid:core_core:fsm:inst             hybrid:core_core:fsm                                                                    0.0000 0.0000  
        hybrid:core/fsm_output                                                                                                                    0.0000 0.0000  
        hybrid:core/slc(fsm_output)(4)#322                                                                                                        0.0000 0.0000  
        hybrid:core/slc(fsm_output)(4)#322.itm                                                                                                    0.0000 0.0000  
        hybrid:core/not#1167                              mgc_not_1                                                                               0.0000 0.0000  
        hybrid:core/not#1167.itm                                                                                                                  0.0000 0.0000  
        hybrid:core/nor#303                               mgc_nor_1_3                                                                             0.5600 0.5600  
        hybrid:core/nor#303.itm                                                                                                                   0.0000 0.5600  
        hybrid:core/mux#552                               mgc_mux_1_1_2                                                                           0.0900 0.6500  
        hybrid:core/mux#552.itm                                                                                                                   0.0000 0.6500  
        hybrid:core/and#825                               mgc_and_1_2                                                                             0.5600 1.2100  
        hybrid:core/and#825.cse                                                                                                                   0.0000 1.2100  
        hybrid:core/mux#580                               mgc_mux_1_1_2                                                                           0.0900 1.3000  
        hybrid:core/mux#580.itm                                                                                                                   0.0000 1.3000  
        hybrid:core/and#817                               mgc_and_1_2                                                                             0.5600 1.8600  
        hybrid:core/and#817.itm                                                                                                                   0.0000 1.8600  
        hybrid:core/mux#581                               mgc_mux_1_1_2                                                                           0.0900 1.9500  
        hybrid:core/mux#581.itm                                                                                                                   0.0000 1.9500  
        hybrid:core/mult#1:res:mux                        mgc_mux_32_1_2                                                                          0.0900 2.0400  
        hybrid:core/mult#1:res:mux.itm                                                                                                            0.0000 2.0400  
        hybrid:core/mult#1:res:acc:rg                     mgc_addc_32_0_32_0_32                                                                   1.4550 3.4950  
        hybrid:core/z.out#13                                                                                                                      0.0000 3.4950  
        hybrid:core/mult#3:if:mux1h                       mgc_mux1hot_32_3                                                                        0.5600 4.0550  
        hybrid:core/mult#3:if:mux1h.itm                                                                                                           0.0000 4.0550  
        hybrid:core/modulo_sub#8:qif:acc:rg               mgc_addc_32_0_32_0_32                                                                   1.4550 5.5100  
        hybrid:core/z.out#3                                                                                                                       0.0000 5.5100  
        hybrid:core/mult:res:mux                          mgc_mux_32_1_2                                                                          0.0900 5.6000  
        hybrid:core/mult:res:mux.itm                                                                                                              0.0000 5.6000  
        hybrid:core/reg(mult:res.lpi#4.dfm)               mgc_reg_pos_32_0_0_0_0_1_1                                                              0.0000 5.6000  
                                                                                                                                                                 
      10                                                  hybrid:core/hybrid:core_core:fsm:inst hybrid:core/reg(mult:res.lpi#4.dfm)               5.6000 0.2800  
                                                                                                                                                                 
        Instance                                          Component                                                                               Delta  Delay   
        --------                                          ---------                                                                               -----  -----   
        hybrid:core/hybrid:core_core:fsm:inst             hybrid:core_core:fsm                                                                    0.0000 0.0000  
        hybrid:core/fsm_output                                                                                                                    0.0000 0.0000  
        hybrid:core/slc(fsm_output)(7)#275                                                                                                        0.0000 0.0000  
        hybrid:core/slc(fsm_output)(7)#275.itm                                                                                                    0.0000 0.0000  
        hybrid:core/nand#129                              mgc_nand_1_2                                                                            0.5600 0.5600  
        hybrid:core/nand#129.cse                                                                                                                  0.0000 0.5600  
        hybrid:core/mux#569                               mgc_mux_1_1_2                                                                           0.0900 0.6500  
        hybrid:core/mux#569.itm                                                                                                                   0.0000 0.6500  
        hybrid:core/nor#292                               mgc_nor_1_3                                                                             0.5600 1.2100  
        hybrid:core/nor#292.itm                                                                                                                   0.0000 1.2100  
        hybrid:core/mux#570                               mgc_mux_1_1_2                                                                           0.0900 1.3000  
        hybrid:core/mux#570.itm                                                                                                                   0.0000 1.3000  
        hybrid:core/and#820                               mgc_and_1_2                                                                             0.5600 1.8600  
        hybrid:core/and#820.itm                                                                                                                   0.0000 1.8600  
        hybrid:core/mux#571                               mgc_mux_1_1_2                                                                           0.0900 1.9500  
        hybrid:core/mux#571.itm                                                                                                                   0.0000 1.9500  
        hybrid:core/mult#3:res:mux#2                      mgc_mux_32_1_2                                                                          0.0900 2.0400  
        hybrid:core/mult#3:res:mux#2.itm                                                                                                          0.0000 2.0400  
        hybrid:core/mult#2:res:acc:rg                     mgc_addc_32_0_32_0_32                                                                   1.4550 3.4950  
        hybrid:core/z.out#6                                                                                                                       0.0000 3.4950  
        hybrid:core/mult#3:if:mux1h                       mgc_mux1hot_32_3                                                                        0.5600 4.0550  
        hybrid:core/mult#3:if:mux1h.itm                                                                                                           0.0000 4.0550  
        hybrid:core/modulo_sub#8:qif:acc:rg               mgc_addc_32_0_32_0_32                                                                   1.4550 5.5100  
        hybrid:core/z.out#3                                                                                                                       0.0000 5.5100  
        hybrid:core/mult:res:mux                          mgc_mux_32_1_2                                                                          0.0900 5.6000  
        hybrid:core/mult:res:mux.itm                                                                                                              0.0000 5.6000  
        hybrid:core/reg(mult:res.lpi#4.dfm)               mgc_reg_pos_32_0_0_0_0_1_1                                                              0.0000 5.6000  
                                                                                                                                                                 
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.88
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                   Port                                                                            Slack (Delay) Messages                
      ------------------------------------------------------------------------------------------ ----------------------------------------------------------------------------- ------- ------- -----------------------
      hybrid:core/reg(m)                                                                         m:rsci.idat                                                                    5.8800  0.0000                         
      hybrid:core/reg(x:rsci.oswt)                                                               and#28.itm                                                                     4.2000  1.6800                         
      hybrid:core/reg(x:rsci.oswt#1)                                                             and#33.itm                                                                     4.6700  1.2100                         
      hybrid:core/reg(x:rsci.s_raddr.core(4:0))                                                  S2_COPY_LOOP:p:mux.itm                                                         4.1100  1.7700                         
      hybrid:core/reg(x:rsci.s_raddr.core(9:5))                                                  S1_OUTER_LOOP:for:p:mux#1.itm                                                  4.1100  1.7700                         
      hybrid:core/reg(x:rsci.s_waddr.core(4:0))                                                  S1_OUTER_LOOP:for:p:mux#2.itm                                                  4.1100  1.7700                         
      hybrid:core/reg(x:rsci.s_waddr.core(9:5))                                                  S1_OUTER_LOOP:for:mux#2.itm                                                    4.1100  1.7700                         
      hybrid:core/reg(x:rsci.s_dout.core)                                                        xx:rsci.q_d                                                                    4.2600  1.6200                         
      hybrid:core/reg(twiddle:rsci.oswt)                                                         mux#78.itm                                                                     4.4000  1.4800                         
      hybrid:core/reg(twiddle:rsci.s_raddr.core(1))                                              butterFly:tw_h:butterFly:tw_h:nand#1.itm                                       3.8400  2.0400                         
      hybrid:core/reg(twiddle:rsci.s_raddr.core(2))                                              butterFly:tw_h:mux1h#1.itm                                                     1.9400  3.9400                         
      hybrid:core/reg(twiddle:rsci.s_raddr.core(0))                                              butterFly:tw_h:butterFly:tw_h:nand.itm                                         3.2800  2.6000                         
      hybrid:core/reg(twiddle:rsci.s_raddr.core(3))                                              butterFly:tw_h:mux1h#3.itm                                                     2.5000  3.3800                         
      hybrid:core/reg(revArr:rsci.oswt)                                                          and#65.itm                                                                     4.1100  1.7700                         
      hybrid:core/reg(revArr:rsci.s_raddr.core)                                                  S1_OUTER_LOOP:for:acc.cse.sva                                                  3.4100  2.4700                         
      hybrid:core/reg(tw:rsci.oswt)                                                              and.dcpl#69                                                                    2.1200  3.7600                         
      hybrid:core/reg(tw:rsci.s_raddr.core)                                                      S34_OUTER_LOOP:for:tf:mul.itm                                                  0.9747  4.9053                         
      hybrid:core/reg(xx:rsc.@.cgo)                                                              not#1385.itm                                                                   4.3100  1.5700                         
      hybrid:core/reg(yy:rsc.@.cgo)                                                              mux#186.rmff                                                                   3.7500  2.1300                         
      hybrid:core/reg(x:rsc.triosy:obj.iswt0)                                                    and#209.itm                                                                    3.8800  2.0000                         
      hybrid:core/reg(mult#12:z:mul:cmp.a)                                                       tw:rsci.s_din.mxwt                                                             4.8400  1.0400                         
      hybrid:core/reg(mult#12:z:mul:cmp.b)                                                       yy:rsci.q_d                                                                    4.2600  1.6200                         
      hybrid:core/reg(ensig.cgo)                                                                 not#1386.itm                                                                   4.4000  1.4800                         
      hybrid:core/reg(mult:z:mul:cmp.a)                                                          S2_COPY_LOOP:for:mux1h#2.itm                                                   2.4100  3.4700                         
      hybrid:core/reg(mult:z:mul:cmp.b)                                                          butterFly:tw:mux.itm                                                           4.2200  1.6600                         
      hybrid:core/reg(S2_COPY_LOOP:p(5:0).sva(4:0))                                              S2_COPY_LOOP:p:and.itm                                                         1.3700  4.5100                         
      hybrid:core/reg(S2_COPY_LOOP:p(5:0).sva(4:0))#1                                            S2_COPY_LOOP:p:and#2.itm                                                       1.3700  4.5100                         
      hybrid:core/reg(S2_COPY_LOOP:p(5:0).sva(4:0))#2                                            S2_COPY_LOOP:p:and#3.itm                                                       1.3700  4.5100                         
      hybrid:core/reg(S2_COPY_LOOP:for:i(5:0))                                                   slc(S2_COPY_LOOP:for:i:S2_COPY_LOOP:for:i:mux.rgt)(5).itm                      3.2800  2.6000                         
      hybrid:core/reg(S2_COPY_LOOP:for:i(5:0))#1                                                 slc(S2_COPY_LOOP:for:i:S2_COPY_LOOP:for:i:mux.rgt)(4-0).itm                    3.2800  2.6000                         
      hybrid:core/reg(S1_OUTER_LOOP:for:p)                                                       S1_OUTER_LOOP:for:p:S1_OUTER_LOOP:for:p:mux.itm                                2.5650  3.3150                         
      hybrid:core/reg(S1_OUTER_LOOP:for:acc)                                                     S1_OUTER_LOOP:for:asn(S1_OUTER_LOOP:for:acc.cse.sva:S1_OUTER_LOOP:for:and.itm  2.4100  3.4700                         
      hybrid:core/reg(S2_OUTER_LOOP:c(1))                                                        operator<<20,true>#1:operator<<20,true>#1:and.itm                              0.8050  5.0750                         
      hybrid:core/reg(butterFly#10:f1)                                                           S1_OUTER_LOOP:for:mux1h#5.itm                                                  3.4600  2.4200                         
      hybrid:core/reg(drf(revArr.ptr).smx(9:0))                                                  S2_COPY_LOOP:for:slc(revArr:rsci.s_din.mxwt)(4-0).itm                          4.8400  1.0400                         
      hybrid:core/reg(S2_INNER_LOOP1:r(4:2).sva(1:0))                                            S2_INNER_LOOP1:r:S2_INNER_LOOP1:r:and.itm                                      0.6150  5.2650                         
      hybrid:core/reg(butterFly#12:tw:and.cse(3:2))                                              slc(butterFly:tw:butterFly:tw:mux.rgt)(1).itm                                  4.1100  1.7700                         
      hybrid:core/reg(butterFly#12:tw:and.cse(3:2))#1                                            slc(butterFly:tw:butterFly:tw:mux.rgt)(0).itm                                  4.1100  1.7700                         
      hybrid:core/reg(mult#16:z:asn)                                                             mult:z:mul:cmp.z.oreg                                                          1.9300  3.9500                         
      hybrid:core/reg(mult#11:z:asn)                                                             mult:z:mult:z:mux.itm                                                          4.1100  1.7700                         
      hybrid:core/reg(operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20)) operator>><96,false>#1:operator>><96,false>#1:slc(mult#1:t:mul)(51-20).itm     4.0947  1.7853                         
      hybrid:core/reg(butterFly#14:f1)                                                           S2_COPY_LOOP:for:S2_COPY_LOOP:for:mux.itm                                      4.4900  1.3900                         
      hybrid:core/reg(mult#10:z:asn)                                                             mult:z:mult:z:mux#1.itm                                                        4.1100  1.7700                         
      hybrid:core/reg(butterFly#11:f1)                                                           S2_COPY_LOOP:for:S2_COPY_LOOP:for:mux#1.itm                                    4.5800  1.3000                         
      hybrid:core/reg(mult#17:z:asn)                                                             mult:z:mul:cmp.z.oreg                                                          1.9300  3.9500                         
      hybrid:core/reg(mult#3:res.lpi#4.dfm)                                                      mult#3:res:mux.itm                                                             0.2800  5.6000                         
      hybrid:core/reg(mult#1:res.lpi#4.dfm)                                                      mult#1:res:mux#1.itm                                                           0.7350  5.1450                         
      hybrid:core/reg(modulo_add#3:mux)                                                          modulo_add#3:mux.itm#2                                                         2.4750  3.4050                         
      hybrid:core/reg(modulo_sub#3:mux)                                                          modulo_sub#3:modulo_sub#3:mux.itm                                              2.4900  3.3900                         
      hybrid:core/reg(mult:res.lpi#4.dfm)                                                        mult:res:mux.itm                                                               0.2800  5.6000                         
      hybrid:core/reg(modulo_add#1:mux)                                                          modulo_add#1:mux.itm#2                                                         2.4750  3.4050                         
      hybrid:core/reg(modulo_sub#1:mux)                                                          modulo_sub#1:modulo_sub#1:mux.itm                                              2.4900  3.3900                         
      hybrid:core/reg(modulo_add:mux)                                                            modulo_add:mux.itm#2                                                           1.0950  4.7850                         
      hybrid:core/reg(modulo_sub:mux)                                                            modulo_sub:modulo_sub:mux.itm                                                  1.1100  4.7700                         
      hybrid:core/reg(modulo_add#2:mux)                                                          modulo_add#2:modulo_add#2:mux.itm                                              1.9150  3.9650                         
      hybrid:core/reg(modulo_sub#2:mux)                                                          modulo_sub#2:modulo_sub#2:mux.itm                                              2.4900  3.3900                         
      hybrid:core/reg(modulo_add#7:mux)                                                          modulo_add#7:mux.itm#2                                                         1.0950  4.7850                         
      hybrid:core/reg(modulo_sub#7:mux)                                                          modulo_sub#7:modulo_sub#7:mux.itm                                              1.1100  4.7700                         
      hybrid:core/reg(modulo_add#5:mux)                                                          modulo_add#5:mux.itm#2                                                         2.4750  3.4050                         
      hybrid:core/reg(modulo_sub#5:mux)                                                          modulo_sub#5:modulo_sub#5:mux.itm                                              2.4900  3.3900                         
      hybrid:core/reg(modulo_add#4:mux)                                                          modulo_add#4:mux.itm#2                                                         2.4750  3.4050                         
      hybrid:core/reg(modulo_sub#4:mux)                                                          modulo_sub#4:modulo_sub#4:mux.itm                                              2.4900  3.3900                         
      hybrid:core/reg(modulo_add#6:mux)                                                          modulo_add#6:modulo_add#6:mux.itm                                              1.9150  3.9650                         
      hybrid:core/reg(modulo_sub#6:mux)                                                          modulo_sub#6:modulo_sub#6:mux.itm                                              2.4900  3.3900                         
      hybrid:core/reg(modulo_add#11:mux)                                                         modulo_add#11:mux.itm#2                                                        2.4750  3.4050                         
      hybrid:core/reg(modulo_sub#11:mux)                                                         modulo_sub#11:modulo_sub#11:mux.itm                                            2.4900  3.3900                         
      hybrid:core/reg(modulo_add#9:mux)                                                          modulo_add#9:mux.itm#2                                                         1.0950  4.7850                         
      hybrid:core/reg(modulo_sub#9:mux)                                                          modulo_sub#9:modulo_sub#9:mux.itm                                              1.1100  4.7700                         
      hybrid:core/reg(modulo_add#8:mux)                                                          modulo_add#8:mux.itm#2                                                         1.1850  4.6950                         
      hybrid:core/reg(modulo_sub#8:mux)                                                          modulo_sub#8:modulo_sub#8:mux.itm                                              0.2800  5.6000                         
      hybrid:core/reg(modulo_add#10:mux)                                                         modulo_add#10:modulo_add#10:mux.itm                                            1.9150  3.9650                         
      hybrid:core/reg(modulo_sub#10:mux)                                                         modulo_sub#10:modulo_sub#10:mux.itm                                            2.4900  3.3900                         
      hybrid:core/reg(S34_OUTER_LOOP:for:tf_h)                                                   tw_h:rsci.s_din.mxwt                                                           3.6080  2.2720                         
      hybrid:core/reg(modulo_add#15:mux)                                                         modulo_add#15:mux.itm#2                                                        1.0950  4.7850                         
      hybrid:core/reg(modulo_sub#15:mux)                                                         modulo_sub#15:modulo_sub#15:mux.itm                                            2.4900  3.3900                         
      hybrid:core/reg(modulo_add#13:mux)                                                         modulo_add#13:mux.itm#2                                                        2.4750  3.4050                         
      hybrid:core/reg(modulo_sub#13:mux)                                                         modulo_sub#13:modulo_sub#13:mux.itm                                            2.4900  3.3900                         
      hybrid:core/reg(modulo_add#12:mux)                                                         modulo_add#12:mux.itm#2                                                        2.4750  3.4050                         
      hybrid:core/reg(modulo_sub#12:mux)                                                         modulo_sub#12:modulo_sub#12:mux.itm                                            2.4900  3.3900                         
      hybrid:core/reg(modulo_add#14:mux)                                                         modulo_add#14:modulo_add#14:mux.itm                                            1.9150  3.9650                         
      hybrid:core/reg(modulo_sub#14:mux)                                                         modulo_sub#14:modulo_sub#14:mux.itm                                            2.4900  3.3900                         
      hybrid:core/reg(modulo_add#19:mux)                                                         modulo_add#19:mux.itm#2                                                        1.0950  4.7850                         
      hybrid:core/reg(modulo_sub#19:mux)                                                         modulo_sub#19:modulo_sub#19:mux.itm                                            2.4900  3.3900                         
      hybrid:core/reg(modulo_add#17:mux)                                                         modulo_add#17:mux.itm#2                                                        2.4750  3.4050                         
      hybrid:core/reg(modulo_sub#17:mux)                                                         modulo_sub#17:modulo_sub#17:mux.itm                                            2.4900  3.3900                         
      hybrid:core/reg(modulo_add#16:mux)                                                         modulo_add#16:mux.itm#2                                                        2.4750  3.4050                         
      hybrid:core/reg(modulo_sub#16:mux)                                                         modulo_sub#16:modulo_sub#16:mux.itm                                            2.4900  3.3900                         
      hybrid:core/reg(modulo_add#18:mux)                                                         modulo_add#18:modulo_add#18:mux.itm                                            1.9150  3.9650                         
      hybrid:core/reg(modulo_sub#18:mux)                                                         modulo_sub#18:modulo_sub#18:mux.itm                                            2.4900  3.3900                         
      hybrid:core/reg(modulo_add#23:mux)                                                         modulo_add#23:mux.itm#2                                                        1.0950  4.7850                         
      hybrid:core/reg(modulo_sub#23:mux)                                                         modulo_sub#23:modulo_sub#23:mux.itm                                            1.1100  4.7700                         
      hybrid:core/reg(modulo_add#21:mux)                                                         modulo_add#21:mux.itm#2                                                        2.4750  3.4050                         
      hybrid:core/reg(modulo_sub#21:mux)                                                         modulo_sub#21:modulo_sub#21:mux.itm                                            2.4900  3.3900                         
      hybrid:core/reg(modulo_add#20:mux)                                                         modulo_add#20:mux.itm#2                                                        2.4750  3.4050                         
      hybrid:core/reg(modulo_sub#20:mux)                                                         modulo_sub#20:modulo_sub#20:mux.itm                                            2.4900  3.3900                         
      hybrid:core/reg(modulo_add#22:mux)                                                         modulo_add#22:modulo_add#22:mux.itm                                            1.9150  3.9650                         
      hybrid:core/reg(modulo_sub#22:mux)                                                         modulo_sub#22:modulo_sub#22:mux.itm                                            2.4900  3.3900                         
      hybrid:core:wait_dp/reg(mult#12:z:mul:cmp.z.oreg)                                          mult#12:z:mul:cmp.z                                                           -0.0502  5.9302 (clock period exceeded) 
      hybrid:core:wait_dp/reg(mult:z:mul:cmp.z.oreg)                                             mult:z:mul:cmp.z                                                              -0.2323  6.1123 (clock period exceeded) 
      hybrid:core:x:rsci:x:rsc.@:wait_dp/reg(x:rsci.bcwt)                                        S1_OUTER_LOOP:for:nor.itm                                                      1.5700  4.3100                         
      hybrid:core:x:rsci:x:rsc.@:wait_dp/reg(x:rsci.bcwt#1)                                      S1_OUTER_LOOP:for:nor#3.itm                                                    1.5700  4.3100                         
      hybrid:core:x:rsci:x:rsc.@:wait_dp/reg(x:rsci.s_din.bfwt)                                  x:rsci.s_din                                                                   4.8400  1.0400                         
      hybrid:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)                      butterFly:tw:nor.itm                                                           1.5700  4.3100                         
      hybrid:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.s_din.bfwt)                twiddle:rsci.s_din                                                             4.8400  1.0400                         
      hybrid:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)                butterFly:tw_h:nor.itm                                                         1.5700  4.3100                         
      hybrid:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.s_din.bfwt)          twiddle_h:rsci.s_din                                                           4.8400  1.0400                         
      hybrid:core:revArr:rsci:revArr:rsc.@:wait_dp/reg(revArr:rsci.bcwt)                         S2_COPY_LOOP:for:nor.itm                                                       1.5700  4.3100                         
      hybrid:core:revArr:rsci:revArr:rsc.@:wait_dp/reg(revArr:rsci.s_din.bfwt)                   S2_COPY_LOOP:for:slc(revArr:rsci.s_din)(9-0)#1.itm                             4.9300  0.9500                         
      hybrid:core:tw:rsci:tw:rsc.@:wait_dp/reg(tw:rsci.bcwt)                                     S34_OUTER_LOOP:for:tf:nor.itm                                                  1.5700  4.3100                         
      hybrid:core:tw:rsci:tw:rsc.@:wait_dp/reg(tw:rsci.s_din.bfwt)                               S34_OUTER_LOOP:for:tf:slc(tw:rsci.s_din)(19-0)#1.itm                           4.9300  0.9500                         
      hybrid:core:tw_h:rsci:tw_h:rsc.@:wait_dp/reg(tw_h:rsci.bcwt)                               S34_OUTER_LOOP:for:tf_h:nor.itm                                                1.5700  4.3100                         
      hybrid:core:tw_h:rsci:tw_h:rsc.@:wait_dp/reg(tw_h:rsci.s_din.bfwt)                         S34_OUTER_LOOP:for:tf_h:slc(tw_h:rsci.s_din)(19-0)#1.itm                       4.9300  0.9500                         
      hybrid:core:staller/reg(core.wten)                                                         not.itm                                                                        2.6900  3.1900                         
      hybrid                                                                                     x:rsc.RVALID                                                                   4.9300  0.9500                         
      hybrid                                                                                     x:rsc.RUSER                                                                    4.9300  0.9500                         
      hybrid                                                                                     x:rsc.RLAST                                                                    4.9300  0.9500                         
      hybrid                                                                                     x:rsc.RRESP                                                                    4.9300  0.9500                         
      hybrid                                                                                     x:rsc.RDATA                                                                    4.9300  0.9500                         
      hybrid                                                                                     x:rsc.RID                                                                      4.9300  0.9500                         
      hybrid                                                                                     x:rsc.ARREADY                                                                  4.9300  0.9500                         
      hybrid                                                                                     x:rsc.BVALID                                                                   4.9300  0.9500                         
      hybrid                                                                                     x:rsc.BUSER                                                                    4.9300  0.9500                         
      hybrid                                                                                     x:rsc.BRESP                                                                    4.9300  0.9500                         
      hybrid                                                                                     x:rsc.BID                                                                      4.9300  0.9500                         
      hybrid                                                                                     x:rsc.WREADY                                                                   4.9300  0.9500                         
      hybrid                                                                                     x:rsc.AWREADY                                                                  4.9300  0.9500                         
      hybrid                                                                                     x:rsc.triosy.lz                                                                4.9300  0.9500                         
      hybrid                                                                                     m:rsc.triosy.lz                                                                4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.RVALID                                                             4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.RUSER                                                              4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.RLAST                                                              4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.RRESP                                                              4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.RDATA                                                              4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.RID                                                                4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.ARREADY                                                            4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.BVALID                                                             4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.BUSER                                                              4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.BRESP                                                              4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.BID                                                                4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.WREADY                                                             4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.AWREADY                                                            4.9300  0.9500                         
      hybrid                                                                                     twiddle:rsc.triosy.lz                                                          4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.RVALID                                                           4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.RUSER                                                            4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.RLAST                                                            4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.RRESP                                                            4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.RDATA                                                            4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.RID                                                              4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.ARREADY                                                          4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.BVALID                                                           4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.BUSER                                                            4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.BRESP                                                            4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.BID                                                              4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.WREADY                                                           4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.AWREADY                                                          4.9300  0.9500                         
      hybrid                                                                                     twiddle_h:rsc.triosy.lz                                                        4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.RVALID                                                              4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.RUSER                                                               4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.RLAST                                                               4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.RRESP                                                               4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.RDATA                                                               4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.RID                                                                 4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.ARREADY                                                             4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.BVALID                                                              4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.BUSER                                                               4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.BRESP                                                               4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.BID                                                                 4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.WREADY                                                              4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.AWREADY                                                             4.9300  0.9500                         
      hybrid                                                                                     revArr:rsc.triosy.lz                                                           4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.RVALID                                                                  4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.RUSER                                                                   4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.RLAST                                                                   4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.RRESP                                                                   4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.RDATA                                                                   4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.RID                                                                     4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.ARREADY                                                                 4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.BVALID                                                                  4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.BUSER                                                                   4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.BRESP                                                                   4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.BID                                                                     4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.WREADY                                                                  4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.AWREADY                                                                 4.9300  0.9500                         
      hybrid                                                                                     tw:rsc.triosy.lz                                                               4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.RVALID                                                                4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.RUSER                                                                 4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.RLAST                                                                 4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.RRESP                                                                 4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.RDATA                                                                 4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.RID                                                                   4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.ARREADY                                                               4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.BVALID                                                                4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.BUSER                                                                 4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.BRESP                                                                 4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.BID                                                                   4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.WREADY                                                                4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.AWREADY                                                               4.9300  0.9500                         
      hybrid                                                                                     tw_h:rsc.triosy.lz                                                             4.9300  0.9500                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   6     2 
    -                   5     2 
    -                  33    25 
    -                  32    58 
    -                  20     1 
    -                  15     1 
    and                         
    -                   5     3 
    -                   4     2 
    -                  32     1 
    -                   3     4 
    -                   2     4 
    -                  15     2 
    -                  10     4 
    -                   1   380 
    lshift                      
    -                   4     1 
    mul                         
    -                  52     1 
    -                  32     2 
    -                  10     1 
    mux                         
    -                   6     1 
    -                   5     8 
    -                  32    67 
    -                  31     2 
    -                   3     1 
    -                  20     3 
    -                   2     3 
    -                  10     1 
    -                   1   456 
    mux1h                       
    -                   5     3 
    -                  32     6 
    -                   3     2 
    -                   2     6 
    -                   1     4 
    nand                        
    -                   1    62 
    nor                         
    -                   1   203 
    not                         
    -                  32    59 
    -                   1   647 
    or                          
    -                   3     2 
    -                   2     2 
    -                   1   279 
    read_port                   
    -                  32     1 
    read_ram                    
    -                  32     6 
    read_sync                   
    -                   0     7 
    reg                         
    -                   5     8 
    -                  32    69 
    -                   3     1 
    -                  20     5 
    -                   2     1 
    -                  10     2 
    -                   1    27 
    write_ram                   
    -                   0     2 
    xor                         
    -                   1     1 
    
  End of Report
