                System Verilog Parser                     
                Ver : v0.1.01

//# File = "always-simple-3.sv"
module adder(out, in1, in2); 
output reg   out;
input in1;
input in2;
always @(in1 or in2)
begin
out = in1;

end
endmodule

Compilation complete with 0 warnings and 0 errors.
