Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 19 07:26:06 2025
| Host         : Freddie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     59.320        0.000                      0                  471        0.151        0.000                      0                  471       49.500        0.000                       0                   203  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              59.320        0.000                      0                  471        0.151        0.000                      0                  471       49.500        0.000                       0                   203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       59.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.320ns  (required time - arrival time)
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.639ns  (logic 6.762ns (16.639%)  route 33.877ns (83.361%))
  Logic Levels:           36  (LUT4=7 LUT5=2 LUT6=27)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.844    35.116    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.240 r  alu_manual/D_aluout_q[26]_i_16/O
                         net (fo=2, routed)           0.867    36.107    alu_manual/D_aluout_q[26]_i_16_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124    36.231 r  alu_manual/D_aluout_q[26]_i_12/O
                         net (fo=3, routed)           0.636    36.867    alu_manual/multiplier/p_224_in
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    36.991 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           1.299    38.290    alu_manual/multiplier/p_107_in
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.146    38.436 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.826    39.262    alu_manual/multiplier/p_119_in
    SLICE_X55Y85         LUT6 (Prop_lut6_I2_O)        0.328    39.590 r  alu_manual/D_aluout_q[28]_i_48/O
                         net (fo=4, routed)           0.988    40.578    alu_manual/multiplier/p_86_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I1_O)        0.124    40.702 r  alu_manual/D_aluout_q[31]_i_57/O
                         net (fo=2, routed)           0.677    41.379    alu_manual/multiplier/p_58_in
    SLICE_X56Y86         LUT6 (Prop_lut6_I5_O)        0.124    41.503 r  alu_manual/D_aluout_q[31]_i_31/O
                         net (fo=3, routed)           1.024    42.527    alu_manual/multiplier/p_56_in
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124    42.651 r  alu_manual/D_aluout_q[31]_i_26/O
                         net (fo=3, routed)           1.181    43.832    alu_manual/D_aluout_q[31]_i_26_n_0
    SLICE_X59Y83         LUT5 (Prop_lut5_I4_O)        0.152    43.984 r  alu_manual/D_aluout_q[31]_i_12/O
                         net (fo=1, routed)           0.688    44.672    alu_manual/D_aluout_q[31]_i_12_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.326    44.998 r  alu_manual/D_aluout_q[31]_i_4/O
                         net (fo=2, routed)           0.713    45.711    alu_manual/alu/abs/D_aluout_q_reg[31]_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124    45.835 r  alu_manual/alu/abs/D_aluout_q[31]_i_1/O
                         net (fo=1, routed)           0.000    45.835    alu_manual/M_alu_out[31]
    SLICE_X61Y81         FDRE                                         r  alu_manual/D_aluout_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.498   104.902    alu_manual/CLK
    SLICE_X61Y81         FDRE                                         r  alu_manual/D_aluout_q_reg[31]/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.031   105.156    alu_manual/D_aluout_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.156    
                         arrival time                         -45.835    
  -------------------------------------------------------------------
                         slack                                 59.320    

Slack (MET) :             59.997ns  (required time - arrival time)
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.976ns  (logic 6.532ns (16.340%)  route 33.444ns (83.660%))
  Logic Levels:           36  (LUT4=8 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 104.903 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.844    35.116    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.240 r  alu_manual/D_aluout_q[26]_i_16/O
                         net (fo=2, routed)           0.867    36.107    alu_manual/D_aluout_q[26]_i_16_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124    36.231 r  alu_manual/D_aluout_q[26]_i_12/O
                         net (fo=3, routed)           0.636    36.867    alu_manual/multiplier/p_224_in
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    36.991 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           1.299    38.290    alu_manual/multiplier/p_107_in
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.146    38.436 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.826    39.262    alu_manual/multiplier/p_119_in
    SLICE_X55Y85         LUT6 (Prop_lut6_I2_O)        0.328    39.590 r  alu_manual/D_aluout_q[28]_i_48/O
                         net (fo=4, routed)           0.988    40.578    alu_manual/multiplier/p_86_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I1_O)        0.124    40.702 r  alu_manual/D_aluout_q[31]_i_57/O
                         net (fo=2, routed)           0.677    41.379    alu_manual/multiplier/p_58_in
    SLICE_X56Y86         LUT6 (Prop_lut6_I5_O)        0.124    41.503 r  alu_manual/D_aluout_q[31]_i_31/O
                         net (fo=3, routed)           1.024    42.527    alu_manual/multiplier/p_56_in
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124    42.651 r  alu_manual/D_aluout_q[31]_i_26/O
                         net (fo=3, routed)           1.181    43.832    alu_manual/D_aluout_q[31]_i_26_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I0_O)        0.124    43.956 r  alu_manual/D_aluout_q[30]_i_6/O
                         net (fo=2, routed)           0.806    44.762    alu_manual/alu/abs/D_aluout_q_reg[30]_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124    44.886 r  alu_manual/alu/abs/D_aluout_q[30]_i_3/O
                         net (fo=1, routed)           0.162    45.048    alu_manual/alu/abs/D_aluout_q[30]_i_3_n_0
    SLICE_X62Y81         LUT5 (Prop_lut5_I2_O)        0.124    45.172 r  alu_manual/alu/abs/D_aluout_q[30]_i_1/O
                         net (fo=1, routed)           0.000    45.172    alu_manual/M_alu_out[30]
    SLICE_X62Y81         FDRE                                         r  alu_manual/D_aluout_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.499   104.903    alu_manual/CLK
    SLICE_X62Y81         FDRE                                         r  alu_manual/D_aluout_q_reg[30]/C
                         clock pessimism              0.272   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.029   105.169    alu_manual/D_aluout_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.169    
                         arrival time                         -45.172    
  -------------------------------------------------------------------
                         slack                                 59.997    

Slack (MET) :             60.373ns  (required time - arrival time)
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.489ns  (logic 6.408ns (16.227%)  route 33.081ns (83.773%))
  Logic Levels:           35  (LUT2=1 LUT4=7 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.844    35.116    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.240 r  alu_manual/D_aluout_q[26]_i_16/O
                         net (fo=2, routed)           0.867    36.107    alu_manual/D_aluout_q[26]_i_16_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124    36.231 r  alu_manual/D_aluout_q[26]_i_12/O
                         net (fo=3, routed)           0.636    36.867    alu_manual/multiplier/p_224_in
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    36.991 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           1.299    38.290    alu_manual/multiplier/p_107_in
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.146    38.436 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.826    39.262    alu_manual/multiplier/p_119_in
    SLICE_X55Y85         LUT6 (Prop_lut6_I2_O)        0.328    39.590 r  alu_manual/D_aluout_q[28]_i_48/O
                         net (fo=4, routed)           0.988    40.578    alu_manual/multiplier/p_86_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I1_O)        0.124    40.702 r  alu_manual/D_aluout_q[31]_i_57/O
                         net (fo=2, routed)           0.608    41.310    alu_manual/multiplier/p_58_in
    SLICE_X56Y86         LUT6 (Prop_lut6_I4_O)        0.124    41.434 r  alu_manual/D_aluout_q[31]_i_36/O
                         net (fo=3, routed)           1.528    42.962    alu_manual/D_aluout_q[31]_i_36_n_0
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.124    43.086 r  alu_manual/D_aluout_q[29]_i_6/O
                         net (fo=1, routed)           0.575    43.661    alu_manual/alu/abs/D_aluout_q_reg[29]_1
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.124    43.785 r  alu_manual/alu/abs/D_aluout_q[29]_i_3/O
                         net (fo=1, routed)           0.430    44.215    alu_manual/alu/abs/D_aluout_q[29]_i_3_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I2_O)        0.124    44.339 r  alu_manual/alu/abs/D_aluout_q[29]_i_1/O
                         net (fo=2, routed)           0.346    44.685    alu_manual/M_alu_out[29]
    SLICE_X62Y80         FDRE                                         r  alu_manual/D_aluout_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.498   104.902    alu_manual/CLK
    SLICE_X62Y80         FDRE                                         r  alu_manual/D_aluout_q_reg[29]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)       -0.081   105.058    alu_manual/D_aluout_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.058    
                         arrival time                         -44.685    
  -------------------------------------------------------------------
                         slack                                 60.373    

Slack (MET) :             61.303ns  (required time - arrival time)
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.541ns  (logic 6.284ns (16.305%)  route 32.257ns (83.695%))
  Logic Levels:           34  (LUT4=8 LUT5=1 LUT6=25)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.844    35.116    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.240 r  alu_manual/D_aluout_q[26]_i_16/O
                         net (fo=2, routed)           0.867    36.107    alu_manual/D_aluout_q[26]_i_16_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124    36.231 r  alu_manual/D_aluout_q[26]_i_12/O
                         net (fo=3, routed)           0.636    36.867    alu_manual/multiplier/p_224_in
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    36.991 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           1.299    38.290    alu_manual/multiplier/p_107_in
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.146    38.436 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.893    39.329    alu_manual/multiplier/p_119_in
    SLICE_X55Y87         LUT4 (Prop_lut4_I3_O)        0.328    39.657 r  alu_manual/D_aluout_q[28]_i_47/O
                         net (fo=5, routed)           0.837    40.494    alu_manual/multiplier/p_117_in
    SLICE_X55Y87         LUT6 (Prop_lut6_I2_O)        0.124    40.618 r  alu_manual/D_aluout_q[28]_i_23/O
                         net (fo=2, routed)           0.729    41.347    alu_manual/multiplier/p_50_in
    SLICE_X55Y83         LUT6 (Prop_lut6_I5_O)        0.124    41.471 r  alu_manual/D_aluout_q[28]_i_10/O
                         net (fo=1, routed)           0.954    42.424    alu_manual/alu/abs/M_multiplier_mul[6]
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.124    42.548 r  alu_manual/alu/abs/D_aluout_q[28]_i_2/O
                         net (fo=1, routed)           0.715    43.263    alu_manual/alu/abs/D_aluout_q[28]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    43.387 r  alu_manual/alu/abs/D_aluout_q[28]_i_1/O
                         net (fo=2, routed)           0.349    43.737    alu_manual/M_alu_out[28]
    SLICE_X61Y77         FDRE                                         r  alu_manual/D_aluout_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.494   104.898    alu_manual/CLK
    SLICE_X61Y77         FDRE                                         r  alu_manual/D_aluout_q_reg[28]/C
                         clock pessimism              0.258   105.156    
                         clock uncertainty           -0.035   105.121    
    SLICE_X61Y77         FDRE (Setup_fdre_C_D)       -0.081   105.040    alu_manual/D_aluout_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.040    
                         arrival time                         -43.737    
  -------------------------------------------------------------------
                         slack                                 61.303    

Slack (MET) :             63.237ns  (required time - arrival time)
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.610ns  (logic 6.036ns (16.487%)  route 30.574ns (83.513%))
  Logic Levels:           32  (LUT4=7 LUT5=2 LUT6=23)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.844    35.116    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.240 r  alu_manual/D_aluout_q[26]_i_16/O
                         net (fo=2, routed)           0.867    36.107    alu_manual/D_aluout_q[26]_i_16_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124    36.231 r  alu_manual/D_aluout_q[26]_i_12/O
                         net (fo=3, routed)           0.636    36.867    alu_manual/multiplier/p_224_in
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    36.991 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           1.299    38.290    alu_manual/multiplier/p_107_in
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.146    38.436 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           1.024    39.460    alu_manual/multiplier/p_119_in
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.328    39.788 r  alu_manual/D_aluout_q[27]_i_6/O
                         net (fo=1, routed)           0.436    40.224    alu_manual/alu/abs/p_52_in
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    40.348 r  alu_manual/alu/abs/D_aluout_q[27]_i_3/O
                         net (fo=1, routed)           0.805    41.153    alu_manual/alu/abs/D_aluout_q[27]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I2_O)        0.124    41.277 r  alu_manual/alu/abs/D_aluout_q[27]_i_1/O
                         net (fo=2, routed)           0.529    41.806    alu_manual/M_alu_out[27]
    SLICE_X59Y80         FDRE                                         r  alu_manual/D_aluout_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.497   104.901    alu_manual/CLK
    SLICE_X59Y80         FDRE                                         r  alu_manual/D_aluout_q_reg[27]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X59Y80         FDRE (Setup_fdre_C_D)       -0.081   105.043    alu_manual/D_aluout_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -41.806    
  -------------------------------------------------------------------
                         slack                                 63.237    

Slack (MET) :             64.054ns  (required time - arrival time)
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        35.793ns  (logic 5.686ns (15.886%)  route 30.107ns (84.114%))
  Logic Levels:           31  (LUT4=7 LUT5=2 LUT6=22)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.844    35.116    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.240 r  alu_manual/D_aluout_q[26]_i_16/O
                         net (fo=2, routed)           0.867    36.107    alu_manual/D_aluout_q[26]_i_16_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124    36.231 r  alu_manual/D_aluout_q[26]_i_12/O
                         net (fo=3, routed)           0.636    36.867    alu_manual/multiplier/p_224_in
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    36.991 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           1.299    38.290    alu_manual/multiplier/p_107_in
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.124    38.414 r  alu_manual/D_aluout_q[26]_i_5/O
                         net (fo=1, routed)           0.994    39.408    alu_manual/alu/abs/p_78_in
    SLICE_X56Y80         LUT6 (Prop_lut6_I5_O)        0.124    39.532 r  alu_manual/alu/abs/D_aluout_q[26]_i_3/O
                         net (fo=1, routed)           0.810    40.342    alu_manual/alu/abs/D_aluout_q[26]_i_3_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I2_O)        0.124    40.466 r  alu_manual/alu/abs/D_aluout_q[26]_i_1/O
                         net (fo=2, routed)           0.523    40.989    alu_manual/M_alu_out[26]
    SLICE_X61Y79         FDRE                                         r  alu_manual/D_aluout_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.497   104.901    alu_manual/CLK
    SLICE_X61Y79         FDRE                                         r  alu_manual/D_aluout_q_reg[26]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X61Y79         FDRE (Setup_fdre_C_D)       -0.081   105.043    alu_manual/D_aluout_q_reg[26]
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -40.989    
  -------------------------------------------------------------------
                         slack                                 64.054    

Slack (MET) :             65.852ns  (required time - arrival time)
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        33.973ns  (logic 5.562ns (16.372%)  route 28.411ns (83.628%))
  Logic Levels:           30  (LUT2=1 LUT4=6 LUT5=2 LUT6=21)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.568    34.840    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    34.964 r  alu_manual/D_aluout_q[25]_i_15/O
                         net (fo=8, routed)           0.875    35.839    alu_manual/multiplier/p_275_in
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    35.963 r  alu_manual/D_aluout_q[25]_i_10/O
                         net (fo=2, routed)           0.600    36.563    alu_manual/multiplier/p_143_in
    SLICE_X52Y84         LUT2 (Prop_lut2_I0_O)        0.124    36.687 r  alu_manual/D_aluout_q[25]_i_6/O
                         net (fo=1, routed)           1.022    37.709    alu_manual/alu/abs/p_109_in
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    37.833 r  alu_manual/alu/abs/D_aluout_q[25]_i_3/O
                         net (fo=1, routed)           0.635    38.468    alu_manual/alu/abs/D_aluout_q[25]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I2_O)        0.124    38.592 r  alu_manual/alu/abs/D_aluout_q[25]_i_1/O
                         net (fo=2, routed)           0.577    39.169    alu_manual/M_alu_out[25]
    SLICE_X61Y81         FDRE                                         r  alu_manual/D_aluout_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.498   104.902    alu_manual/CLK
    SLICE_X61Y81         FDRE                                         r  alu_manual/D_aluout_q_reg[25]/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)       -0.103   105.022    alu_manual/D_aluout_q_reg[25]
  -------------------------------------------------------------------
                         required time                        105.022    
                         arrival time                         -39.169    
  -------------------------------------------------------------------
                         slack                                 65.852    

Slack (MET) :             68.110ns  (required time - arrival time)
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        31.736ns  (logic 4.742ns (14.942%)  route 26.994ns (85.058%))
  Logic Levels:           29  (LUT4=2 LUT5=1 LUT6=26)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.863    17.140    alu_manual/multiplier/p_1765_in
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.264 r  alu_manual/D_aluout_q[16]_i_66/O
                         net (fo=4, routed)           1.175    18.438    alu_manual/multiplier/p_1815_in
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.124    18.562 r  alu_manual/D_aluout_q[16]_i_60/O
                         net (fo=2, routed)           0.808    19.370    alu_manual/D_aluout_q[16]_i_60_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124    19.494 r  alu_manual/D_aluout_q[16]_i_53/O
                         net (fo=3, routed)           0.823    20.317    alu_manual/multiplier/p_1504_in
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124    20.441 r  alu_manual/D_aluout_q[18]_i_41/O
                         net (fo=4, routed)           0.698    21.139    alu_manual/multiplier/p_1552_in
    SLICE_X36Y74         LUT4 (Prop_lut4_I1_O)        0.152    21.291 r  alu_manual/D_aluout_q[18]_i_38/O
                         net (fo=2, routed)           0.528    21.819    alu_manual/multiplier/p_1383_in
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.326    22.145 r  alu_manual/D_aluout_q[18]_i_31/O
                         net (fo=6, routed)           1.261    23.406    alu_manual/multiplier/p_1267_in
    SLICE_X39Y77         LUT6 (Prop_lut6_I1_O)        0.124    23.530 r  alu_manual/D_aluout_q[18]_i_28/O
                         net (fo=3, routed)           0.853    24.383    alu_manual/multiplier/p_1054_in
    SLICE_X41Y78         LUT6 (Prop_lut6_I0_O)        0.124    24.507 r  alu_manual/D_aluout_q[21]_i_62/O
                         net (fo=4, routed)           0.824    25.331    alu_manual/multiplier/p_1094_in
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124    25.455 r  alu_manual/D_aluout_q[21]_i_56/O
                         net (fo=2, routed)           0.834    26.289    alu_manual/D_aluout_q[21]_i_56_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124    26.413 r  alu_manual/D_aluout_q[21]_i_50/O
                         net (fo=3, routed)           1.027    27.440    alu_manual/multiplier/p_855_in
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124    27.564 r  alu_manual/D_aluout_q[23]_i_37/O
                         net (fo=4, routed)           0.664    28.228    alu_manual/multiplier/p_891_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    28.352 r  alu_manual/D_aluout_q[24]_i_49/O
                         net (fo=2, routed)           1.193    29.545    alu_manual/D_aluout_q[24]_i_49_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124    29.669 r  alu_manual/D_aluout_q[24]_i_47/O
                         net (fo=3, routed)           1.083    30.752    alu_manual/multiplier/p_676_in
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124    30.876 r  alu_manual/D_aluout_q[24]_i_44/O
                         net (fo=4, routed)           0.995    31.871    alu_manual/multiplier/p_597_in
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    31.995 r  alu_manual/D_aluout_q[24]_i_40/O
                         net (fo=6, routed)           0.903    32.898    alu_manual/multiplier/p_523_in
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.022 r  alu_manual/D_aluout_q[24]_i_35/O
                         net (fo=2, routed)           0.583    33.605    alu_manual/multiplier/p_390_in
    SLICE_X48Y84         LUT6 (Prop_lut6_I3_O)        0.124    33.729 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.456    34.185    alu_manual/multiplier/p_277_in
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    34.309 r  alu_manual/D_aluout_q[24]_i_18/O
                         net (fo=2, routed)           0.432    34.740    alu_manual/multiplier/p_184_in
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124    34.864 r  alu_manual/D_aluout_q[24]_i_6/O
                         net (fo=1, routed)           0.892    35.756    alu_manual/alu/abs/M_multiplier_mul[5]
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.880 r  alu_manual/alu/abs/D_aluout_q[24]_i_2/O
                         net (fo=1, routed)           0.311    36.191    alu_manual/alu/abs/D_aluout_q[24]_i_2_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.124    36.315 r  alu_manual/alu/abs/D_aluout_q[24]_i_1/O
                         net (fo=2, routed)           0.617    36.932    alu_manual/M_alu_out[24]
    SLICE_X58Y80         FDRE                                         r  alu_manual/D_aluout_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.497   104.901    alu_manual/CLK
    SLICE_X58Y80         FDRE                                         r  alu_manual/D_aluout_q_reg[24]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X58Y80         FDRE (Setup_fdre_C_D)       -0.081   105.043    alu_manual/D_aluout_q_reg[24]
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -36.932    
  -------------------------------------------------------------------
                         slack                                 68.110    

Slack (MET) :             69.299ns  (required time - arrival time)
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        30.604ns  (logic 4.960ns (16.207%)  route 25.644ns (83.793%))
  Logic Levels:           27  (LUT4=5 LUT5=2 LUT6=20)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.612    31.127    alu_manual/multiplier/p_557_in
    SLICE_X47Y85         LUT6 (Prop_lut6_I4_O)        0.326    31.453 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           0.889    32.342    alu_manual/multiplier/p_456_in
    SLICE_X49Y84         LUT6 (Prop_lut6_I2_O)        0.124    32.466 r  alu_manual/D_aluout_q[23]_i_9/O
                         net (fo=6, routed)           0.977    33.443    alu_manual/multiplier/p_279_in
    SLICE_X52Y83         LUT6 (Prop_lut6_I3_O)        0.124    33.567 r  alu_manual/D_aluout_q[23]_i_6/O
                         net (fo=1, routed)           1.033    34.601    alu_manual/alu/abs/p_186_in
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    34.725 r  alu_manual/alu/abs/D_aluout_q[23]_i_3/O
                         net (fo=1, routed)           0.171    34.896    alu_manual/alu/abs/D_aluout_q[23]_i_3_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I2_O)        0.124    35.020 r  alu_manual/alu/abs/D_aluout_q[23]_i_1/O
                         net (fo=2, routed)           0.781    35.800    alu_manual/M_alu_out[23]
    SLICE_X60Y79         FDRE                                         r  alu_manual/D_aluout_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.497   104.901    alu_manual/CLK
    SLICE_X60Y79         FDRE                                         r  alu_manual/D_aluout_q_reg[23]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)       -0.024   105.100    alu_manual/D_aluout_q_reg[23]
  -------------------------------------------------------------------
                         required time                        105.100    
                         arrival time                         -35.800    
  -------------------------------------------------------------------
                         slack                                 69.299    

Slack (MET) :             70.228ns  (required time - arrival time)
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.665ns  (logic 4.856ns (16.369%)  route 24.809ns (83.631%))
  Logic Levels:           26  (LUT4=6 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           0.670    21.213    alu_manual/multiplier/p_1275_in
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.337 r  alu_manual/D_aluout_q[17]_i_35/O
                         net (fo=4, routed)           0.840    22.176    alu_manual/multiplier/p_1317_in
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.152    22.328 r  alu_manual/D_aluout_q[17]_i_30/O
                         net (fo=2, routed)           0.487    22.815    alu_manual/multiplier/p_1162_in
    SLICE_X40Y77         LUT6 (Prop_lut6_I1_O)        0.326    23.141 r  alu_manual/D_aluout_q[17]_i_20/O
                         net (fo=6, routed)           0.846    23.987    alu_manual/multiplier/p_1056_in
    SLICE_X42Y78         LUT4 (Prop_lut4_I0_O)        0.150    24.137 r  alu_manual/D_aluout_q[18]_i_23/O
                         net (fo=4, routed)           0.852    24.989    alu_manual/multiplier/p_957_in
    SLICE_X42Y79         LUT6 (Prop_lut6_I1_O)        0.348    25.337 r  alu_manual/D_aluout_q[18]_i_17/O
                         net (fo=6, routed)           0.618    25.955    alu_manual/multiplier/p_861_in
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    26.079 r  alu_manual/D_aluout_q[19]_i_21/O
                         net (fo=6, routed)           0.827    26.906    alu_manual/multiplier/p_770_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.124    27.030 r  alu_manual/D_aluout_q[21]_i_38/O
                         net (fo=4, routed)           0.965    27.995    alu_manual/multiplier/p_804_in
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.124    28.119 r  alu_manual/D_aluout_q[21]_i_22/O
                         net (fo=6, routed)           0.987    29.106    alu_manual/multiplier/p_716_in
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.230 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           1.040    30.270    alu_manual/multiplier/p_529_in
    SLICE_X48Y81         LUT6 (Prop_lut6_I2_O)        0.124    30.394 r  alu_manual/D_aluout_q[22]_i_11/O
                         net (fo=3, routed)           0.731    31.125    alu_manual/multiplier/p_420_in
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124    31.249 r  alu_manual/D_aluout_q[22]_i_7/O
                         net (fo=3, routed)           0.960    32.209    alu_manual/multiplier/p_281_in
    SLICE_X52Y82         LUT4 (Prop_lut4_I0_O)        0.124    32.333 r  alu_manual/D_aluout_q[22]_i_5/O
                         net (fo=1, routed)           0.825    33.158    alu_manual/alu/abs/p_232_in
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    33.282 r  alu_manual/alu/abs/D_aluout_q[22]_i_3/O
                         net (fo=1, routed)           0.798    34.080    alu_manual/alu/abs/D_aluout_q[22]_i_3_n_0
    SLICE_X57Y78         LUT5 (Prop_lut5_I2_O)        0.124    34.204 r  alu_manual/alu/abs/D_aluout_q[22]_i_1/O
                         net (fo=2, routed)           0.657    34.861    alu_manual/M_alu_out[22]
    SLICE_X60Y78         FDRE                                         r  alu_manual/D_aluout_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.496   104.900    alu_manual/CLK
    SLICE_X60Y78         FDRE                                         r  alu_manual/D_aluout_q_reg[22]/C
                         clock pessimism              0.258   105.158    
                         clock uncertainty           -0.035   105.123    
    SLICE_X60Y78         FDRE (Setup_fdre_C_D)       -0.034   105.089    alu_manual/D_aluout_q_reg[22]
  -------------------------------------------------------------------
                         required time                        105.089    
                         arrival time                         -34.861    
  -------------------------------------------------------------------
                         slack                                 70.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/forLoop_idx_0_2058960635[1].io_button_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.564     1.508    alu_manual/forLoop_idx_0_523382033[1].io_button_cond/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q_reg[-1]/Q
                         net (fo=4, routed)           0.098     1.747    alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q_reg[-_n_0_1]
    SLICE_X56Y88         LUT2 (Prop_lut2_I0_O)        0.048     1.795 r  alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_last_q_i_1__1/O
                         net (fo=2, routed)           0.000     1.795    alu_manual/forLoop_idx_0_2058960635[1].io_button_edge/M_io_button_cond_out[0]
    SLICE_X56Y88         FDRE                                         r  alu_manual/forLoop_idx_0_2058960635[1].io_button_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.832     2.022    alu_manual/forLoop_idx_0_2058960635[1].io_button_edge/CLK
    SLICE_X56Y88         FDRE                                         r  alu_manual/forLoop_idx_0_2058960635[1].io_button_edge/D_last_q_reg/C
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.123     1.644    alu_manual/forLoop_idx_0_2058960635[1].io_button_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/FSM_sequential_D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.513%)  route 0.171ns (47.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.589     1.533    alu_manual/CLK
    SLICE_X61Y87         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/FSM_sequential_D_states_q_reg[0]/Q
                         net (fo=69, routed)          0.171     1.845    alu_manual/D_states_q[0]
    SLICE_X59Y86         LUT5 (Prop_lut5_I2_O)        0.048     1.893 r  alu_manual/FSM_sequential_D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.893    alu_manual/D_states_d[3]
    SLICE_X59Y86         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.856     2.046    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[3]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.105     1.652    alu_manual/FSM_sequential_D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.579     1.523    reset_cond/CLK
    SLICE_X61Y75         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDSE (Prop_fdse_C_Q)         0.141     1.664 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.834    reset_cond/D_stage_d[2]
    SLICE_X61Y75         FDSE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.845     2.035    reset_cond/CLK
    SLICE_X61Y75         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X61Y75         FDSE (Hold_fdse_C_D)         0.070     1.593    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.564     1.508    alu_manual/forLoop_idx_0_523382033[1].io_button_cond/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q_reg[-1]/Q
                         net (fo=4, routed)           0.167     1.816    alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q_reg[-_n_0_1]
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.042     1.858 r  alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q[0]_i_1_n_0
    SLICE_X57Y88         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.832     2.022    alu_manual/forLoop_idx_0_523382033[1].io_button_cond/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X57Y88         FDRE (Hold_fdre_C_D)         0.107     1.615    alu_manual/forLoop_idx_0_523382033[1].io_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/FSM_sequential_D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.553%)  route 0.109ns (32.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.590     1.534    alu_manual/CLK
    SLICE_X58Y88         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.128     1.662 f  alu_manual/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=103, routed)         0.109     1.771    alu_manual/forLoop_idx_0_523382033[2].io_button_cond/Q[2]
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.099     1.870 r  alu_manual/forLoop_idx_0_523382033[2].io_button_cond/FSM_sequential_D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    alu_manual/D_states_d[1]
    SLICE_X58Y88         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.860     2.049    alu_manual/CLK
    SLICE_X58Y88         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.091     1.625    alu_manual/FSM_sequential_D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_523382033[3].io_button_cond/D_ctr_q_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/forLoop_idx_0_523382033[3].io_button_cond/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.565     1.509    alu_manual/forLoop_idx_0_523382033[3].io_button_cond/CLK
    SLICE_X56Y92         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[3].io_button_cond/D_ctr_q_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  alu_manual/forLoop_idx_0_523382033[3].io_button_cond/D_ctr_q_reg[-1]/Q
                         net (fo=3, routed)           0.174     1.847    alu_manual/forLoop_idx_0_523382033[3].io_button_cond/D_ctr_q_reg[-_n_0_1]
    SLICE_X56Y92         LUT3 (Prop_lut3_I1_O)        0.043     1.890 r  alu_manual/forLoop_idx_0_523382033[3].io_button_cond/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    alu_manual/forLoop_idx_0_523382033[3].io_button_cond/D_ctr_q[0]_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[3].io_button_cond/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.833     2.023    alu_manual/forLoop_idx_0_523382033[3].io_button_cond/CLK
    SLICE_X56Y92         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[3].io_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.131     1.640    alu_manual/forLoop_idx_0_523382033[3].io_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alu_manual/D_error_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_error_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.140%)  route 0.158ns (45.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.592     1.536    alu_manual/CLK
    SLICE_X62Y91         FDRE                                         r  alu_manual/D_error_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  alu_manual/D_error_counter_q_reg[4]/Q
                         net (fo=19, routed)          0.158     1.834    alu_manual/D_error_counter_q_reg[4]
    SLICE_X62Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  alu_manual/D_error_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.879    alu_manual/p_0_in__0[5]
    SLICE_X62Y91         FDRE                                         r  alu_manual/D_error_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.862     2.052    alu_manual/CLK
    SLICE_X62Y91         FDRE                                         r  alu_manual/D_error_counter_q_reg[5]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.092     1.628    alu_manual/D_error_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 alu_manual/D_counter_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_counter_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.588     1.532    alu_manual/CLK
    SLICE_X60Y85         FDRE                                         r  alu_manual/D_counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  alu_manual/D_counter_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.810    alu_manual/D_counter_q_reg_n_0_[18]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  alu_manual/D_counter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    alu_manual/D_counter_q_reg[16]_i_1_n_5
    SLICE_X60Y85         FDRE                                         r  alu_manual/D_counter_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.856     2.046    alu_manual/CLK
    SLICE_X60Y85         FDRE                                         r  alu_manual/D_counter_q_reg[18]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X60Y85         FDRE (Hold_fdre_C_D)         0.134     1.666    alu_manual/D_counter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 alu_manual/D_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.585     1.529    alu_manual/CLK
    SLICE_X60Y81         FDRE                                         r  alu_manual/D_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  alu_manual/D_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.807    alu_manual/D_counter_q_reg_n_0_[2]
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  alu_manual/D_counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    alu_manual/D_counter_q_reg[0]_i_1_n_5
    SLICE_X60Y81         FDRE                                         r  alu_manual/D_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.853     2.042    alu_manual/CLK
    SLICE_X60Y81         FDRE                                         r  alu_manual/D_counter_q_reg[2]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.134     1.663    alu_manual/D_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 alu_manual/D_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.586     1.530    alu_manual/CLK
    SLICE_X60Y82         FDRE                                         r  alu_manual/D_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  alu_manual/D_counter_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.808    alu_manual/D_counter_q_reg_n_0_[6]
    SLICE_X60Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  alu_manual/D_counter_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    alu_manual/D_counter_q_reg[4]_i_1_n_5
    SLICE_X60Y82         FDRE                                         r  alu_manual/D_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.854     2.043    alu_manual/CLK
    SLICE_X60Y82         FDRE                                         r  alu_manual/D_counter_q_reg[6]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X60Y82         FDRE (Hold_fdre_C_D)         0.134     1.664    alu_manual/D_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y84   alu_manual/D_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y83   alu_manual/D_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y83   alu_manual/D_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y84   alu_manual/D_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y84   alu_manual/D_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y82   alu_manual/D_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y82   alu_manual/D_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y83   alu_manual/D_a_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y83   alu_manual/D_a_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y84   alu_manual/D_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y84   alu_manual/D_a_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y83   alu_manual/D_a_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y83   alu_manual/D_a_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y83   alu_manual/D_a_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y83   alu_manual/D_a_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y84   alu_manual/D_a_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y84   alu_manual/D_a_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y84   alu_manual/D_a_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y84   alu_manual/D_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y84   alu_manual/D_a_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y84   alu_manual/D_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y83   alu_manual/D_a_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y83   alu_manual/D_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y83   alu_manual/D_a_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y83   alu_manual/D_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y84   alu_manual/D_a_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y84   alu_manual/D_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y84   alu_manual/D_a_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y84   alu_manual/D_a_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.121ns  (logic 8.204ns (26.363%)  route 22.916ns (73.637%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=2 LUT6=17 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.160    19.267    alu_manual/pass_renderer/M_alu_z
    SLICE_X60Y88         LUT6 (Prop_lut6_I4_O)        0.124    19.391 f  alu_manual/pass_renderer/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.582    19.973    alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_1_1
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.124    20.097 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.975    21.072    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y87         LUT4 (Prop_lut4_I3_O)        0.152    21.224 r  alu_manual/seg/ctr/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.131    27.354    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.766    31.121 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.121    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.897ns  (logic 7.989ns (25.857%)  route 22.908ns (74.143%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=2 LUT6=17 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.160    19.267    alu_manual/pass_renderer/M_alu_z
    SLICE_X60Y88         LUT6 (Prop_lut6_I4_O)        0.124    19.391 f  alu_manual/pass_renderer/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.582    19.973    alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_1_1
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.124    20.097 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.975    21.072    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y87         LUT4 (Prop_lut4_I3_O)        0.124    21.196 r  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.123    27.318    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    30.897 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    30.897    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.520ns  (logic 7.978ns (26.141%)  route 22.542ns (73.859%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=2 LUT6=17 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 f  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 f  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.160    19.267    alu_manual/pass_renderer/M_alu_z
    SLICE_X60Y88         LUT6 (Prop_lut6_I4_O)        0.124    19.391 r  alu_manual/pass_renderer/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.582    19.973    alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_1_1
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.124    20.097 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.974    21.071    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y87         LUT4 (Prop_lut4_I3_O)        0.124    21.195 r  alu_manual/seg/ctr/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.757    26.952    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    30.520 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.520    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.381ns  (logic 7.978ns (26.260%)  route 22.403ns (73.740%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=2 LUT6=17 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.160    19.267    alu_manual/pass_renderer/M_alu_z
    SLICE_X60Y88         LUT6 (Prop_lut6_I4_O)        0.124    19.391 f  alu_manual/pass_renderer/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.582    19.973    alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_1_1
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.124    20.097 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.975    21.072    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y87         LUT4 (Prop_lut4_I1_O)        0.124    21.196 r  alu_manual/seg/ctr/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.617    26.813    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    30.381 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.381    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.287ns  (logic 8.212ns (27.114%)  route 22.075ns (72.886%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=2 LUT6=17 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.160    19.267    alu_manual/pass_renderer/M_alu_z
    SLICE_X60Y88         LUT6 (Prop_lut6_I4_O)        0.124    19.391 f  alu_manual/pass_renderer/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.582    19.973    alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_1_1
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.124    20.097 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.975    21.072    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y87         LUT4 (Prop_lut4_I1_O)        0.154    21.226 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.289    26.515    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.772    30.287 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    30.287    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.832ns  (logic 8.217ns (27.545%)  route 21.615ns (72.455%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=2 LUT6=17 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.160    19.267    alu_manual/pass_renderer/M_alu_z
    SLICE_X60Y88         LUT6 (Prop_lut6_I4_O)        0.124    19.391 f  alu_manual/pass_renderer/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.582    19.973    alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_1_1
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.124    20.097 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.974    21.071    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y87         LUT4 (Prop_lut4_I3_O)        0.152    21.223 r  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.830    26.053    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.779    29.832 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.832    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.738ns  (logic 7.989ns (26.865%)  route 21.749ns (73.135%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=2 LUT6=17 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.160    19.267    alu_manual/pass_renderer/M_alu_z
    SLICE_X60Y88         LUT6 (Prop_lut6_I4_O)        0.124    19.391 f  alu_manual/pass_renderer/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.582    19.973    alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_1_1
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.124    20.097 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.473    20.570    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y87         LUT4 (Prop_lut4_I0_O)        0.124    20.694 r  alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.465    26.159    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    29.738 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.738    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.388ns  (logic 8.211ns (28.925%)  route 20.177ns (71.075%))
  Logic Levels:           24  (IBUF=1 LUT4=2 LUT5=3 LUT6=16 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           0.806    18.912    alu_manual/alu/abs/M_alu_z
    SLICE_X63Y80         LUT6 (Prop_lut6_I3_O)        0.124    19.036 r  alu_manual/alu/abs/D_aluout_q[0]_i_6/O
                         net (fo=2, routed)           0.886    19.923    alu_manual/alu/abs/M_alu_out[0]
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124    20.047 r  alu_manual/alu/abs/led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    20.047    alu_manual/alu/abs/led_OBUF[0]_inst_i_2_n_0
    SLICE_X59Y77         MUXF7 (Prop_muxf7_I0_O)      0.238    20.285 r  alu_manual/alu/abs/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.417    24.701    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.687    28.388 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.388    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.266ns  (logic 8.438ns (32.124%)  route 17.828ns (67.876%))
  Logic Levels:           24  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=17 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 f  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.677    18.193    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.149    18.342 f  alu_manual/io_led[2][7]_INST_0_i_8/O
                         net (fo=1, routed)           0.434    18.776    alu_manual/alu/abs/io_led[2][7]_INST_0_i_3_1
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.332    19.108 f  alu_manual/alu/abs/io_led[2][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    19.108    alu_manual/alu/abs/io_led[2][7]_INST_0_i_6_n_0
    SLICE_X61Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    19.320 f  alu_manual/alu/abs/io_led[2][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.465    19.786    alu_manual/alu/abs/io_led[2][7]_INST_0_i_3_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I1_O)        0.299    20.085 r  alu_manual/alu/abs/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.650    22.735    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    26.266 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    26.266    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.337ns  (logic 7.887ns (31.128%)  route 17.450ns (68.872%))
  Logic Levels:           23  (IBUF=1 LUT4=1 LUT5=1 LUT6=18 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.492    15.564    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT4 (Prop_lut4_I0_O)        0.124    15.688 r  alu_manual/D_aluout_q[28]_i_11/O
                         net (fo=2, routed)           0.642    16.331    alu_manual/alu/abs/D_aluout_q_reg[28]_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124    16.455 r  alu_manual/alu/abs/D_aluout_q[28]_i_2/O
                         net (fo=1, routed)           0.715    17.170    alu_manual/alu/abs/D_aluout_q[28]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.294 r  alu_manual/alu/abs/D_aluout_q[28]_i_1/O
                         net (fo=2, routed)           0.731    18.025    alu_manual/alu/abs/D[28]
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.124    18.149 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.638    18.787    alu_manual/alu/abs/io_led[2][4]_INST_0_i_4_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.911 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    18.911    alu_manual/alu/abs/io_led[2][4]_INST_0_i_2_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    19.123 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.505    21.628    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.709    25.337 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    25.337    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.554ns  (logic 1.730ns (48.676%)  route 1.824ns (51.324%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  D_aluout_q_reg[31]_i_20/O
                         net (fo=4, routed)           0.642     0.882    alu_manual/D_aluout_q_reg[1]_1
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.045     0.927 r  alu_manual/D_aluout_q[31]_i_6/O
                         net (fo=34, routed)          0.235     1.162    alu_manual/alu/abs/D_aluout_q_reg[6]_0
    SLICE_X62Y80         LUT5 (Prop_lut5_I3_O)        0.045     1.207 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_6/O
                         net (fo=1, routed)           0.220     1.427    alu_manual/alu/abs/io_led[2][6]_INST_0_i_6_n_0
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.472 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.472    alu_manual/alu/abs/io_led[2][6]_INST_0_i_2_n_0
    SLICE_X62Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.534 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.727     2.261    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.293     3.554 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.554    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.576ns  (logic 1.750ns (48.945%)  route 1.826ns (51.055%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  D_aluout_q_reg[31]_i_20/O
                         net (fo=4, routed)           0.642     0.882    alu_manual/D_aluout_q_reg[1]_1
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.045     0.927 r  alu_manual/D_aluout_q[31]_i_6/O
                         net (fo=34, routed)          0.384     1.311    alu_manual/alu/abs/D_aluout_q_reg[6]_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.045     1.356 r  alu_manual/alu/abs/D_aluout_q[18]_i_1/O
                         net (fo=2, routed)           0.247     1.603    alu_manual/alu/abs/D[18]
    SLICE_X57Y79         LUT5 (Prop_lut5_I0_O)        0.045     1.648 r  alu_manual/alu/abs/io_led[1][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.648    alu_manual/alu/abs/io_led[1][2]_INST_0_i_2_n_0
    SLICE_X57Y79         MUXF7 (Prop_muxf7_I0_O)      0.062     1.710 r  alu_manual/alu/abs/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.553     2.263    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.313     3.576 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.576    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.585ns  (logic 1.674ns (46.684%)  route 1.912ns (53.316%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  D_aluout_q_reg[31]_i_20/O
                         net (fo=4, routed)           0.642     0.882    alu_manual/D_aluout_q_reg[1]_1
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.045     0.927 r  alu_manual/D_aluout_q[31]_i_6/O
                         net (fo=34, routed)          0.454     1.381    alu_manual/alu/abs/D_aluout_q_reg[6]_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I3_O)        0.045     1.426 r  alu_manual/alu/abs/D_aluout_q[21]_i_1/O
                         net (fo=2, routed)           0.292     1.718    alu_manual/alu/abs/D[21]
    SLICE_X58Y79         LUT5 (Prop_lut5_I0_O)        0.045     1.763 r  alu_manual/alu/abs/io_led[1][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.188     1.951    alu_manual/alu/abs/io_led[1][5]_INST_0_i_2_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I4_O)        0.045     1.996 r  alu_manual/alu/abs/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.335     2.332    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.585 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.585    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.607ns  (logic 1.767ns (48.993%)  route 1.840ns (51.007%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  D_aluout_q_reg[31]_i_20/O
                         net (fo=4, routed)           0.642     0.882    alu_manual/D_aluout_q_reg[1]_1
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.045     0.927 r  alu_manual/D_aluout_q[31]_i_6/O
                         net (fo=34, routed)          0.205     1.132    alu_manual/alu/abs/D_aluout_q_reg[6]_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.045     1.177 r  alu_manual/alu/abs/D_aluout_q[26]_i_1/O
                         net (fo=2, routed)           0.254     1.431    alu_manual/alu/abs/D[26]
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.045     1.476 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_4/O
                         net (fo=1, routed)           0.050     1.526    alu_manual/alu/abs/io_led[2][2]_INST_0_i_4_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.045     1.571 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.571    alu_manual/alu/abs/io_led[2][2]_INST_0_i_2_n_0
    SLICE_X61Y79         MUXF7 (Prop_muxf7_I0_O)      0.062     1.633 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.688     2.322    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.285     3.607 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.607    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.692ns  (logic 1.732ns (46.908%)  route 1.960ns (53.092%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  D_aluout_q_reg[31]_i_20/O
                         net (fo=4, routed)           0.642     0.882    alu_manual/D_aluout_q_reg[1]_1
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.045     0.927 r  alu_manual/D_aluout_q[31]_i_6/O
                         net (fo=34, routed)          0.398     1.325    alu_manual/alu/abs/D_aluout_q_reg[6]_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.370 f  alu_manual/alu/abs/io_led[2][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.370    alu_manual/alu/abs/io_led[2][7]_INST_0_i_6_n_0
    SLICE_X61Y81         MUXF7 (Prop_muxf7_I0_O)      0.062     1.432 f  alu_manual/alu/abs/io_led[2][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.173     1.605    alu_manual/alu/abs/io_led[2][7]_INST_0_i_3_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I1_O)        0.108     1.713 r  alu_manual/alu/abs/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.747     2.460    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.692 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     3.692    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.709ns  (logic 1.771ns (47.764%)  route 1.937ns (52.236%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  D_aluout_q_reg[31]_i_20/O
                         net (fo=4, routed)           0.642     0.882    alu_manual/D_aluout_q_reg[1]_1
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.045     0.927 r  alu_manual/D_aluout_q[31]_i_6/O
                         net (fo=34, routed)          0.462     1.389    alu_manual/alu/abs/D_aluout_q_reg[6]_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I3_O)        0.045     1.434 r  alu_manual/alu/abs/D_aluout_q[25]_i_1/O
                         net (fo=2, routed)           0.157     1.592    alu_manual/alu/abs/D[25]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.637 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_4/O
                         net (fo=1, routed)           0.050     1.687    alu_manual/alu/abs/io_led[2][1]_INST_0_i_4_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.732 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.732    alu_manual/alu/abs/io_led[2][1]_INST_0_i_2_n_0
    SLICE_X61Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.794 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.625     2.419    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.290     3.709 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.709    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.743ns  (logic 1.761ns (47.036%)  route 1.982ns (52.964%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           0.569     0.823    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.868 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         0.587     1.455    alu_manual/alu/abs/M_alu_alufn_signal[0]
    SLICE_X56Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.500 r  alu_manual/alu/abs/D_aluout_q[9]_i_1/O
                         net (fo=2, routed)           0.241     1.741    alu_manual/alu/abs/D[9]
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.786 r  alu_manual/alu/abs/io_led[0][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.786    alu_manual/alu/abs/io_led[0][1]_INST_0_i_2_n_0
    SLICE_X59Y77         MUXF7 (Prop_muxf7_I0_O)      0.062     1.848 r  alu_manual/alu/abs/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.586     2.434    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.309     3.743 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.743    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.754ns  (logic 1.679ns (44.730%)  route 2.075ns (55.270%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           0.569     0.823    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.868 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         0.511     1.379    alu_manual/alu/abs/M_alu_alufn_signal[0]
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.424 r  alu_manual/alu/abs/D_aluout_q[20]_i_1/O
                         net (fo=2, routed)           0.379     1.803    alu_manual/alu/abs/D[20]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.045     1.848 r  alu_manual/alu/abs/io_led[1][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.218     2.066    alu_manual/alu/abs/io_led[1][4]_INST_0_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I4_O)        0.045     2.111 r  alu_manual/alu/abs/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.397     2.509    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.754 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.754    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.761ns  (logic 1.677ns (44.579%)  route 2.084ns (55.421%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           0.569     0.823    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.868 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         0.492     1.360    alu_manual/alu/abs/M_alu_alufn_signal[0]
    SLICE_X56Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.405 r  alu_manual/alu/abs/D_aluout_q[15]_i_1/O
                         net (fo=2, routed)           0.220     1.625    alu_manual/alu/abs/D[15]
    SLICE_X57Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.670 r  alu_manual/alu/abs/io_led[0][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.361     2.031    alu_manual/alu/abs/io_led[0][7]_INST_0_i_2_n_0
    SLICE_X62Y76         LUT5 (Prop_lut5_I4_O)        0.045     2.076 r  alu_manual/alu/abs/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.442     2.518    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.761 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.761    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.518ns  (logic 10.804ns (22.737%)  route 36.713ns (77.262%))
  Logic Levels:           39  (LUT4=7 LUT5=2 LUT6=28 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.844    35.116    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.240 r  alu_manual/D_aluout_q[26]_i_16/O
                         net (fo=2, routed)           0.867    36.107    alu_manual/D_aluout_q[26]_i_16_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124    36.231 r  alu_manual/D_aluout_q[26]_i_12/O
                         net (fo=3, routed)           0.636    36.867    alu_manual/multiplier/p_224_in
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    36.991 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           1.299    38.290    alu_manual/multiplier/p_107_in
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.146    38.436 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.826    39.262    alu_manual/multiplier/p_119_in
    SLICE_X55Y85         LUT6 (Prop_lut6_I2_O)        0.328    39.590 r  alu_manual/D_aluout_q[28]_i_48/O
                         net (fo=4, routed)           0.988    40.578    alu_manual/multiplier/p_86_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I1_O)        0.124    40.702 r  alu_manual/D_aluout_q[31]_i_57/O
                         net (fo=2, routed)           0.677    41.379    alu_manual/multiplier/p_58_in
    SLICE_X56Y86         LUT6 (Prop_lut6_I5_O)        0.124    41.503 r  alu_manual/D_aluout_q[31]_i_31/O
                         net (fo=3, routed)           1.024    42.527    alu_manual/multiplier/p_56_in
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124    42.651 r  alu_manual/D_aluout_q[31]_i_26/O
                         net (fo=3, routed)           1.181    43.832    alu_manual/D_aluout_q[31]_i_26_n_0
    SLICE_X59Y83         LUT5 (Prop_lut5_I4_O)        0.152    43.984 r  alu_manual/D_aluout_q[31]_i_12/O
                         net (fo=1, routed)           0.688    44.672    alu_manual/D_aluout_q[31]_i_12_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.326    44.998 r  alu_manual/D_aluout_q[31]_i_4/O
                         net (fo=2, routed)           0.434    45.432    alu_manual/alu/abs/D_aluout_q_reg[31]_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I4_O)        0.124    45.556 f  alu_manual/alu/abs/io_led[2][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    45.556    alu_manual/alu/abs/io_led[2][7]_INST_0_i_6_n_0
    SLICE_X61Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    45.768 f  alu_manual/alu/abs/io_led[2][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.465    46.233    alu_manual/alu/abs/io_led[2][7]_INST_0_i_3_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I1_O)        0.299    46.532 r  alu_manual/alu/abs/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.650    49.182    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    52.714 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    52.714    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.481ns  (logic 10.572ns (22.266%)  route 36.909ns (77.734%))
  Logic Levels:           39  (LUT4=8 LUT5=3 LUT6=26 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.844    35.116    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.240 r  alu_manual/D_aluout_q[26]_i_16/O
                         net (fo=2, routed)           0.867    36.107    alu_manual/D_aluout_q[26]_i_16_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124    36.231 r  alu_manual/D_aluout_q[26]_i_12/O
                         net (fo=3, routed)           0.636    36.867    alu_manual/multiplier/p_224_in
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    36.991 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           1.299    38.290    alu_manual/multiplier/p_107_in
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.146    38.436 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.826    39.262    alu_manual/multiplier/p_119_in
    SLICE_X55Y85         LUT6 (Prop_lut6_I2_O)        0.328    39.590 r  alu_manual/D_aluout_q[28]_i_48/O
                         net (fo=4, routed)           0.988    40.578    alu_manual/multiplier/p_86_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I1_O)        0.124    40.702 r  alu_manual/D_aluout_q[31]_i_57/O
                         net (fo=2, routed)           0.677    41.379    alu_manual/multiplier/p_58_in
    SLICE_X56Y86         LUT6 (Prop_lut6_I5_O)        0.124    41.503 r  alu_manual/D_aluout_q[31]_i_31/O
                         net (fo=3, routed)           1.024    42.527    alu_manual/multiplier/p_56_in
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124    42.651 r  alu_manual/D_aluout_q[31]_i_26/O
                         net (fo=3, routed)           1.181    43.832    alu_manual/D_aluout_q[31]_i_26_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I0_O)        0.124    43.956 r  alu_manual/D_aluout_q[30]_i_6/O
                         net (fo=2, routed)           0.799    44.756    alu_manual/alu/abs/D_aluout_q_reg[30]_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.124    44.880 f  alu_manual/alu/abs/io_led[2][6]_INST_0_i_7/O
                         net (fo=1, routed)           0.416    45.295    alu_manual/alu/abs/io_led[2][6]_INST_0_i_7_n_0
    SLICE_X62Y80         LUT5 (Prop_lut5_I2_O)        0.124    45.419 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_6/O
                         net (fo=1, routed)           0.667    46.086    alu_manual/alu/abs/io_led[2][6]_INST_0_i_6_n_0
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.124    46.210 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    46.210    alu_manual/alu/abs/io_led[2][6]_INST_0_i_2_n_0
    SLICE_X62Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    46.422 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.551    48.973    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.704    52.677 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    52.677    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.358ns  (logic 10.567ns (22.312%)  route 36.792ns (77.688%))
  Logic Levels:           39  (LUT2=1 LUT4=7 LUT5=2 LUT6=27 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.844    35.116    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.240 r  alu_manual/D_aluout_q[26]_i_16/O
                         net (fo=2, routed)           0.867    36.107    alu_manual/D_aluout_q[26]_i_16_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124    36.231 r  alu_manual/D_aluout_q[26]_i_12/O
                         net (fo=3, routed)           0.636    36.867    alu_manual/multiplier/p_224_in
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    36.991 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           1.299    38.290    alu_manual/multiplier/p_107_in
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.146    38.436 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.826    39.262    alu_manual/multiplier/p_119_in
    SLICE_X55Y85         LUT6 (Prop_lut6_I2_O)        0.328    39.590 r  alu_manual/D_aluout_q[28]_i_48/O
                         net (fo=4, routed)           0.988    40.578    alu_manual/multiplier/p_86_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I1_O)        0.124    40.702 r  alu_manual/D_aluout_q[31]_i_57/O
                         net (fo=2, routed)           0.608    41.310    alu_manual/multiplier/p_58_in
    SLICE_X56Y86         LUT6 (Prop_lut6_I4_O)        0.124    41.434 r  alu_manual/D_aluout_q[31]_i_36/O
                         net (fo=3, routed)           1.528    42.962    alu_manual/D_aluout_q[31]_i_36_n_0
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.124    43.086 r  alu_manual/D_aluout_q[29]_i_6/O
                         net (fo=1, routed)           0.575    43.661    alu_manual/alu/abs/D_aluout_q_reg[29]_1
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.124    43.785 r  alu_manual/alu/abs/D_aluout_q[29]_i_3/O
                         net (fo=1, routed)           0.430    44.215    alu_manual/alu/abs/D_aluout_q[29]_i_3_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I2_O)        0.124    44.339 r  alu_manual/alu/abs/D_aluout_q[29]_i_1/O
                         net (fo=2, routed)           0.808    45.147    alu_manual/alu/abs/D[29]
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.124    45.271 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_4/O
                         net (fo=1, routed)           0.736    46.007    alu_manual/alu/abs/io_led[2][5]_INST_0_i_4_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I5_O)        0.124    46.131 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    46.131    alu_manual/alu/abs/io_led[2][5]_INST_0_i_2_n_0
    SLICE_X64Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    46.340 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.513    48.853    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.702    52.554 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    52.554    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.235ns  (logic 10.453ns (22.608%)  route 35.782ns (77.392%))
  Logic Levels:           38  (LUT4=8 LUT5=1 LUT6=27 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.844    35.116    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.240 r  alu_manual/D_aluout_q[26]_i_16/O
                         net (fo=2, routed)           0.867    36.107    alu_manual/D_aluout_q[26]_i_16_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124    36.231 r  alu_manual/D_aluout_q[26]_i_12/O
                         net (fo=3, routed)           0.636    36.867    alu_manual/multiplier/p_224_in
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    36.991 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           1.299    38.290    alu_manual/multiplier/p_107_in
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.146    38.436 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.893    39.329    alu_manual/multiplier/p_119_in
    SLICE_X55Y87         LUT4 (Prop_lut4_I3_O)        0.328    39.657 r  alu_manual/D_aluout_q[28]_i_47/O
                         net (fo=5, routed)           0.837    40.494    alu_manual/multiplier/p_117_in
    SLICE_X55Y87         LUT6 (Prop_lut6_I2_O)        0.124    40.618 r  alu_manual/D_aluout_q[28]_i_23/O
                         net (fo=2, routed)           0.729    41.347    alu_manual/multiplier/p_50_in
    SLICE_X55Y83         LUT6 (Prop_lut6_I5_O)        0.124    41.471 r  alu_manual/D_aluout_q[28]_i_10/O
                         net (fo=1, routed)           0.954    42.424    alu_manual/alu/abs/M_multiplier_mul[6]
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.124    42.548 r  alu_manual/alu/abs/D_aluout_q[28]_i_2/O
                         net (fo=1, routed)           0.715    43.263    alu_manual/alu/abs/D_aluout_q[28]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    43.387 r  alu_manual/alu/abs/D_aluout_q[28]_i_1/O
                         net (fo=2, routed)           0.731    44.119    alu_manual/alu/abs/D[28]
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.124    44.243 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.638    44.881    alu_manual/alu/abs/io_led[2][4]_INST_0_i_4_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124    45.005 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    45.005    alu_manual/alu/abs/io_led[2][4]_INST_0_i_2_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    45.217 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.505    47.722    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.709    51.431 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    51.431    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.823ns  (logic 10.193ns (23.260%)  route 33.630ns (76.740%))
  Logic Levels:           36  (LUT4=7 LUT5=2 LUT6=25 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.844    35.116    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.240 r  alu_manual/D_aluout_q[26]_i_16/O
                         net (fo=2, routed)           0.867    36.107    alu_manual/D_aluout_q[26]_i_16_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124    36.231 r  alu_manual/D_aluout_q[26]_i_12/O
                         net (fo=3, routed)           0.636    36.867    alu_manual/multiplier/p_224_in
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    36.991 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           1.299    38.290    alu_manual/multiplier/p_107_in
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.146    38.436 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           1.024    39.460    alu_manual/multiplier/p_119_in
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.328    39.788 r  alu_manual/D_aluout_q[27]_i_6/O
                         net (fo=1, routed)           0.436    40.224    alu_manual/alu/abs/p_52_in
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    40.348 r  alu_manual/alu/abs/D_aluout_q[27]_i_3/O
                         net (fo=1, routed)           0.805    41.153    alu_manual/alu/abs/D_aluout_q[27]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I2_O)        0.124    41.277 r  alu_manual/alu/abs/D_aluout_q[27]_i_1/O
                         net (fo=2, routed)           0.412    41.689    alu_manual/alu/abs/D[27]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124    41.813 r  alu_manual/alu/abs/io_led[2][3]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    42.479    alu_manual/alu/abs/io_led[2][3]_INST_0_i_4_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124    42.603 r  alu_manual/alu/abs/io_led[2][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    42.603    alu_manual/alu/abs/io_led[2][3]_INST_0_i_2_n_0
    SLICE_X59Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    42.815 r  alu_manual/alu/abs/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.506    45.322    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.697    49.019 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    49.019    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.826ns  (logic 9.842ns (22.982%)  route 32.983ns (77.018%))
  Logic Levels:           35  (LUT4=7 LUT5=2 LUT6=24 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.844    35.116    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.240 r  alu_manual/D_aluout_q[26]_i_16/O
                         net (fo=2, routed)           0.867    36.107    alu_manual/D_aluout_q[26]_i_16_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124    36.231 r  alu_manual/D_aluout_q[26]_i_12/O
                         net (fo=3, routed)           0.636    36.867    alu_manual/multiplier/p_224_in
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    36.991 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           1.299    38.290    alu_manual/multiplier/p_107_in
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.124    38.414 r  alu_manual/D_aluout_q[26]_i_5/O
                         net (fo=1, routed)           0.994    39.408    alu_manual/alu/abs/p_78_in
    SLICE_X56Y80         LUT6 (Prop_lut6_I5_O)        0.124    39.532 r  alu_manual/alu/abs/D_aluout_q[26]_i_3/O
                         net (fo=1, routed)           0.810    40.342    alu_manual/alu/abs/D_aluout_q[26]_i_3_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I2_O)        0.124    40.466 r  alu_manual/alu/abs/D_aluout_q[26]_i_1/O
                         net (fo=2, routed)           0.763    41.229    alu_manual/alu/abs/D[26]
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.124    41.353 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_4/O
                         net (fo=1, routed)           0.151    41.504    alu_manual/alu/abs/io_led[2][2]_INST_0_i_4_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.124    41.628 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    41.628    alu_manual/alu/abs/io_led[2][2]_INST_0_i_2_n_0
    SLICE_X61Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    41.840 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.485    44.325    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.696    48.022 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    48.022    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.449ns  (logic 9.723ns (24.037%)  route 30.727ns (75.963%))
  Logic Levels:           34  (LUT2=1 LUT4=6 LUT5=2 LUT6=23 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.982    31.497    alu_manual/multiplier/p_557_in
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.326    31.823 r  alu_manual/D_aluout_q[24]_i_38/O
                         net (fo=4, routed)           0.900    32.723    alu_manual/multiplier/p_484_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.152    32.875 r  alu_manual/D_aluout_q[25]_i_25/O
                         net (fo=3, routed)           1.070    33.945    alu_manual/multiplier/p_482_in
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.326    34.271 r  alu_manual/D_aluout_q[25]_i_20/O
                         net (fo=6, routed)           0.568    34.840    alu_manual/multiplier/p_388_in
    SLICE_X48Y86         LUT6 (Prop_lut6_I3_O)        0.124    34.964 r  alu_manual/D_aluout_q[25]_i_15/O
                         net (fo=8, routed)           0.875    35.839    alu_manual/multiplier/p_275_in
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    35.963 r  alu_manual/D_aluout_q[25]_i_10/O
                         net (fo=2, routed)           0.600    36.563    alu_manual/multiplier/p_143_in
    SLICE_X52Y84         LUT2 (Prop_lut2_I0_O)        0.124    36.687 r  alu_manual/D_aluout_q[25]_i_6/O
                         net (fo=1, routed)           1.022    37.709    alu_manual/alu/abs/p_109_in
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    37.833 r  alu_manual/alu/abs/D_aluout_q[25]_i_3/O
                         net (fo=1, routed)           0.635    38.468    alu_manual/alu/abs/D_aluout_q[25]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I2_O)        0.124    38.592 r  alu_manual/alu/abs/D_aluout_q[25]_i_1/O
                         net (fo=2, routed)           0.433    39.025    alu_manual/alu/abs/D[25]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.124    39.149 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_4/O
                         net (fo=1, routed)           0.151    39.301    alu_manual/alu/abs/io_led[2][1]_INST_0_i_4_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.124    39.425 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    39.425    alu_manual/alu/abs/io_led[2][1]_INST_0_i_2_n_0
    SLICE_X61Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    39.637 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.308    41.945    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.701    45.646 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    45.646    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.983ns  (logic 8.902ns (22.835%)  route 30.082ns (77.165%))
  Logic Levels:           33  (LUT4=2 LUT5=1 LUT6=28 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.863    17.140    alu_manual/multiplier/p_1765_in
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.264 r  alu_manual/D_aluout_q[16]_i_66/O
                         net (fo=4, routed)           1.175    18.438    alu_manual/multiplier/p_1815_in
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.124    18.562 r  alu_manual/D_aluout_q[16]_i_60/O
                         net (fo=2, routed)           0.808    19.370    alu_manual/D_aluout_q[16]_i_60_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124    19.494 r  alu_manual/D_aluout_q[16]_i_53/O
                         net (fo=3, routed)           0.823    20.317    alu_manual/multiplier/p_1504_in
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124    20.441 r  alu_manual/D_aluout_q[18]_i_41/O
                         net (fo=4, routed)           0.698    21.139    alu_manual/multiplier/p_1552_in
    SLICE_X36Y74         LUT4 (Prop_lut4_I1_O)        0.152    21.291 r  alu_manual/D_aluout_q[18]_i_38/O
                         net (fo=2, routed)           0.528    21.819    alu_manual/multiplier/p_1383_in
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.326    22.145 r  alu_manual/D_aluout_q[18]_i_31/O
                         net (fo=6, routed)           1.261    23.406    alu_manual/multiplier/p_1267_in
    SLICE_X39Y77         LUT6 (Prop_lut6_I1_O)        0.124    23.530 r  alu_manual/D_aluout_q[18]_i_28/O
                         net (fo=3, routed)           0.853    24.383    alu_manual/multiplier/p_1054_in
    SLICE_X41Y78         LUT6 (Prop_lut6_I0_O)        0.124    24.507 r  alu_manual/D_aluout_q[21]_i_62/O
                         net (fo=4, routed)           0.824    25.331    alu_manual/multiplier/p_1094_in
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124    25.455 r  alu_manual/D_aluout_q[21]_i_56/O
                         net (fo=2, routed)           0.834    26.289    alu_manual/D_aluout_q[21]_i_56_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124    26.413 r  alu_manual/D_aluout_q[21]_i_50/O
                         net (fo=3, routed)           1.027    27.440    alu_manual/multiplier/p_855_in
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124    27.564 r  alu_manual/D_aluout_q[23]_i_37/O
                         net (fo=4, routed)           0.664    28.228    alu_manual/multiplier/p_891_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    28.352 r  alu_manual/D_aluout_q[24]_i_49/O
                         net (fo=2, routed)           1.193    29.545    alu_manual/D_aluout_q[24]_i_49_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124    29.669 r  alu_manual/D_aluout_q[24]_i_47/O
                         net (fo=3, routed)           1.083    30.752    alu_manual/multiplier/p_676_in
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124    30.876 r  alu_manual/D_aluout_q[24]_i_44/O
                         net (fo=4, routed)           0.995    31.871    alu_manual/multiplier/p_597_in
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    31.995 r  alu_manual/D_aluout_q[24]_i_40/O
                         net (fo=6, routed)           0.903    32.898    alu_manual/multiplier/p_523_in
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.022 r  alu_manual/D_aluout_q[24]_i_35/O
                         net (fo=2, routed)           0.583    33.605    alu_manual/multiplier/p_390_in
    SLICE_X48Y84         LUT6 (Prop_lut6_I3_O)        0.124    33.729 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.456    34.185    alu_manual/multiplier/p_277_in
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    34.309 r  alu_manual/D_aluout_q[24]_i_18/O
                         net (fo=2, routed)           0.432    34.740    alu_manual/multiplier/p_184_in
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124    34.864 r  alu_manual/D_aluout_q[24]_i_6/O
                         net (fo=1, routed)           0.892    35.756    alu_manual/alu/abs/M_multiplier_mul[5]
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.880 r  alu_manual/alu/abs/D_aluout_q[24]_i_2/O
                         net (fo=1, routed)           0.311    36.191    alu_manual/alu/abs/D_aluout_q[24]_i_2_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.124    36.315 r  alu_manual/alu/abs/D_aluout_q[24]_i_1/O
                         net (fo=2, routed)           0.896    37.211    alu_manual/alu/abs/D[24]
    SLICE_X58Y80         LUT6 (Prop_lut6_I5_O)        0.124    37.335 r  alu_manual/alu/abs/io_led[2][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    38.002    alu_manual/alu/abs/io_led[2][0]_INST_0_i_4_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I5_O)        0.124    38.126 r  alu_manual/alu/abs/io_led[2][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    38.126    alu_manual/alu/abs/io_led[2][0]_INST_0_i_2_n_0
    SLICE_X58Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    38.338 r  alu_manual/alu/abs/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.142    40.480    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.700    44.179 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000    44.179    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.777ns  (logic 8.709ns (23.052%)  route 29.069ns (76.948%))
  Logic Levels:           30  (LUT4=5 LUT5=4 LUT6=20 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           1.111    21.653    alu_manual/multiplier/p_1275_in
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.777 r  alu_manual/D_aluout_q[16]_i_29/O
                         net (fo=1, routed)           0.620    22.398    alu_manual/D_aluout_q[16]_i_29_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.522 r  alu_manual/D_aluout_q[16]_i_18/O
                         net (fo=6, routed)           0.645    23.167    alu_manual/multiplier/p_961_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.291 r  alu_manual/D_aluout_q[16]_i_12/O
                         net (fo=4, routed)           1.181    24.471    alu_manual/multiplier/p_903_in
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.595 r  alu_manual/D_aluout_q[17]_i_15/O
                         net (fo=2, routed)           0.607    25.202    alu_manual/D_aluout_q[17]_i_15_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.326 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.036    26.362    alu_manual/multiplier/p_611_in
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152    26.514 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.639    27.153    alu_manual/multiplier/p_641_in
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.326    27.479 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.993    28.472    alu_manual/multiplier/p_639_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.124    28.596 r  alu_manual/D_aluout_q[21]_i_18/O
                         net (fo=5, routed)           0.645    29.241    alu_manual/multiplier/p_561_in
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    29.365 r  alu_manual/D_aluout_q[22]_i_20/O
                         net (fo=4, routed)           0.999    30.363    alu_manual/multiplier/p_559_in
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.152    30.515 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.612    31.127    alu_manual/multiplier/p_557_in
    SLICE_X47Y85         LUT6 (Prop_lut6_I4_O)        0.326    31.453 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           0.889    32.342    alu_manual/multiplier/p_456_in
    SLICE_X49Y84         LUT6 (Prop_lut6_I2_O)        0.124    32.466 r  alu_manual/D_aluout_q[23]_i_9/O
                         net (fo=6, routed)           0.977    33.443    alu_manual/multiplier/p_279_in
    SLICE_X52Y83         LUT6 (Prop_lut6_I3_O)        0.124    33.567 r  alu_manual/D_aluout_q[23]_i_6/O
                         net (fo=1, routed)           1.033    34.601    alu_manual/alu/abs/p_186_in
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    34.725 r  alu_manual/alu/abs/D_aluout_q[23]_i_3/O
                         net (fo=1, routed)           0.171    34.896    alu_manual/alu/abs/D_aluout_q[23]_i_3_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I2_O)        0.124    35.020 r  alu_manual/alu/abs/D_aluout_q[23]_i_1/O
                         net (fo=2, routed)           0.507    35.527    alu_manual/alu/abs/D[23]
    SLICE_X57Y79         LUT5 (Prop_lut5_I0_O)        0.124    35.651 r  alu_manual/alu/abs/io_led[1][7]_INST_0_i_2/O
                         net (fo=1, routed)           1.002    36.652    alu_manual/alu/abs/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I4_O)        0.124    36.776 r  alu_manual/alu/abs/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.696    39.473    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    42.973 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    42.973    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.529ns  (logic 8.607ns (23.562%)  route 27.922ns (76.438%))
  Logic Levels:           29  (LUT4=6 LUT5=4 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.612     5.196    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=102, routed)         3.015     8.667    alu_manual/D_b_q_reg_n_0_[1]
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  alu_manual/D_aluout_q[6]_i_29/O
                         net (fo=4, routed)           1.157     9.948    alu_manual/multiplier/p_4_in
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.150    10.098 r  alu_manual/D_aluout_q[6]_i_22/O
                         net (fo=2, routed)           0.664    10.762    alu_manual/multiplier/p_2198_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.328    11.090 r  alu_manual/D_aluout_q[8]_i_28/O
                         net (fo=2, routed)           0.556    11.646    alu_manual/multiplier/p_2254_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  alu_manual/D_aluout_q[9]_i_27/O
                         net (fo=2, routed)           1.178    12.948    alu_manual/multiplier/p_2250_in
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  alu_manual/D_aluout_q[11]_i_60/O
                         net (fo=2, routed)           0.906    13.978    alu_manual/multiplier/p_2246_in
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  alu_manual/D_aluout_q[11]_i_50/O
                         net (fo=6, routed)           0.837    14.940    alu_manual/multiplier/p_2040_in
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.152    15.092 r  alu_manual/D_aluout_q[12]_i_34/O
                         net (fo=2, routed)           0.859    15.951    alu_manual/multiplier/p_1901_in
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.326    16.277 r  alu_manual/D_aluout_q[12]_i_25/O
                         net (fo=6, routed)           0.817    17.094    alu_manual/multiplier/p_1765_in
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.124    17.218 r  alu_manual/D_aluout_q[12]_i_17/O
                         net (fo=3, routed)           1.032    18.250    alu_manual/multiplier/p_1512_in
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.374 r  alu_manual/D_aluout_q[14]_i_25/O
                         net (fo=4, routed)           0.859    19.233    alu_manual/multiplier/p_1560_in
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.152    19.385 r  alu_manual/D_aluout_q[14]_i_22/O
                         net (fo=3, routed)           0.826    20.210    alu_manual/multiplier/p_1391_in
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.332    20.542 r  alu_manual/D_aluout_q[14]_i_18/O
                         net (fo=6, routed)           0.670    21.213    alu_manual/multiplier/p_1275_in
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.337 r  alu_manual/D_aluout_q[17]_i_35/O
                         net (fo=4, routed)           0.840    22.176    alu_manual/multiplier/p_1317_in
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.152    22.328 r  alu_manual/D_aluout_q[17]_i_30/O
                         net (fo=2, routed)           0.487    22.815    alu_manual/multiplier/p_1162_in
    SLICE_X40Y77         LUT6 (Prop_lut6_I1_O)        0.326    23.141 r  alu_manual/D_aluout_q[17]_i_20/O
                         net (fo=6, routed)           0.846    23.987    alu_manual/multiplier/p_1056_in
    SLICE_X42Y78         LUT4 (Prop_lut4_I0_O)        0.150    24.137 r  alu_manual/D_aluout_q[18]_i_23/O
                         net (fo=4, routed)           0.852    24.989    alu_manual/multiplier/p_957_in
    SLICE_X42Y79         LUT6 (Prop_lut6_I1_O)        0.348    25.337 r  alu_manual/D_aluout_q[18]_i_17/O
                         net (fo=6, routed)           0.618    25.955    alu_manual/multiplier/p_861_in
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    26.079 r  alu_manual/D_aluout_q[19]_i_21/O
                         net (fo=6, routed)           0.827    26.906    alu_manual/multiplier/p_770_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.124    27.030 r  alu_manual/D_aluout_q[21]_i_38/O
                         net (fo=4, routed)           0.965    27.995    alu_manual/multiplier/p_804_in
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.124    28.119 r  alu_manual/D_aluout_q[21]_i_22/O
                         net (fo=6, routed)           0.987    29.106    alu_manual/multiplier/p_716_in
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.230 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           1.040    30.270    alu_manual/multiplier/p_529_in
    SLICE_X48Y81         LUT6 (Prop_lut6_I2_O)        0.124    30.394 r  alu_manual/D_aluout_q[22]_i_11/O
                         net (fo=3, routed)           0.731    31.125    alu_manual/multiplier/p_420_in
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124    31.249 r  alu_manual/D_aluout_q[22]_i_7/O
                         net (fo=3, routed)           0.960    32.209    alu_manual/multiplier/p_281_in
    SLICE_X52Y82         LUT4 (Prop_lut4_I0_O)        0.124    32.333 r  alu_manual/D_aluout_q[22]_i_5/O
                         net (fo=1, routed)           0.825    33.158    alu_manual/alu/abs/p_232_in
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    33.282 r  alu_manual/alu/abs/D_aluout_q[22]_i_3/O
                         net (fo=1, routed)           0.798    34.080    alu_manual/alu/abs/D_aluout_q[22]_i_3_n_0
    SLICE_X57Y78         LUT5 (Prop_lut5_I2_O)        0.124    34.204 r  alu_manual/alu/abs/D_aluout_q[22]_i_1/O
                         net (fo=2, routed)           0.446    34.650    alu_manual/alu/abs/D[22]
    SLICE_X57Y78         LUT5 (Prop_lut5_I0_O)        0.124    34.774 r  alu_manual/alu/abs/io_led[1][6]_INST_0_i_2/O
                         net (fo=1, routed)           1.016    35.790    alu_manual/alu/abs/io_led[1][6]_INST_0_i_2_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I4_O)        0.124    35.914 r  alu_manual/alu/abs/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.308    38.222    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    41.725 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    41.725    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.945ns  (logic 1.440ns (74.050%)  route 0.505ns (25.950%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.582     1.526    alu_manual/CLK
    SLICE_X61Y78         FDRE                                         r  alu_manual/D_aluout_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  alu_manual/D_aluout_q_reg[21]/Q
                         net (fo=2, routed)           0.169     1.836    alu_manual/alu/abs/io_led[1][7][10]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.045     1.881 r  alu_manual/alu/abs/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.335     2.216    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.470 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.470    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.454ns (71.594%)  route 0.577ns (28.406%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.582     1.526    alu_manual/CLK
    SLICE_X60Y78         FDRE                                         r  alu_manual/D_aluout_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  alu_manual/D_aluout_q_reg[20]/Q
                         net (fo=2, routed)           0.179     1.869    alu_manual/alu/abs/io_led[1][7][9]
    SLICE_X62Y78         LUT5 (Prop_lut5_I2_O)        0.045     1.914 r  alu_manual/alu/abs/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.397     2.312    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.556 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.556    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.413ns (66.821%)  route 0.702ns (33.179%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.582     1.526    alu_manual/CLK
    SLICE_X60Y78         FDRE                                         r  alu_manual/D_aluout_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  alu_manual/D_aluout_q_reg[22]/Q
                         net (fo=2, routed)           0.093     1.783    alu_manual/alu/abs/io_led[1][7][11]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.045     1.828 r  alu_manual/alu/abs/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.608     2.436    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.640 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     3.640    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.451ns (67.167%)  route 0.709ns (32.833%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.556     1.500    alu_manual/CLK
    SLICE_X56Y77         FDRE                                         r  alu_manual/D_aluout_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  alu_manual/D_aluout_q_reg[14]/Q
                         net (fo=2, routed)           0.267     1.931    alu_manual/alu/abs/io_led[1][7][7]
    SLICE_X63Y77         LUT5 (Prop_lut5_I2_O)        0.045     1.976 r  alu_manual/alu/abs/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.442     2.418    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.660 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.660    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.582ns (71.454%)  route 0.632ns (28.546%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.582     1.526    alu_manual/CLK
    SLICE_X58Y78         FDRE                                         r  alu_manual/D_aluout_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  alu_manual/D_aluout_q_reg[19]/Q
                         net (fo=2, routed)           0.176     1.843    alu_manual/in44[3]
    SLICE_X58Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  alu_manual/io_led[1][3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.888    alu_manual/alu/abs/io_led[1][3]
    SLICE_X58Y78         MUXF7 (Prop_muxf7_I1_O)      0.074     1.962 r  alu_manual/alu/abs/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.456     2.418    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.322     3.740 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.740    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.435ns (63.625%)  route 0.820ns (36.375%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.582     1.526    alu_manual/CLK
    SLICE_X59Y78         FDRE                                         r  alu_manual/D_aluout_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  alu_manual/D_aluout_q_reg[13]/Q
                         net (fo=2, routed)           0.295     1.961    alu_manual/alu/abs/io_led[1][7][6]
    SLICE_X59Y78         LUT5 (Prop_lut5_I2_O)        0.045     2.006 r  alu_manual/alu/abs/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.526     2.532    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.781 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     3.781    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.428ns (61.918%)  route 0.879ns (38.082%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.554     1.498    alu_manual/CLK
    SLICE_X57Y76         FDRE                                         r  alu_manual/D_aluout_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  alu_manual/D_aluout_q_reg[15]/Q
                         net (fo=2, routed)           0.437     2.075    alu_manual/alu/abs/io_led[1][7][8]
    SLICE_X62Y76         LUT5 (Prop_lut5_I1_O)        0.045     2.120 r  alu_manual/alu/abs/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.442     2.562    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.805 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.805    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.562ns (67.519%)  route 0.752ns (32.481%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.582     1.526    alu_manual/CLK
    SLICE_X59Y78         FDRE                                         r  alu_manual/D_aluout_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  alu_manual/D_aluout_q_reg[16]/Q
                         net (fo=2, routed)           0.229     1.895    alu_manual/in44[0]
    SLICE_X59Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.940 r  alu_manual/io_led[1][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.940    alu_manual/alu/abs/io_led[1][0]
    SLICE_X59Y78         MUXF7 (Prop_muxf7_I1_O)      0.065     2.005 r  alu_manual/alu/abs/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.523     2.528    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.311     3.839 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.839    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.460ns (62.399%)  route 0.880ns (37.601%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.556     1.500    alu_manual/CLK
    SLICE_X56Y77         FDRE                                         r  alu_manual/D_aluout_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  alu_manual/D_aluout_q_reg[12]/Q
                         net (fo=2, routed)           0.352     2.016    alu_manual/alu/abs/io_led[1][7][5]
    SLICE_X62Y78         LUT5 (Prop_lut5_I2_O)        0.045     2.061 r  alu_manual/alu/abs/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.527     2.589    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.840 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000     3.840    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.540ns (66.327%)  route 0.782ns (33.673%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.584     1.528    alu_manual/CLK
    SLICE_X58Y80         FDRE                                         r  alu_manual/D_aluout_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  alu_manual/D_aluout_q_reg[24]/Q
                         net (fo=2, routed)           0.233     1.902    alu_manual/in50[0]
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.947 r  alu_manual/io_led[2][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.947    alu_manual/alu/abs/io_led[2][0]
    SLICE_X58Y80         MUXF7 (Prop_muxf7_I1_O)      0.065     2.012 r  alu_manual/alu/abs/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.549     2.560    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.289     3.849 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.849    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_error_counter_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.681ns  (logic 4.410ns (20.341%)  route 17.271ns (79.659%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=3 LUT6=17)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.130    19.236    alu_manual/M_alu_z
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124    19.360 r  alu_manual/D_error_counter_q[7]_i_8/O
                         net (fo=1, routed)           0.298    19.658    alu_manual/D_error_counter_q[7]_i_8_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    19.782 f  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           1.003    20.785    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    20.909 r  alu_manual/D_error_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.773    21.681    alu_manual/D_error_counter_d
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.509     4.913    alu_manual/CLK
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_error_counter_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.681ns  (logic 4.410ns (20.341%)  route 17.271ns (79.659%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=3 LUT6=17)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.130    19.236    alu_manual/M_alu_z
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124    19.360 r  alu_manual/D_error_counter_q[7]_i_8/O
                         net (fo=1, routed)           0.298    19.658    alu_manual/D_error_counter_q[7]_i_8_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    19.782 f  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           1.003    20.785    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    20.909 r  alu_manual/D_error_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.773    21.681    alu_manual/D_error_counter_d
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.509     4.913    alu_manual/CLK
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_error_counter_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.681ns  (logic 4.410ns (20.341%)  route 17.271ns (79.659%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=3 LUT6=17)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.130    19.236    alu_manual/M_alu_z
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124    19.360 r  alu_manual/D_error_counter_q[7]_i_8/O
                         net (fo=1, routed)           0.298    19.658    alu_manual/D_error_counter_q[7]_i_8_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    19.782 f  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           1.003    20.785    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    20.909 r  alu_manual/D_error_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.773    21.681    alu_manual/D_error_counter_d
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.509     4.913    alu_manual/CLK
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_error_counter_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.681ns  (logic 4.410ns (20.341%)  route 17.271ns (79.659%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=3 LUT6=17)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.130    19.236    alu_manual/M_alu_z
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124    19.360 r  alu_manual/D_error_counter_q[7]_i_8/O
                         net (fo=1, routed)           0.298    19.658    alu_manual/D_error_counter_q[7]_i_8_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    19.782 f  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           1.003    20.785    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    20.909 r  alu_manual/D_error_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.773    21.681    alu_manual/D_error_counter_d
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.509     4.913    alu_manual/CLK
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_pass_counter_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.614ns  (logic 4.438ns (20.534%)  route 17.176ns (79.466%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=3 LUT6=17)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.130    19.236    alu_manual/M_alu_z
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124    19.360 f  alu_manual/D_error_counter_q[7]_i_8/O
                         net (fo=1, routed)           0.298    19.658    alu_manual/D_error_counter_q[7]_i_8_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           1.003    20.785    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.152    20.937 r  alu_manual/D_pass_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.677    21.614    alu_manual/D_pass_counter_d
    SLICE_X61Y91         FDRE                                         r  alu_manual/D_pass_counter_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.507     4.911    alu_manual/CLK
    SLICE_X61Y91         FDRE                                         r  alu_manual/D_pass_counter_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_pass_counter_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.565ns  (logic 4.438ns (20.581%)  route 17.126ns (79.419%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=3 LUT6=17)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.130    19.236    alu_manual/M_alu_z
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124    19.360 f  alu_manual/D_error_counter_q[7]_i_8/O
                         net (fo=1, routed)           0.298    19.658    alu_manual/D_error_counter_q[7]_i_8_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           1.003    20.785    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.152    20.937 r  alu_manual/D_pass_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.628    21.565    alu_manual/D_pass_counter_d
    SLICE_X60Y92         FDRE                                         r  alu_manual/D_pass_counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.507     4.911    alu_manual/CLK
    SLICE_X60Y92         FDRE                                         r  alu_manual/D_pass_counter_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_pass_counter_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.565ns  (logic 4.438ns (20.581%)  route 17.126ns (79.419%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=3 LUT6=17)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.130    19.236    alu_manual/M_alu_z
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124    19.360 f  alu_manual/D_error_counter_q[7]_i_8/O
                         net (fo=1, routed)           0.298    19.658    alu_manual/D_error_counter_q[7]_i_8_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           1.003    20.785    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.152    20.937 r  alu_manual/D_pass_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.628    21.565    alu_manual/D_pass_counter_d
    SLICE_X60Y92         FDRE                                         r  alu_manual/D_pass_counter_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.507     4.911    alu_manual/CLK
    SLICE_X60Y92         FDRE                                         r  alu_manual/D_pass_counter_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_pass_counter_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.565ns  (logic 4.438ns (20.581%)  route 17.126ns (79.419%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=3 LUT6=17)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.130    19.236    alu_manual/M_alu_z
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124    19.360 f  alu_manual/D_error_counter_q[7]_i_8/O
                         net (fo=1, routed)           0.298    19.658    alu_manual/D_error_counter_q[7]_i_8_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           1.003    20.785    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.152    20.937 r  alu_manual/D_pass_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.628    21.565    alu_manual/D_pass_counter_d
    SLICE_X60Y92         FDRE                                         r  alu_manual/D_pass_counter_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.507     4.911    alu_manual/CLK
    SLICE_X60Y92         FDRE                                         r  alu_manual/D_pass_counter_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_error_counter_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.539ns  (logic 4.410ns (20.475%)  route 17.129ns (79.524%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=3 LUT6=17)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.130    19.236    alu_manual/M_alu_z
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124    19.360 r  alu_manual/D_error_counter_q[7]_i_8/O
                         net (fo=1, routed)           0.298    19.658    alu_manual/D_error_counter_q[7]_i_8_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    19.782 f  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           1.003    20.785    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    20.909 r  alu_manual/D_error_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.631    21.539    alu_manual/D_error_counter_d
    SLICE_X62Y91         FDRE                                         r  alu_manual/D_error_counter_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.508     4.912    alu_manual/CLK
    SLICE_X62Y91         FDRE                                         r  alu_manual/D_error_counter_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_error_counter_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.539ns  (logic 4.410ns (20.475%)  route 17.129ns (79.524%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=3 LUT6=17)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.336     2.822    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         1.752     4.699    alu_manual/M_alu_alufn_signal[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.823 r  alu_manual/D_aluout_q[3]_i_6/O
                         net (fo=3, routed)           0.735     5.558    alu_manual/D_aluout_q[3]_i_6_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.322     6.004    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           1.129     7.257    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.351     7.732    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.477     8.332    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.739     9.196    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.505     9.825    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           1.102    11.051    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.982    12.157    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.194    12.475    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.599 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.322    12.921    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.045 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.267    14.313    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.512    14.948    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.445    15.517    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.641 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.610    16.251    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.118    16.369 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.821    17.190    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.326    17.516 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.466    17.982    alu_manual/D_aluout_q[31]_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.106 r  alu_manual/D_aluout_q[0]_i_9/O
                         net (fo=3, routed)           1.130    19.236    alu_manual/M_alu_z
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124    19.360 r  alu_manual/D_error_counter_q[7]_i_8/O
                         net (fo=1, routed)           0.298    19.658    alu_manual/D_error_counter_q[7]_i_8_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    19.782 f  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           1.003    20.785    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    20.909 r  alu_manual/D_error_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.631    21.539    alu_manual/D_error_counter_d
    SLICE_X62Y91         FDRE                                         r  alu_manual/D_error_counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.508     4.912    alu_manual/CLK
    SLICE_X62Y91         FDRE                                         r  alu_manual/D_error_counter_q_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_523382033[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.257ns (42.248%)  route 0.351ns (57.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.351     0.607    alu_manual/forLoop_idx_0_523382033[1].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X60Y89         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.860     2.049    alu_manual/forLoop_idx_0_523382033[1].io_button_cond/sync/CLK
    SLICE_X60Y89         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_523382033[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.260ns (33.923%)  route 0.506ns (66.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.506     0.766    alu_manual/forLoop_idx_0_523382033[0].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X55Y91         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.833     2.023    alu_manual/forLoop_idx_0_523382033[0].io_button_cond/sync/CLK
    SLICE_X55Y91         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.313ns (39.496%)  route 0.479ns (60.504%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  D_a_q_reg[25]_i_2/O
                         net (fo=4, routed)           0.479     0.742    alu_manual/D_b_q_reg[25]_0
    SLICE_X58Y84         LUT3 (Prop_lut3_I2_O)        0.049     0.791 r  alu_manual/D_a_q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.791    alu_manual/D_a_q[9]_i_1_n_0
    SLICE_X58Y84         FDRE                                         r  alu_manual/D_a_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.855     2.045    alu_manual/CLK
    SLICE_X58Y84         FDRE                                         r  alu_manual/D_a_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.317ns (39.582%)  route 0.483ns (60.418%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  D_a_q_reg[26]_i_2/O
                         net (fo=4, routed)           0.483     0.755    alu_manual/D_b_q_reg[26]_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.045     0.800 r  alu_manual/D_a_q[26]_i_1/O
                         net (fo=1, routed)           0.000     0.800    alu_manual/D_a_q[26]_i_1_n_0
    SLICE_X59Y84         FDRE                                         r  alu_manual/D_a_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.855     2.045    alu_manual/CLK
    SLICE_X59Y84         FDRE                                         r  alu_manual/D_a_q_reg[26]/C

Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.307ns (38.066%)  route 0.499ns (61.934%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  D_a_q_reg[28]_i_2/O
                         net (fo=4, routed)           0.499     0.761    alu_manual/D_a_q_reg[28]_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.045     0.806 r  alu_manual/D_a_q[28]_i_1/O
                         net (fo=1, routed)           0.000     0.806    alu_manual/D_a_q[28]_i_1_n_0
    SLICE_X59Y84         FDRE                                         r  alu_manual/D_a_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.855     2.045    alu_manual/CLK
    SLICE_X59Y84         FDRE                                         r  alu_manual/D_a_q_reg[28]/C

Slack:                    inf
  Source:                 io_dip[1][3]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.312ns (37.803%)  route 0.514ns (62.197%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[1][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][3]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  D_a_q_reg[27]_i_2/O
                         net (fo=4, routed)           0.514     0.782    alu_manual/D_b_q_reg[27]_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.044     0.826 r  alu_manual/D_a_q[27]_i_1/O
                         net (fo=1, routed)           0.000     0.826    alu_manual/D_a_q[27]_i_1_n_0
    SLICE_X59Y84         FDRE                                         r  alu_manual/D_a_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.855     2.045    alu_manual/CLK
    SLICE_X59Y84         FDRE                                         r  alu_manual/D_a_q_reg[27]/C

Slack:                    inf
  Source:                 io_dip[1][5]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.312ns (37.551%)  route 0.518ns (62.449%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[1][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][5]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  D_a_q_reg[29]_i_2/O
                         net (fo=4, routed)           0.518     0.781    alu_manual/D_a_q_reg[29]_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.049     0.830 r  alu_manual/D_a_q[29]_i_1/O
                         net (fo=1, routed)           0.000     0.830    alu_manual/D_a_q[29]_i_1_n_0
    SLICE_X59Y84         FDRE                                         r  alu_manual/D_a_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.855     2.045    alu_manual/CLK
    SLICE_X59Y84         FDRE                                         r  alu_manual/D_a_q_reg[29]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_523382033[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.270ns (31.267%)  route 0.593ns (68.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.593     0.862    alu_manual/forLoop_idx_0_523382033[3].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X56Y92         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.833     2.023    alu_manual/forLoop_idx_0_523382033[3].io_button_cond/sync/CLK
    SLICE_X56Y92         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[3].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_523382033[2].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.268ns (30.800%)  route 0.603ns (69.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.603     0.871    alu_manual/forLoop_idx_0_523382033[2].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X54Y91         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[2].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.833     2.023    alu_manual/forLoop_idx_0_523382033[2].io_button_cond/sync/CLK
    SLICE_X54Y91         FDRE                                         r  alu_manual/forLoop_idx_0_523382033[2].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.287ns (32.562%)  route 0.594ns (67.438%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  D_a_q_reg[16]_i_2/O
                         net (fo=4, routed)           0.594     0.835    alu_manual/D_b_q_reg[16]_0
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.045     0.880 r  alu_manual/D_b_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.880    alu_manual/D_b_q[0]_i_1_n_0
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.851     2.041    alu_manual/CLK
    SLICE_X65Y78         FDRE                                         r  alu_manual/D_b_q_reg[0]/C





