$date
	Mon Apr 06 18:27:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module R11617302_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#20
0!
1%
#40
0!
1$
0%
#60
1%
#80
0!
1#
0$
0%
#100
1!
1%
#120
1$
0%
#140
1%
#160
0!
1"
0#
0$
0%
#180
1%
#200
1$
0%
#220
1!
1%
#240
1!
1#
0$
0%
#260
1%
#280
0!
1$
0%
#300
1!
1%
#320
