INFO:sim:172 - Generating IP...
Resolving generics for 'RAM16_8'...
Applying external generics to 'RAM16_8'...
Delivering associated files for 'RAM16_8'...
Delivering EJava files for 'RAM16_8'...
Generating implementation netlist for 'RAM16_8'...
INFO:sim - Pre-processing HDL files for 'RAM16_8'...
Running synthesis for 'RAM16_8'
Running ngcbuild...
Writing VEO instantiation template for 'RAM16_8'...
Writing Verilog behavioral simulation model for 'RAM16_8'...
WARNING:sim - Overwriting existing file
   D:/Github/4.SemesterProject/Code/FPGA/Solution/ipcore_dir/tmp/_cg/RAM16_8/doc
   /blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/Github/4.SemesterProject/Code/FPGA/Solution/ipcore_dir/tmp/_cg/RAM16_8
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'RAM16_8'...
Generating metadata file...
Generating ISE project file for 'RAM16_8'...
Generating ISE project...
XCO file found: RAM16_8.xco
XMDF file found: RAM16_8_xmdf.tcl
Adding
D:/Github/4.SemesterProject/Code/FPGA/Solution/ipcore_dir/tmp/_cg/RAM16_8.asy
-view all -origin_type imported
Adding
D:/Github/4.SemesterProject/Code/FPGA/Solution/ipcore_dir/tmp/_cg/RAM16_8.ngc
-view all -origin_type created
Checking file
"D:/Github/4.SemesterProject/Code/FPGA/Solution/ipcore_dir/tmp/_cg/RAM16_8.ngc"
for project device match ...
File
"D:/Github/4.SemesterProject/Code/FPGA/Solution/ipcore_dir/tmp/_cg/RAM16_8.ngc"
device information matches project device.
Adding
D:/Github/4.SemesterProject/Code/FPGA/Solution/ipcore_dir/tmp/_cg/RAM16_8.sym
-view all -origin_type imported
Adding
D:/Github/4.SemesterProject/Code/FPGA/Solution/ipcore_dir/tmp/_cg/RAM16_8.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/Github/4.SemesterProject/Code/FPGA/Solution/ipcore_dir/tmp/_cg/RAM16_8.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/Github/4.SemesterProject/Code/FPGA/Solution/ipcore_dir/tmp/_cg/RAM16_8.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/RAM16_8"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'RAM16_8'.
