head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.8
	binutils-2_24-branchpoint:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.6
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.4
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.2
	binutils-2_22-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.10.21.27.39;	author hjl;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Support AVX Programming Reference (June, 2011).

gas/

2011-06-10  H.J. Lu  <hongjiu.lu@@intel.com>

	AVX Programming Reference (June, 2011)
	* config/tc-i386.c (i386_error): Add invalid_vsib_address and
	unsupported_vector_index_register.
	(cpu_arch): Add .avx2, .bmi2, .lzcnt and .invpcid.
	(check_VecOperands): New.
	(match_template): Call check_VecOperands.  Handle
	invalid_vsib_address and unsupported_vector_index_register.
	(build_modrm_byte): Support VecSIB.  Check register-only source
	operand when two source operands are swapped.
	(i386_index_check): Allow Xmm/Ymm index registers.

	* doc/c-i386.texi: Document avx2/.avx2, bmi2/.bmi2, lzcnt/.lzcnt
	and invpcid./invpcid.

gas/testsuite/

2011-06-10  H.J. Lu  <hongjiu.lu@@intel.com>

	AVX Programming Reference (June, 2011)
	* gas/i386/arch-10-1.l: Updated.
	* gas/i386/arch-10-2.l: Likewise.
	* gas/i386/arch-10-3.l: Likewise.
	* gas/i386/arch-10-4.l: Likewise.

	* gas/i386/arch-10.s: Add LZCNT to comments.
	* gas/i386/x86-64-arch-2.s: Likewise.

	* gas/i386/arch-10-lzcnt.d: New.
	* gas/i386/avx-gather-intel.d: Likewise.
	* gas/i386/avx-gather.d: Likewise.
	* gas/i386/avx-gather.s: Likewise.
	* gas/i386/avx2-intel.d: Likewise.
	* gas/i386/avx2.d: Likewise.
	* gas/i386/avx2.s: Likewise
	* gas/i386/avx256int-intel.d: Likewise.
	* gas/i386/avx256int.d: Likewise.
	* gas/i386/avx256int.s: Likewise.
	* gas/i386/bmi2-intel.d: Likewise.
	* gas/i386/bmi2.d: Likewise.
	* gas/i386/bmi2.s: Likewise.
	* gas/i386/inval-invpcid.l:Likewise.
	* gas/i386/inval-invpcid.s: Likewise.
	* gas/i386/invpcid-intel.d: Likewise.
	* gas/i386/invpcid.d: Likewise.
	* gas/i386/invpcid.s: Likewise.
	* gas/i386/x86-64-arch-2-lzcnt.d: Likewise.
	* gas/i386/x86-64-avx-gather-intel.d: Likewise.
	* gas/i386/x86-64-avx-gather.d: Likewise.
	* gas/i386/x86-64-avx-gather.s: Likewise.
	* gas/i386/x86-64-avx2-intel.d: Likewise.
	* gas/i386/x86-64-avx2.d: Likewise.
	* gas/i386/x86-64-avx2.s: Likewise.
	* gas/i386/x86-64-avx256int-intel.d: Likewise.
	* gas/i386/x86-64-avx256int.d: Likewise.
	* gas/i386/x86-64-avx256int.s: Likewise.
	* gas/i386/x86-64-bmi2-intel.d: Likewise.
	* gas/i386/x86-64-bmi2.d: Likewise.
	* gas/i386/x86-64-bmi2.s: Likewise.
	* gas/i386/x86-64-inval-invpcid.l: Likewise.
	* gas/i386/x86-64-inval-invpcid.s: Likewise.
	* gas/i386/x86-64-invpcid-intel.d: Likewise.
	* gas/i386/x86-64-invpcid.d: Likewise.
	* gas/i386/x86-64-invpcid.s: Likewise.

opcodes/

2011-06-10  H.J. Lu  <hongjiu.lu@@intel.com>

	AVX Programming Reference (June, 2011)
	* i386-dis.c (XMGatherQ): New.
	* i386-dis.c (EXxmm_mb): New.
	(EXxmm_mb): Likewise.
	(EXxmm_mw): Likewise.
	(EXxmm_md): Likewise.
	(EXxmm_mq): Likewise.
	(EXxmmdw): Likewise.
	(EXxmmqd): Likewise.
	(VexGatherQ): Likewise.
	(MVexVSIBDWpX): Likewise.
	(MVexVSIBQWpX): Likewise.
	(xmm_mb_mode): Likewise.
	(xmm_mw_mode): Likewise.
	(xmm_md_mode): Likewise.
	(xmm_mq_mode): Likewise.
	(xmmdw_mode): Likewise.
	(xmmqd_mode): Likewise.
	(ymmxmm_mode): Likewise.
	(vex_vsib_d_w_dq_mode): Likewise.
	(vex_vsib_q_w_dq_mode): Likewise.
	(MOD_VEX_0F385A_PREFIX_2): Likewise.
	(MOD_VEX_0F388C_PREFIX_2): Likewise.
	(MOD_VEX_0F388E_PREFIX_2): Likewise.
	(PREFIX_0F3882): Likewise.
	(PREFIX_VEX_0F3816): Likewise.
	(PREFIX_VEX_0F3836): Likewise.
	(PREFIX_VEX_0F3845): Likewise.
	(PREFIX_VEX_0F3846): Likewise.
	(PREFIX_VEX_0F3847): Likewise.
	(PREFIX_VEX_0F3858): Likewise.
	(PREFIX_VEX_0F3859): Likewise.
	(PREFIX_VEX_0F385A): Likewise.
	(PREFIX_VEX_0F3878): Likewise.
	(PREFIX_VEX_0F3879): Likewise.
	(PREFIX_VEX_0F388C): Likewise.
	(PREFIX_VEX_0F388E): Likewise.
	(PREFIX_VEX_0F3890..PREFIX_VEX_0F3893): Likewise.
	(PREFIX_VEX_0F38F5): Likewise.
	(PREFIX_VEX_0F38F6): Likewise.
	(PREFIX_VEX_0F3A00): Likewise.
	(PREFIX_VEX_0F3A01): Likewise.
	(PREFIX_VEX_0F3A02): Likewise.
	(PREFIX_VEX_0F3A38): Likewise.
	(PREFIX_VEX_0F3A39): Likewise.
	(PREFIX_VEX_0F3A46): Likewise.
	(PREFIX_VEX_0F3AF0): Likewise.
	(VEX_LEN_0F3816_P_2): Likewise.
	(VEX_LEN_0F3819_P_2): Likewise.
	(VEX_LEN_0F3836_P_2): Likewise.
	(VEX_LEN_0F385A_P_2_M_0): Likewise.
	(VEX_LEN_0F38F5_P_0): Likewise.
	(VEX_LEN_0F38F5_P_1): Likewise.
	(VEX_LEN_0F38F5_P_3): Likewise.
	(VEX_LEN_0F38F6_P_3): Likewise.
	(VEX_LEN_0F38F7_P_1): Likewise.
	(VEX_LEN_0F38F7_P_2): Likewise.
	(VEX_LEN_0F38F7_P_3): Likewise.
	(VEX_LEN_0F3A00_P_2): Likewise.
	(VEX_LEN_0F3A01_P_2): Likewise.
	(VEX_LEN_0F3A38_P_2): Likewise.
	(VEX_LEN_0F3A39_P_2): Likewise.
	(VEX_LEN_0F3A46_P_2): Likewise.
	(VEX_LEN_0F3AF0_P_3): Likewise.
	(VEX_W_0F3816_P_2): Likewise.
	(VEX_W_0F3818_P_2): Likewise.
	(VEX_W_0F3819_P_2): Likewise.
	(VEX_W_0F3836_P_2): Likewise.
	(VEX_W_0F3846_P_2): Likewise.
	(VEX_W_0F3858_P_2): Likewise.
	(VEX_W_0F3859_P_2): Likewise.
	(VEX_W_0F385A_P_2_M_0): Likewise.
	(VEX_W_0F3878_P_2): Likewise.
	(VEX_W_0F3879_P_2): Likewise.
	(VEX_W_0F3A00_P_2): Likewise.
	(VEX_W_0F3A01_P_2): Likewise.
	(VEX_W_0F3A02_P_2): Likewise.
	(VEX_W_0F3A38_P_2): Likewise.
	(VEX_W_0F3A39_P_2): Likewise.
	(VEX_W_0F3A46_P_2): Likewise.
	(MOD_VEX_0F3818_PREFIX_2): Removed.
	(MOD_VEX_0F3819_PREFIX_2): Likewise.
	(VEX_LEN_0F60_P_2..VEX_LEN_0F6D_P_2): Likewise.
	(VEX_LEN_0F70_P_1..VEX_LEN_0F76_P_2): Likewise.
	(VEX_LEN_0FD1_P_2..VEX_LEN_0FD5_P_2): Likewise.
	(VEX_LEN_0FD7_P_2_M_1..VEX_LEN_0F3819_P_2_M_0): Likewise.
	(VEX_LEN_0F381C_P_2..VEX_LEN_0F3840_P_2): Likewise.
	(VEX_LEN_0F3A0E_P_2): Likewise.
	(VEX_LEN_0F3A0F_P_2): Likewise.
	(VEX_LEN_0F3A42_P_2): Likewise.
	(VEX_LEN_0F3A4C_P_2): Likewise.
	(VEX_W_0F3818_P_2_M_0): Likewise.
	(VEX_W_0F3819_P_2_M_0): Likewise.
	(prefix_table): Updated.
	(three_byte_table): Likewise.
	(vex_table): Likewise.
	(vex_len_table): Likewise.
	(vex_w_table): Likewise.
	(mod_table): Likewise.
	(putop): Handle "LW".
	(intel_operand_size): Handle xmm_mb_mode, xmm_mw_mode,
	xmm_md_mode, xmm_mq_mode, xmmdw_mode, xmmqd_mode, ymmxmm_mode,
	vex_vsib_d_w_dq_mode, vex_vsib_q_w_dq_mode.
	(OP_EX): Likewise.
	(OP_E_memory): Handle vex_vsib_d_w_dq_mode and
	vex_vsib_q_w_dq_mode.
	(OP_XMM): Handle vex_vsib_q_w_dq_mode.
	(OP_VEX): Likewise.

	* i386-gen.c (cpu_flag_init): Add CpuAVX2 to CPU_ANY_SSE_FLAGS
	and CPU_ANY_AVX_FLAGS.  Add CPU_BMI2_FLAGS, CPU_LZCNT_FLAGS,
	CPU_INVPCID_FLAGS and CPU_AVX2_FLAGS.
	(cpu_flags): Add CpuAVX2, CpuBMI2, CpuLZCNT and CpuINVPCID.
	(opcode_modifiers): Add VecSIB.

	* i386-opc.h (CpuAVX2): New.
	(CpuBMI2): Likewise.
	(CpuLZCNT): Likewise.
	(CpuINVPCID): Likewise.
	(VecSIB128): Likewise.
	(VecSIB256): Likewise.
	(VecSIB): Likewise.
	(i386_cpu_flags): Add cpuavx2, cpubmi2, cpulzcnt and cpuinvpcid.
	(i386_opcode_modifier): Add vecsib.

	* i386-opc.tbl: Add invpcid, AVX2 and BMI2 instructions.
	* i386-init.h: Regenerated.
	* i386-tbl.h: Likewise.
@
text
@#objdump: -dw
#name: x86-64 AVX2 insns

.*: +file format .*


Disassembly of section .text:

0+ <_start>:
[ 	]*[a-f0-9]+:	c4 e2 5d 8c 31       	vpmaskmovd \(%rcx\),%ymm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 4d 8e 21       	vpmaskmovd %ymm4,%ymm6,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e2 dd 8c 31       	vpmaskmovq \(%rcx\),%ymm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 cd 8e 21       	vpmaskmovq %ymm4,%ymm6,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e3 fd 01 d6 07    	vpermpd \$0x7,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 fd 01 31 07    	vpermpd \$0x7,\(%rcx\),%ymm6
[ 	]*[a-f0-9]+:	c4 e3 fd 00 d6 07    	vpermq \$0x7,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 fd 00 31 07    	vpermq \$0x7,\(%rcx\),%ymm6
[ 	]*[a-f0-9]+:	c4 e2 4d 36 d4       	vpermd %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 36 11       	vpermd \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 16 d4       	vpermps %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 16 11       	vpermps \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 47 d4       	vpsllvd %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 47 11       	vpsllvd \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 cd 47 d4       	vpsllvq %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 cd 47 11       	vpsllvq \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 46 d4       	vpsravd %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 46 11       	vpsravd \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 45 d4       	vpsrlvd %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 45 11       	vpsrlvd \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 cd 45 d4       	vpsrlvq %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 cd 45 11       	vpsrlvq \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 7d 2a 21       	vmovntdqa \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 7d 19 f4       	vbroadcastsd %xmm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 7d 18 f4       	vbroadcastss %xmm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e3 4d 02 d4 07    	vpblendd \$0x7,%ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 4d 02 11 07    	vpblendd \$0x7,\(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 4d 46 d4 07    	vperm2i128 \$0x7,%ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 4d 46 11 07    	vperm2i128 \$0x7,\(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 5d 38 f4 07    	vinserti128 \$0x7,%xmm4,%ymm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e3 5d 38 31 07    	vinserti128 \$0x7,\(%rcx\),%ymm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 7d 5a 21       	vbroadcasti128 \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 49 47 d4       	vpsllvd %xmm4,%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e2 49 47 39       	vpsllvd \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 c9 47 d4       	vpsllvq %xmm4,%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e2 c9 47 39       	vpsllvq \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 49 46 d4       	vpsravd %xmm4,%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e2 49 46 39       	vpsravd \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 49 45 d4       	vpsrlvd %xmm4,%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e2 49 45 39       	vpsrlvd \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 c9 45 d4       	vpsrlvq %xmm4,%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e2 c9 45 39       	vpsrlvq \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 59 8c 31       	vpmaskmovd \(%rcx\),%xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 d9 8c 31       	vpmaskmovq \(%rcx\),%xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e3 7d 39 e6 07    	vextracti128 \$0x7,%ymm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e3 7d 39 21 07    	vextracti128 \$0x7,%ymm4,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e2 49 8e 21       	vpmaskmovd %xmm4,%xmm6,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e2 c9 8e 21       	vpmaskmovq %xmm4,%xmm6,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e3 49 02 d4 07    	vpblendd \$0x7,%xmm4,%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e3 49 02 11 07    	vpblendd \$0x7,\(%rcx\),%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e2 79 59 f4       	vpbroadcastq %xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 79 59 21       	vpbroadcastq \(%rcx\),%xmm4
[ 	]*[a-f0-9]+:	c4 e2 7d 59 f4       	vpbroadcastq %xmm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 7d 59 21       	vpbroadcastq \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 7d 58 e4       	vpbroadcastd %xmm4,%ymm4
[ 	]*[a-f0-9]+:	c4 e2 7d 58 21       	vpbroadcastd \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 79 58 f4       	vpbroadcastd %xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 79 58 21       	vpbroadcastd \(%rcx\),%xmm4
[ 	]*[a-f0-9]+:	c4 e2 79 79 f4       	vpbroadcastw %xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 79 79 21       	vpbroadcastw \(%rcx\),%xmm4
[ 	]*[a-f0-9]+:	c4 e2 7d 79 f4       	vpbroadcastw %xmm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 7d 79 21       	vpbroadcastw \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 79 78 f4       	vpbroadcastb %xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 79 78 21       	vpbroadcastb \(%rcx\),%xmm4
[ 	]*[a-f0-9]+:	c4 e2 7d 78 f4       	vpbroadcastb %xmm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 7d 78 21       	vpbroadcastb \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 79 18 f4       	vbroadcastss %xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 5d 8c 31       	vpmaskmovd \(%rcx\),%ymm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 4d 8e 21       	vpmaskmovd %ymm4,%ymm6,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e2 5d 8c 31       	vpmaskmovd \(%rcx\),%ymm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 4d 8e 21       	vpmaskmovd %ymm4,%ymm6,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e2 dd 8c 31       	vpmaskmovq \(%rcx\),%ymm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 cd 8e 21       	vpmaskmovq %ymm4,%ymm6,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e2 dd 8c 31       	vpmaskmovq \(%rcx\),%ymm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 cd 8e 21       	vpmaskmovq %ymm4,%ymm6,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e3 fd 01 d6 07    	vpermpd \$0x7,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 fd 01 31 07    	vpermpd \$0x7,\(%rcx\),%ymm6
[ 	]*[a-f0-9]+:	c4 e3 fd 01 31 07    	vpermpd \$0x7,\(%rcx\),%ymm6
[ 	]*[a-f0-9]+:	c4 e3 fd 00 d6 07    	vpermq \$0x7,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 fd 00 31 07    	vpermq \$0x7,\(%rcx\),%ymm6
[ 	]*[a-f0-9]+:	c4 e3 fd 00 31 07    	vpermq \$0x7,\(%rcx\),%ymm6
[ 	]*[a-f0-9]+:	c4 e2 4d 36 d4       	vpermd %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 36 11       	vpermd \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 36 11       	vpermd \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 16 d4       	vpermps %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 16 11       	vpermps \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 16 11       	vpermps \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 47 d4       	vpsllvd %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 47 11       	vpsllvd \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 47 11       	vpsllvd \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 cd 47 d4       	vpsllvq %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 cd 47 11       	vpsllvq \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 cd 47 11       	vpsllvq \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 46 d4       	vpsravd %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 46 11       	vpsravd \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 46 11       	vpsravd \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 45 d4       	vpsrlvd %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 45 11       	vpsrlvd \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 4d 45 11       	vpsrlvd \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 cd 45 d4       	vpsrlvq %ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 cd 45 11       	vpsrlvq \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 cd 45 11       	vpsrlvq \(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e2 7d 2a 21       	vmovntdqa \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 7d 2a 21       	vmovntdqa \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 7d 19 f4       	vbroadcastsd %xmm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 7d 18 f4       	vbroadcastss %xmm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e3 4d 02 d4 07    	vpblendd \$0x7,%ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 4d 02 11 07    	vpblendd \$0x7,\(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 4d 02 11 07    	vpblendd \$0x7,\(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 4d 46 d4 07    	vperm2i128 \$0x7,%ymm4,%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 4d 46 11 07    	vperm2i128 \$0x7,\(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 4d 46 11 07    	vperm2i128 \$0x7,\(%rcx\),%ymm6,%ymm2
[ 	]*[a-f0-9]+:	c4 e3 5d 38 f4 07    	vinserti128 \$0x7,%xmm4,%ymm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e3 5d 38 31 07    	vinserti128 \$0x7,\(%rcx\),%ymm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e3 5d 38 31 07    	vinserti128 \$0x7,\(%rcx\),%ymm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 7d 5a 21       	vbroadcasti128 \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 7d 5a 21       	vbroadcasti128 \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 49 47 d4       	vpsllvd %xmm4,%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e2 49 47 39       	vpsllvd \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 49 47 39       	vpsllvd \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 c9 47 d4       	vpsllvq %xmm4,%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e2 c9 47 39       	vpsllvq \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 c9 47 39       	vpsllvq \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 49 46 d4       	vpsravd %xmm4,%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e2 49 46 39       	vpsravd \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 49 46 39       	vpsravd \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 49 45 d4       	vpsrlvd %xmm4,%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e2 49 45 39       	vpsrlvd \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 49 45 39       	vpsrlvd \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 c9 45 d4       	vpsrlvq %xmm4,%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e2 c9 45 39       	vpsrlvq \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 c9 45 39       	vpsrlvq \(%rcx\),%xmm6,%xmm7
[ 	]*[a-f0-9]+:	c4 e2 59 8c 31       	vpmaskmovd \(%rcx\),%xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 59 8c 31       	vpmaskmovd \(%rcx\),%xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 d9 8c 31       	vpmaskmovq \(%rcx\),%xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 d9 8c 31       	vpmaskmovq \(%rcx\),%xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e3 7d 39 e6 07    	vextracti128 \$0x7,%ymm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e3 7d 39 21 07    	vextracti128 \$0x7,%ymm4,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e3 7d 39 21 07    	vextracti128 \$0x7,%ymm4,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e2 49 8e 21       	vpmaskmovd %xmm4,%xmm6,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e2 49 8e 21       	vpmaskmovd %xmm4,%xmm6,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e2 c9 8e 21       	vpmaskmovq %xmm4,%xmm6,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e2 c9 8e 21       	vpmaskmovq %xmm4,%xmm6,\(%rcx\)
[ 	]*[a-f0-9]+:	c4 e3 49 02 d4 07    	vpblendd \$0x7,%xmm4,%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e3 49 02 11 07    	vpblendd \$0x7,\(%rcx\),%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e3 49 02 11 07    	vpblendd \$0x7,\(%rcx\),%xmm6,%xmm2
[ 	]*[a-f0-9]+:	c4 e2 79 59 f4       	vpbroadcastq %xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 79 59 21       	vpbroadcastq \(%rcx\),%xmm4
[ 	]*[a-f0-9]+:	c4 e2 79 59 21       	vpbroadcastq \(%rcx\),%xmm4
[ 	]*[a-f0-9]+:	c4 e2 7d 59 f4       	vpbroadcastq %xmm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 7d 59 21       	vpbroadcastq \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 7d 59 21       	vpbroadcastq \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 7d 58 e4       	vpbroadcastd %xmm4,%ymm4
[ 	]*[a-f0-9]+:	c4 e2 7d 58 21       	vpbroadcastd \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 7d 58 21       	vpbroadcastd \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 79 58 f4       	vpbroadcastd %xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 79 58 21       	vpbroadcastd \(%rcx\),%xmm4
[ 	]*[a-f0-9]+:	c4 e2 79 58 21       	vpbroadcastd \(%rcx\),%xmm4
[ 	]*[a-f0-9]+:	c4 e2 79 79 f4       	vpbroadcastw %xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 79 79 21       	vpbroadcastw \(%rcx\),%xmm4
[ 	]*[a-f0-9]+:	c4 e2 79 79 21       	vpbroadcastw \(%rcx\),%xmm4
[ 	]*[a-f0-9]+:	c4 e2 7d 79 f4       	vpbroadcastw %xmm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 7d 79 21       	vpbroadcastw \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 7d 79 21       	vpbroadcastw \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 79 78 f4       	vpbroadcastb %xmm4,%xmm6
[ 	]*[a-f0-9]+:	c4 e2 79 78 21       	vpbroadcastb \(%rcx\),%xmm4
[ 	]*[a-f0-9]+:	c4 e2 79 78 21       	vpbroadcastb \(%rcx\),%xmm4
[ 	]*[a-f0-9]+:	c4 e2 7d 78 f4       	vpbroadcastb %xmm4,%ymm6
[ 	]*[a-f0-9]+:	c4 e2 7d 78 21       	vpbroadcastb \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 7d 78 21       	vpbroadcastb \(%rcx\),%ymm4
[ 	]*[a-f0-9]+:	c4 e2 79 18 f4       	vbroadcastss %xmm4,%xmm6
#pass
@
