v {xschem version=3.4.8RC file_version=1.2}
G {}
K {}
V {}
S {}
E {}
P 4 1 110 -130 {}
N -30 -0 0 -0 {lab=X}
N 0 -50 -0 -0 {lab=X}
N -0 -50 20 -50 {lab=X}
N 0 50 20 50 {lab=X}
N -0 0 -0 50 {lab=X}
N 60 -20 60 20 {lab=xn}
N 60 80 60 130 {lab=VSS}
N 60 50 80 50 {lab=VSS}
N 80 50 80 100 {lab=VSS}
N 60 100 80 100 {lab=VSS}
N 60 0 110 -0 {lab=xn}
N 110 0 190 0 {lab=xn}
N 60 -120 60 -80 {lab=VDD}
N 60 -50 80 -50 {lab=VDD}
N 80 -100 80 -50 {lab=VDD}
N 60 -100 80 -100 {lab=VDD}
N 0 280 20 280 {lab=Y}
N 0 380 20 380 {lab=Y}
N 60 310 60 350 {lab=yn}
N 60 410 60 460 {lab=VSS}
N 60 380 80 380 {lab=VSS}
N 80 380 80 430 {lab=VSS}
N 60 430 80 430 {lab=VSS}
N 60 330 110 330 {lab=yn}
N 60 210 60 250 {lab=VDD}
N 60 280 80 280 {lab=VDD}
N 80 230 80 280 {lab=VDD}
N 60 230 80 230 {lab=VDD}
N 0 280 0 380 {lab=Y}
N -30 330 0 330 {lab=Y}
N 190 -50 190 0 {lab=xn}
N 190 -50 210 -50 {lab=xn}
N 190 50 210 50 {lab=xn}
N 190 0 190 50 {lab=xn}
N 250 -20 250 20 {lab=xp}
N 250 80 250 130 {lab=VSS}
N 250 50 270 50 {lab=VSS}
N 270 50 270 100 {lab=VSS}
N 250 100 270 100 {lab=VSS}
N 250 0 300 0 {lab=xp}
N 250 -120 250 -80 {lab=VDD}
N 250 -50 270 -50 {lab=VDD}
N 270 -100 270 -50 {lab=VDD}
N 250 -100 270 -100 {lab=VDD}
N 190 280 190 330 {lab=yn}
N 190 280 210 280 {lab=yn}
N 190 380 210 380 {lab=yn}
N 190 330 190 380 {lab=yn}
N 250 310 250 350 {lab=yp}
N 250 410 250 460 {lab=VSS}
N 250 380 270 380 {lab=VSS}
N 270 380 270 430 {lab=VSS}
N 250 430 270 430 {lab=VSS}
N 250 330 300 330 {lab=yp}
N 250 210 250 250 {lab=VDD}
N 250 280 270 280 {lab=VDD}
N 270 230 270 280 {lab=VDD}
N 250 230 270 230 {lab=VDD}
N 110 330 190 330 {lab=yn}
N 600 -60 600 -0 {lab=funcp}
N 730 -20 730 0 {lab=funcp}
N 600 0 730 0 {lab=funcp}
N 680 -60 700 -60 {lab=yb}
N 580 -60 600 -60 {lab=funcp}
N 730 60 730 80 {lab=funcn}
N 600 60 730 60 {lab=funcn}
N 600 120 620 120 {lab=funcn}
N 600 60 600 120 {lab=funcn}
N 580 120 600 120 {lab=funcn}
N 580 20 650 20 {lab=yp}
N 780 -60 780 100 {lab=yp}
N 760 120 780 120 {lab=yp}
N 650 20 780 20 {lab=yp}
N 780 100 780 120 {lab=yp}
N 690 -60 690 120 {lab=yb}
N 680 120 700 120 {lab=yb}
N 690 40 800 40 {lab=yb}
N 600 -60 620 -60 {lab=funcp}
N 760 -60 780 -60 {lab=yp}
N 650 120 650 170 {lab=VSS}
N 730 120 730 170 {lab=VSS}
N 650 -100 650 -60 {lab=VDD}
N 730 -100 730 -60 {lab=VDD}
N 650 -20 650 20 {lab=yp}
N 650 20 650 80 {lab=yp}
N 0 620 20 620 {lab=FUNC}
N 0 720 20 720 {lab=FUNC}
N 60 650 60 690 {lab=funcn}
N 60 750 60 800 {lab=VSS}
N 60 720 80 720 {lab=VSS}
N 80 720 80 770 {lab=VSS}
N 60 770 80 770 {lab=VSS}
N 60 670 110 670 {lab=funcn}
N 60 550 60 590 {lab=VDD}
N 60 620 80 620 {lab=VDD}
N 80 570 80 620 {lab=VDD}
N 60 570 80 570 {lab=VDD}
N 0 620 0 720 {lab=FUNC}
N -30 670 0 670 {lab=FUNC}
N 190 620 190 670 {lab=funcn}
N 190 620 210 620 {lab=funcn}
N 190 720 210 720 {lab=funcn}
N 190 670 190 720 {lab=funcn}
N 250 650 250 690 {lab=funcp}
N 250 750 250 800 {lab=VSS}
N 250 720 270 720 {lab=VSS}
N 270 720 270 770 {lab=VSS}
N 250 770 270 770 {lab=VSS}
N 250 670 300 670 {lab=funcp}
N 250 550 250 590 {lab=VDD}
N 250 620 270 620 {lab=VDD}
N 270 570 270 620 {lab=VDD}
N 250 570 270 570 {lab=VDD}
N 110 670 190 670 {lab=funcn}
N 930 -60 930 0 {lab=xp}
N 1060 -20 1060 0 {lab=xp}
N 930 0 1060 0 {lab=xp}
N 1010 -60 1030 -60 {lab=xy}
N 910 -60 930 -60 {lab=xp}
N 1060 60 1060 80 {lab=xn}
N 930 60 1060 60 {lab=xn}
N 930 120 950 120 {lab=xn}
N 930 60 930 120 {lab=xn}
N 910 120 930 120 {lab=xn}
N 910 20 980 20 {lab=yb}
N 1110 -60 1110 100 {lab=yb}
N 1090 120 1110 120 {lab=yb}
N 980 20 1110 20 {lab=yb}
N 1110 100 1110 120 {lab=yb}
N 1020 -60 1020 120 {lab=xy}
N 1010 120 1030 120 {lab=xy}
N 1020 40 1130 40 {lab=xy}
N 930 -60 950 -60 {lab=xp}
N 1090 -60 1110 -60 {lab=yb}
N 980 120 980 170 {lab=VSS}
N 1060 120 1060 170 {lab=VSS}
N 980 -100 980 -60 {lab=VDD}
N 1060 -100 1060 -60 {lab=VDD}
N 980 -20 980 20 {lab=yb}
N 980 20 980 80 {lab=yb}
N 0 960 20 960 {lab=CLK}
N 0 1060 20 1060 {lab=CLK}
N 60 990 60 1030 {lab=clkn}
N 60 1090 60 1140 {lab=VSS}
N 60 1060 80 1060 {lab=VSS}
N 80 1060 80 1110 {lab=VSS}
N 60 1110 80 1110 {lab=VSS}
N 60 1010 110 1010 {lab=clkn}
N 60 890 60 930 {lab=VDD}
N 60 960 80 960 {lab=VDD}
N 80 910 80 960 {lab=VDD}
N 60 910 80 910 {lab=VDD}
N 0 960 0 1060 {lab=CLK}
N -30 1010 0 1010 {lab=CLK}
N 190 960 190 1010 {lab=clkn}
N 190 960 210 960 {lab=clkn}
N 190 1060 210 1060 {lab=clkn}
N 190 1010 190 1060 {lab=clkn}
N 250 990 250 1030 {lab=clkp}
N 250 1090 250 1140 {lab=VSS}
N 250 1060 270 1060 {lab=VSS}
N 270 1060 270 1110 {lab=VSS}
N 250 1110 270 1110 {lab=VSS}
N 250 1010 300 1010 {lab=clkp}
N 250 890 250 930 {lab=VDD}
N 250 960 270 960 {lab=VDD}
N 270 910 270 960 {lab=VDD}
N 250 910 270 910 {lab=VDD}
N 110 1010 190 1010 {lab=clkn}
N 620 850 620 870 {lab=VDD}
N 620 870 670 870 {lab=VDD}
N 670 840 670 870 {lab=VDD}
N 620 910 620 930 {lab=VSS}
N 620 910 670 910 {lab=VSS}
N 670 910 670 960 {lab=VSS}
N 590 850 590 930 {lab=cp}
N 650 850 650 930 {lab=#net1}
N 620 790 620 810 {lab=clkp}
N 620 970 620 990 {lab=clkn}
N 540 890 590 890 {lab=cp}
N 790 850 790 870 {lab=VDD}
N 790 870 840 870 {lab=VDD}
N 840 840 840 870 {lab=VDD}
N 790 910 790 930 {lab=VSS}
N 790 910 840 910 {lab=VSS}
N 840 910 840 960 {lab=VSS}
N 760 850 760 930 {lab=#net1}
N 820 850 820 930 {lab=#net2}
N 790 790 790 810 {lab=clkn}
N 790 970 790 990 {lab=clkp}
N 710 890 760 890 {lab=#net1}
N 650 890 710 890 {lab=#net1}
N 930 840 930 890 {lab=#net1}
N 930 840 950 840 {lab=#net1}
N 930 940 950 940 {lab=#net1}
N 930 890 930 940 {lab=#net1}
N 990 870 990 910 {lab=#net3}
N 990 970 990 1020 {lab=VSS}
N 990 940 1010 940 {lab=VSS}
N 1010 940 1010 990 {lab=VSS}
N 990 990 1010 990 {lab=VSS}
N 990 890 1040 890 {lab=#net3}
N 990 770 990 810 {lab=VDD}
N 990 840 1010 840 {lab=VDD}
N 1010 790 1010 840 {lab=VDD}
N 990 790 1010 790 {lab=VDD}
N 710 760 710 890 {lab=#net1}
N 1130 840 1130 890 {lab=#net3}
N 1130 840 1150 840 {lab=#net3}
N 1130 940 1150 940 {lab=#net3}
N 1130 890 1130 940 {lab=#net3}
N 1190 870 1190 910 {lab=#net2}
N 1190 970 1190 1020 {lab=VSS}
N 1190 940 1210 940 {lab=VSS}
N 1210 940 1210 990 {lab=VSS}
N 1190 990 1210 990 {lab=VSS}
N 1190 890 1240 890 {lab=#net2}
N 1190 770 1190 810 {lab=VDD}
N 1190 840 1210 840 {lab=VDD}
N 1210 790 1210 840 {lab=VDD}
N 1190 790 1210 790 {lab=VDD}
N 1090 890 1130 890 {lab=#net3}
N 1040 890 1090 890 {lab=#net3}
N 1240 890 1240 1050 {lab=#net2}
N 870 1050 1240 1050 {lab=#net2}
N 870 890 870 1050 {lab=#net2}
N 820 890 870 890 {lab=#net2}
N 900 890 930 890 {lab=#net1}
N 900 760 900 890 {lab=#net1}
N 710 760 900 760 {lab=#net1}
N 1260 -60 1260 0 {lab=cip}
N 1390 -20 1390 0 {lab=cip}
N 1260 0 1390 0 {lab=cip}
N 1340 -60 1360 -60 {lab=zp}
N 1240 -60 1260 -60 {lab=cip}
N 1390 60 1390 80 {lab=cin}
N 1260 60 1390 60 {lab=cin}
N 1260 120 1280 120 {lab=cin}
N 1260 60 1260 120 {lab=cin}
N 1240 120 1260 120 {lab=cin}
N 1240 20 1310 20 {lab=xy}
N 1440 -60 1440 100 {lab=xy}
N 1420 120 1440 120 {lab=xy}
N 1310 20 1440 20 {lab=xy}
N 1440 100 1440 120 {lab=xy}
N 1350 -60 1350 120 {lab=zp}
N 1340 120 1360 120 {lab=zp}
N 1350 40 1460 40 {lab=zp}
N 1260 -60 1280 -60 {lab=cip}
N 1420 -60 1440 -60 {lab=xy}
N 1310 120 1310 170 {lab=VSS}
N 1390 120 1390 170 {lab=VSS}
N 1310 -100 1310 -60 {lab=VDD}
N 1390 -100 1390 -60 {lab=VDD}
N 1310 -20 1310 20 {lab=xy}
N 1310 20 1310 80 {lab=xy}
N 640 280 640 310 {lab=VDD}
N 640 280 740 280 {lab=VDD}
N 740 280 740 310 {lab=VDD}
N 640 340 670 340 {lab=VDD}
N 670 280 670 340 {lab=VDD}
N 740 340 770 340 {lab=VDD}
N 770 280 770 340 {lab=VDD}
N 740 280 770 280 {lab=VDD}
N 640 370 640 400 {lab=#net4}
N 640 400 740 400 {lab=#net4}
N 740 370 740 400 {lab=#net4}
N 690 490 690 520 {lab=#net5}
N 690 400 690 430 {lab=#net4}
N 690 580 690 610 {lab=VSS}
N 690 610 720 610 {lab=VSS}
N 720 460 720 610 {lab=VSS}
N 690 460 720 460 {lab=VSS}
N 690 550 720 550 {lab=VSS}
N 560 460 650 460 {lab=xp}
N 560 550 650 550 {lab=yb}
N 600 340 600 550 {lab=yb}
N 700 340 700 380 {lab=xp}
N 620 380 700 380 {lab=xp}
N 620 380 620 460 {lab=xp}
N 980 280 980 310 {lab=VDD}
N 980 280 1080 280 {lab=VDD}
N 1080 280 1080 310 {lab=VDD}
N 980 340 1010 340 {lab=VDD}
N 1010 280 1010 340 {lab=VDD}
N 1080 340 1110 340 {lab=VDD}
N 1110 280 1110 340 {lab=VDD}
N 1080 280 1110 280 {lab=VDD}
N 980 370 980 400 {lab=#net6}
N 980 400 1080 400 {lab=#net6}
N 1080 370 1080 400 {lab=#net6}
N 1030 490 1030 520 {lab=#net7}
N 1030 400 1030 430 {lab=#net6}
N 1030 580 1030 610 {lab=VSS}
N 1030 610 1060 610 {lab=VSS}
N 1060 460 1060 610 {lab=VSS}
N 1030 460 1060 460 {lab=VSS}
N 1030 550 1060 550 {lab=VSS}
N 900 460 990 460 {lab=xy}
N 900 550 990 550 {lab=cip}
N 940 340 940 550 {lab=cip}
N 1040 340 1040 380 {lab=xy}
N 960 380 1040 380 {lab=xy}
N 960 380 960 460 {lab=xy}
N 1260 280 1260 310 {lab=VDD}
N 1260 280 1360 280 {lab=VDD}
N 1360 280 1360 310 {lab=VDD}
N 1260 340 1290 340 {lab=VDD}
N 1290 280 1290 340 {lab=VDD}
N 1360 340 1390 340 {lab=VDD}
N 1390 280 1390 340 {lab=VDD}
N 1360 280 1390 280 {lab=VDD}
N 1260 370 1260 400 {lab=cp}
N 1260 400 1360 400 {lab=cp}
N 1360 370 1360 400 {lab=cp}
N 1310 490 1310 520 {lab=#net8}
N 1310 400 1310 430 {lab=cp}
N 1310 580 1310 610 {lab=VSS}
N 1310 610 1340 610 {lab=VSS}
N 1340 460 1340 610 {lab=VSS}
N 1310 460 1340 460 {lab=VSS}
N 1310 550 1340 550 {lab=VSS}
N 1180 460 1270 460 {lab=#net6}
N 1180 550 1270 550 {lab=#net4}
N 1220 340 1220 550 {lab=#net4}
N 1320 340 1320 380 {lab=#net6}
N 1240 380 1320 380 {lab=#net6}
N 1240 380 1240 460 {lab=#net6}
N 1180 400 1180 460 {lab=#net6}
N 1080 400 1180 400 {lab=#net6}
N 740 400 780 400 {lab=#net4}
N 1180 550 1180 640 {lab=#net4}
N 1360 400 1430 400 {lab=cp}
N 1570 400 1600 400 {lab=cp}
N 1600 350 1600 400 {lab=cp}
N 1600 350 1620 350 {lab=cp}
N 1600 450 1620 450 {lab=cp}
N 1600 400 1600 450 {lab=cp}
N 1660 380 1660 420 {lab=#net9}
N 1660 480 1660 530 {lab=VSS}
N 1660 450 1680 450 {lab=VSS}
N 1680 450 1680 500 {lab=VSS}
N 1660 500 1680 500 {lab=VSS}
N 1660 400 1710 400 {lab=#net9}
N 1710 400 1790 400 {lab=#net9}
N 1660 280 1660 320 {lab=VDD}
N 1660 350 1680 350 {lab=VDD}
N 1680 300 1680 350 {lab=VDD}
N 1660 300 1680 300 {lab=VDD}
N 1790 350 1790 400 {lab=#net9}
N 1790 350 1810 350 {lab=#net9}
N 1790 450 1810 450 {lab=#net9}
N 1790 400 1790 450 {lab=#net9}
N 1850 380 1850 420 {lab=C}
N 1850 480 1850 530 {lab=VSS}
N 1850 450 1870 450 {lab=VSS}
N 1870 450 1870 500 {lab=VSS}
N 1850 500 1870 500 {lab=VSS}
N 1850 400 1900 400 {lab=C}
N 1850 280 1850 320 {lab=VDD}
N 1850 350 1870 350 {lab=VDD}
N 1870 300 1870 350 {lab=VDD}
N 1850 300 1870 300 {lab=VDD}
N 1570 40 1600 40 {lab=zp}
N 1600 -10 1600 40 {lab=zp}
N 1600 -10 1620 -10 {lab=zp}
N 1600 90 1620 90 {lab=zp}
N 1600 40 1600 90 {lab=zp}
N 1660 20 1660 60 {lab=#net10}
N 1660 120 1660 170 {lab=VSS}
N 1660 90 1680 90 {lab=VSS}
N 1680 90 1680 140 {lab=VSS}
N 1660 140 1680 140 {lab=VSS}
N 1660 40 1710 40 {lab=#net10}
N 1710 40 1790 40 {lab=#net10}
N 1660 -80 1660 -40 {lab=VDD}
N 1660 -10 1680 -10 {lab=VDD}
N 1680 -60 1680 -10 {lab=VDD}
N 1660 -60 1680 -60 {lab=VDD}
N 1790 -10 1790 40 {lab=#net10}
N 1790 -10 1810 -10 {lab=#net10}
N 1790 90 1810 90 {lab=#net10}
N 1790 40 1790 90 {lab=#net10}
N 1850 20 1850 60 {lab=Z}
N 1850 120 1850 170 {lab=VSS}
N 1850 90 1870 90 {lab=VSS}
N 1870 90 1870 140 {lab=VSS}
N 1850 140 1870 140 {lab=VSS}
N 1850 40 1900 40 {lab=Z}
N 1850 -80 1850 -40 {lab=VDD}
N 1850 -10 1870 -10 {lab=VDD}
N 1870 -60 1870 -10 {lab=VDD}
N 1850 -60 1870 -60 {lab=VDD}
N 1460 850 1460 870 {lab=VDD}
N 1460 870 1510 870 {lab=VDD}
N 1510 840 1510 870 {lab=VDD}
N 1460 910 1460 930 {lab=VSS}
N 1460 910 1510 910 {lab=VSS}
N 1510 910 1510 960 {lab=VSS}
N 1430 850 1430 930 {lab=#net3}
N 1490 850 1490 930 {lab=#net11}
N 1460 790 1460 810 {lab=clkn}
N 1460 970 1460 990 {lab=clkp}
N 1380 890 1430 890 {lab=#net3}
N 1630 850 1630 870 {lab=VDD}
N 1630 870 1680 870 {lab=VDD}
N 1680 840 1680 870 {lab=VDD}
N 1630 910 1630 930 {lab=VSS}
N 1630 910 1680 910 {lab=VSS}
N 1680 910 1680 960 {lab=VSS}
N 1600 850 1600 930 {lab=#net11}
N 1660 850 1660 930 {lab=cin}
N 1630 790 1630 810 {lab=clkp}
N 1630 970 1630 990 {lab=clkn}
N 1550 890 1600 890 {lab=#net11}
N 1490 890 1550 890 {lab=#net11}
N 1770 840 1770 890 {lab=#net11}
N 1770 840 1790 840 {lab=#net11}
N 1770 940 1790 940 {lab=#net11}
N 1770 890 1770 940 {lab=#net11}
N 1830 870 1830 910 {lab=cip}
N 1830 970 1830 1020 {lab=VSS}
N 1830 940 1850 940 {lab=VSS}
N 1850 940 1850 990 {lab=VSS}
N 1830 990 1850 990 {lab=VSS}
N 1830 890 1880 890 {lab=cip}
N 1830 770 1830 810 {lab=VDD}
N 1830 840 1850 840 {lab=VDD}
N 1850 790 1850 840 {lab=VDD}
N 1830 790 1850 790 {lab=VDD}
N 1550 760 1550 890 {lab=#net11}
N 1970 840 1970 890 {lab=cip}
N 1970 840 1990 840 {lab=cip}
N 1970 940 1990 940 {lab=cip}
N 1970 890 1970 940 {lab=cip}
N 2030 870 2030 910 {lab=cin}
N 2030 970 2030 1020 {lab=VSS}
N 2030 940 2050 940 {lab=VSS}
N 2050 940 2050 990 {lab=VSS}
N 2030 990 2050 990 {lab=VSS}
N 2030 890 2080 890 {lab=cin}
N 2030 770 2030 810 {lab=VDD}
N 2030 840 2050 840 {lab=VDD}
N 2050 790 2050 840 {lab=VDD}
N 2030 790 2050 790 {lab=VDD}
N 1930 890 1970 890 {lab=cip}
N 1880 890 1930 890 {lab=cip}
N 2080 890 2080 1050 {lab=cin}
N 1710 1050 2080 1050 {lab=cin}
N 1710 890 1710 1050 {lab=cin}
N 1660 890 1710 890 {lab=cin}
N 1740 890 1770 890 {lab=#net11}
N 1740 760 1740 890 {lab=#net11}
N 1550 760 1740 760 {lab=#net11}
N 300 0 350 0 {lab=xp}
N 300 330 350 330 {lab=yp}
N 300 670 350 670 {lab=funcp}
N 300 1010 350 1010 {lab=clkp}
N 800 40 820 40 {lab=yb}
N 1130 40 1150 40 {lab=xy}
N 1460 40 1480 40 {lab=zp}
N 1900 40 1930 40 {lab=Z}
N 1900 400 1930 400 {lab=C}
N 1130 640 1180 640 {lab=#net4}
N 780 400 850 400 {lab=#net4}
N 850 400 850 640 {lab=#net4}
N 850 640 1130 640 {lab=#net4}
N 2080 890 2150 890 {lab=cin}
N -140 -140 -110 -140 {lab=VDD}
N -140 -110 -110 -110 {lab=VSS}
N 1380 730 1380 890 {lab=#net3}
N 1090 730 1380 730 {lab=#net3}
N 1090 730 1090 890 {lab=#net3}
N 1920 730 2150 730 {lab=cip}
N 1920 730 1920 890 {lab=cip}
C {primitives/pfet.sym} 40 -50 0 0 {name=M1 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 40 50 0 0 {name=M2 
model=nmos
W=2u
L=1u
m=1
}
C {primitives/pfet.sym} 40 280 0 0 {name=M3 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 40 380 0 0 {name=M4 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 90 0 2 0 {name=p5 sig_type=std_logic lab=xn}
C {devices/lab_pin.sym} 100 330 2 0 {name=p7 sig_type=std_logic lab=yn}
C {primitives/pfet.sym} 230 -50 0 0 {name=M5 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 230 50 0 0 {name=M6 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 350 0 2 0 {name=p8 sig_type=std_logic lab=xp}
C {primitives/pfet.sym} 230 280 0 0 {name=M7 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 230 380 0 0 {name=M8 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 350 330 2 0 {name=p6 sig_type=std_logic lab=yp}
C {primitives/pfet.sym} 650 -40 3 0 {name=M9 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/pfet.sym} 730 -40 1 1 {name=M10 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 650 100 1 0 {name=M11 
model=nmos
W=2u
L=1u
m=1
}
C {primitives/nfet.sym} 730 100 3 1 {name=M12 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 580 -60 0 0 {name=p9 sig_type=std_logic lab=funcp}
C {devices/lab_pin.sym} 580 120 0 0 {name=p10 sig_type=std_logic lab=funcn}
C {devices/lab_pin.sym} 580 20 0 0 {name=p11 sig_type=std_logic lab=yp}
C {devices/lab_pin.sym} 820 40 2 0 {name=p12 sig_type=std_logic lab=yb}
C {primitives/pfet.sym} 40 620 0 0 {name=M13 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 40 720 0 0 {name=M14 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 100 670 2 0 {name=p14 sig_type=std_logic lab=funcn}
C {primitives/pfet.sym} 230 620 0 0 {name=M15 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 230 720 0 0 {name=M16 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 350 670 2 0 {name=p15 sig_type=std_logic lab=funcp}
C {primitives/pfet.sym} 980 -40 3 0 {name=M17 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/pfet.sym} 1060 -40 1 1 {name=M18 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 980 100 1 0 {name=M19 
model=nmos
W=2u
L=1u
m=1
}
C {primitives/nfet.sym} 1060 100 3 1 {name=M20 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 910 -60 0 0 {name=p17 sig_type=std_logic lab=xp}
C {devices/lab_pin.sym} 910 120 0 0 {name=p18 sig_type=std_logic lab=xn}
C {devices/lab_pin.sym} 910 20 0 0 {name=p19 sig_type=std_logic lab=yb}
C {devices/lab_pin.sym} 1150 40 2 0 {name=p20 sig_type=std_logic lab=xy}
C {primitives/pfet.sym} 620 830 3 1 {name=M21 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/pfet.sym} 40 960 0 0 {name=M22 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 40 1060 0 0 {name=M23 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 100 1010 2 0 {name=p22 sig_type=std_logic lab=clkn}
C {primitives/pfet.sym} 230 960 0 0 {name=M24 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 230 1060 0 0 {name=M25 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 350 1010 2 0 {name=p23 sig_type=std_logic lab=clkp}
C {primitives/nfet.sym} 620 950 1 1 {name=M26 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 620 790 0 0 {name=p24 sig_type=std_logic lab=clkp}
C {devices/lab_pin.sym} 620 990 0 0 {name=p25 sig_type=std_logic lab=clkn}
C {devices/lab_pin.sym} 540 890 0 0 {name=p26 sig_type=std_logic lab=cp}
C {primitives/pfet.sym} 790 830 3 1 {name=M27 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 790 950 1 1 {name=M28 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 790 790 0 0 {name=p27 sig_type=std_logic lab=clkn}
C {devices/lab_pin.sym} 790 990 0 0 {name=p28 sig_type=std_logic lab=clkp}
C {primitives/pfet.sym} 970 840 0 0 {name=M29 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 970 940 0 0 {name=M30 
model=nmos
W=2u
L=1u
m=1
}
C {primitives/pfet.sym} 1170 840 0 0 {name=M31 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 1170 940 0 0 {name=M32 
model=nmos
W=2u
L=1u
m=1
}
C {primitives/pfet.sym} 1310 -40 3 0 {name=M33 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/pfet.sym} 1390 -40 1 1 {name=M34 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 1310 100 1 0 {name=M35 
model=nmos
W=2u
L=1u
m=1
}
C {primitives/nfet.sym} 1390 100 3 1 {name=M36 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 1240 -60 0 0 {name=p31 sig_type=std_logic lab=cip}
C {devices/lab_pin.sym} 1240 120 0 0 {name=p32 sig_type=std_logic lab=cin}
C {devices/lab_pin.sym} 1240 20 0 0 {name=p33 sig_type=std_logic lab=xy}
C {devices/lab_pin.sym} 1480 40 2 0 {name=p34 sig_type=std_logic lab=zp}
C {primitives/pfet.sym} 620 340 0 0 {name=M37 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/pfet.sym} 720 340 0 0 {name=M38 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 670 460 0 0 {name=M39 
model=nmos
W=2u
L=1u
m=1
}
C {primitives/nfet.sym} 670 550 0 0 {name=M40 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 560 460 0 0 {name=p35 sig_type=std_logic lab=xp}
C {devices/lab_pin.sym} 560 550 0 0 {name=p36 sig_type=std_logic lab=yb}
C {primitives/pfet.sym} 960 340 0 0 {name=M41 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/pfet.sym} 1060 340 0 0 {name=M42 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 1010 460 0 0 {name=M43 
model=nmos
W=2u
L=1u
m=1
}
C {primitives/nfet.sym} 1010 550 0 0 {name=M44 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 900 460 0 0 {name=p37 sig_type=std_logic lab=xy}
C {devices/lab_pin.sym} 900 550 0 0 {name=p38 sig_type=std_logic lab=cip}
C {primitives/pfet.sym} 1240 340 0 0 {name=M45 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/pfet.sym} 1340 340 0 0 {name=M46 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 1290 460 0 0 {name=M47 
model=nmos
W=2u
L=1u
m=1
}
C {primitives/nfet.sym} 1290 550 0 0 {name=M48 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 1430 400 2 0 {name=p39 sig_type=std_logic lab=cp}
C {primitives/pfet.sym} 1640 350 0 0 {name=M49 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 1640 450 0 0 {name=M50 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 1570 400 0 0 {name=p40 sig_type=std_logic lab=cp}
C {primitives/pfet.sym} 1830 350 0 0 {name=M51 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 1830 450 0 0 {name=M52 
model=nmos
W=2u
L=1u
m=1
}
C {primitives/pfet.sym} 1640 -10 0 0 {name=M53 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 1640 90 0 0 {name=M54 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 1570 40 0 0 {name=p41 sig_type=std_logic lab=zp}
C {primitives/pfet.sym} 1830 -10 0 0 {name=M55 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 1830 90 0 0 {name=M56 
model=nmos
W=2u
L=1u
m=1
}
C {primitives/pfet.sym} 1460 830 3 1 {name=M57 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 1460 950 1 1 {name=M58 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 1460 790 0 0 {name=p45 sig_type=std_logic lab=clkn}
C {devices/lab_pin.sym} 1460 990 0 0 {name=p46 sig_type=std_logic lab=clkp}
C {primitives/pfet.sym} 1630 830 3 1 {name=M59 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 1630 950 1 1 {name=M60 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 1630 790 0 0 {name=p48 sig_type=std_logic lab=clkp}
C {devices/lab_pin.sym} 1630 990 0 0 {name=p49 sig_type=std_logic lab=clkn}
C {primitives/pfet.sym} 1810 840 0 0 {name=M61 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 1810 940 0 0 {name=M62 
model=nmos
W=2u
L=1u
m=1
}
C {primitives/pfet.sym} 2010 840 0 0 {name=M63 
model=pmos
W=6u
L=1u
m=1
}
C {primitives/nfet.sym} 2010 940 0 0 {name=M64 
model=nmos
W=2u
L=1u
m=1
}
C {devices/lab_pin.sym} 2150 730 2 0 {name=p50 sig_type=std_logic lab=cip}
C {devices/lab_pin.sym} 2150 890 2 0 {name=p51 sig_type=std_logic lab=cin}
C {devices/ipin.sym} -30 0 0 0 {name=p2 lab=X}
C {devices/ipin.sym} -30 330 0 0 {name=p1 lab=Y}
C {devices/ipin.sym} -30 670 0 0 {name=p3 lab=FUNC}
C {devices/ipin.sym} -30 1010 0 0 {name=p4 lab=CLK}
C {devices/opin.sym} 1930 40 0 0 {name=p13 lab=Z}
C {devices/opin.sym} 1930 400 0 0 {name=p16 lab=C}
C {devices/iopin.sym} -140 -140 0 1 {name=p21 lab=VDD}
C {devices/lab_pin.sym} -110 -140 2 0 {name=p29 sig_type=std_logic lab=VDD}
C {devices/iopin.sym} -140 -110 0 1 {name=p30 lab=VSS}
C {devices/lab_pin.sym} -110 -110 2 0 {name=p42 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 60 -120 2 0 {name=p43 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 250 -120 2 0 {name=p44 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 60 130 2 0 {name=p47 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 250 130 2 0 {name=p52 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 60 460 2 0 {name=p53 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 250 460 2 0 {name=p54 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 60 800 2 0 {name=p55 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 250 800 2 0 {name=p56 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 60 1140 2 0 {name=p57 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 250 1140 2 0 {name=p58 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 60 210 2 0 {name=p59 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 250 210 2 0 {name=p60 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 60 550 2 0 {name=p61 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 250 550 2 0 {name=p62 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 60 890 2 0 {name=p63 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 250 890 2 0 {name=p64 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 650 -100 1 0 {name=p65 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 730 -100 1 0 {name=p66 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 980 -100 1 0 {name=p67 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1060 -100 1 0 {name=p68 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1310 -100 1 0 {name=p69 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1390 -100 1 0 {name=p70 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 650 170 3 0 {name=p71 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 730 170 3 0 {name=p72 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 980 170 3 0 {name=p73 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1060 170 3 0 {name=p74 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1310 170 3 0 {name=p75 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1390 170 3 0 {name=p76 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 770 280 2 0 {name=p77 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1110 280 2 0 {name=p78 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1390 280 2 0 {name=p79 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 720 610 2 0 {name=p80 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1060 610 2 0 {name=p81 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1340 610 2 0 {name=p82 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 670 960 3 0 {name=p83 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 840 960 3 0 {name=p84 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 670 840 1 0 {name=p85 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 840 840 1 0 {name=p86 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 990 770 2 0 {name=p87 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1190 770 2 0 {name=p88 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 990 1020 2 0 {name=p89 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1190 1020 2 0 {name=p90 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1510 960 3 0 {name=p91 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1510 840 1 0 {name=p92 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1680 960 3 0 {name=p93 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1680 840 1 0 {name=p94 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1830 770 2 0 {name=p95 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2030 770 2 0 {name=p96 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1830 1020 2 0 {name=p97 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2030 1020 2 0 {name=p98 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1660 -80 2 0 {name=p99 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1660 170 2 0 {name=p100 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1850 -80 2 0 {name=p101 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1850 170 2 0 {name=p102 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1660 280 2 0 {name=p103 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1660 530 2 0 {name=p104 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1850 280 2 0 {name=p105 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1850 530 2 0 {name=p106 sig_type=std_logic lab=VSS}
