`include "defines.v"

module regfile(
	input		wire					clk,
	input		wire					rst,
	
	//å†™ç«¯å
	input		wire					we,
	input		wire[`RegAddrBus]		waddr,
	input		wire[`RegBus]			wdata,
	
	//è¯»ç«¯å
	input		wire					re1,
	input		wire[`RegAddrBus]		raddr1,
	output		reg[`RegBus]			rdata1,
	
	//è¯»ç«¯å
	input		wire					re2,
	input		wire[`RegAddrBus]		raddr2,
	output		reg[`RegBus]			rdata2,

	input		wire[`RegAddrBus] 		select,
	output 		reg[`RegBus]			output_data
	);

/************			ç¬¬ä¸€æ®µï¼šå®šä¹‰32ä¸2ä½å¯„å­˜å™¨		************/
	reg[`RegBus]	regs[0:`RegNum-1];

	always @ (posedge clk) begin
		output_data <= regs[select];
	end


/************			ç¬¬äºŒæ®µï¼šå†™æ“ä½			************/
	always @ (posedge clk) begin
		if (rst == `RstDisable) begin
			if ((we == `WriteEnable) && (waddr != `RegNumLog2'h0)) begin
				regs[waddr] <= wdata;
			end
		end
	end

/************			ç¬¬ä¸‰æ®µï¼šè¯»ç«¯åçš„è¯»æ“ä½œ			************/
	always @ (*) begin
		if (rst == `RstEnable) begin
			rdata1 <= `ZeroWord;
		end else if (raddr1 == `RegNumLog2'h0) begin
			rdata1 <= `ZeroWord;
		end else if ((raddr1 == waddr) &&
					(we == `WriteEnable) &&
					(re1 == `ReadEnable)) begin
			//raddr1æ˜¯è¯»æ“ä½œï¼Œwaddræ˜¯å†™åœ°å€ã€weæ˜¯å†™ä½¿èƒ½ã€wdataæ˜¯è¦å†™å…¥çš„æ•°æ			rdata1 <= wdata;
		end else if (re1 == `ReadEnable) begin
			rdata1 <= regs[raddr1];
		end else begin
			rdata1 <= `ZeroWord;
		end
	end

/************			ç¬¬å››æ®µï¼šè¯»ç«¯åçš„è¯»æ“ä½œ			************/
	always @ (*) begin
		if (rst == `RstEnable) begin
			rdata2 <= `ZeroWord;
		end else if (raddr2 == `RegNumLog2'h0) begin
			rdata2 <= `ZeroWord;
		end else if ((raddr2 == waddr) &&
					(we == `WriteEnable) &&
					(re2 == `ReadEnable)) begin
			//raddr2æ˜¯è¯»æ“ä½œï¼Œwaddræ˜¯å†™åœ°å€ã€weæ˜¯å†™ä½¿èƒ½ã€wdataæ˜¯è¦å†™å…¥çš„æ•°æ			rdata2 <= wdata;
		end else if (re2 == `ReadEnable) begin
			rdata2 <= regs[raddr2];
		end else begin
			rdata2 <= `ZeroWord;
		end
	end

endmodule
