
*** Running vivado
    with args -log Wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-976] CurrDigit has already been declared [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:48]
WARNING: [Synth 8-2654] second declaration of CurrDigit ignored [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:48]
INFO: [Synth 8-994] CurrDigit is declared here [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:42]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 276.809 ; gain = 100.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b011 
	Parameter S3 bound to: 3'b111 
	Parameter S4 bound to: 3'b110 
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkDiv' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/clkDiv.v:23]
INFO: [Synth 8-256] done synthesizing module 'clkDiv' (1#1) [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/clkDiv.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'constNum' does not match port width (32) of module 'clkDiv' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:101]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[4] with 1st driver pin 'VCC' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[4] with 2nd driver pin 'GND' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[4] is connected to constant driver, other driver is ignored [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[5] with 1st driver pin 'VCC' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[5] with 2nd driver pin 'GND' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[5] is connected to constant driver, other driver is ignored [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[6] with 1st driver pin 'VCC' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[6] with 2nd driver pin 'GND' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[6] is connected to constant driver, other driver is ignored [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[7] with 1st driver pin 'VCC' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[7] with 2nd driver pin 'GND' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[7] is connected to constant driver, other driver is ignored [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
WARNING: [Synth 8-3848] Net led in module/entity Wrapper does not have driver. [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:32]
WARNING: [Synth 8-3848] Net KHertConst in module/entity Wrapper does not have driver. [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:101]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (2#1) [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:23]
WARNING: [Synth 8-3917] design Wrapper has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[4] driven by constant 1
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[15]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[14]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[13]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[12]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[11]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[10]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[9]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[8]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[7]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[6]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[5]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[4]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[3]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[2]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[1]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 293.727 ; gain = 117.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin KHertClk:constNum[0] to constant 0 [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:98]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 293.727 ; gain = 117.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mskreen.NI/OneDrive/School/EE 214/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/mskreen.NI/OneDrive/School/EE 214/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 601.949 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'Wrapper'
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "fourthd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'nState_reg' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'nState_reg' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:165]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                              000
                      S2 |                               01 |                              011
                      S1 |                               10 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'sequential' in module 'Wrapper'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nState_reg' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch_with_ReactionTimer/StopWatch_with_ReactionTimer.srcs/sources_1/new/Wrapper.v:165]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module clkDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Wrapper has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[4] driven by constant 1
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[15]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[14]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[13]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[12]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[11]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[10]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[9]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[8]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[7]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[6]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[5]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[4]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[3]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[2]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[1]
WARNING: [Synth 8-3331] design Wrapper has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.949 ; gain = 425.641

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\fourthd_reg[3] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\fourthd_reg[2] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\fourthd_reg[1] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\fourthd_reg[0] ) is unused and will be removed from module Wrapper.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.949 ; gain = 425.641

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |    44|
|4     |LUT2   |     6|
|5     |LUT3   |     4|
|6     |LUT4   |    14|
|7     |LUT5   |     9|
|8     |LUT6   |    17|
|9     |MUXF7  |     7|
|10    |FDCE   |    55|
|11    |LD     |     2|
|12    |IBUF   |     5|
|13    |OBUF   |    16|
|14    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   207|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 601.949 ; gain = 425.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 601.949 ; gain = 80.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 601.949 ; gain = 425.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 53 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 601.949 ; gain = 390.430
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 601.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 10 00:55:11 2015...
