// Seed: 461574523
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    output tri1  id_2,
    input  tri1  id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd17,
    parameter id_4 = 32'd39
) (
    output tri id_0,
    input tri id_1,
    input supply0 _id_2,
    output wor id_3,
    input wand _id_4,
    input wand id_5
);
  initial assign id_3 = 1;
  wire [id_2 : id_4] id_7;
  supply1 id_8 = "" || 1, id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_5
  );
  assign modCall_1.id_2 = 0;
  assign id_9 = id_4;
endmodule
