<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\gowin_rpll\I2C_PLL_120Mhz_30Mhz.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\i2c\i2c_address_config.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\i2c\i2c_frame_bridge.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\i2c\i2c_input_filter.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\i2c\i2c_slave_interface.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\i2c\i2c_start_stop_detect.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\i2c\i2c_top.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\pwm\pwm_comparator.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\pwm\pwm_core.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\pwm\pwm_counter.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\pwm\pwm_oc.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\pwm\pwm_oc_deadtime.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\pwm\pwm_oc_refgen.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\pwm\pwm_prescaler.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\pwm\pwm_register.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\pwm\pwm_top.v<br>
E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec 21 23:22:27 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.158s, Peak memory usage = 478.117MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.061s, Peak memory usage = 478.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 478.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.101s, Peak memory usage = 478.117MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 478.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 478.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 478.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 478.117MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.083s, Peak memory usage = 478.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.056s, Peak memory usage = 478.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 478.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 478.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.144s, Peak memory usage = 478.117MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.189s, Peak memory usage = 478.117MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 478.117MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>28</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1379</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>72</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>193</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1109</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1092</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>109</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>236</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>747</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>672</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>672</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1772(1100 LUT, 672 ALU) / 20736</td>
<td>9%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1379 / 15750</td>
<td>9%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1379 / 15750</td>
<td>9%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>u_i2c_top/u_filter/scl_filt_w</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_i2c_top/u_filter/scl_filt_o_s4/Q </td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.333</td>
<td>120.0</td>
<td>0.000</td>
<td>4.167</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.333</td>
<td>120.0</td>
<td>0.000</td>
<td>4.167</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.0</td>
<td>0.000</td>
<td>16.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>25.000</td>
<td>40.0</td>
<td>0.000</td>
<td>12.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>120.000(MHz)</td>
<td>179.791(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>30.000(MHz)</td>
<td>169.895(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_top/u_bridge/count_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_top/u_slave/sda_out_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_i2c_top/u_filter/scl_filt_w[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>33.817</td>
<td>0.484</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.177</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_i2c_top/u_bridge/count_r_2_s0/CLK</td>
</tr>
<tr>
<td>34.409</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>u_i2c_top/u_bridge/count_r_2_s0/Q</td>
</tr>
<tr>
<td>34.883</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_bridge/tx_data_w_7_s0/I1</td>
</tr>
<tr>
<td>35.438</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_i2c_top/u_bridge/tx_data_w_7_s0/F</td>
</tr>
<tr>
<td>35.912</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/n129_s31/I0</td>
</tr>
<tr>
<td>36.429</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/n129_s31/F</td>
</tr>
<tr>
<td>36.903</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/n129_s25/I1</td>
</tr>
<tr>
<td>37.006</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/n129_s25/O</td>
</tr>
<tr>
<td>37.480</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/n129_s22/I1</td>
</tr>
<tr>
<td>37.583</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/n129_s22/O</td>
</tr>
<tr>
<td>38.057</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/n129_s15/I0</td>
</tr>
<tr>
<td>38.160</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/n129_s15/O</td>
</tr>
<tr>
<td>38.634</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/n141_s7/I0</td>
</tr>
<tr>
<td>39.151</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/n141_s7/F</td>
</tr>
<tr>
<td>39.625</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/n141_s5/I3</td>
</tr>
<tr>
<td>39.996</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/n141_s5/F</td>
</tr>
<tr>
<td>40.470</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/sda_out_o_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_i2c_top/u_filter/scl_filt_w</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4/Q</td>
</tr>
<tr>
<td>35.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_slave/sda_out_o_s0/CLK</td>
</tr>
<tr>
<td>35.439</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_i2c_top/u_slave/sda_out_o_s0</td>
</tr>
<tr>
<td>35.404</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_i2c_top/u_slave/sda_out_o_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.269, 36.056%; route: 3.792, 60.257%; tC2Q: 0.232, 3.687%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>67.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_top/u_filter/n11_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_i2c_top/u_filter/scl_filt_w[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>65.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_i2c_top/u_filter/scl_filt_w</td>
</tr>
<tr>
<td>65.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4/Q</td>
</tr>
<tr>
<td>65.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_filter/n11_s2/I0</td>
</tr>
<tr>
<td>65.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_filter/n11_s2/F</td>
</tr>
<tr>
<td>66.465</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>66.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>67.150</td>
<td>0.484</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>67.510</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4/CLK</td>
</tr>
<tr>
<td>67.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_i2c_top/u_filter/scl_filt_o_s4</td>
</tr>
<tr>
<td>67.440</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.517, 35.290%; route: 0.474, 32.355%; tC2Q: 0.474, 32.355%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>67.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_i2c_top/u_filter/scl_filt_w[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>65.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_i2c_top/u_filter/scl_filt_w</td>
</tr>
<tr>
<td>65.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4/Q</td>
</tr>
<tr>
<td>65.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>66.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>67.150</td>
<td>0.484</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>67.510</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0/CLK</td>
</tr>
<tr>
<td>67.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0</td>
</tr>
<tr>
<td>67.440</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/cnt_o_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/cnt_o_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/cnt_o_0_s3/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/cnt_o_0_s3/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/n91_s2/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/n91_s2/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/n88_s2/I3</td>
</tr>
<tr>
<td>2.966</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/n88_s2/F</td>
</tr>
<tr>
<td>3.440</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/n87_s2/I1</td>
</tr>
<tr>
<td>3.995</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/n87_s2/F</td>
</tr>
<tr>
<td>4.469</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/n80_s2/I2</td>
</tr>
<tr>
<td>4.922</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/n80_s2/F</td>
</tr>
<tr>
<td>5.396</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/n80_s1/I0</td>
</tr>
<tr>
<td>5.913</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/n80_s1/F</td>
</tr>
<tr>
<td>6.387</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/cnt_o_15_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.833</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.193</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/cnt_o_15_s1/CLK</td>
</tr>
<tr>
<td>9.158</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/cnt_o_15_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.451, 44.346%; route: 2.844, 51.456%; tC2Q: 0.232, 4.198%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n109_s3/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n109_s3/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n106_s3/I3</td>
</tr>
<tr>
<td>2.966</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n106_s3/F</td>
</tr>
<tr>
<td>3.440</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n101_s3/I1</td>
</tr>
<tr>
<td>3.995</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n101_s3/F</td>
</tr>
<tr>
<td>4.469</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n99_s3/I2</td>
</tr>
<tr>
<td>4.922</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n99_s3/F</td>
</tr>
<tr>
<td>5.396</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n99_s4/I0</td>
</tr>
<tr>
<td>5.913</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n99_s4/F</td>
</tr>
<tr>
<td>6.387</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_14_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.833</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.193</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_14_s0/CLK</td>
</tr>
<tr>
<td>9.158</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_14_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.451, 44.346%; route: 2.844, 51.456%; tC2Q: 0.232, 4.198%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
