From 2df536b865ade13ca670b0b52f6828092c800ee6 Mon Sep 17 00:00:00 2001
From: Soren Brinkmann <soren.brinkmann@xilinx.com>
Date: Wed, 30 Jul 2014 09:13:07 -0700
Subject: [PATCH 0761/1566] ARM: zynq: Enable A9 clock gating feature

Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 arch/arm/mach-zynq/pm.c |   16 ----------------
 1 files changed, 0 insertions(+), 16 deletions(-)

diff --git a/arch/arm/mach-zynq/pm.c b/arch/arm/mach-zynq/pm.c
index 473bb72..b283a35 100644
--- a/arch/arm/mach-zynq/pm.c
+++ b/arch/arm/mach-zynq/pm.c
@@ -61,14 +61,6 @@ static int zynq_pm_suspend(unsigned long arg)
 	/* Topswitch clock stop disable */
 	zynq_clk_topswitch_disable();
 
-	/* A9 clock gating */
-	asm volatile ("mrc  p15, 0, r12, c15, c0, 0\n"
-		      "orr  r12, r12, #1\n"
-		      "mcr  p15, 0, r12, c15, c0, 0\n"
-		      : /* no outputs */
-		      : /* no inputs */
-		      : "r12");
-
 	if (!ocm_base || !ddrc_base) {
 		do_ddrpll_bypass = 0;
 	} else {
@@ -110,14 +102,6 @@ static int zynq_pm_suspend(unsigned long arg)
 	/* Topswitch clock stop enable */
 	zynq_clk_topswitch_enable();
 
-	/* A9 clock gating */
-	asm volatile ("mrc  p15, 0, r12, c15, c0, 0\n"
-		      "bic  r12, r12, #1\n"
-		      "mcr  p15, 0, r12, c15, c0, 0\n"
-		      : /* no outputs */
-		      : /* no inputs */
-		      : "r12");
-
 	return 0;
 }
 
-- 
1.7.5.4

