// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Reflection_coefficients,hls_ip_2015_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=11.070000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=3,HLS_SYN_FF=776,HLS_SYN_LUT=1228}" *)

module Reflection_coefficients (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_address0,
        x_ce0,
        x_q0,
        mm,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        nn,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 22'b1;
parameter    ap_ST_st2_fsm_1 = 22'b10;
parameter    ap_ST_st3_fsm_2 = 22'b100;
parameter    ap_ST_st4_fsm_3 = 22'b1000;
parameter    ap_ST_st5_fsm_4 = 22'b10000;
parameter    ap_ST_st6_fsm_5 = 22'b100000;
parameter    ap_ST_st7_fsm_6 = 22'b1000000;
parameter    ap_ST_st8_fsm_7 = 22'b10000000;
parameter    ap_ST_st9_fsm_8 = 22'b100000000;
parameter    ap_ST_st10_fsm_9 = 22'b1000000000;
parameter    ap_ST_st11_fsm_10 = 22'b10000000000;
parameter    ap_ST_st12_fsm_11 = 22'b100000000000;
parameter    ap_ST_st13_fsm_12 = 22'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 22'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 22'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 22'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 22'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 22'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 22'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 22'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 22'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 22'b1000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv16_8000 = 16'b1000000000000000;
parameter    ap_const_lv32_C0000001 = 32'b11000000000000000000000000000001;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv5_17 = 5'b10111;
parameter    ap_const_lv5_F = 5'b1111;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv15_7FFF = 15'b111111111111111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv16_7FFF = 16'b111111111111111;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv17_18000 = 17'b11000000000000000;
parameter    ap_const_lv32_4000 = 32'b100000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] x_address0;
output   x_ce0;
input  [31:0] x_q0;
input  [31:0] mm;
output  [2:0] y_address0;
output   y_ce0;
output   y_we0;
output  [15:0] y_d0;
input  [31:0] nn;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] x_address0;
reg x_ce0;
reg[2:0] y_address0;
reg y_ce0;
reg y_we0;
reg[15:0] y_d0;
(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm = 22'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_38;
wire   [7:0] bitoff_address0;
reg    bitoff_ce0;
wire   [3:0] bitoff_q0;
wire   [7:0] bitoff_address1;
reg    bitoff_ce1;
wire   [3:0] bitoff_q1;
wire   [7:0] bitoff_address2;
reg    bitoff_ce2;
wire   [3:0] bitoff_q2;
wire   [7:0] bitoff_address3;
reg    bitoff_ce3;
wire   [3:0] bitoff_q3;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_92;
wire   [0:0] tmp_fu_472_p2;
reg   [0:0] tmp_reg_1347;
wire   [0:0] tmp_1_i_fu_478_p2;
reg   [0:0] tmp_1_i_reg_1351;
wire   [0:0] icmp_fu_520_p2;
reg   [0:0] icmp_reg_1358;
wire   [0:0] icmp1_fu_536_p2;
reg   [0:0] icmp1_reg_1364;
wire   [0:0] icmp2_fu_552_p2;
reg   [0:0] icmp2_reg_1370;
wire  signed [31:0] tmp_s_fu_750_p1;
reg  signed [31:0] tmp_s_reg_1395;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_124;
wire   [3:0] i_fu_760_p2;
reg   [3:0] i_reg_1403;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_133;
wire   [63:0] tmp_3_fu_766_p1;
reg   [63:0] tmp_3_reg_1408;
wire   [0:0] exitcond8_fu_754_p2;
wire   [63:0] tmp_7_fu_793_p1;
reg   [63:0] tmp_7_reg_1421;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_149;
wire   [0:0] exitcond7_fu_787_p2;
wire   [3:0] i_4_fu_798_p2;
reg   [3:0] i_4_reg_1431;
wire   [3:0] i_5_fu_810_p2;
reg   [3:0] i_5_reg_1439;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_165;
wire   [63:0] tmp_8_fu_816_p1;
reg   [63:0] tmp_8_reg_1444;
wire   [0:0] exitcond6_fu_804_p2;
wire   [3:0] P_addr_gep_fu_231_p3;
reg   [3:0] P_addr_reg_1454;
wire   [3:0] P_addr_1_gep_fu_238_p3;
reg   [3:0] P_addr_1_reg_1459;
reg   [2:0] y_addr_1_reg_1464;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_187;
wire   [15:0] P_q0;
reg  signed [15:0] temp_1_reg_1469;
wire   [3:0] p_rec5_fu_834_p2;
reg   [3:0] p_rec5_reg_1480;
wire   [15:0] tmp_34_i_cast_fu_858_p1;
wire   [0:0] tmp_22_fu_826_p3;
wire   [0:0] tmp_1_fu_862_p2;
reg   [0:0] tmp_1_reg_1490;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_206;
wire  signed [31:0] tmp_i1_fu_868_p1;
wire  signed [31:0] L_denum_i_fu_872_p1;
reg  signed [31:0] L_denum_i_reg_1499;
wire  signed [16:0] L_denum_i_cast_fu_876_p1;
reg  signed [16:0] L_denum_i_cast_reg_1505;
wire   [4:0] r_1_rec_cast1_le_fu_886_p1;
reg   [4:0] r_1_rec_cast1_le_reg_1513;
wire   [3:0] k_fu_890_p2;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_227;
wire   [31:0] L_num_3_fu_918_p3;
wire   [0:0] tmp_27_i_fu_896_p2;
wire   [15:0] div_fu_936_p3;
wire   [15:0] b_assign_fu_955_p3;
reg  signed [15:0] b_assign_reg_1536;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_243;
wire   [0:0] tmp_i2_fu_970_p2;
reg   [0:0] tmp_i2_reg_1544;
wire   [0:0] tmp_13_fu_964_p2;
wire   [0:0] grp_fu_467_p2;
reg   [0:0] or_cond_i_reg_1550;
wire  signed [31:0] tmp_24_i_fu_984_p1;
reg  signed [31:0] tmp_24_i_reg_1555;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_264;
wire   [16:0] sum_fu_1007_p2;
reg   [16:0] sum_reg_1561;
wire   [0:0] icmp3_fu_1022_p2;
reg   [0:0] icmp3_reg_1566;
wire   [15:0] tmp_28_fu_1028_p1;
reg   [15:0] tmp_28_reg_1571;
wire   [31:0] tmp_15_fu_1058_p2;
reg   [31:0] tmp_15_reg_1576;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_279;
wire   [63:0] tmp_17_fu_1069_p1;
reg   [63:0] tmp_17_reg_1584;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_288;
wire   [0:0] tmp_16_fu_1064_p2;
reg   [3:0] K_addr_1_reg_1589;
wire   [31:0] m_1_fu_1074_p2;
reg   [31:0] m_1_reg_1594;
wire   [31:0] n_fu_1085_p2;
wire   [31:0] indvars_iv_next_fu_1091_p2;
wire   [15:0] K_q0;
reg  signed [15:0] K_load_reg_1614;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_312;
wire   [0:0] or_cond_i1_fu_1103_p2;
reg   [0:0] or_cond_i1_reg_1620;
reg  signed [15:0] P_load_reg_1625;
reg   [0:0] or_cond_i2_reg_1631;
wire   [16:0] sum_1_fu_1140_p2;
reg   [16:0] sum_1_reg_1636;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_325;
wire   [0:0] icmp4_fu_1156_p2;
reg   [0:0] icmp4_reg_1641;
wire   [15:0] tmp_30_fu_1162_p1;
reg   [15:0] tmp_30_reg_1646;
wire   [16:0] sum_2_fu_1186_p2;
reg   [16:0] sum_2_reg_1651;
wire   [0:0] icmp5_fu_1202_p2;
reg   [0:0] icmp5_reg_1656;
wire   [15:0] tmp_32_fu_1208_p1;
reg   [15:0] tmp_32_reg_1661;
wire   [0:0] exitcond3_fu_1278_p2;
reg   [0:0] exitcond3_reg_1666;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_344;
wire   [31:0] p_rec_fu_1284_p2;
wire   [0:0] exitcond5_fu_1295_p2;
reg   [0:0] exitcond5_reg_1675;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_bdd_355;
wire   [3:0] p_rec9_fu_1301_p2;
reg   [3:0] ACF_address0;
reg    ACF_ce0;
reg    ACF_we0;
wire   [15:0] ACF_d0;
wire   [15:0] ACF_q0;
reg   [3:0] P_address0;
reg    P_ce0;
reg    P_we0;
reg   [15:0] P_d0;
reg   [3:0] K_address0;
reg    K_ce0;
reg    K_we0;
reg   [15:0] K_d0;
reg   [3:0] i_1_reg_306;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_393;
reg   [3:0] i_2_reg_317;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_402;
reg   [3:0] i_3_reg_328;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_414;
reg   [31:0] indvars_iv_reg_339;
reg   [3:0] r_1_rec_reg_351;
reg   [31:0] i_6_reg_363;
reg   [15:0] temp_6_reg_375;
reg   [31:0] L_num_i_reg_384;
wire   [0:0] tmp_i1_24_fu_880_p2;
reg   [15:0] div_i_reg_393;
reg   [3:0] k_i_reg_405;
reg   [15:0] p_0_i_reg_416;
reg   [31:0] m_reg_428;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_453;
reg   [31:0] r_2_rec_reg_439;
reg   [3:0] r_0_rec_reg_450;
wire   [63:0] tmp_8_i_fu_568_p1;
wire   [63:0] tmp_11_i_fu_583_p1;
wire   [63:0] tmp_15_i_fu_588_p1;
wire   [63:0] tmp_20_i_fu_603_p1;
wire   [63:0] r_1_rec_cast_fu_821_p1;
wire   [63:0] tmp_18_fu_1080_p1;
wire   [63:0] sum7_cast_fu_1273_p1;
wire   [63:0] r_0_rec_cast_fu_1290_p1;
wire   [15:0] tmp_32_i2_fu_1256_p3;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_495;
wire   [15:0] tmp_32_i_fu_1050_p3;
wire   [15:0] tmp_32_i1_fu_1230_p3;
reg   [15:0] grp_fu_461_p0;
reg   [0:0] grp_fu_467_p0;
wire   [0:0] grp_fu_461_p2;
wire   [0:0] tmp_2_fu_484_p3;
wire   [31:0] a_lobit_i_fu_492_p3;
wire   [31:0] a_assign_1_fu_500_p2;
wire   [15:0] tmp_9_fu_510_p4;
wire   [7:0] tmp_10_fu_526_p4;
wire   [7:0] tmp_21_fu_542_p4;
wire   [7:0] tmp_7_i_fu_558_p4;
wire   [7:0] tmp_2_i_cast_fu_573_p4;
wire   [7:0] tmp_5_fu_506_p1;
wire   [7:0] tmp_18_i_cast_fu_593_p4;
wire   [3:0] tmp_i8_fu_608_p2;
wire   [3:0] tmp_13_i_fu_618_p2;
wire   [4:0] tmp_16_i_cast_fu_628_p1;
wire   [4:0] tmp_21_i_cast_fu_638_p1;
wire   [4:0] tmp_22_i_fu_642_p2;
wire   [0:0] sel_tmp5_i_fu_652_p2;
wire   [0:0] sel_tmp8_i_fu_662_p2;
wire   [0:0] tmp3_fu_667_p2;
wire   [0:0] sel_tmp15_i_fu_678_p2;
wire   [0:0] tmp4_fu_683_p2;
wire   [4:0] tmp_17_i_fu_632_p2;
wire   [4:0] newSel_fu_694_p3;
wire   [0:0] sel_tmp20_i_fu_689_p2;
wire   [0:0] sel_tmp13_i_fu_673_p2;
wire   [4:0] tmp_13_i_cast_fu_624_p1;
wire  signed [4:0] tmp_i8_cast_fu_614_p1;
wire   [4:0] newSel1_fu_710_p3;
wire   [0:0] sel_tmp6_i_fu_657_p2;
wire   [0:0] or_cond_fu_705_p2;
wire   [5:0] newSel_cast_fu_701_p1;
wire  signed [5:0] newSel12_cast_fu_718_p1;
wire   [0:0] or_cond1_fu_722_p2;
wire   [0:0] or_cond2_fu_736_p2;
wire   [5:0] newSel2_fu_728_p3;
wire   [5:0] tmp_22_i_cast_fu_648_p1;
wire   [5:0] temp_fu_742_p3;
wire   [31:0] tmp_4_fu_771_p2;
wire   [14:0] tmp_23_fu_840_p1;
wire   [14:0] tmp_33_i_cast_fu_844_p2;
wire   [14:0] tmp_34_i_fu_850_p3;
wire   [31:0] L_num_1_fu_902_p2;
wire   [0:0] tmp_28_i_fu_908_p2;
wire   [31:0] L_num_2_fu_913_p2;
wire   [14:0] tmp_26_fu_932_p1;
wire   [0:0] not_tmp_28_i_fu_926_p2;
wire   [0:0] tmp_11_fu_944_p2;
wire   [15:0] tmp_12_fu_949_p2;
wire  signed [31:0] grp_fu_1307_p3;
wire   [15:0] tmp_26_i_fu_987_p4;
wire   [15:0] temp_3_fu_996_p3;
wire  signed [16:0] tmp_i3_cast_fu_1003_p1;
wire   [1:0] tmp_27_fu_1012_p4;
wire   [0:0] tmp_29_i_fu_1032_p2;
wire   [0:0] tmp_14_fu_1045_p2;
wire   [15:0] phitmp_i_fu_1037_p3;
wire   [0:0] tmp_i4_fu_1097_p2;
wire  signed [31:0] grp_fu_1316_p3;
wire   [15:0] tmp_26_i1_fu_1114_p4;
wire   [15:0] temp_4_fu_1123_p3;
wire  signed [16:0] tmp_i5_cast_fu_1136_p1;
wire  signed [16:0] tmp_i4_cast_fu_1133_p1;
wire   [1:0] tmp_29_fu_1146_p4;
wire  signed [31:0] grp_fu_1324_p3;
wire   [15:0] tmp_26_i2_fu_1166_p4;
wire   [15:0] temp_5_fu_1175_p3;
wire  signed [16:0] tmp_i7_cast_fu_1182_p1;
wire  signed [16:0] tmp_23_i1_cast_fu_1111_p1;
wire   [1:0] tmp_31_fu_1192_p4;
wire   [0:0] tmp_29_i1_fu_1212_p2;
wire   [0:0] tmp_19_fu_1225_p2;
wire   [15:0] phitmp_i1_fu_1217_p3;
wire   [0:0] tmp_29_i2_fu_1238_p2;
wire   [0:0] tmp_20_fu_1251_p2;
wire   [15:0] phitmp_i2_fu_1243_p3;
wire   [4:0] tmp_24_fu_1264_p1;
wire   [4:0] sum7_fu_1268_p2;
wire   [15:0] grp_fu_1307_p2;
wire  signed [15:0] grp_fu_1316_p0;
wire   [15:0] grp_fu_1316_p2;
wire  signed [15:0] grp_fu_1324_p0;
wire   [15:0] grp_fu_1324_p2;
reg   [21:0] ap_NS_fsm;


Reflection_coefficients_bitoff #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
bitoff_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( bitoff_address0 ),
    .ce0( bitoff_ce0 ),
    .q0( bitoff_q0 ),
    .address1( bitoff_address1 ),
    .ce1( bitoff_ce1 ),
    .q1( bitoff_q1 ),
    .address2( bitoff_address2 ),
    .ce2( bitoff_ce2 ),
    .q2( bitoff_q2 ),
    .address3( bitoff_address3 ),
    .ce3( bitoff_ce3 ),
    .q3( bitoff_q3 )
);

Reflection_coefficients_ACF #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
ACF_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( ACF_address0 ),
    .ce0( ACF_ce0 ),
    .we0( ACF_we0 ),
    .d0( ACF_d0 ),
    .q0( ACF_q0 )
);

Reflection_coefficients_ACF #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
P_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( P_address0 ),
    .ce0( P_ce0 ),
    .we0( P_we0 ),
    .d0( P_d0 ),
    .q0( P_q0 )
);

Reflection_coefficients_ACF #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
K_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( K_address0 ),
    .ce0( K_ce0 ),
    .we0( K_we0 ),
    .d0( K_d0 ),
    .q0( K_q0 )
);

Reflection_coefficients_mac_muladd_16s_16s_16ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Reflection_coefficients_mac_muladd_16s_16s_16ns_32_1_U1(
    .din0( b_assign_reg_1536 ),
    .din1( temp_1_reg_1469 ),
    .din2( grp_fu_1307_p2 ),
    .dout( grp_fu_1307_p3 )
);

Reflection_coefficients_mac_muladd_16s_16s_16ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Reflection_coefficients_mac_muladd_16s_16s_16ns_32_1_U2(
    .din0( grp_fu_1316_p0 ),
    .din1( K_load_reg_1614 ),
    .din2( grp_fu_1316_p2 ),
    .dout( grp_fu_1316_p3 )
);

Reflection_coefficients_mac_muladd_16s_16s_16ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Reflection_coefficients_mac_muladd_16s_16s_16ns_32_1_U3(
    .din0( grp_fu_1324_p0 ),
    .din1( P_load_reg_1625 ),
    .din2( grp_fu_1324_p2 ),
    .dout( grp_fu_1324_p3 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & (ap_const_lv1_0 == tmp_1_fu_862_p2) & (ap_const_lv1_0 == tmp_i1_24_fu_880_p2))) begin
        L_num_i_reg_384 <= tmp_i1_fu_868_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & (ap_const_lv1_0 == tmp_27_i_fu_896_p2))) begin
        L_num_i_reg_384 <= L_num_3_fu_918_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & (ap_const_lv1_0 == tmp_1_fu_862_p2) & (ap_const_lv1_0 == tmp_i1_24_fu_880_p2))) begin
        div_i_reg_393 <= ap_const_lv16_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & (ap_const_lv1_0 == tmp_27_i_fu_896_p2))) begin
        div_i_reg_393 <= div_fu_936_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_1_reg_306 <= i_reg_1403;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_1_reg_306 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == exitcond8_fu_754_p2))) begin
        i_2_reg_317 <= ap_const_lv4_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        i_2_reg_317 <= i_4_reg_1431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_lv1_0 == exitcond7_fu_787_p2))) begin
        i_3_reg_328 <= ap_const_lv4_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        i_3_reg_328 <= i_5_reg_1439;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond6_fu_804_p2))) begin
        i_6_reg_363 <= ap_const_lv32_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) & ~(ap_const_lv1_0 == tmp_16_fu_1064_p2))) begin
        i_6_reg_363 <= n_fu_1085_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond6_fu_804_p2))) begin
        indvars_iv_reg_339 <= ap_const_lv32_8;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) & ~(ap_const_lv1_0 == tmp_16_fu_1064_p2))) begin
        indvars_iv_reg_339 <= indvars_iv_next_fu_1091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & (ap_const_lv1_0 == tmp_1_fu_862_p2) & (ap_const_lv1_0 == tmp_i1_24_fu_880_p2))) begin
        k_i_reg_405 <= ap_const_lv4_F;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & (ap_const_lv1_0 == tmp_27_i_fu_896_p2))) begin
        k_i_reg_405 <= k_fu_890_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        m_reg_428 <= m_1_reg_1594;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        m_reg_428 <= ap_const_lv32_1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ~(ap_const_lv1_0 == tmp_27_i_fu_896_p2))) begin
        p_0_i_reg_416 <= div_i_reg_393;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & (ap_const_lv1_0 == tmp_1_fu_862_p2) & ~(ap_const_lv1_0 == tmp_i1_24_fu_880_p2))) begin
        p_0_i_reg_416 <= ap_const_lv16_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_fu_472_p2 == ap_const_lv1_0))) begin
        r_0_rec_reg_450 <= ap_const_lv4_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) & (ap_const_lv1_0 == exitcond5_fu_1295_p2))) begin
        r_0_rec_reg_450 <= p_rec9_fu_1301_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond6_fu_804_p2))) begin
        r_1_rec_reg_351 <= ap_const_lv4_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) & ~(ap_const_lv1_0 == tmp_16_fu_1064_p2))) begin
        r_1_rec_reg_351 <= p_rec5_reg_1480;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & ~(ap_const_lv1_0 == tmp_1_fu_862_p2))) begin
        r_2_rec_reg_439 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & (ap_const_lv1_0 == exitcond3_fu_1278_p2))) begin
        r_2_rec_reg_439 <= p_rec_fu_1284_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        if ((ap_const_lv1_0 == tmp_22_fu_826_p3)) begin
            temp_6_reg_375 <= P_q0;
        end else if (~(ap_const_lv1_0 == tmp_22_fu_826_p3)) begin
            temp_6_reg_375 <= tmp_34_i_cast_fu_858_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) & (ap_const_lv1_0 == tmp_16_fu_1064_p2))) begin
        K_addr_1_reg_1589 <= tmp_17_fu_1069_p1;
        m_1_reg_1594 <= m_1_fu_1074_p2;
        tmp_17_reg_1584[31 : 0] <= tmp_17_fu_1069_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        K_load_reg_1614 <= K_q0;
        P_load_reg_1625 <= P_q0;
        or_cond_i1_reg_1620 <= or_cond_i1_fu_1103_p2;
        or_cond_i2_reg_1631 <= grp_fu_467_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & (ap_const_lv1_0 == tmp_1_fu_862_p2))) begin
        L_denum_i_cast_reg_1505 <= L_denum_i_cast_fu_876_p1;
        L_denum_i_reg_1499 <= L_denum_i_fu_872_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (tmp_reg_1347 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_reg_1490))) begin
        b_assign_reg_1536 <= b_assign_fu_955_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        exitcond3_reg_1666 <= exitcond3_fu_1278_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        exitcond5_reg_1675 <= exitcond5_fu_1295_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == exitcond7_fu_787_p2))) begin
        i_4_reg_1431 <= i_4_fu_798_p2;
        tmp_7_reg_1421[3 : 0] <= tmp_7_fu_793_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        i_5_reg_1439 <= i_5_fu_810_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_reg_1403 <= i_fu_760_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_472_p2 == ap_const_lv1_0))) begin
        icmp1_reg_1364 <= icmp1_fu_536_p2;
        icmp2_reg_1370 <= icmp2_fu_552_p2;
        icmp_reg_1358 <= icmp_fu_520_p2;
        tmp_1_i_reg_1351 <= tmp_1_i_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        icmp3_reg_1566 <= icmp3_fu_1022_p2;
        sum_reg_1561 <= sum_fu_1007_p2;
        tmp_24_i_reg_1555 <= tmp_24_i_fu_984_p1;
        tmp_28_reg_1571 <= tmp_28_fu_1028_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        icmp4_reg_1641 <= icmp4_fu_1156_p2;
        icmp5_reg_1656 <= icmp5_fu_1202_p2;
        sum_1_reg_1636 <= sum_1_fu_1140_p2;
        sum_2_reg_1651 <= sum_2_fu_1186_p2;
        tmp_30_reg_1646 <= tmp_30_fu_1162_p1;
        tmp_32_reg_1661 <= tmp_32_fu_1208_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (tmp_reg_1347 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_reg_1490) & (ap_const_lv1_0 == tmp_13_fu_964_p2))) begin
        or_cond_i_reg_1550 <= grp_fu_467_p2;
        tmp_i2_reg_1544 <= tmp_i2_fu_970_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        p_rec5_reg_1480 <= p_rec5_fu_834_p2;
        temp_1_reg_1469 <= P_q0;
        y_addr_1_reg_1464 <= r_1_rec_cast_fu_821_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & ~(ap_const_lv1_0 == tmp_1_fu_862_p2))) begin
        r_1_rec_cast1_le_reg_1513[3 : 0] <= r_1_rec_cast1_le_fu_886_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        tmp_15_reg_1576 <= tmp_15_fu_1058_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        tmp_1_reg_1490 <= tmp_1_fu_862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == exitcond8_fu_754_p2))) begin
        tmp_3_reg_1408[3 : 0] <= tmp_3_fu_766_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_lv1_0 == exitcond6_fu_804_p2))) begin
        tmp_8_reg_1444[3 : 0] <= tmp_8_fu_816_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tmp_reg_1347 <= tmp_fu_472_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        tmp_s_reg_1395 <= tmp_s_fu_750_p1;
    end
end

always @ (tmp_3_reg_1408 or tmp_7_fu_793_p1 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st8_fsm_7 or tmp_8_fu_816_p1 or ap_sig_cseq_ST_st5_fsm_4) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        ACF_address0 = tmp_3_reg_1408;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        ACF_address0 = tmp_8_fu_816_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        ACF_address0 = tmp_7_fu_793_p1;
    end else begin
        ACF_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st5_fsm_4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        ACF_ce0 = ap_const_logic_1;
    end else begin
        ACF_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st5_fsm_4) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        ACF_we0 = ap_const_logic_1;
    end else begin
        ACF_we0 = ap_const_logic_0;
    end
end

always @ (tmp_7_reg_1421 or tmp_17_fu_1069_p1 or ap_sig_cseq_ST_st17_fsm_16 or K_addr_1_reg_1589 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st20_fsm_19) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        K_address0 = K_addr_1_reg_1589;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        K_address0 = tmp_7_reg_1421;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        K_address0 = tmp_17_fu_1069_p1;
    end else begin
        K_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st20_fsm_19) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19))) begin
        K_ce0 = ap_const_logic_1;
    end else begin
        K_ce0 = ap_const_logic_0;
    end
end

always @ (ACF_q0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st20_fsm_19 or tmp_32_i2_fu_1256_p3) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        K_d0 = tmp_32_i2_fu_1256_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        K_d0 = ACF_q0;
    end else begin
        K_d0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st20_fsm_19) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19))) begin
        K_we0 = ap_const_logic_1;
    end else begin
        K_we0 = ap_const_logic_0;
    end
end

always @ (tmp_8_reg_1444 or P_addr_reg_1454 or P_addr_1_reg_1459 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st16_fsm_15 or tmp_17_reg_1584 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st20_fsm_19 or tmp_18_fu_1080_p1 or ap_sig_cseq_ST_st10_fsm_9) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        P_address0 = tmp_17_reg_1584;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        P_address0 = tmp_8_reg_1444;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        P_address0 = tmp_18_fu_1080_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        P_address0 = P_addr_1_reg_1459;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        P_address0 = P_addr_reg_1454;
    end else begin
        P_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st10_fsm_9) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        P_ce0 = ap_const_logic_1;
    end else begin
        P_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st16_fsm_15 or ACF_q0 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st20_fsm_19 or tmp_32_i_fu_1050_p3 or tmp_32_i1_fu_1230_p3) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        P_d0 = tmp_32_i1_fu_1230_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        P_d0 = tmp_32_i_fu_1050_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        P_d0 = ACF_q0;
    end else begin
        P_d0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st20_fsm_19) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19))) begin
        P_we0 = ap_const_logic_1;
    end else begin
        P_we0 = ap_const_logic_0;
    end
end

always @ (tmp_reg_1347 or tmp_1_reg_1490 or ap_sig_cseq_ST_st14_fsm_13 or tmp_13_fu_964_p2 or exitcond3_reg_1666 or exitcond5_reg_1675) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & ((~(tmp_reg_1347 == ap_const_lv1_0) & ~(ap_const_lv1_0 == exitcond5_reg_1675)) | ((tmp_reg_1347 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_reg_1490) & ~(ap_const_lv1_0 == tmp_13_fu_964_p2)) | ((tmp_reg_1347 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_1490) & ~(ap_const_lv1_0 == exitcond3_reg_1666))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (tmp_reg_1347 or tmp_1_reg_1490 or ap_sig_cseq_ST_st14_fsm_13 or tmp_13_fu_964_p2 or exitcond3_reg_1666 or exitcond5_reg_1675) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & ((~(tmp_reg_1347 == ap_const_lv1_0) & ~(ap_const_lv1_0 == exitcond5_reg_1675)) | ((tmp_reg_1347 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_reg_1490) & ~(ap_const_lv1_0 == tmp_13_fu_964_p2)) | ((tmp_reg_1347 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_1490) & ~(ap_const_lv1_0 == exitcond3_reg_1666))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_495) begin
    if (ap_sig_bdd_495) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_187) begin
    if (ap_sig_bdd_187) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_206) begin
    if (ap_sig_bdd_206) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_227) begin
    if (ap_sig_bdd_227) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_243) begin
    if (ap_sig_bdd_243) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_264) begin
    if (ap_sig_bdd_264) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_279) begin
    if (ap_sig_bdd_279) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_288) begin
    if (ap_sig_bdd_288) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_312) begin
    if (ap_sig_bdd_312) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_325) begin
    if (ap_sig_bdd_325) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_38) begin
    if (ap_sig_bdd_38) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_453) begin
    if (ap_sig_bdd_453) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_344) begin
    if (ap_sig_bdd_344) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_355) begin
    if (ap_sig_bdd_355) begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_92) begin
    if (ap_sig_bdd_92) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_124) begin
    if (ap_sig_bdd_124) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_133) begin
    if (ap_sig_bdd_133) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_393) begin
    if (ap_sig_bdd_393) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_149) begin
    if (ap_sig_bdd_149) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_402) begin
    if (ap_sig_bdd_402) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_165) begin
    if (ap_sig_bdd_165) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_414) begin
    if (ap_sig_bdd_414) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        bitoff_ce0 = ap_const_logic_1;
    end else begin
        bitoff_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        bitoff_ce1 = ap_const_logic_1;
    end else begin
        bitoff_ce1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        bitoff_ce2 = ap_const_logic_1;
    end else begin
        bitoff_ce2 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        bitoff_ce3 = ap_const_logic_1;
    end else begin
        bitoff_ce3 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st11_fsm_10 or P_q0 or temp_1_reg_1469 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st18_fsm_17) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_fu_461_p0 = temp_1_reg_1469;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17))) begin
        grp_fu_461_p0 = P_q0;
    end else begin
        grp_fu_461_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st14_fsm_13 or tmp_i2_fu_970_p2 or tmp_i2_reg_1544 or ap_sig_cseq_ST_st18_fsm_17) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        grp_fu_467_p0 = tmp_i2_reg_1544;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_fu_467_p0 = tmp_i2_fu_970_p2;
    end else begin
        grp_fu_467_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st4_fsm_3 or tmp_3_fu_766_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        x_address0 = tmp_3_fu_766_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        x_address0 = ap_const_lv64_0;
    end else begin
        x_address0 = 'bx;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st4_fsm_3) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        x_ce0 = ap_const_logic_1;
    end else begin
        x_ce0 = ap_const_logic_0;
    end
end

always @ (y_addr_1_reg_1464 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or sum7_cast_fu_1273_p1 or r_0_rec_cast_fu_1290_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        y_address0 = r_0_rec_cast_fu_1290_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        y_address0 = sum7_cast_fu_1273_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        y_address0 = y_addr_1_reg_1464;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21))) begin
        y_ce0 = ap_const_logic_1;
    end else begin
        y_ce0 = ap_const_logic_0;
    end
end

always @ (b_assign_fu_955_p3 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21))) begin
        y_d0 = ap_const_lv16_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        y_d0 = b_assign_fu_955_p3;
    end else begin
        y_d0 = 'bx;
    end
end

always @ (tmp_reg_1347 or tmp_1_reg_1490 or ap_sig_cseq_ST_st14_fsm_13 or exitcond3_fu_1278_p2 or ap_sig_cseq_ST_st21_fsm_20 or exitcond5_fu_1295_p2 or ap_sig_cseq_ST_st22_fsm_21) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (tmp_reg_1347 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_reg_1490)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & (ap_const_lv1_0 == exitcond3_fu_1278_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) & (ap_const_lv1_0 == exitcond5_fu_1295_p2)))) begin
        y_we0 = ap_const_logic_1;
    end else begin
        y_we0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_fu_472_p2 or tmp_reg_1347 or exitcond8_fu_754_p2 or exitcond7_fu_787_p2 or exitcond6_fu_804_p2 or tmp_1_fu_862_p2 or tmp_1_reg_1490 or tmp_27_i_fu_896_p2 or tmp_13_fu_964_p2 or tmp_16_fu_1064_p2 or exitcond3_fu_1278_p2 or exitcond3_reg_1666 or exitcond5_fu_1295_p2 or exitcond5_reg_1675 or tmp_i1_24_fu_880_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(tmp_fu_472_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st22_fsm_21;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(ap_const_lv1_0 == exitcond8_fu_754_p2)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st6_fsm_5 : 
        begin
            if (~(ap_const_lv1_0 == exitcond7_fu_787_p2)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st8_fsm_7 : 
        begin
            if (~(ap_const_lv1_0 == exitcond6_fu_804_p2)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            if (~(ap_const_lv1_0 == tmp_1_fu_862_p2)) begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end else if (((ap_const_lv1_0 == tmp_1_fu_862_p2) & ~(ap_const_lv1_0 == tmp_i1_24_fu_880_p2))) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end
        end
        ap_ST_st13_fsm_12 : 
        begin
            if ((ap_const_lv1_0 == tmp_27_i_fu_896_p2)) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st14_fsm_13 : 
        begin
            if (((~(tmp_reg_1347 == ap_const_lv1_0) & ~(ap_const_lv1_0 == exitcond5_reg_1675)) | ((tmp_reg_1347 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_reg_1490) & ~(ap_const_lv1_0 == tmp_13_fu_964_p2)) | ((tmp_reg_1347 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_1490) & ~(ap_const_lv1_0 == exitcond3_reg_1666)))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            if (~(ap_const_lv1_0 == tmp_16_fu_1064_p2)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st21_fsm_20 : 
        begin
            if ((ap_const_lv1_0 == exitcond3_fu_1278_p2)) begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st22_fsm_21 : 
        begin
            if ((ap_const_lv1_0 == exitcond5_fu_1295_p2)) begin
                ap_NS_fsm = ap_ST_st22_fsm_21;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ACF_d0 = {{tmp_4_fu_771_p2[ap_const_lv32_1F : ap_const_lv32_10]}};

assign L_denum_i_cast_fu_876_p1 = $signed(P_q0);

assign L_denum_i_fu_872_p1 = $signed(P_q0);

assign L_num_1_fu_902_p2 = L_num_i_reg_384 << ap_const_lv32_1;

assign L_num_2_fu_913_p2 = ($signed(L_num_1_fu_902_p2) - $signed(L_denum_i_reg_1499));

assign L_num_3_fu_918_p3 = ((tmp_28_i_fu_908_p2[0:0] === 1'b1) ? L_num_1_fu_902_p2 : L_num_2_fu_913_p2);

assign P_addr_1_gep_fu_238_p3 = ap_const_lv64_0;

assign P_addr_gep_fu_231_p3 = ap_const_lv64_1;

assign a_assign_1_fu_500_p2 = (x_q0 ^ a_lobit_i_fu_492_p3);

assign a_lobit_i_fu_492_p3 = ((tmp_2_fu_484_p3[0:0] === 1'b1) ? ap_const_lv32_FFFFFFFF : ap_const_lv32_0);

assign ap_return = (nn + mm);


always @ (ap_CS_fsm) begin
    ap_sig_bdd_124 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_133 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_149 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_165 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_187 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_206 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_227 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_243 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_264 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_279 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_288 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_312 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_325 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_344 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_355 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_38 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_393 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_402 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_414 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_453 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_495 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_92 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign b_assign_fu_955_p3 = ((tmp_11_fu_944_p2[0:0] === 1'b1) ? tmp_12_fu_949_p2 : p_0_i_reg_416);

assign bitoff_address0 = tmp_8_i_fu_568_p1;

assign bitoff_address1 = tmp_11_i_fu_583_p1;

assign bitoff_address2 = tmp_15_i_fu_588_p1;

assign bitoff_address3 = tmp_20_i_fu_603_p1;

assign div_fu_936_p3 = {{tmp_26_fu_932_p1}, {not_tmp_28_i_fu_926_p2}};

assign exitcond3_fu_1278_p2 = (r_2_rec_reg_439 == indvars_iv_reg_339? 1'b1: 1'b0);

assign exitcond5_fu_1295_p2 = (r_0_rec_reg_450 == ap_const_lv4_8? 1'b1: 1'b0);

assign exitcond6_fu_804_p2 = (i_3_reg_328 == ap_const_lv4_9? 1'b1: 1'b0);

assign exitcond7_fu_787_p2 = (i_2_reg_317 == ap_const_lv4_8? 1'b1: 1'b0);

assign exitcond8_fu_754_p2 = (i_1_reg_306 == ap_const_lv4_9? 1'b1: 1'b0);

assign grp_fu_1307_p2 = ap_const_lv32_4000;

assign grp_fu_1316_p0 = tmp_24_i_reg_1555;

assign grp_fu_1316_p2 = ap_const_lv32_4000;

assign grp_fu_1324_p0 = tmp_24_i_reg_1555;

assign grp_fu_1324_p2 = ap_const_lv32_4000;

assign grp_fu_461_p2 = (grp_fu_461_p0 == ap_const_lv16_8000? 1'b1: 1'b0);

assign grp_fu_467_p2 = (grp_fu_467_p0 & grp_fu_461_p2);

assign i_4_fu_798_p2 = (i_2_reg_317 + ap_const_lv4_1);

assign i_5_fu_810_p2 = (i_3_reg_328 + ap_const_lv4_1);

assign i_fu_760_p2 = (i_1_reg_306 + ap_const_lv4_1);

assign icmp1_fu_536_p2 = (tmp_10_fu_526_p4 != ap_const_lv8_0? 1'b1: 1'b0);

assign icmp2_fu_552_p2 = (tmp_21_fu_542_p4 == ap_const_lv8_0? 1'b1: 1'b0);

assign icmp3_fu_1022_p2 = (tmp_27_fu_1012_p4 == ap_const_lv2_1? 1'b1: 1'b0);

assign icmp4_fu_1156_p2 = (tmp_29_fu_1146_p4 == ap_const_lv2_1? 1'b1: 1'b0);

assign icmp5_fu_1202_p2 = (tmp_31_fu_1192_p4 == ap_const_lv2_1? 1'b1: 1'b0);

assign icmp_fu_520_p2 = (tmp_9_fu_510_p4 != ap_const_lv16_0? 1'b1: 1'b0);

assign indvars_iv_next_fu_1091_p2 = ($signed(indvars_iv_reg_339) + $signed(ap_const_lv32_FFFFFFFF));

assign k_fu_890_p2 = ($signed(k_i_reg_405) + $signed(ap_const_lv4_F));

assign m_1_fu_1074_p2 = (ap_const_lv32_1 + m_reg_428);

assign n_fu_1085_p2 = (i_6_reg_363 + ap_const_lv32_1);

assign newSel12_cast_fu_718_p1 = $signed(newSel1_fu_710_p3);

assign newSel1_fu_710_p3 = ((sel_tmp13_i_fu_673_p2[0:0] === 1'b1) ? tmp_13_i_cast_fu_624_p1 : tmp_i8_cast_fu_614_p1);

assign newSel2_fu_728_p3 = ((or_cond_fu_705_p2[0:0] === 1'b1) ? newSel_cast_fu_701_p1 : newSel12_cast_fu_718_p1);

assign newSel_cast_fu_701_p1 = newSel_fu_694_p3;

assign newSel_fu_694_p3 = ((tmp_1_i_reg_1351[0:0] === 1'b1) ? ap_const_lv5_0 : tmp_17_i_fu_632_p2);

assign not_tmp_28_i_fu_926_p2 = (tmp_28_i_fu_908_p2 ^ ap_const_lv1_1);

assign or_cond1_fu_722_p2 = (sel_tmp13_i_fu_673_p2 | sel_tmp6_i_fu_657_p2);

assign or_cond2_fu_736_p2 = (or_cond_fu_705_p2 | or_cond1_fu_722_p2);

assign or_cond_fu_705_p2 = (tmp_1_i_reg_1351 | sel_tmp20_i_fu_689_p2);

assign or_cond_i1_fu_1103_p2 = (tmp_i2_reg_1544 & tmp_i4_fu_1097_p2);

assign p_rec5_fu_834_p2 = (r_1_rec_reg_351 + ap_const_lv4_1);

assign p_rec9_fu_1301_p2 = (r_0_rec_reg_450 + ap_const_lv4_1);

assign p_rec_fu_1284_p2 = (ap_const_lv32_1 + r_2_rec_reg_439);

assign phitmp_i1_fu_1217_p3 = ((tmp_29_i1_fu_1212_p2[0:0] === 1'b1) ? ap_const_lv16_8000 : ap_const_lv16_7FFF);

assign phitmp_i2_fu_1243_p3 = ((tmp_29_i2_fu_1238_p2[0:0] === 1'b1) ? ap_const_lv16_8000 : ap_const_lv16_7FFF);

assign phitmp_i_fu_1037_p3 = ((tmp_29_i_fu_1032_p2[0:0] === 1'b1) ? ap_const_lv16_8000 : ap_const_lv16_7FFF);

assign r_0_rec_cast_fu_1290_p1 = r_0_rec_reg_450;

assign r_1_rec_cast1_le_fu_886_p1 = r_1_rec_reg_351;

assign r_1_rec_cast_fu_821_p1 = r_1_rec_reg_351;

assign sel_tmp13_i_fu_673_p2 = (tmp3_fu_667_p2 & icmp_reg_1358);

assign sel_tmp15_i_fu_678_p2 = (icmp_reg_1358 ^ ap_const_lv1_1);

assign sel_tmp20_i_fu_689_p2 = (tmp4_fu_683_p2 & icmp2_reg_1370);

assign sel_tmp5_i_fu_652_p2 = (tmp_1_i_reg_1351 ^ ap_const_lv1_1);

assign sel_tmp6_i_fu_657_p2 = (icmp1_reg_1364 & sel_tmp5_i_fu_652_p2);

assign sel_tmp8_i_fu_662_p2 = (icmp1_reg_1364 ^ ap_const_lv1_1);

assign sum7_cast_fu_1273_p1 = sum7_fu_1268_p2;

assign sum7_fu_1268_p2 = (tmp_24_fu_1264_p1 + r_1_rec_cast1_le_reg_1513);

assign sum_1_fu_1140_p2 = ($signed(tmp_i5_cast_fu_1136_p1) + $signed(tmp_i4_cast_fu_1133_p1));

assign sum_2_fu_1186_p2 = ($signed(tmp_i7_cast_fu_1182_p1) + $signed(tmp_23_i1_cast_fu_1111_p1));

assign sum_fu_1007_p2 = ($signed(tmp_i3_cast_fu_1003_p1) + $signed(L_denum_i_cast_reg_1505));

assign temp_3_fu_996_p3 = ((or_cond_i_reg_1550[0:0] === 1'b1) ? ap_const_lv16_7FFF : tmp_26_i_fu_987_p4);

assign temp_4_fu_1123_p3 = ((or_cond_i1_reg_1620[0:0] === 1'b1) ? ap_const_lv16_7FFF : tmp_26_i1_fu_1114_p4);

assign temp_5_fu_1175_p3 = ((or_cond_i2_reg_1631[0:0] === 1'b1) ? ap_const_lv16_7FFF : tmp_26_i2_fu_1166_p4);

assign temp_fu_742_p3 = ((or_cond2_fu_736_p2[0:0] === 1'b1) ? newSel2_fu_728_p3 : tmp_22_i_cast_fu_648_p1);

assign tmp3_fu_667_p2 = (sel_tmp8_i_fu_662_p2 & sel_tmp5_i_fu_652_p2);

assign tmp4_fu_683_p2 = (sel_tmp15_i_fu_678_p2 & sel_tmp5_i_fu_652_p2);

assign tmp_10_fu_526_p4 = {{a_assign_1_fu_500_p2[ap_const_lv32_1F : ap_const_lv32_18]}};

assign tmp_11_fu_944_p2 = ($signed(temp_1_reg_1469) > $signed(16'b0000000000000000)? 1'b1: 1'b0);

assign tmp_11_i_fu_583_p1 = tmp_2_i_cast_fu_573_p4;

assign tmp_12_fu_949_p2 = (ap_const_lv16_0 - p_0_i_reg_416);

assign tmp_13_fu_964_p2 = (i_6_reg_363 == ap_const_lv32_8? 1'b1: 1'b0);

assign tmp_13_i_cast_fu_624_p1 = tmp_13_i_fu_618_p2;

assign tmp_13_i_fu_618_p2 = (ap_const_lv4_7 + bitoff_q1);

assign tmp_14_fu_1045_p2 = (tmp_29_i_fu_1032_p2 | icmp3_reg_1566);

assign tmp_15_fu_1058_p2 = (ap_const_lv32_8 - i_6_reg_363);

assign tmp_15_i_fu_588_p1 = tmp_5_fu_506_p1;

assign tmp_16_fu_1064_p2 = ($signed(m_reg_428) > $signed(tmp_15_reg_1576)? 1'b1: 1'b0);

assign tmp_16_i_cast_fu_628_p1 = bitoff_q2;

assign tmp_17_fu_1069_p1 = m_reg_428;

assign tmp_17_i_fu_632_p2 = ($signed(ap_const_lv5_17) + $signed(tmp_16_i_cast_fu_628_p1));

assign tmp_18_fu_1080_p1 = m_1_fu_1074_p2;

assign tmp_18_i_cast_fu_593_p4 = {{a_assign_1_fu_500_p2[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_19_fu_1225_p2 = (tmp_29_i1_fu_1212_p2 | icmp4_reg_1641);

assign tmp_1_fu_862_p2 = ($signed(P_q0) < $signed(temp_6_reg_375)? 1'b1: 1'b0);

assign tmp_1_i_fu_478_p2 = ($signed(x_q0) < $signed(32'b11000000000000000000000000000001)? 1'b1: 1'b0);

assign tmp_20_fu_1251_p2 = (tmp_29_i2_fu_1238_p2 | icmp5_reg_1656);

assign tmp_20_i_fu_603_p1 = tmp_18_i_cast_fu_593_p4;

assign tmp_21_fu_542_p4 = {{a_assign_1_fu_500_p2[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_21_i_cast_fu_638_p1 = bitoff_q3;

assign tmp_22_fu_826_p3 = P_q0[ap_const_lv32_F];

assign tmp_22_i_cast_fu_648_p1 = tmp_22_i_fu_642_p2;

assign tmp_22_i_fu_642_p2 = (ap_const_lv5_F + tmp_21_i_cast_fu_638_p1);

assign tmp_23_fu_840_p1 = P_q0[14:0];

assign tmp_23_i1_cast_fu_1111_p1 = K_load_reg_1614;

assign tmp_24_fu_1264_p1 = r_2_rec_reg_439[4:0];

assign tmp_24_i_fu_984_p1 = b_assign_reg_1536;

assign tmp_26_fu_932_p1 = div_i_reg_393[14:0];

assign tmp_26_i1_fu_1114_p4 = {{grp_fu_1316_p3[ap_const_lv32_1E : ap_const_lv32_F]}};

assign tmp_26_i2_fu_1166_p4 = {{grp_fu_1324_p3[ap_const_lv32_1E : ap_const_lv32_F]}};

assign tmp_26_i_fu_987_p4 = {{grp_fu_1307_p3[ap_const_lv32_1E : ap_const_lv32_F]}};

assign tmp_27_fu_1012_p4 = {{sum_fu_1007_p2[ap_const_lv32_10 : ap_const_lv32_F]}};

assign tmp_27_i_fu_896_p2 = (k_i_reg_405 == ap_const_lv4_0? 1'b1: 1'b0);

assign tmp_28_fu_1028_p1 = sum_fu_1007_p2[15:0];

assign tmp_28_i_fu_908_p2 = ($signed(L_num_1_fu_902_p2) < $signed(L_denum_i_reg_1499)? 1'b1: 1'b0);

assign tmp_29_fu_1146_p4 = {{sum_1_fu_1140_p2[ap_const_lv32_10 : ap_const_lv32_F]}};

assign tmp_29_i1_fu_1212_p2 = ($signed(sum_1_reg_1636) < $signed(17'b11000000000000000)? 1'b1: 1'b0);

assign tmp_29_i2_fu_1238_p2 = ($signed(sum_2_reg_1651) < $signed(17'b11000000000000000)? 1'b1: 1'b0);

assign tmp_29_i_fu_1032_p2 = ($signed(sum_reg_1561) < $signed(17'b11000000000000000)? 1'b1: 1'b0);

assign tmp_2_fu_484_p3 = x_q0[ap_const_lv32_1F];

assign tmp_2_i_cast_fu_573_p4 = {{a_assign_1_fu_500_p2[ap_const_lv32_17 : ap_const_lv32_10]}};

assign tmp_30_fu_1162_p1 = sum_1_fu_1140_p2[15:0];

assign tmp_31_fu_1192_p4 = {{sum_2_fu_1186_p2[ap_const_lv32_10 : ap_const_lv32_F]}};

assign tmp_32_fu_1208_p1 = sum_2_fu_1186_p2[15:0];

assign tmp_32_i1_fu_1230_p3 = ((tmp_19_fu_1225_p2[0:0] === 1'b1) ? phitmp_i1_fu_1217_p3 : tmp_30_reg_1646);

assign tmp_32_i2_fu_1256_p3 = ((tmp_20_fu_1251_p2[0:0] === 1'b1) ? phitmp_i2_fu_1243_p3 : tmp_32_reg_1661);

assign tmp_32_i_fu_1050_p3 = ((tmp_14_fu_1045_p2[0:0] === 1'b1) ? phitmp_i_fu_1037_p3 : tmp_28_reg_1571);

assign tmp_33_i_cast_fu_844_p2 = (ap_const_lv15_0 - tmp_23_fu_840_p1);

assign tmp_34_i_cast_fu_858_p1 = tmp_34_i_fu_850_p3;

assign tmp_34_i_fu_850_p3 = ((grp_fu_461_p2[0:0] === 1'b1) ? ap_const_lv15_7FFF : tmp_33_i_cast_fu_844_p2);

assign tmp_3_fu_766_p1 = i_1_reg_306;

assign tmp_4_fu_771_p2 = x_q0 << tmp_s_reg_1395;

assign tmp_5_fu_506_p1 = a_assign_1_fu_500_p2[7:0];

assign tmp_7_fu_793_p1 = i_2_reg_317;

assign tmp_7_i_fu_558_p4 = {{a_assign_1_fu_500_p2[ap_const_lv32_1F : ap_const_lv32_18]}};

assign tmp_8_fu_816_p1 = i_3_reg_328;

assign tmp_8_i_fu_568_p1 = tmp_7_i_fu_558_p4;

assign tmp_9_fu_510_p4 = {{a_assign_1_fu_500_p2[ap_const_lv32_1F : ap_const_lv32_10]}};

assign tmp_fu_472_p2 = (x_q0 == ap_const_lv32_0? 1'b1: 1'b0);

assign tmp_i1_24_fu_880_p2 = (temp_6_reg_375 == ap_const_lv16_0? 1'b1: 1'b0);

assign tmp_i1_fu_868_p1 = $signed(temp_6_reg_375);

assign tmp_i2_fu_970_p2 = (b_assign_fu_955_p3 == ap_const_lv16_8000? 1'b1: 1'b0);

assign tmp_i3_cast_fu_1003_p1 = $signed(temp_3_fu_996_p3);

assign tmp_i4_cast_fu_1133_p1 = P_load_reg_1625;

assign tmp_i4_fu_1097_p2 = (K_q0 == ap_const_lv16_8000? 1'b1: 1'b0);

assign tmp_i5_cast_fu_1136_p1 = $signed(temp_4_fu_1123_p3);

assign tmp_i7_cast_fu_1182_p1 = $signed(temp_5_fu_1175_p3);

assign tmp_i8_cast_fu_614_p1 = $signed(tmp_i8_fu_608_p2);

assign tmp_i8_fu_608_p2 = ($signed(ap_const_lv4_F) + $signed(bitoff_q0));

assign tmp_s_fu_750_p1 = $signed(temp_fu_742_p3);
always @ (posedge ap_clk) begin
    tmp_3_reg_1408[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_7_reg_1421[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_8_reg_1444[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    P_addr_reg_1454[3:0] <= 4'b0001;
    P_addr_1_reg_1459[3:0] <= 4'b0000;
    r_1_rec_cast1_le_reg_1513[4] <= 1'b0;
    tmp_17_reg_1584[63:32] <= 32'b00000000000000000000000000000000;
end



endmodule //Reflection_coefficients

