{
  "1":
  {
    "nodes":
    [
      {
        "name":"kernel_ALoader.B0"
        , "id":8
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":52
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_kernel_aloaders_c0_enter_kernel_aloader_28_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"A_extent_1"
                , "id":454
                , "start":"0"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":70
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":455
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":467
                , "start":"3"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":468
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":469
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":475
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":470
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"B_extent_0"
                , "id":456
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":71
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":457
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":78
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":463
                , "start":"2"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":464
                , "start":"3"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":465
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":466
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":474
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"A_extent_0"
                , "id":458
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'A_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":69
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":471
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"B_extent_0"
                , "id":459
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":71
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":460
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":472
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"A_extent_1"
                , "id":461
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":70
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":462
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":473
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":452
                , "start":"5"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":51
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":69
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_ALoader.B2"
        , "id":10
        , "start":"9"
        , "end":"24"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 1"
            , "id":54
            , "start":"9"
            , "end":"24"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_aloaders_c0_enter1927_kernel_aloader_238_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"15"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":480
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":498
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":506
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":495
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":508
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_ALoader_s0_i'"
                , "id":488
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_ALoader_s0_i'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"5"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":510
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":479
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":481
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":504
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":482
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":483
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":484
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":485
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":82
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":486
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":81
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":492
                , "start":"13"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"7"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":107
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":487
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":489
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":82
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":490
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":82
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":491
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":83
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":493
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":83
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":494
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":496
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":497
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":499
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":500
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":501
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":502
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":477
                , "start":"20"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"176"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_ALoader.B4"
        , "id":12
        , "start":"24"
        , "end":"32"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 2"
            , "id":63
            , "start":"24"
            , "end":"32"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body7_kernel_aloaders_c0_enter1978_kernel_aloader_502_8gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":516
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":518
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":519
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":92
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":526
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":520
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":528
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":530
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":82
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":532
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":107
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":534
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":536
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":515
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":517
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":521
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":524
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":513
                , "start":"28"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"352"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_ALoader.B5"
        , "id":13
        , "start":"32"
        , "end":"42"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 3"
            , "id":80
            , "start":"32"
            , "end":"42"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond16_preheader_kernel_aloaders_c0_enter2269_kernel_aloader_767_17"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"10"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":554
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":562
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":83
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":541
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":564
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":83
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":566
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":542
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":543
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":546
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":82
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":548
                , "start":"37"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":107
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":549
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":550
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"14 (0xE)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":551
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":555
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":568
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":79
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":570
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":544
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"3"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":92
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":545
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":94
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":547
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":82
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":552
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":82
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":553
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":82
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":539
                , "start":"38"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"576"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_ALoader.B7"
        , "id":15
        , "start":"42"
        , "end":"855"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 4"
            , "id":111
            , "start":"42"
            , "end":"60"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond20_preheader_kernel_aloaders_c0_enter28910_kernel_aloader_1139_29"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"18"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":579
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":86
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":599
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":86
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":580
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"16 (0x10)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":105
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":581
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":88
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":582
                , "start":"46"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"8"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":105
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":593
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":88
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":585
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":90
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":586
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":105
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":591
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":90
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_20,_16,_15'"
                , "id":575
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_20,_16,_15'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":82
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":576
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"4"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":577
                , "start":"56"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":108
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":578
                , "start":"56"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":108
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":592
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"5"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":597
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":88
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":604
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":90
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":595
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":598
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"4"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":601
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":88
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":602
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":88
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":606
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":86
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":607
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":605
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":86
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":600
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":594
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Integer Add"
                    , "Constant Operand":"-1 (0x1F)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":88
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":596
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":88
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":603
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"4-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":90
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":624
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":628
                , "start":"46"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":76
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":583
                , "start":"46"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":584
                , "start":"54"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":106
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":587
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":107
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":590
                , "start":"46"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":82
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ASerializer_mem_channel"
                , "id":588
                , "start":"42"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'ASerializer_mem_channel'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"14"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":72
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":589
                , "start":"56"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"6"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":108
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":573
                , "start":"56"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"472"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":112
            , "start":"60"
            , "end":"850"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"8"
                , "Start Cycle":"18"
                , "Latency":"790"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":108
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 5"
            , "id":113
            , "start":"850"
            , "end":"855"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_cond20_preheader_kernel_aloaders_c1_enter_kernel_aloader_1139_33"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"808"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Select"
                , "id":639
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"809"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":108
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":638
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"809"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":108
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":637
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"809"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":108
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":636
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"809"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":108
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":635
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"809"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":108
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":634
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"809"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":108
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":633
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"809"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":108
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":632
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"809"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":108
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":630
                , "start":"851"
                , "end":"855"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"809"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"520"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":114
            , "start":"855"
            , "end":"855"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Channel Write"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Channel Name":"_ALoader_channel"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"813"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":118
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_ALoader.B8"
        , "id":16
        , "start":"855"
        , "end":"855"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_ALoader.B6"
        , "id":14
        , "start":"855"
        , "end":"855"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_ALoader.B3"
        , "id":11
        , "start":"855"
        , "end":"855"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_ALoader.B1"
        , "id":9
        , "start":"855"
        , "end":"856"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":8
        , "to":10
      }
      , {
        "from":454
        , "to":455
      }
      , {
        "from":455
        , "to":470
      }
      , {
        "from":455
        , "to":468
      }
      , {
        "from":455
        , "to":467
      }
      , {
        "from":467
        , "to":468
      }
      , {
        "from":468
        , "to":469
      }
      , {
        "from":469
        , "to":475
      }
      , {
        "from":456
        , "to":457
      }
      , {
        "from":457
        , "to":464
      }
      , {
        "from":457
        , "to":463
      }
      , {
        "from":463
        , "to":464
      }
      , {
        "from":464
        , "to":465
      }
      , {
        "from":465
        , "to":466
      }
      , {
        "from":466
        , "to":474
      }
      , {
        "from":458
        , "to":471
      }
      , {
        "from":459
        , "to":460
      }
      , {
        "from":460
        , "to":472
      }
      , {
        "from":461
        , "to":462
      }
      , {
        "from":462
        , "to":473
      }
      , {
        "from":10
        , "to":12
      }
      , {
        "from":480
        , "to":481
      }
      , {
        "from":498
        , "to":499
      }
      , {
        "from":498
        , "to":506
      }
      , {
        "from":495
        , "to":497
      }
      , {
        "from":495
        , "to":496
      }
      , {
        "from":495
        , "to":508
      }
      , {
        "from":488
        , "to":510
      }
      , {
        "from":488
        , "to":489
      }
      , {
        "from":488
        , "to":492
      }
      , {
        "from":488
        , "to":493
      }
      , {
        "from":488
        , "to":477
      }
      , {
        "from":479
        , "to":481
      }
      , {
        "from":481
        , "to":504
      }
      , {
        "from":481
        , "to":502
      }
      , {
        "from":482
        , "to":484
      }
      , {
        "from":483
        , "to":484
      }
      , {
        "from":484
        , "to":494
      }
      , {
        "from":484
        , "to":477
      }
      , {
        "from":485
        , "to":486
      }
      , {
        "from":486
        , "to":492
      }
      , {
        "from":486
        , "to":491
      }
      , {
        "from":492
        , "to":477
      }
      , {
        "from":487
        , "to":489
      }
      , {
        "from":489
        , "to":490
      }
      , {
        "from":489
        , "to":477
      }
      , {
        "from":490
        , "to":491
      }
      , {
        "from":491
        , "to":497
      }
      , {
        "from":491
        , "to":496
      }
      , {
        "from":491
        , "to":493
      }
      , {
        "from":493
        , "to":494
      }
      , {
        "from":494
        , "to":477
      }
      , {
        "from":496
        , "to":497
      }
      , {
        "from":497
        , "to":499
      }
      , {
        "from":499
        , "to":500
      }
      , {
        "from":500
        , "to":477
      }
      , {
        "from":501
        , "to":502
      }
      , {
        "from":502
        , "to":477
      }
      , {
        "from":12
        , "to":13
      }
      , {
        "from":516
        , "to":517
      }
      , {
        "from":518
        , "to":526
      }
      , {
        "from":518
        , "to":519
      }
      , {
        "from":519
        , "to":513
      }
      , {
        "from":520
        , "to":521
      }
      , {
        "from":520
        , "to":513
      }
      , {
        "from":528
        , "to":513
      }
      , {
        "from":530
        , "to":513
      }
      , {
        "from":532
        , "to":513
      }
      , {
        "from":534
        , "to":513
      }
      , {
        "from":536
        , "to":513
      }
      , {
        "from":515
        , "to":517
      }
      , {
        "from":517
        , "to":524
      }
      , {
        "from":517
        , "to":521
      }
      , {
        "from":521
        , "to":513
      }
      , {
        "from":13
        , "to":15
      }
      , {
        "from":554
        , "to":562
      }
      , {
        "from":554
        , "to":555
      }
      , {
        "from":541
        , "to":564
      }
      , {
        "from":541
        , "to":543
      }
      , {
        "from":541
        , "to":549
      }
      , {
        "from":566
        , "to":539
      }
      , {
        "from":542
        , "to":543
      }
      , {
        "from":542
        , "to":539
      }
      , {
        "from":543
        , "to":545
      }
      , {
        "from":546
        , "to":547
      }
      , {
        "from":546
        , "to":539
      }
      , {
        "from":548
        , "to":549
      }
      , {
        "from":548
        , "to":539
      }
      , {
        "from":549
        , "to":550
      }
      , {
        "from":550
        , "to":539
      }
      , {
        "from":551
        , "to":555
      }
      , {
        "from":551
        , "to":552
      }
      , {
        "from":551
        , "to":539
      }
      , {
        "from":555
        , "to":539
      }
      , {
        "from":568
        , "to":539
      }
      , {
        "from":570
        , "to":539
      }
      , {
        "from":544
        , "to":545
      }
      , {
        "from":544
        , "to":539
      }
      , {
        "from":545
        , "to":547
      }
      , {
        "from":547
        , "to":552
      }
      , {
        "from":552
        , "to":553
      }
      , {
        "from":553
        , "to":539
      }
      , {
        "from":15
        , "to":16
      }
      , {
        "from":111
        , "to":112
      }
      , {
        "from":111
        , "to":114
      }
      , {
        "from":111
        , "to":113
      }
      , {
        "from":579
        , "to":606
      }
      , {
        "from":579
        , "to":580
      }
      , {
        "from":579
        , "to":599
      }
      , {
        "from":599
        , "to":606
      }
      , {
        "from":580
        , "to":582
      }
      , {
        "from":581
        , "to":597
      }
      , {
        "from":581
        , "to":593
      }
      , {
        "from":581
        , "to":582
      }
      , {
        "from":582
        , "to":584
      }
      , {
        "from":593
        , "to":597
      }
      , {
        "from":585
        , "to":591
      }
      , {
        "from":585
        , "to":586
      }
      , {
        "from":586
        , "to":587
      }
      , {
        "from":591
        , "to":604
      }
      , {
        "from":575
        , "to":577
      }
      , {
        "from":575
        , "to":573
      }
      , {
        "from":576
        , "to":600
      }
      , {
        "from":576
        , "to":595
      }
      , {
        "from":576
        , "to":592
      }
      , {
        "from":576
        , "to":577
      }
      , {
        "from":577
        , "to":578
      }
      , {
        "from":578
        , "to":573
      }
      , {
        "from":592
        , "to":604
      }
      , {
        "from":592
        , "to":598
      }
      , {
        "from":592
        , "to":597
      }
      , {
        "from":592
        , "to":596
      }
      , {
        "from":597
        , "to":602
      }
      , {
        "from":595
        , "to":598
      }
      , {
        "from":598
        , "to":607
      }
      , {
        "from":598
        , "to":606
      }
      , {
        "from":598
        , "to":605
      }
      , {
        "from":598
        , "to":602
      }
      , {
        "from":598
        , "to":601
      }
      , {
        "from":601
        , "to":594
      }
      , {
        "from":601
        , "to":596
      }
      , {
        "from":607
        , "to":603
      }
      , {
        "from":607
        , "to":596
      }
      , {
        "from":607
        , "to":594
      }
      , {
        "from":607
        , "to":605
      }
      , {
        "from":607
        , "to":573
      }
      , {
        "from":607
        , "to":600
      }
      , {
        "from":605
        , "to":600
      }
      , {
        "from":594
        , "to":596
      }
      , {
        "from":624
        , "to":573
      }
      , {
        "from":628
        , "to":573
      }
      , {
        "from":583
        , "to":584
      }
      , {
        "from":584
        , "to":587
      }
      , {
        "from":587
        , "to":589
      }
      , {
        "from":590
        , "to":573
      }
      , {
        "from":588
        , "to":589
      }
      , {
        "from":589
        , "to":573
      }
      , {
        "from":112
        , "to":113
      }
      , {
        "from":113
        , "to":114
      }
      , {
        "from":639
        , "to":630
      }
      , {
        "from":638
        , "to":630
      }
      , {
        "from":637
        , "to":630
      }
      , {
        "from":636
        , "to":630
      }
      , {
        "from":635
        , "to":630
      }
      , {
        "from":634
        , "to":630
      }
      , {
        "from":633
        , "to":630
      }
      , {
        "from":632
        , "to":630
      }
      , {
        "from":16
        , "to":13
      }
      , {
        "from":16
        , "to":14
      }
      , {
        "from":14
        , "to":12
      }
      , {
        "from":14
        , "to":11
      }
      , {
        "from":11
        , "to":10
      }
      , {
        "from":11
        , "to":9
      }
    ]
  }
  , "2":
  {
    "nodes":
    [
      {
        "name":"kernel_AFeeder.B0"
        , "id":17
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":118
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":139
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_AFeeder.B1"
        , "id":18
        , "start":"2"
        , "end":"48"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 6"
            , "id":120
            , "start":"2"
            , "end":"10"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_kernel_afeeders_c0_enter1_kernel_afeeder_3806_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":641
                , "start":"6"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 7"
            , "id":121
            , "start":"10"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_while_cond_kernel_afeeders_c1_enter_kernel_afeeder_3806_4gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"8"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'_124,_AFeeder_cycle_temp'"
                , "id":645
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_124,_AFeeder_cycle_temp'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":138
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":646
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"6144 (0x1800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":647
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":156
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":648
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":156
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":649
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":265
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":643
                , "start":"14"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"56"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"RD"
            , "id":122
            , "start":"18"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Channel Read"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Channel Name":"_ALoader_channel"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":159
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 8"
            , "id":123
            , "start":"18"
            , "end":"48"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c2_in_while_cond_kernel_afeeders_c2_enter_kernel_afeeder_3806_8gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"16"
                , "Cluster Latency":"30"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"_AFeeder_DB_0_ibuffer"
                , "id":653
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_AFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":654
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_AFeeder_DB_0_ibuffer"
                , "id":656
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_AFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":657
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_AFeeder_DB_0_ibuffer"
                , "id":659
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_AFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":660
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_AFeeder_DB_0_ibuffer"
                , "id":662
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_AFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":663
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_AFeeder_DB_0_ibuffer"
                , "id":665
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_AFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":666
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_AFeeder_DB_0_ibuffer"
                , "id":668
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_AFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":669
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_AFeeder_DB_0_ibuffer"
                , "id":671
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_AFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":672
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_AFeeder_DB_0_ibuffer"
                , "id":674
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_AFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":675
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":677
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":678
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":723
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":724
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":769
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":770
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":815
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":816
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":861
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":862
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":907
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":908
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"31"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":953
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":954
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":999
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1000
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":185
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":699
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":702
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":705
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":708
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":711
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":714
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":717
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":720
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":745
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":748
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":751
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":754
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":757
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":760
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":763
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":766
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":791
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":794
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":797
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":800
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":803
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":806
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":809
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":812
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":837
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":840
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":843
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":846
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":849
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":852
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":855
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":858
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":883
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":886
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":889
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":892
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":895
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":898
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":901
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":904
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":134
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":929
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":932
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":935
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":938
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":941
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":944
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":947
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":950
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":975
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":978
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":981
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":984
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":987
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":990
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":993
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":996
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":1021
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":1024
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":1027
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":1030
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":1033
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":1036
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":1039
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_AFeeder_channel_array'"
                , "id":1042
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_AFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":679
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":680
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":681
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"8191 (0x1FFF)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":195
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":683
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-6144 (0xFFFFE800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":686
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":222
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":687
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":694
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":245
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":682
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":196
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":684
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":205
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":685
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":691
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":688
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":689
                , "start":"21"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":690
                , "start":"21"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"19"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":692
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":696
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":693
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"7"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":232
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":695
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":246
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":697
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":698
                , "start":"25"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":721
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":718
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":715
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":712
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":709
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":706
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":703
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":700
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":725
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":726
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":727
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"8191 (0x1FFF)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":195
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":729
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-6144 (0xFFFFE800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":732
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":222
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":733
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":740
                , "start":"23"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":245
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":728
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":196
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":730
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":205
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":731
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":737
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":734
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":735
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":736
                , "start":"23"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"21"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":738
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":742
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":739
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"6"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":232
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":741
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":246
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":743
                , "start":"25"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"23"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":744
                , "start":"27"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":767
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":764
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":761
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":758
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":755
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":752
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":749
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":746
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":771
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":772
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":773
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"8191 (0x1FFF)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":195
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":775
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-6144 (0xFFFFE800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":778
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":222
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":779
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":786
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":245
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":774
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":196
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":776
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":205
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":777
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":783
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":780
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":781
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":782
                , "start":"25"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"23"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":784
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":788
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":785
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":232
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":787
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":246
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":789
                , "start":"27"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"25"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":790
                , "start":"29"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":813
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":810
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":807
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":804
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":801
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":798
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":795
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":792
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":817
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":818
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":819
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"8191 (0x1FFF)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":195
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":821
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-6144 (0xFFFFE800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":824
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":222
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":825
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":832
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":245
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":820
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":196
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":822
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":205
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":823
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":829
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":826
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":827
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":828
                , "start":"27"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":830
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":834
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":831
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"8"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":232
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":833
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":246
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":835
                , "start":"29"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"27"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":836
                , "start":"31"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":859
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":856
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":853
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":850
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":847
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":844
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":841
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":838
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":863
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":864
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":865
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"8191 (0x1FFF)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":195
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":867
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-6144 (0xFFFFE800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":870
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":222
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":871
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":878
                , "start":"29"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":245
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":866
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":196
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":868
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":205
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":869
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":875
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":872
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":873
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":874
                , "start":"29"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"27"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":876
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":880
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":877
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"6"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":232
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":879
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":246
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":881
                , "start":"31"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"29"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":882
                , "start":"33"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":905
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":902
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":899
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":896
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":893
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":890
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":887
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":884
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":909
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":910
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":911
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"8191 (0x1FFF)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":195
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":913
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-6144 (0xFFFFE800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":916
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":222
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":917
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":924
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":245
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":912
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":196
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":914
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":205
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":915
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":921
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":918
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":919
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":920
                , "start":"31"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":922
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":926
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":923
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"8"
                    , "Start Cycle":"29"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":232
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":925
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":246
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":927
                , "start":"33"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"31"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":928
                , "start":"35"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"33"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":951
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":948
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":945
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":942
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":939
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":936
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":933
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":930
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":955
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":956
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":957
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"8191 (0x1FFF)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"31"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":195
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":959
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-6144 (0xFFFFE800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":962
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":222
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":963
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":970
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":245
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":958
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":196
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":960
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":205
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":961
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":967
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":964
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":965
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"31"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":966
                , "start":"33"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"31"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":968
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":972
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":969
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"8"
                    , "Start Cycle":"31"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":232
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":971
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":246
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":973
                , "start":"35"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"33"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":974
                , "start":"37"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"35"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":997
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":994
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":991
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":988
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":985
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":982
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":979
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":976
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1001
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1002
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"5"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":189
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1003
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"8191 (0x1FFF)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"33"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":195
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1005
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-6144 (0xFFFFE800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"33"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1008
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"33"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":222
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1009
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"33"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1016
                , "start":"35"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"33"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":245
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1004
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":196
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1006
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"33"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":205
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1007
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1013
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":207
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1010
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"33"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1011
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1012
                , "start":"35"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"33"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1014
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":225
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1018
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1015
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"9"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":232
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1017
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"33"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":246
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1019
                , "start":"37"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"24"
                    , "Start Cycle":"35"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1020
                , "start":"39"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"37"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1043
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1040
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1037
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1034
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1031
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1028
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1025
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1022
                , "start":"44"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":248
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":651
                , "start":"44"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"42"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"4112"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":124
            , "start":"48"
            , "end":"48"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Channel Write"
                , "Width":"4096 bits"
                , "Depth":"256"
                , "Channel Name":"_AFeeder_channel"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"46"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":260
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":17
        , "to":18
      }
      , {
        "from":120
        , "to":121
      }
      , {
        "from":120
        , "to":123
      }
      , {
        "from":121
        , "to":122
      }
      , {
        "from":121
        , "to":123
      }
      , {
        "from":645
        , "to":649
      }
      , {
        "from":645
        , "to":646
      }
      , {
        "from":645
        , "to":643
      }
      , {
        "from":646
        , "to":647
      }
      , {
        "from":647
        , "to":648
      }
      , {
        "from":647
        , "to":643
      }
      , {
        "from":648
        , "to":643
      }
      , {
        "from":122
        , "to":123
      }
      , {
        "from":123
        , "to":124
      }
      , {
        "from":653
        , "to":654
      }
      , {
        "from":654
        , "to":677
      }
      , {
        "from":656
        , "to":657
      }
      , {
        "from":657
        , "to":677
      }
      , {
        "from":659
        , "to":660
      }
      , {
        "from":660
        , "to":677
      }
      , {
        "from":662
        , "to":663
      }
      , {
        "from":663
        , "to":677
      }
      , {
        "from":665
        , "to":666
      }
      , {
        "from":666
        , "to":677
      }
      , {
        "from":668
        , "to":669
      }
      , {
        "from":669
        , "to":677
      }
      , {
        "from":671
        , "to":672
      }
      , {
        "from":672
        , "to":677
      }
      , {
        "from":674
        , "to":675
      }
      , {
        "from":675
        , "to":677
      }
      , {
        "from":677
        , "to":678
      }
      , {
        "from":678
        , "to":723
      }
      , {
        "from":678
        , "to":692
      }
      , {
        "from":723
        , "to":724
      }
      , {
        "from":724
        , "to":769
      }
      , {
        "from":724
        , "to":738
      }
      , {
        "from":769
        , "to":770
      }
      , {
        "from":770
        , "to":815
      }
      , {
        "from":770
        , "to":784
      }
      , {
        "from":815
        , "to":816
      }
      , {
        "from":816
        , "to":861
      }
      , {
        "from":816
        , "to":830
      }
      , {
        "from":861
        , "to":862
      }
      , {
        "from":862
        , "to":907
      }
      , {
        "from":862
        , "to":876
      }
      , {
        "from":907
        , "to":908
      }
      , {
        "from":908
        , "to":953
      }
      , {
        "from":908
        , "to":922
      }
      , {
        "from":953
        , "to":954
      }
      , {
        "from":954
        , "to":999
      }
      , {
        "from":954
        , "to":968
      }
      , {
        "from":999
        , "to":1000
      }
      , {
        "from":1000
        , "to":1014
      }
      , {
        "from":699
        , "to":700
      }
      , {
        "from":702
        , "to":703
      }
      , {
        "from":705
        , "to":706
      }
      , {
        "from":708
        , "to":709
      }
      , {
        "from":711
        , "to":712
      }
      , {
        "from":714
        , "to":715
      }
      , {
        "from":717
        , "to":718
      }
      , {
        "from":720
        , "to":721
      }
      , {
        "from":745
        , "to":746
      }
      , {
        "from":748
        , "to":749
      }
      , {
        "from":751
        , "to":752
      }
      , {
        "from":754
        , "to":755
      }
      , {
        "from":757
        , "to":758
      }
      , {
        "from":760
        , "to":761
      }
      , {
        "from":763
        , "to":764
      }
      , {
        "from":766
        , "to":767
      }
      , {
        "from":791
        , "to":792
      }
      , {
        "from":794
        , "to":795
      }
      , {
        "from":797
        , "to":798
      }
      , {
        "from":800
        , "to":801
      }
      , {
        "from":803
        , "to":804
      }
      , {
        "from":806
        , "to":807
      }
      , {
        "from":809
        , "to":810
      }
      , {
        "from":812
        , "to":813
      }
      , {
        "from":837
        , "to":838
      }
      , {
        "from":840
        , "to":841
      }
      , {
        "from":843
        , "to":844
      }
      , {
        "from":846
        , "to":847
      }
      , {
        "from":849
        , "to":850
      }
      , {
        "from":852
        , "to":853
      }
      , {
        "from":855
        , "to":856
      }
      , {
        "from":858
        , "to":859
      }
      , {
        "from":883
        , "to":884
      }
      , {
        "from":886
        , "to":887
      }
      , {
        "from":889
        , "to":890
      }
      , {
        "from":892
        , "to":893
      }
      , {
        "from":895
        , "to":896
      }
      , {
        "from":898
        , "to":899
      }
      , {
        "from":901
        , "to":902
      }
      , {
        "from":904
        , "to":905
      }
      , {
        "from":929
        , "to":930
      }
      , {
        "from":932
        , "to":933
      }
      , {
        "from":935
        , "to":936
      }
      , {
        "from":938
        , "to":939
      }
      , {
        "from":941
        , "to":942
      }
      , {
        "from":944
        , "to":945
      }
      , {
        "from":947
        , "to":948
      }
      , {
        "from":950
        , "to":951
      }
      , {
        "from":975
        , "to":976
      }
      , {
        "from":978
        , "to":979
      }
      , {
        "from":981
        , "to":982
      }
      , {
        "from":984
        , "to":985
      }
      , {
        "from":987
        , "to":988
      }
      , {
        "from":990
        , "to":991
      }
      , {
        "from":993
        , "to":994
      }
      , {
        "from":996
        , "to":997
      }
      , {
        "from":1021
        , "to":1022
      }
      , {
        "from":1024
        , "to":1025
      }
      , {
        "from":1027
        , "to":1028
      }
      , {
        "from":1030
        , "to":1031
      }
      , {
        "from":1033
        , "to":1034
      }
      , {
        "from":1036
        , "to":1037
      }
      , {
        "from":1039
        , "to":1040
      }
      , {
        "from":1042
        , "to":1043
      }
      , {
        "from":679
        , "to":680
      }
      , {
        "from":680
        , "to":725
      }
      , {
        "from":680
        , "to":695
      }
      , {
        "from":680
        , "to":693
      }
      , {
        "from":680
        , "to":688
      }
      , {
        "from":680
        , "to":684
      }
      , {
        "from":680
        , "to":681
      }
      , {
        "from":681
        , "to":682
      }
      , {
        "from":681
        , "to":694
      }
      , {
        "from":681
        , "to":683
      }
      , {
        "from":683
        , "to":687
      }
      , {
        "from":683
        , "to":686
      }
      , {
        "from":686
        , "to":690
      }
      , {
        "from":687
        , "to":690
      }
      , {
        "from":694
        , "to":697
      }
      , {
        "from":682
        , "to":691
      }
      , {
        "from":684
        , "to":685
      }
      , {
        "from":685
        , "to":691
      }
      , {
        "from":691
        , "to":692
      }
      , {
        "from":688
        , "to":689
      }
      , {
        "from":689
        , "to":696
      }
      , {
        "from":689
        , "to":690
      }
      , {
        "from":690
        , "to":692
      }
      , {
        "from":696
        , "to":697
      }
      , {
        "from":693
        , "to":721
      }
      , {
        "from":693
        , "to":718
      }
      , {
        "from":693
        , "to":715
      }
      , {
        "from":693
        , "to":712
      }
      , {
        "from":693
        , "to":709
      }
      , {
        "from":693
        , "to":706
      }
      , {
        "from":693
        , "to":703
      }
      , {
        "from":693
        , "to":700
      }
      , {
        "from":693
        , "to":698
      }
      , {
        "from":695
        , "to":697
      }
      , {
        "from":697
        , "to":698
      }
      , {
        "from":698
        , "to":700
      }
      , {
        "from":698
        , "to":703
      }
      , {
        "from":698
        , "to":706
      }
      , {
        "from":698
        , "to":709
      }
      , {
        "from":698
        , "to":712
      }
      , {
        "from":698
        , "to":715
      }
      , {
        "from":698
        , "to":718
      }
      , {
        "from":698
        , "to":721
      }
      , {
        "from":721
        , "to":651
      }
      , {
        "from":718
        , "to":651
      }
      , {
        "from":715
        , "to":651
      }
      , {
        "from":712
        , "to":651
      }
      , {
        "from":709
        , "to":651
      }
      , {
        "from":706
        , "to":651
      }
      , {
        "from":703
        , "to":651
      }
      , {
        "from":700
        , "to":651
      }
      , {
        "from":725
        , "to":726
      }
      , {
        "from":726
        , "to":771
      }
      , {
        "from":726
        , "to":741
      }
      , {
        "from":726
        , "to":739
      }
      , {
        "from":726
        , "to":734
      }
      , {
        "from":726
        , "to":730
      }
      , {
        "from":726
        , "to":727
      }
      , {
        "from":727
        , "to":728
      }
      , {
        "from":727
        , "to":740
      }
      , {
        "from":727
        , "to":729
      }
      , {
        "from":729
        , "to":733
      }
      , {
        "from":729
        , "to":732
      }
      , {
        "from":732
        , "to":736
      }
      , {
        "from":733
        , "to":736
      }
      , {
        "from":740
        , "to":743
      }
      , {
        "from":728
        , "to":737
      }
      , {
        "from":730
        , "to":731
      }
      , {
        "from":731
        , "to":737
      }
      , {
        "from":737
        , "to":738
      }
      , {
        "from":734
        , "to":735
      }
      , {
        "from":735
        , "to":742
      }
      , {
        "from":735
        , "to":736
      }
      , {
        "from":736
        , "to":738
      }
      , {
        "from":742
        , "to":743
      }
      , {
        "from":739
        , "to":767
      }
      , {
        "from":739
        , "to":764
      }
      , {
        "from":739
        , "to":761
      }
      , {
        "from":739
        , "to":758
      }
      , {
        "from":739
        , "to":755
      }
      , {
        "from":739
        , "to":752
      }
      , {
        "from":739
        , "to":749
      }
      , {
        "from":739
        , "to":746
      }
      , {
        "from":739
        , "to":744
      }
      , {
        "from":741
        , "to":743
      }
      , {
        "from":743
        , "to":744
      }
      , {
        "from":744
        , "to":746
      }
      , {
        "from":744
        , "to":749
      }
      , {
        "from":744
        , "to":752
      }
      , {
        "from":744
        , "to":755
      }
      , {
        "from":744
        , "to":758
      }
      , {
        "from":744
        , "to":761
      }
      , {
        "from":744
        , "to":764
      }
      , {
        "from":744
        , "to":767
      }
      , {
        "from":767
        , "to":651
      }
      , {
        "from":764
        , "to":651
      }
      , {
        "from":761
        , "to":651
      }
      , {
        "from":758
        , "to":651
      }
      , {
        "from":755
        , "to":651
      }
      , {
        "from":752
        , "to":651
      }
      , {
        "from":749
        , "to":651
      }
      , {
        "from":746
        , "to":651
      }
      , {
        "from":771
        , "to":772
      }
      , {
        "from":772
        , "to":817
      }
      , {
        "from":772
        , "to":787
      }
      , {
        "from":772
        , "to":785
      }
      , {
        "from":772
        , "to":780
      }
      , {
        "from":772
        , "to":776
      }
      , {
        "from":772
        , "to":773
      }
      , {
        "from":773
        , "to":774
      }
      , {
        "from":773
        , "to":786
      }
      , {
        "from":773
        , "to":775
      }
      , {
        "from":775
        , "to":779
      }
      , {
        "from":775
        , "to":778
      }
      , {
        "from":778
        , "to":782
      }
      , {
        "from":779
        , "to":782
      }
      , {
        "from":786
        , "to":789
      }
      , {
        "from":774
        , "to":783
      }
      , {
        "from":776
        , "to":777
      }
      , {
        "from":777
        , "to":783
      }
      , {
        "from":783
        , "to":784
      }
      , {
        "from":780
        , "to":781
      }
      , {
        "from":781
        , "to":788
      }
      , {
        "from":781
        , "to":782
      }
      , {
        "from":782
        , "to":784
      }
      , {
        "from":788
        , "to":789
      }
      , {
        "from":785
        , "to":813
      }
      , {
        "from":785
        , "to":810
      }
      , {
        "from":785
        , "to":807
      }
      , {
        "from":785
        , "to":804
      }
      , {
        "from":785
        , "to":801
      }
      , {
        "from":785
        , "to":798
      }
      , {
        "from":785
        , "to":795
      }
      , {
        "from":785
        , "to":792
      }
      , {
        "from":785
        , "to":790
      }
      , {
        "from":787
        , "to":789
      }
      , {
        "from":789
        , "to":790
      }
      , {
        "from":790
        , "to":792
      }
      , {
        "from":790
        , "to":795
      }
      , {
        "from":790
        , "to":798
      }
      , {
        "from":790
        , "to":801
      }
      , {
        "from":790
        , "to":804
      }
      , {
        "from":790
        , "to":807
      }
      , {
        "from":790
        , "to":810
      }
      , {
        "from":790
        , "to":813
      }
      , {
        "from":813
        , "to":651
      }
      , {
        "from":810
        , "to":651
      }
      , {
        "from":807
        , "to":651
      }
      , {
        "from":804
        , "to":651
      }
      , {
        "from":801
        , "to":651
      }
      , {
        "from":798
        , "to":651
      }
      , {
        "from":795
        , "to":651
      }
      , {
        "from":792
        , "to":651
      }
      , {
        "from":817
        , "to":818
      }
      , {
        "from":818
        , "to":863
      }
      , {
        "from":818
        , "to":833
      }
      , {
        "from":818
        , "to":831
      }
      , {
        "from":818
        , "to":826
      }
      , {
        "from":818
        , "to":822
      }
      , {
        "from":818
        , "to":819
      }
      , {
        "from":819
        , "to":820
      }
      , {
        "from":819
        , "to":832
      }
      , {
        "from":819
        , "to":821
      }
      , {
        "from":821
        , "to":825
      }
      , {
        "from":821
        , "to":824
      }
      , {
        "from":824
        , "to":828
      }
      , {
        "from":825
        , "to":828
      }
      , {
        "from":832
        , "to":835
      }
      , {
        "from":820
        , "to":829
      }
      , {
        "from":822
        , "to":823
      }
      , {
        "from":823
        , "to":829
      }
      , {
        "from":829
        , "to":830
      }
      , {
        "from":826
        , "to":827
      }
      , {
        "from":827
        , "to":834
      }
      , {
        "from":827
        , "to":828
      }
      , {
        "from":828
        , "to":830
      }
      , {
        "from":834
        , "to":835
      }
      , {
        "from":831
        , "to":859
      }
      , {
        "from":831
        , "to":856
      }
      , {
        "from":831
        , "to":853
      }
      , {
        "from":831
        , "to":850
      }
      , {
        "from":831
        , "to":847
      }
      , {
        "from":831
        , "to":844
      }
      , {
        "from":831
        , "to":841
      }
      , {
        "from":831
        , "to":838
      }
      , {
        "from":831
        , "to":836
      }
      , {
        "from":833
        , "to":835
      }
      , {
        "from":835
        , "to":836
      }
      , {
        "from":836
        , "to":838
      }
      , {
        "from":836
        , "to":841
      }
      , {
        "from":836
        , "to":844
      }
      , {
        "from":836
        , "to":847
      }
      , {
        "from":836
        , "to":850
      }
      , {
        "from":836
        , "to":853
      }
      , {
        "from":836
        , "to":856
      }
      , {
        "from":836
        , "to":859
      }
      , {
        "from":859
        , "to":651
      }
      , {
        "from":856
        , "to":651
      }
      , {
        "from":853
        , "to":651
      }
      , {
        "from":850
        , "to":651
      }
      , {
        "from":847
        , "to":651
      }
      , {
        "from":844
        , "to":651
      }
      , {
        "from":841
        , "to":651
      }
      , {
        "from":838
        , "to":651
      }
      , {
        "from":863
        , "to":864
      }
      , {
        "from":864
        , "to":909
      }
      , {
        "from":864
        , "to":879
      }
      , {
        "from":864
        , "to":877
      }
      , {
        "from":864
        , "to":872
      }
      , {
        "from":864
        , "to":868
      }
      , {
        "from":864
        , "to":865
      }
      , {
        "from":865
        , "to":866
      }
      , {
        "from":865
        , "to":878
      }
      , {
        "from":865
        , "to":867
      }
      , {
        "from":867
        , "to":871
      }
      , {
        "from":867
        , "to":870
      }
      , {
        "from":870
        , "to":874
      }
      , {
        "from":871
        , "to":874
      }
      , {
        "from":878
        , "to":881
      }
      , {
        "from":866
        , "to":875
      }
      , {
        "from":868
        , "to":869
      }
      , {
        "from":869
        , "to":875
      }
      , {
        "from":875
        , "to":876
      }
      , {
        "from":872
        , "to":873
      }
      , {
        "from":873
        , "to":880
      }
      , {
        "from":873
        , "to":874
      }
      , {
        "from":874
        , "to":876
      }
      , {
        "from":880
        , "to":881
      }
      , {
        "from":877
        , "to":905
      }
      , {
        "from":877
        , "to":902
      }
      , {
        "from":877
        , "to":899
      }
      , {
        "from":877
        , "to":896
      }
      , {
        "from":877
        , "to":893
      }
      , {
        "from":877
        , "to":890
      }
      , {
        "from":877
        , "to":887
      }
      , {
        "from":877
        , "to":884
      }
      , {
        "from":877
        , "to":882
      }
      , {
        "from":879
        , "to":881
      }
      , {
        "from":881
        , "to":882
      }
      , {
        "from":882
        , "to":884
      }
      , {
        "from":882
        , "to":887
      }
      , {
        "from":882
        , "to":890
      }
      , {
        "from":882
        , "to":893
      }
      , {
        "from":882
        , "to":896
      }
      , {
        "from":882
        , "to":899
      }
      , {
        "from":882
        , "to":902
      }
      , {
        "from":882
        , "to":905
      }
      , {
        "from":905
        , "to":651
      }
      , {
        "from":902
        , "to":651
      }
      , {
        "from":899
        , "to":651
      }
      , {
        "from":896
        , "to":651
      }
      , {
        "from":893
        , "to":651
      }
      , {
        "from":890
        , "to":651
      }
      , {
        "from":887
        , "to":651
      }
      , {
        "from":884
        , "to":651
      }
      , {
        "from":909
        , "to":910
      }
      , {
        "from":910
        , "to":955
      }
      , {
        "from":910
        , "to":925
      }
      , {
        "from":910
        , "to":923
      }
      , {
        "from":910
        , "to":918
      }
      , {
        "from":910
        , "to":914
      }
      , {
        "from":910
        , "to":911
      }
      , {
        "from":911
        , "to":912
      }
      , {
        "from":911
        , "to":924
      }
      , {
        "from":911
        , "to":913
      }
      , {
        "from":913
        , "to":917
      }
      , {
        "from":913
        , "to":916
      }
      , {
        "from":916
        , "to":920
      }
      , {
        "from":917
        , "to":920
      }
      , {
        "from":924
        , "to":927
      }
      , {
        "from":912
        , "to":921
      }
      , {
        "from":914
        , "to":915
      }
      , {
        "from":915
        , "to":921
      }
      , {
        "from":921
        , "to":922
      }
      , {
        "from":918
        , "to":919
      }
      , {
        "from":919
        , "to":926
      }
      , {
        "from":919
        , "to":920
      }
      , {
        "from":920
        , "to":922
      }
      , {
        "from":926
        , "to":927
      }
      , {
        "from":923
        , "to":951
      }
      , {
        "from":923
        , "to":948
      }
      , {
        "from":923
        , "to":945
      }
      , {
        "from":923
        , "to":942
      }
      , {
        "from":923
        , "to":939
      }
      , {
        "from":923
        , "to":936
      }
      , {
        "from":923
        , "to":933
      }
      , {
        "from":923
        , "to":930
      }
      , {
        "from":923
        , "to":928
      }
      , {
        "from":925
        , "to":927
      }
      , {
        "from":927
        , "to":928
      }
      , {
        "from":928
        , "to":930
      }
      , {
        "from":928
        , "to":933
      }
      , {
        "from":928
        , "to":936
      }
      , {
        "from":928
        , "to":939
      }
      , {
        "from":928
        , "to":942
      }
      , {
        "from":928
        , "to":945
      }
      , {
        "from":928
        , "to":948
      }
      , {
        "from":928
        , "to":951
      }
      , {
        "from":951
        , "to":651
      }
      , {
        "from":948
        , "to":651
      }
      , {
        "from":945
        , "to":651
      }
      , {
        "from":942
        , "to":651
      }
      , {
        "from":939
        , "to":651
      }
      , {
        "from":936
        , "to":651
      }
      , {
        "from":933
        , "to":651
      }
      , {
        "from":930
        , "to":651
      }
      , {
        "from":955
        , "to":956
      }
      , {
        "from":956
        , "to":1001
      }
      , {
        "from":956
        , "to":971
      }
      , {
        "from":956
        , "to":969
      }
      , {
        "from":956
        , "to":964
      }
      , {
        "from":956
        , "to":960
      }
      , {
        "from":956
        , "to":957
      }
      , {
        "from":957
        , "to":958
      }
      , {
        "from":957
        , "to":970
      }
      , {
        "from":957
        , "to":959
      }
      , {
        "from":959
        , "to":963
      }
      , {
        "from":959
        , "to":962
      }
      , {
        "from":962
        , "to":966
      }
      , {
        "from":963
        , "to":966
      }
      , {
        "from":970
        , "to":973
      }
      , {
        "from":958
        , "to":967
      }
      , {
        "from":960
        , "to":961
      }
      , {
        "from":961
        , "to":967
      }
      , {
        "from":967
        , "to":968
      }
      , {
        "from":964
        , "to":965
      }
      , {
        "from":965
        , "to":972
      }
      , {
        "from":965
        , "to":966
      }
      , {
        "from":966
        , "to":968
      }
      , {
        "from":972
        , "to":973
      }
      , {
        "from":969
        , "to":997
      }
      , {
        "from":969
        , "to":994
      }
      , {
        "from":969
        , "to":991
      }
      , {
        "from":969
        , "to":988
      }
      , {
        "from":969
        , "to":985
      }
      , {
        "from":969
        , "to":982
      }
      , {
        "from":969
        , "to":979
      }
      , {
        "from":969
        , "to":976
      }
      , {
        "from":969
        , "to":974
      }
      , {
        "from":971
        , "to":973
      }
      , {
        "from":973
        , "to":974
      }
      , {
        "from":974
        , "to":976
      }
      , {
        "from":974
        , "to":979
      }
      , {
        "from":974
        , "to":982
      }
      , {
        "from":974
        , "to":985
      }
      , {
        "from":974
        , "to":988
      }
      , {
        "from":974
        , "to":991
      }
      , {
        "from":974
        , "to":994
      }
      , {
        "from":974
        , "to":997
      }
      , {
        "from":997
        , "to":651
      }
      , {
        "from":994
        , "to":651
      }
      , {
        "from":991
        , "to":651
      }
      , {
        "from":988
        , "to":651
      }
      , {
        "from":985
        , "to":651
      }
      , {
        "from":982
        , "to":651
      }
      , {
        "from":979
        , "to":651
      }
      , {
        "from":976
        , "to":651
      }
      , {
        "from":1001
        , "to":1002
      }
      , {
        "from":1002
        , "to":1017
      }
      , {
        "from":1002
        , "to":1015
      }
      , {
        "from":1002
        , "to":1010
      }
      , {
        "from":1002
        , "to":1006
      }
      , {
        "from":1002
        , "to":1003
      }
      , {
        "from":1003
        , "to":1004
      }
      , {
        "from":1003
        , "to":1016
      }
      , {
        "from":1003
        , "to":1005
      }
      , {
        "from":1005
        , "to":1009
      }
      , {
        "from":1005
        , "to":1008
      }
      , {
        "from":1008
        , "to":1012
      }
      , {
        "from":1009
        , "to":1012
      }
      , {
        "from":1016
        , "to":1019
      }
      , {
        "from":1004
        , "to":1013
      }
      , {
        "from":1006
        , "to":1007
      }
      , {
        "from":1007
        , "to":1013
      }
      , {
        "from":1013
        , "to":1014
      }
      , {
        "from":1010
        , "to":1011
      }
      , {
        "from":1011
        , "to":1018
      }
      , {
        "from":1011
        , "to":1012
      }
      , {
        "from":1012
        , "to":1014
      }
      , {
        "from":1018
        , "to":1019
      }
      , {
        "from":1015
        , "to":1043
      }
      , {
        "from":1015
        , "to":1040
      }
      , {
        "from":1015
        , "to":1037
      }
      , {
        "from":1015
        , "to":1034
      }
      , {
        "from":1015
        , "to":1031
      }
      , {
        "from":1015
        , "to":1028
      }
      , {
        "from":1015
        , "to":1025
      }
      , {
        "from":1015
        , "to":1022
      }
      , {
        "from":1015
        , "to":1020
      }
      , {
        "from":1015
        , "to":651
      }
      , {
        "from":1017
        , "to":1019
      }
      , {
        "from":1019
        , "to":1020
      }
      , {
        "from":1020
        , "to":1022
      }
      , {
        "from":1020
        , "to":1025
      }
      , {
        "from":1020
        , "to":1028
      }
      , {
        "from":1020
        , "to":1031
      }
      , {
        "from":1020
        , "to":1034
      }
      , {
        "from":1020
        , "to":1037
      }
      , {
        "from":1020
        , "to":1040
      }
      , {
        "from":1020
        , "to":1043
      }
      , {
        "from":1043
        , "to":651
      }
      , {
        "from":1040
        , "to":651
      }
      , {
        "from":1037
        , "to":651
      }
      , {
        "from":1034
        , "to":651
      }
      , {
        "from":1031
        , "to":651
      }
      , {
        "from":1028
        , "to":651
      }
      , {
        "from":1025
        , "to":651
      }
      , {
        "from":1022
        , "to":651
      }
    ]
  }
  , "3":
  {
    "nodes":
    [
      {
        "name":"kernel_BLoader.B0"
        , "id":19
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 9"
            , "id":126
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_kernel_bloaders_c0_enter_kernel_bloader_8928_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"A_extent_1"
                , "id":1047
                , "start":"0"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1048
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":277
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1060
                , "start":"3"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1061
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1062
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1068
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1063
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":277
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"B_extent_0"
                , "id":1049
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":274
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1050
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":281
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1056
                , "start":"2"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1057
                , "start":"3"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1058
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1059
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1067
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"A_extent_0"
                , "id":1051
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'A_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":272
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1064
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"B_extent_0"
                , "id":1052
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":274
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1053
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1065
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"A_extent_1"
                , "id":1054
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1055
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1066
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1045
                , "start":"5"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":125
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":272
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_BLoader.B2"
        , "id":21
        , "start":"9"
        , "end":"22"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 10"
            , "id":128
            , "start":"9"
            , "end":"22"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_bloaders_c0_enter41216_kernel_bloader_9138_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"13"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'_BLoader_s0_i,_BLoader_s0_k,_129'"
                , "id":1073
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BLoader_s0_i,_BLoader_s0_k,_129'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1090
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1098
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1087
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1100
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BLoader_s0_i'"
                , "id":1081
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BLoader_s0_i'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1102
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1072
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1074
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1096
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1075
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1076
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1077
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1078
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1079
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":284
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1080
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":277
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1082
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1083
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1084
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1085
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1086
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1088
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1089
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1091
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1092
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1093
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1094
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1070
                , "start":"18"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"176"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_BLoader.B4"
        , "id":23
        , "start":"22"
        , "end":"37"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 11"
            , "id":137
            , "start":"22"
            , "end":"37"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body7_kernel_bloaders_c0_enter41717_kernel_bloader_9401_8gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"15"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":1108
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1110
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"4"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1111
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1121
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1114
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1112
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":284
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":1113
                , "start":"26"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"7"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":309
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1123
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1125
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1127
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1129
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1107
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1109
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1115
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1119
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1105
                , "start":"33"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"384"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_BLoader.B5"
        , "id":24
        , "start":"37"
        , "end":"47"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 12"
            , "id":155
            , "start":"37"
            , "end":"47"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond16_preheader_kernel_bloaders_c0_enter44618_kernel_bloader_9668_18"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"10"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":1147
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1155
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1134
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1157
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1159
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1161
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":284
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1135
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1136
                , "start":"42"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1139
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1144
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1148
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1163
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1165
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1137
                , "start":"42"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"3"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1138
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1140
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1145
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1146
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1141
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":309
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1142
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":1143
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"14 (0xE)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1132
                , "start":"43"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"640"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_BLoader.B7"
        , "id":26
        , "start":"47"
        , "end":"56"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 13"
            , "id":188
            , "start":"47"
            , "end":"56"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond20_preheader_kernel_bloaders_c0_enter51219_kernel_bloader_10039_31"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"9"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'_BLoader_s0_kk'"
                , "id":1170
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BLoader_s0_kk'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":288
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1179
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":288
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":1171
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"10 (0xA)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":307
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1181
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1183
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":284
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1185
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1187
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1174
                , "start":"51"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1175
                , "start":"51"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1189
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1191
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1193
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1195
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":309
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1197
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1172
                , "start":"51"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1173
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":307
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1199
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1168
                , "start":"52"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"936"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_BLoader.B9"
        , "id":28
        , "start":"56"
        , "end":"65"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 14"
            , "id":237
            , "start":"56"
            , "end":"65"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond24_preheader_kernel_bloaders_c0_enter62720_kernel_bloader_10486_46"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"9"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":1204
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1213
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":1205
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":307
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1215
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1217
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":284
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1219
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1221
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1208
                , "start":"60"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1209
                , "start":"60"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1223
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1225
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1227
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1229
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":309
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1231
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1233
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1235
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1237
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1206
                , "start":"60"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":307
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1207
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":308
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1202
                , "start":"61"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"1272"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_BLoader.B12"
        , "id":31
        , "start":"65"
        , "end":"870"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 15"
            , "id":309
            , "start":"65"
            , "end":"75"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body27_kernel_bloaders_c0_enter80021_kernel_bloader_11061_63"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"10"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":1246
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":1247
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":307
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1253
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_144,_141,_140'"
                , "id":1242
                , "start":"69"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_144,_141,_140'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1243
                , "start":"69"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1244
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1245
                , "start":"71"
                , "end":"71"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1254
                , "start":"69"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1269
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1275
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1252
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1279
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1283
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1248
                , "start":"69"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":308
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1249
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":309
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"BSerializer_mem_channel"
                , "id":1250
                , "start":"65"
                , "end":"71"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'BSerializer_mem_channel'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":275
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1251
                , "start":"71"
                , "end":"71"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"4"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1240
                , "start":"71"
                , "end":"75"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"1072"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":310
            , "start":"75"
            , "end":"865"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"8"
                , "Start Cycle":"10"
                , "Latency":"790"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 16"
            , "id":311
            , "start":"865"
            , "end":"870"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body27_kernel_bloaders_c1_enter_kernel_bloader_11061_67"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"800"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Select"
                , "id":1294
                , "start":"866"
                , "end":"866"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"801"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1293
                , "start":"866"
                , "end":"866"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"801"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1292
                , "start":"866"
                , "end":"866"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"801"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1291
                , "start":"866"
                , "end":"866"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"801"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1290
                , "start":"866"
                , "end":"866"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"801"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1289
                , "start":"866"
                , "end":"866"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"801"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1288
                , "start":"866"
                , "end":"866"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"801"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1287
                , "start":"866"
                , "end":"866"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"801"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1285
                , "start":"866"
                , "end":"870"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"801"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"520"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":312
            , "start":"870"
            , "end":"870"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Channel Write"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Channel Name":"_BLoader_channel"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"805"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":320
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_BLoader.B11"
        , "id":30
        , "start":"870"
        , "end":"870"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_BLoader.B10"
        , "id":29
        , "start":"870"
        , "end":"870"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_BLoader.B8"
        , "id":27
        , "start":"870"
        , "end":"870"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_BLoader.B6"
        , "id":25
        , "start":"870"
        , "end":"870"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_BLoader.B3"
        , "id":22
        , "start":"870"
        , "end":"870"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_BLoader.B1"
        , "id":20
        , "start":"870"
        , "end":"871"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":19
        , "to":21
      }
      , {
        "from":1047
        , "to":1048
      }
      , {
        "from":1048
        , "to":1063
      }
      , {
        "from":1048
        , "to":1061
      }
      , {
        "from":1048
        , "to":1060
      }
      , {
        "from":1060
        , "to":1061
      }
      , {
        "from":1061
        , "to":1062
      }
      , {
        "from":1062
        , "to":1068
      }
      , {
        "from":1049
        , "to":1050
      }
      , {
        "from":1050
        , "to":1057
      }
      , {
        "from":1050
        , "to":1056
      }
      , {
        "from":1056
        , "to":1057
      }
      , {
        "from":1057
        , "to":1058
      }
      , {
        "from":1058
        , "to":1059
      }
      , {
        "from":1059
        , "to":1067
      }
      , {
        "from":1051
        , "to":1064
      }
      , {
        "from":1052
        , "to":1053
      }
      , {
        "from":1053
        , "to":1065
      }
      , {
        "from":1054
        , "to":1055
      }
      , {
        "from":1055
        , "to":1066
      }
      , {
        "from":21
        , "to":23
      }
      , {
        "from":1073
        , "to":1074
      }
      , {
        "from":1090
        , "to":1091
      }
      , {
        "from":1090
        , "to":1098
      }
      , {
        "from":1087
        , "to":1089
      }
      , {
        "from":1087
        , "to":1088
      }
      , {
        "from":1087
        , "to":1100
      }
      , {
        "from":1081
        , "to":1102
      }
      , {
        "from":1081
        , "to":1082
      }
      , {
        "from":1081
        , "to":1085
      }
      , {
        "from":1081
        , "to":1070
      }
      , {
        "from":1072
        , "to":1074
      }
      , {
        "from":1074
        , "to":1096
      }
      , {
        "from":1074
        , "to":1094
      }
      , {
        "from":1075
        , "to":1077
      }
      , {
        "from":1076
        , "to":1077
      }
      , {
        "from":1077
        , "to":1086
      }
      , {
        "from":1077
        , "to":1070
      }
      , {
        "from":1078
        , "to":1079
      }
      , {
        "from":1079
        , "to":1084
      }
      , {
        "from":1079
        , "to":1070
      }
      , {
        "from":1080
        , "to":1082
      }
      , {
        "from":1082
        , "to":1083
      }
      , {
        "from":1082
        , "to":1070
      }
      , {
        "from":1083
        , "to":1084
      }
      , {
        "from":1084
        , "to":1089
      }
      , {
        "from":1084
        , "to":1088
      }
      , {
        "from":1084
        , "to":1085
      }
      , {
        "from":1085
        , "to":1086
      }
      , {
        "from":1086
        , "to":1070
      }
      , {
        "from":1088
        , "to":1089
      }
      , {
        "from":1089
        , "to":1091
      }
      , {
        "from":1091
        , "to":1092
      }
      , {
        "from":1092
        , "to":1070
      }
      , {
        "from":1093
        , "to":1094
      }
      , {
        "from":1094
        , "to":1070
      }
      , {
        "from":23
        , "to":24
      }
      , {
        "from":1108
        , "to":1109
      }
      , {
        "from":1110
        , "to":1121
      }
      , {
        "from":1110
        , "to":1111
      }
      , {
        "from":1110
        , "to":1113
      }
      , {
        "from":1111
        , "to":1105
      }
      , {
        "from":1114
        , "to":1115
      }
      , {
        "from":1114
        , "to":1105
      }
      , {
        "from":1112
        , "to":1113
      }
      , {
        "from":1112
        , "to":1105
      }
      , {
        "from":1113
        , "to":1105
      }
      , {
        "from":1123
        , "to":1105
      }
      , {
        "from":1125
        , "to":1105
      }
      , {
        "from":1127
        , "to":1105
      }
      , {
        "from":1129
        , "to":1105
      }
      , {
        "from":1107
        , "to":1109
      }
      , {
        "from":1109
        , "to":1119
      }
      , {
        "from":1109
        , "to":1115
      }
      , {
        "from":1115
        , "to":1105
      }
      , {
        "from":24
        , "to":26
      }
      , {
        "from":1147
        , "to":1155
      }
      , {
        "from":1147
        , "to":1148
      }
      , {
        "from":1134
        , "to":1157
      }
      , {
        "from":1134
        , "to":1136
      }
      , {
        "from":1134
        , "to":1142
      }
      , {
        "from":1159
        , "to":1132
      }
      , {
        "from":1161
        , "to":1132
      }
      , {
        "from":1135
        , "to":1136
      }
      , {
        "from":1135
        , "to":1132
      }
      , {
        "from":1136
        , "to":1138
      }
      , {
        "from":1139
        , "to":1140
      }
      , {
        "from":1139
        , "to":1132
      }
      , {
        "from":1144
        , "to":1148
      }
      , {
        "from":1144
        , "to":1145
      }
      , {
        "from":1144
        , "to":1132
      }
      , {
        "from":1148
        , "to":1132
      }
      , {
        "from":1163
        , "to":1132
      }
      , {
        "from":1165
        , "to":1132
      }
      , {
        "from":1137
        , "to":1138
      }
      , {
        "from":1137
        , "to":1132
      }
      , {
        "from":1138
        , "to":1140
      }
      , {
        "from":1140
        , "to":1145
      }
      , {
        "from":1145
        , "to":1146
      }
      , {
        "from":1146
        , "to":1132
      }
      , {
        "from":1141
        , "to":1142
      }
      , {
        "from":1141
        , "to":1132
      }
      , {
        "from":1142
        , "to":1143
      }
      , {
        "from":1143
        , "to":1132
      }
      , {
        "from":26
        , "to":28
      }
      , {
        "from":1170
        , "to":1171
      }
      , {
        "from":1170
        , "to":1179
      }
      , {
        "from":1171
        , "to":1173
      }
      , {
        "from":1181
        , "to":1168
      }
      , {
        "from":1183
        , "to":1168
      }
      , {
        "from":1185
        , "to":1168
      }
      , {
        "from":1187
        , "to":1168
      }
      , {
        "from":1174
        , "to":1175
      }
      , {
        "from":1174
        , "to":1168
      }
      , {
        "from":1175
        , "to":1168
      }
      , {
        "from":1189
        , "to":1168
      }
      , {
        "from":1191
        , "to":1168
      }
      , {
        "from":1193
        , "to":1168
      }
      , {
        "from":1195
        , "to":1168
      }
      , {
        "from":1197
        , "to":1168
      }
      , {
        "from":1172
        , "to":1173
      }
      , {
        "from":1172
        , "to":1168
      }
      , {
        "from":1173
        , "to":1168
      }
      , {
        "from":1199
        , "to":1168
      }
      , {
        "from":28
        , "to":31
      }
      , {
        "from":1204
        , "to":1205
      }
      , {
        "from":1204
        , "to":1213
      }
      , {
        "from":1205
        , "to":1207
      }
      , {
        "from":1215
        , "to":1202
      }
      , {
        "from":1217
        , "to":1202
      }
      , {
        "from":1219
        , "to":1202
      }
      , {
        "from":1221
        , "to":1202
      }
      , {
        "from":1208
        , "to":1209
      }
      , {
        "from":1208
        , "to":1202
      }
      , {
        "from":1209
        , "to":1202
      }
      , {
        "from":1223
        , "to":1202
      }
      , {
        "from":1225
        , "to":1202
      }
      , {
        "from":1227
        , "to":1202
      }
      , {
        "from":1229
        , "to":1202
      }
      , {
        "from":1231
        , "to":1202
      }
      , {
        "from":1233
        , "to":1202
      }
      , {
        "from":1235
        , "to":1202
      }
      , {
        "from":1237
        , "to":1202
      }
      , {
        "from":1206
        , "to":1207
      }
      , {
        "from":1206
        , "to":1202
      }
      , {
        "from":1207
        , "to":1202
      }
      , {
        "from":31
        , "to":30
      }
      , {
        "from":309
        , "to":310
      }
      , {
        "from":309
        , "to":312
      }
      , {
        "from":309
        , "to":311
      }
      , {
        "from":1246
        , "to":1253
      }
      , {
        "from":1246
        , "to":1247
      }
      , {
        "from":1247
        , "to":1249
      }
      , {
        "from":1242
        , "to":1244
      }
      , {
        "from":1242
        , "to":1240
      }
      , {
        "from":1243
        , "to":1254
      }
      , {
        "from":1243
        , "to":1244
      }
      , {
        "from":1244
        , "to":1245
      }
      , {
        "from":1245
        , "to":1240
      }
      , {
        "from":1254
        , "to":1240
      }
      , {
        "from":1269
        , "to":1240
      }
      , {
        "from":1275
        , "to":1240
      }
      , {
        "from":1252
        , "to":1240
      }
      , {
        "from":1279
        , "to":1240
      }
      , {
        "from":1283
        , "to":1240
      }
      , {
        "from":1248
        , "to":1249
      }
      , {
        "from":1249
        , "to":1251
      }
      , {
        "from":1250
        , "to":1251
      }
      , {
        "from":1251
        , "to":1240
      }
      , {
        "from":310
        , "to":311
      }
      , {
        "from":311
        , "to":312
      }
      , {
        "from":1294
        , "to":1285
      }
      , {
        "from":1293
        , "to":1285
      }
      , {
        "from":1292
        , "to":1285
      }
      , {
        "from":1291
        , "to":1285
      }
      , {
        "from":1290
        , "to":1285
      }
      , {
        "from":1289
        , "to":1285
      }
      , {
        "from":1288
        , "to":1285
      }
      , {
        "from":1287
        , "to":1285
      }
      , {
        "from":30
        , "to":28
      }
      , {
        "from":30
        , "to":29
      }
      , {
        "from":29
        , "to":26
      }
      , {
        "from":29
        , "to":27
      }
      , {
        "from":27
        , "to":24
      }
      , {
        "from":27
        , "to":25
      }
      , {
        "from":25
        , "to":23
      }
      , {
        "from":25
        , "to":22
      }
      , {
        "from":22
        , "to":21
      }
      , {
        "from":22
        , "to":20
      }
    ]
  }
  , "4":
  {
    "nodes":
    [
      {
        "name":"kernel_BFeeder.B0"
        , "id":32
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":313
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":341
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_BFeeder.B1"
        , "id":33
        , "start":"2"
        , "end":"40"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 17"
            , "id":315
            , "start":"2"
            , "end":"10"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_kernel_bfeeders_c0_enter1_kernel_bfeeder_14834_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":1296
                , "start":"6"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 18"
            , "id":316
            , "start":"10"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_while_cond_kernel_bfeeders_c1_enter_kernel_bfeeder_14834_4gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"8"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'_243,_BFeeder_cycle_temp'"
                , "id":1300
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_243,_BFeeder_cycle_temp'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":340
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1301
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"6144 (0x1800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":357
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1302
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":358
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1303
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":358
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1304
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":466
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1298
                , "start":"14"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"56"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"RD"
            , "id":317
            , "start":"18"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Channel Read"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Channel Name":"_BLoader_channel"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":361
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 19"
            , "id":318
            , "start":"18"
            , "end":"40"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c2_in_while_cond_kernel_bfeeders_c2_enter_kernel_bfeeder_14834_8gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"16"
                , "Cluster Latency":"22"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"_BFeeder_DB_0_ibuffer"
                , "id":1308
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_BFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1309
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_BFeeder_DB_0_ibuffer"
                , "id":1311
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_BFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1312
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_BFeeder_DB_0_ibuffer"
                , "id":1314
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_BFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1315
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_BFeeder_DB_0_ibuffer"
                , "id":1317
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_BFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1318
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_BFeeder_DB_0_ibuffer"
                , "id":1320
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_BFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1321
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_BFeeder_DB_0_ibuffer"
                , "id":1323
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_BFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1324
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_BFeeder_DB_0_ibuffer"
                , "id":1326
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_BFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1327
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"_BFeeder_DB_0_ibuffer"
                , "id":1329
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"_BFeeder_DB_0_ibuffer"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1330
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":361
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1332
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":387
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1333
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":387
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1377
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":387
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1378
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":387
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1422
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":387
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1423
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":387
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1467
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":387
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1468
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":387
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1353
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1356
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1359
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1362
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1365
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1368
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1371
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1374
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1398
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1401
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1404
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1407
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1410
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1413
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1416
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1419
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1443
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1446
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1449
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1452
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1455
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1458
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1461
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1464
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1488
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1491
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1494
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1497
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1500
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1503
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1506
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_BFeeder_channel_array'"
                , "id":1509
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_BFeeder_channel_array'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":336
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1334
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1335
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1336
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"8191 (0x1FFF)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":397
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1338
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-6144 (0xFFFFE800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":405
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1341
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":424
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1342
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":425
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1349
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":447
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1337
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":398
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1339
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":407
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1340
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":409
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1346
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":409
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1343
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1344
                , "start":"21"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1345
                , "start":"22"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"20"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1347
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1350
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1351
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1348
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"7"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":434
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1352
                , "start":"25"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1375
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1372
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1369
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1366
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1363
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1360
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1357
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1354
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1379
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1380
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1381
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"8191 (0x1FFF)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":397
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1383
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-6144 (0xFFFFE800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":405
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1386
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":424
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1387
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":425
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1394
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":447
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1382
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":398
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1384
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":407
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1385
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":409
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1391
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":409
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1388
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1389
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1390
                , "start":"23"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"21"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1392
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1395
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1396
                , "start":"25"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"23"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1393
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"6"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":434
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1397
                , "start":"27"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1420
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1417
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1414
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1411
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1408
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1405
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1402
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1399
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1424
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1425
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1426
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"8191 (0x1FFF)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":397
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1428
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-6144 (0xFFFFE800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":405
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1431
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":424
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1432
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":425
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1439
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":447
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1427
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":398
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1429
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":407
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1430
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":409
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1436
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":409
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1433
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1434
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1435
                , "start":"25"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"23"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1437
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1440
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1441
                , "start":"27"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"25"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1438
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"8"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":434
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1442
                , "start":"29"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1465
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1462
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1459
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1456
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1453
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1450
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1447
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1444
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1469
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1470
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"5"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1471
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"8191 (0x1FFF)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":397
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1473
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-6144 (0xFFFFE800)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":405
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1476
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":424
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1477
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":425
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1484
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":447
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1472
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":398
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1474
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":407
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1475
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":409
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1481
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":409
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1478
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1479
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1480
                , "start":"27"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1482
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":427
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1485
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1486
                , "start":"29"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"27"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1483
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"9"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":434
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1487
                , "start":"31"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1510
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1507
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1504
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1501
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1498
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1495
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1492
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1489
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1306
                , "start":"36"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"2064"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":319
            , "start":"40"
            , "end":"40"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Channel Write"
                , "Width":"2048 bits"
                , "Depth":"256"
                , "Channel Name":"_BFeeder_channel"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"38"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":461
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":32
        , "to":33
      }
      , {
        "from":315
        , "to":316
      }
      , {
        "from":315
        , "to":318
      }
      , {
        "from":316
        , "to":317
      }
      , {
        "from":316
        , "to":318
      }
      , {
        "from":1300
        , "to":1304
      }
      , {
        "from":1300
        , "to":1301
      }
      , {
        "from":1300
        , "to":1298
      }
      , {
        "from":1301
        , "to":1302
      }
      , {
        "from":1302
        , "to":1303
      }
      , {
        "from":1302
        , "to":1298
      }
      , {
        "from":1303
        , "to":1298
      }
      , {
        "from":317
        , "to":318
      }
      , {
        "from":318
        , "to":319
      }
      , {
        "from":1308
        , "to":1309
      }
      , {
        "from":1309
        , "to":1332
      }
      , {
        "from":1311
        , "to":1312
      }
      , {
        "from":1312
        , "to":1332
      }
      , {
        "from":1314
        , "to":1315
      }
      , {
        "from":1315
        , "to":1332
      }
      , {
        "from":1317
        , "to":1318
      }
      , {
        "from":1318
        , "to":1332
      }
      , {
        "from":1320
        , "to":1321
      }
      , {
        "from":1321
        , "to":1332
      }
      , {
        "from":1323
        , "to":1324
      }
      , {
        "from":1324
        , "to":1332
      }
      , {
        "from":1326
        , "to":1327
      }
      , {
        "from":1327
        , "to":1332
      }
      , {
        "from":1329
        , "to":1330
      }
      , {
        "from":1330
        , "to":1332
      }
      , {
        "from":1332
        , "to":1333
      }
      , {
        "from":1333
        , "to":1377
      }
      , {
        "from":1333
        , "to":1347
      }
      , {
        "from":1377
        , "to":1378
      }
      , {
        "from":1378
        , "to":1422
      }
      , {
        "from":1378
        , "to":1392
      }
      , {
        "from":1422
        , "to":1423
      }
      , {
        "from":1423
        , "to":1467
      }
      , {
        "from":1423
        , "to":1437
      }
      , {
        "from":1467
        , "to":1468
      }
      , {
        "from":1468
        , "to":1482
      }
      , {
        "from":1353
        , "to":1354
      }
      , {
        "from":1356
        , "to":1357
      }
      , {
        "from":1359
        , "to":1360
      }
      , {
        "from":1362
        , "to":1363
      }
      , {
        "from":1365
        , "to":1366
      }
      , {
        "from":1368
        , "to":1369
      }
      , {
        "from":1371
        , "to":1372
      }
      , {
        "from":1374
        , "to":1375
      }
      , {
        "from":1398
        , "to":1399
      }
      , {
        "from":1401
        , "to":1402
      }
      , {
        "from":1404
        , "to":1405
      }
      , {
        "from":1407
        , "to":1408
      }
      , {
        "from":1410
        , "to":1411
      }
      , {
        "from":1413
        , "to":1414
      }
      , {
        "from":1416
        , "to":1417
      }
      , {
        "from":1419
        , "to":1420
      }
      , {
        "from":1443
        , "to":1444
      }
      , {
        "from":1446
        , "to":1447
      }
      , {
        "from":1449
        , "to":1450
      }
      , {
        "from":1452
        , "to":1453
      }
      , {
        "from":1455
        , "to":1456
      }
      , {
        "from":1458
        , "to":1459
      }
      , {
        "from":1461
        , "to":1462
      }
      , {
        "from":1464
        , "to":1465
      }
      , {
        "from":1488
        , "to":1489
      }
      , {
        "from":1491
        , "to":1492
      }
      , {
        "from":1494
        , "to":1495
      }
      , {
        "from":1497
        , "to":1498
      }
      , {
        "from":1500
        , "to":1501
      }
      , {
        "from":1503
        , "to":1504
      }
      , {
        "from":1506
        , "to":1507
      }
      , {
        "from":1509
        , "to":1510
      }
      , {
        "from":1334
        , "to":1335
      }
      , {
        "from":1335
        , "to":1379
      }
      , {
        "from":1335
        , "to":1348
      }
      , {
        "from":1335
        , "to":1343
      }
      , {
        "from":1335
        , "to":1339
      }
      , {
        "from":1335
        , "to":1336
      }
      , {
        "from":1335
        , "to":1351
      }
      , {
        "from":1336
        , "to":1337
      }
      , {
        "from":1336
        , "to":1349
      }
      , {
        "from":1336
        , "to":1338
      }
      , {
        "from":1338
        , "to":1342
      }
      , {
        "from":1338
        , "to":1341
      }
      , {
        "from":1341
        , "to":1345
      }
      , {
        "from":1342
        , "to":1345
      }
      , {
        "from":1349
        , "to":1351
      }
      , {
        "from":1337
        , "to":1346
      }
      , {
        "from":1339
        , "to":1340
      }
      , {
        "from":1340
        , "to":1346
      }
      , {
        "from":1346
        , "to":1347
      }
      , {
        "from":1343
        , "to":1344
      }
      , {
        "from":1344
        , "to":1350
      }
      , {
        "from":1344
        , "to":1345
      }
      , {
        "from":1345
        , "to":1347
      }
      , {
        "from":1350
        , "to":1351
      }
      , {
        "from":1351
        , "to":1352
      }
      , {
        "from":1348
        , "to":1375
      }
      , {
        "from":1348
        , "to":1372
      }
      , {
        "from":1348
        , "to":1369
      }
      , {
        "from":1348
        , "to":1366
      }
      , {
        "from":1348
        , "to":1363
      }
      , {
        "from":1348
        , "to":1360
      }
      , {
        "from":1348
        , "to":1357
      }
      , {
        "from":1348
        , "to":1354
      }
      , {
        "from":1348
        , "to":1352
      }
      , {
        "from":1352
        , "to":1354
      }
      , {
        "from":1352
        , "to":1357
      }
      , {
        "from":1352
        , "to":1360
      }
      , {
        "from":1352
        , "to":1363
      }
      , {
        "from":1352
        , "to":1366
      }
      , {
        "from":1352
        , "to":1369
      }
      , {
        "from":1352
        , "to":1372
      }
      , {
        "from":1352
        , "to":1375
      }
      , {
        "from":1375
        , "to":1306
      }
      , {
        "from":1372
        , "to":1306
      }
      , {
        "from":1369
        , "to":1306
      }
      , {
        "from":1366
        , "to":1306
      }
      , {
        "from":1363
        , "to":1306
      }
      , {
        "from":1360
        , "to":1306
      }
      , {
        "from":1357
        , "to":1306
      }
      , {
        "from":1354
        , "to":1306
      }
      , {
        "from":1379
        , "to":1380
      }
      , {
        "from":1380
        , "to":1424
      }
      , {
        "from":1380
        , "to":1393
      }
      , {
        "from":1380
        , "to":1388
      }
      , {
        "from":1380
        , "to":1384
      }
      , {
        "from":1380
        , "to":1381
      }
      , {
        "from":1380
        , "to":1396
      }
      , {
        "from":1381
        , "to":1382
      }
      , {
        "from":1381
        , "to":1394
      }
      , {
        "from":1381
        , "to":1383
      }
      , {
        "from":1383
        , "to":1387
      }
      , {
        "from":1383
        , "to":1386
      }
      , {
        "from":1386
        , "to":1390
      }
      , {
        "from":1387
        , "to":1390
      }
      , {
        "from":1394
        , "to":1396
      }
      , {
        "from":1382
        , "to":1391
      }
      , {
        "from":1384
        , "to":1385
      }
      , {
        "from":1385
        , "to":1391
      }
      , {
        "from":1391
        , "to":1392
      }
      , {
        "from":1388
        , "to":1389
      }
      , {
        "from":1389
        , "to":1395
      }
      , {
        "from":1389
        , "to":1390
      }
      , {
        "from":1390
        , "to":1392
      }
      , {
        "from":1395
        , "to":1396
      }
      , {
        "from":1396
        , "to":1397
      }
      , {
        "from":1393
        , "to":1420
      }
      , {
        "from":1393
        , "to":1417
      }
      , {
        "from":1393
        , "to":1414
      }
      , {
        "from":1393
        , "to":1411
      }
      , {
        "from":1393
        , "to":1408
      }
      , {
        "from":1393
        , "to":1405
      }
      , {
        "from":1393
        , "to":1402
      }
      , {
        "from":1393
        , "to":1399
      }
      , {
        "from":1393
        , "to":1397
      }
      , {
        "from":1397
        , "to":1399
      }
      , {
        "from":1397
        , "to":1402
      }
      , {
        "from":1397
        , "to":1405
      }
      , {
        "from":1397
        , "to":1408
      }
      , {
        "from":1397
        , "to":1411
      }
      , {
        "from":1397
        , "to":1414
      }
      , {
        "from":1397
        , "to":1417
      }
      , {
        "from":1397
        , "to":1420
      }
      , {
        "from":1420
        , "to":1306
      }
      , {
        "from":1417
        , "to":1306
      }
      , {
        "from":1414
        , "to":1306
      }
      , {
        "from":1411
        , "to":1306
      }
      , {
        "from":1408
        , "to":1306
      }
      , {
        "from":1405
        , "to":1306
      }
      , {
        "from":1402
        , "to":1306
      }
      , {
        "from":1399
        , "to":1306
      }
      , {
        "from":1424
        , "to":1425
      }
      , {
        "from":1425
        , "to":1469
      }
      , {
        "from":1425
        , "to":1438
      }
      , {
        "from":1425
        , "to":1433
      }
      , {
        "from":1425
        , "to":1429
      }
      , {
        "from":1425
        , "to":1426
      }
      , {
        "from":1425
        , "to":1441
      }
      , {
        "from":1426
        , "to":1427
      }
      , {
        "from":1426
        , "to":1439
      }
      , {
        "from":1426
        , "to":1428
      }
      , {
        "from":1428
        , "to":1432
      }
      , {
        "from":1428
        , "to":1431
      }
      , {
        "from":1431
        , "to":1435
      }
      , {
        "from":1432
        , "to":1435
      }
      , {
        "from":1439
        , "to":1441
      }
      , {
        "from":1427
        , "to":1436
      }
      , {
        "from":1429
        , "to":1430
      }
      , {
        "from":1430
        , "to":1436
      }
      , {
        "from":1436
        , "to":1437
      }
      , {
        "from":1433
        , "to":1434
      }
      , {
        "from":1434
        , "to":1440
      }
      , {
        "from":1434
        , "to":1435
      }
      , {
        "from":1435
        , "to":1437
      }
      , {
        "from":1440
        , "to":1441
      }
      , {
        "from":1441
        , "to":1442
      }
      , {
        "from":1438
        , "to":1465
      }
      , {
        "from":1438
        , "to":1462
      }
      , {
        "from":1438
        , "to":1459
      }
      , {
        "from":1438
        , "to":1456
      }
      , {
        "from":1438
        , "to":1453
      }
      , {
        "from":1438
        , "to":1450
      }
      , {
        "from":1438
        , "to":1447
      }
      , {
        "from":1438
        , "to":1444
      }
      , {
        "from":1438
        , "to":1442
      }
      , {
        "from":1442
        , "to":1444
      }
      , {
        "from":1442
        , "to":1447
      }
      , {
        "from":1442
        , "to":1450
      }
      , {
        "from":1442
        , "to":1453
      }
      , {
        "from":1442
        , "to":1456
      }
      , {
        "from":1442
        , "to":1459
      }
      , {
        "from":1442
        , "to":1462
      }
      , {
        "from":1442
        , "to":1465
      }
      , {
        "from":1465
        , "to":1306
      }
      , {
        "from":1462
        , "to":1306
      }
      , {
        "from":1459
        , "to":1306
      }
      , {
        "from":1456
        , "to":1306
      }
      , {
        "from":1453
        , "to":1306
      }
      , {
        "from":1450
        , "to":1306
      }
      , {
        "from":1447
        , "to":1306
      }
      , {
        "from":1444
        , "to":1306
      }
      , {
        "from":1469
        , "to":1470
      }
      , {
        "from":1470
        , "to":1483
      }
      , {
        "from":1470
        , "to":1478
      }
      , {
        "from":1470
        , "to":1474
      }
      , {
        "from":1470
        , "to":1471
      }
      , {
        "from":1470
        , "to":1486
      }
      , {
        "from":1471
        , "to":1472
      }
      , {
        "from":1471
        , "to":1484
      }
      , {
        "from":1471
        , "to":1473
      }
      , {
        "from":1473
        , "to":1477
      }
      , {
        "from":1473
        , "to":1476
      }
      , {
        "from":1476
        , "to":1480
      }
      , {
        "from":1477
        , "to":1480
      }
      , {
        "from":1484
        , "to":1486
      }
      , {
        "from":1472
        , "to":1481
      }
      , {
        "from":1474
        , "to":1475
      }
      , {
        "from":1475
        , "to":1481
      }
      , {
        "from":1481
        , "to":1482
      }
      , {
        "from":1478
        , "to":1479
      }
      , {
        "from":1479
        , "to":1485
      }
      , {
        "from":1479
        , "to":1480
      }
      , {
        "from":1480
        , "to":1482
      }
      , {
        "from":1485
        , "to":1486
      }
      , {
        "from":1486
        , "to":1487
      }
      , {
        "from":1483
        , "to":1510
      }
      , {
        "from":1483
        , "to":1507
      }
      , {
        "from":1483
        , "to":1504
      }
      , {
        "from":1483
        , "to":1501
      }
      , {
        "from":1483
        , "to":1498
      }
      , {
        "from":1483
        , "to":1495
      }
      , {
        "from":1483
        , "to":1492
      }
      , {
        "from":1483
        , "to":1489
      }
      , {
        "from":1483
        , "to":1487
      }
      , {
        "from":1483
        , "to":1306
      }
      , {
        "from":1487
        , "to":1489
      }
      , {
        "from":1487
        , "to":1492
      }
      , {
        "from":1487
        , "to":1495
      }
      , {
        "from":1487
        , "to":1498
      }
      , {
        "from":1487
        , "to":1501
      }
      , {
        "from":1487
        , "to":1504
      }
      , {
        "from":1487
        , "to":1507
      }
      , {
        "from":1487
        , "to":1510
      }
      , {
        "from":1510
        , "to":1306
      }
      , {
        "from":1507
        , "to":1306
      }
      , {
        "from":1504
        , "to":1306
      }
      , {
        "from":1501
        , "to":1306
      }
      , {
        "from":1498
        , "to":1306
      }
      , {
        "from":1495
        , "to":1306
      }
      , {
        "from":1492
        , "to":1306
      }
      , {
        "from":1489
        , "to":1306
      }
    ]
  }
  , "5":
  {
    "nodes":
    [
      {
        "name":"kernel_Out.B0"
        , "id":34
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 20"
            , "id":321
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_kernel_outs_c0_enter_kernel_out_17771_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"A_extent_1"
                , "id":1514
                , "start":"0"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":473
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1515
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":491
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1526
                , "start":"3"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1527
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1528
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1534
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1529
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":491
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"B_extent_0"
                , "id":1516
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":474
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1517
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":495
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1522
                , "start":"2"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1523
                , "start":"3"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1524
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1525
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1533
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"A_extent_0"
                , "id":1518
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'A_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":472
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1530
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"B_extent_0"
                , "id":1519
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":474
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1531
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"A_extent_1"
                , "id":1520
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":473
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1521
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1532
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1512
                , "start":"5"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":320
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":472
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Out.B2"
        , "id":36
        , "start":"9"
        , "end":"22"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 21"
            , "id":323
            , "start":"9"
            , "end":"22"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_outs_c0_enter66517_kernel_out_17976_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"13"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'_X_s0_i,_X_s0_k,_248'"
                , "id":1539
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_X_s0_i,_X_s0_k,_248'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1561
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1569
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1558
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1571
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_X_s0_i'"
                , "id":1550
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_X_s0_i'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1573
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1538
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1540
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1567
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1541
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1542
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":496
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1543
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1544
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1545
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1546
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":499
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1547
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":498
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1548
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1549
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":491
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1551
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":499
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1552
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":499
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1553
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":500
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1554
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":500
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1555
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1556
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1557
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1559
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":496
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1560
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":496
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1562
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":496
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1563
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":496
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1564
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1565
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1536
                , "start":"18"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"208"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_Out.B4"
        , "id":38
        , "start":"22"
        , "end":"30"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 22"
            , "id":337
            , "start":"22"
            , "end":"30"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body7_kernel_outs_c0_enter66578_kernel_out_18249_13"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'_X_s0_j'"
                , "id":1579
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_X_s0_j'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1581
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1587
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1589
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1591
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":499
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1593
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":499
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1595
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1597
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1599
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1601
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":496
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1603
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1578
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1580
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1582
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1585
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":496
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1576
                , "start":"26"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"432"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_Out.B5"
        , "id":39
        , "start":"30"
        , "end":"37"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 23"
            , "id":366
            , "start":"31"
            , "end":"37"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond16_preheader_kernel_outs_c0_enter67019_kernel_out_18590_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1640
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1638
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":496
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1636
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1634
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1614
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1632
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":499
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1630
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":499
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1609
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1611
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":631
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1628
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_X_s0_k'"
                , "id":1608
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_X_s0_k'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1612
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":632
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1610
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":587
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1626
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":500
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1613
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1615
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"15"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_iter_temp'"
                , "id":1623
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_iter_temp'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":487
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1624
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"8192 (0x2000)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":503
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1621
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":500
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1605
                , "start":"33"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"760"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_Out.B7"
        , "id":41
        , "start":"37"
        , "end":"184"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 24"
            , "id":419
            , "start":"38"
            , "end":"45"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond20_preheader_kernel_outs_c0_enter680210_kernel_out_19120_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"7"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1703
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":503
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_305,_304'"
                , "id":1654
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_305,_304'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"'_279,_281'"
                , "id":1652
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_279,_281'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":587
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1715
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1713
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1700
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1711
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":496
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1648
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1674
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"4"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1675
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"4"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1677
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1680
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"4"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1683
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1689
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"20"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1687
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1682
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1678
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1685
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"6-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1647
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":499
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1649
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":499
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1709
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_303'"
                , "id":1707
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_303'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1705
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1646
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1656
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":507
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1673
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":507
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1686
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":507
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1655
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":505
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1657
                , "start":"39"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":646
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1658
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":646
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1659
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":650
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1676
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":505
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1679
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":505
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1684
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":505
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1650
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"4"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":503
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1651
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":589
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1653
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":629
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1660
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":652
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1681
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":503
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1688
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":503
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1643
                , "start":"41"
                , "end":"45"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"632"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"RD"
            , "id":420
            , "start":"46"
            , "end":"46"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Channel Read"
                , "Width":"2048 bits"
                , "Depth":"256"
                , "Channel Name":"_BFeeder_channel"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"9"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":535
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":421
            , "start":"46"
            , "end":"46"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Channel Read"
                , "Width":"4096 bits"
                , "Depth":"256"
                , "Channel Name":"_AFeeder_channel"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"9"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":538
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 25"
            , "id":422
            , "start":"46"
            , "end":"184"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_cond20_preheader_kernel_outs_c1_enter_kernel_out_19120_8gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"9"
                , "Cluster Latency":"138"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Select"
                , "id":2143
                , "start":"46"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":2142
                , "start":"46"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"6"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"'_319,_257'"
                , "id":2145
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_319,_257'"
                    , "Max Fanout":"98"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":499
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2789
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":655
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":2810
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":487
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2900
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":711
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":2901
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":487
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2902
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":507
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2903
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":487
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2904
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":487
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":2905
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":487
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2906
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"512 (0x200)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":505
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2907
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":487
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2908
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":487
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2909
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":487
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1724
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"9"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":493
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1721
                , "start":"171"
                , "end":"171"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"134"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1722
                , "start":"171"
                , "end":"171"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"134"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1723
                , "start":"172"
                , "end":"172"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"135"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1725
                , "start":"172"
                , "end":"172"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"135"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1962
                , "start":"171"
                , "end":"171"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"134"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1963
                , "start":"171"
                , "end":"171"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"134"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1964
                , "start":"171"
                , "end":"171"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"134"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1726
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1727
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1728
                , "start":"173"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1729
                , "start":"174"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"137"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1965
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1966
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1967
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1730
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1731
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1732
                , "start":"175"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1733
                , "start":"176"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1968
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1969
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1970
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1734
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1735
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1736
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1737
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1971
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1972
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1973
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1738
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1739
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1740
                , "start":"180"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1741
                , "start":"180"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1974
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1975
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1976
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1742
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1743
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1744
                , "start":"182"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1745
                , "start":"182"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1977
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1978
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1979
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1746
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1747
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1748
                , "start":"184"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1749
                , "start":"184"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1980
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1981
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1982
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1750
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1751
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1752
                , "start":"174"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"137"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1753
                , "start":"174"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"137"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1983
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1984
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1985
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1754
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1755
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1756
                , "start":"174"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"137"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1757
                , "start":"174"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"137"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1986
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1987
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1988
                , "start":"173"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1758
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1759
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1760
                , "start":"176"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1761
                , "start":"176"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1989
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1990
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1991
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1762
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1763
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1764
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1765
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1992
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1993
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1994
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1766
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1767
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1768
                , "start":"180"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1769
                , "start":"180"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1995
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1996
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1997
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1770
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1771
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1772
                , "start":"181"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1773
                , "start":"182"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1998
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1999
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2000
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1774
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1775
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1776
                , "start":"184"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1777
                , "start":"184"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2001
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2002
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2003
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1778
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1779
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1780
                , "start":"176"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1781
                , "start":"176"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2004
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2005
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2006
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1782
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1783
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1784
                , "start":"176"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1785
                , "start":"176"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2007
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2008
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2009
                , "start":"175"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1786
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1787
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1788
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1789
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2010
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2011
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2012
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1790
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1791
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1792
                , "start":"180"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1793
                , "start":"180"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2013
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2014
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2015
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1794
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1795
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1796
                , "start":"182"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1797
                , "start":"182"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2016
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2017
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2018
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1798
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1799
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1800
                , "start":"184"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1801
                , "start":"184"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2019
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2020
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2021
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1802
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1803
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1804
                , "start":"186"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"149"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1805
                , "start":"186"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"149"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2022
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2023
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2024
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1806
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1807
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1808
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1809
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2025
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2026
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2027
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1810
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1811
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1812
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1813
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2028
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2029
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2030
                , "start":"177"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1814
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1815
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1816
                , "start":"180"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1817
                , "start":"180"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2031
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2032
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2033
                , "start":"179"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1818
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1819
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1820
                , "start":"182"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1821
                , "start":"182"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2034
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2035
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2036
                , "start":"181"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1822
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1823
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1824
                , "start":"183"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1825
                , "start":"184"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2037
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2038
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2039
                , "start":"183"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1826
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1827
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1828
                , "start":"186"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"149"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1829
                , "start":"186"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"149"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2040
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2041
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2042
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1830
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1831
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1832
                , "start":"188"
                , "end":"188"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"151"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_pipe_shreg'"
                , "id":1833
                , "start":"188"
                , "end":"188"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"151"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2043
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2044
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2045
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1834
                , "start":"114"
                , "end":"114"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"77"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1835
                , "start":"114"
                , "end":"114"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"77"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1836
                , "start":"114"
                , "end":"114"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"77"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1837
                , "start":"114"
                , "end":"114"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"77"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2341
                , "start":"114"
                , "end":"115"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"77"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2342
                , "start":"115"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"78"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2046
                , "start":"114"
                , "end":"114"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"77"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2047
                , "start":"114"
                , "end":"114"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"77"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2048
                , "start":"114"
                , "end":"114"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"77"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1838
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1839
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1840
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1841
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2397
                , "start":"116"
                , "end":"117"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2398
                , "start":"117"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"80"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2049
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2050
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2051
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1842
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1843
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1844
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1845
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2453
                , "start":"118"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2454
                , "start":"119"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"82"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2052
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2053
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2054
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1846
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1847
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1848
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1849
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2509
                , "start":"120"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2510
                , "start":"121"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"84"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2055
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2056
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2057
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1850
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1851
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1852
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1853
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2565
                , "start":"122"
                , "end":"123"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2566
                , "start":"123"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"86"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2058
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2059
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2060
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1854
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1855
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1856
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1857
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2621
                , "start":"124"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2622
                , "start":"125"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"88"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2061
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2062
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2063
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1858
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1859
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1860
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1861
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2677
                , "start":"126"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2678
                , "start":"127"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"90"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2064
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2065
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2066
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1862
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1863
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1864
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1865
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2733
                , "start":"128"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2734
                , "start":"129"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"92"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2067
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2068
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2069
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1866
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1867
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1868
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1869
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2355
                , "start":"116"
                , "end":"117"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2356
                , "start":"117"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"80"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2070
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2071
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2072
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1870
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1871
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1872
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1873
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2411
                , "start":"116"
                , "end":"117"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2412
                , "start":"117"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"80"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2073
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2074
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2075
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1874
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1875
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1876
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1877
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2467
                , "start":"118"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2468
                , "start":"119"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"82"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2076
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2077
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2078
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1878
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1879
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1880
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1881
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2523
                , "start":"120"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2524
                , "start":"121"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"84"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2079
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2080
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2081
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1882
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1883
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1884
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1885
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2579
                , "start":"122"
                , "end":"123"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2580
                , "start":"123"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"86"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2082
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2083
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2084
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1886
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1887
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1888
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1889
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2635
                , "start":"124"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2636
                , "start":"125"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"88"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2085
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2086
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2087
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1890
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1891
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1892
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1893
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2691
                , "start":"126"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2692
                , "start":"127"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"90"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2088
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2089
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2090
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1894
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1895
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1896
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1897
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2748
                , "start":"128"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2749
                , "start":"129"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"92"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2091
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2092
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2093
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1898
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1899
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1900
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1901
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2369
                , "start":"118"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2370
                , "start":"119"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"82"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2094
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2095
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2096
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1902
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1903
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1904
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1905
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2425
                , "start":"118"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2426
                , "start":"119"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"82"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2097
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2098
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2099
                , "start":"118"
                , "end":"118"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1906
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1907
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1908
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1909
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2481
                , "start":"120"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2482
                , "start":"121"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"84"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2100
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2101
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2102
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1910
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1911
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1912
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1913
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2537
                , "start":"122"
                , "end":"123"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2538
                , "start":"123"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"86"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2103
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2104
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2105
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1914
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1915
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1916
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1917
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2593
                , "start":"124"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2594
                , "start":"125"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"88"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2106
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2107
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2108
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1918
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1919
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1920
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1921
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2649
                , "start":"126"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2650
                , "start":"127"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"90"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2109
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2110
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2111
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1922
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1923
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1924
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1925
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2705
                , "start":"128"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2706
                , "start":"129"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"92"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2112
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2113
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2114
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1926
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1927
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1928
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1929
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2763
                , "start":"130"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2764
                , "start":"131"
                , "end":"132"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"94"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2115
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2116
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2117
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1930
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1931
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1932
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1933
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2383
                , "start":"120"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2384
                , "start":"121"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"84"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2118
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2119
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2120
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1934
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1935
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1936
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1937
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2439
                , "start":"120"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2440
                , "start":"121"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"84"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2121
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2122
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2123
                , "start":"120"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1938
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1939
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1940
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1941
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2495
                , "start":"122"
                , "end":"123"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2496
                , "start":"123"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"86"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2124
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2125
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2126
                , "start":"122"
                , "end":"122"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1942
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1943
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1944
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1945
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2551
                , "start":"124"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2552
                , "start":"125"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"88"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2127
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2128
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2129
                , "start":"124"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1946
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1947
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1948
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1949
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2607
                , "start":"126"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2608
                , "start":"127"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"90"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2130
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2131
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2132
                , "start":"126"
                , "end":"126"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1950
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1951
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1952
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1953
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2663
                , "start":"128"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2664
                , "start":"129"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"92"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2133
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2134
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2135
                , "start":"128"
                , "end":"128"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1954
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1955
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1956
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1957
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2719
                , "start":"130"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2720
                , "start":"131"
                , "end":"132"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"94"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2136
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2137
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2138
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_284,_Z_shreg'"
                , "id":1958
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_284,_Z_shreg'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1959
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Logical Right Shift"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1960
                , "start":"132"
                , "end":"132"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"95"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Z_shreg,_284'"
                , "id":1961
                , "start":"132"
                , "end":"132"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Z_shreg,_284'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"95"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2778
                , "start":"132"
                , "end":"133"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"95"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2779
                , "start":"133"
                , "end":"134"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"96"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2139
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2140
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":2141
                , "start":"130"
                , "end":"130"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"10-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2144
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2146
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2147
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2148
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2149
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2150
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2151
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2152
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2153
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2154
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2155
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2156
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2157
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2158
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2159
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2160
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2381
                , "start":"51"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2382
                , "start":"52"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2437
                , "start":"53"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2438
                , "start":"54"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2493
                , "start":"55"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2494
                , "start":"56"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2549
                , "start":"57"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2550
                , "start":"58"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2605
                , "start":"59"
                , "end":"62"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2606
                , "start":"60"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2661
                , "start":"61"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2662
                , "start":"62"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2717
                , "start":"63"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2718
                , "start":"64"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"27"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2776
                , "start":"65"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2777
                , "start":"66"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2161
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2162
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2163
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2164
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2165
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2166
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2167
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2168
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2169
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2170
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2171
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2172
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2173
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2174
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2175
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2176
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2367
                , "start":"49"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2368
                , "start":"50"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2423
                , "start":"51"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2424
                , "start":"52"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2479
                , "start":"53"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2480
                , "start":"54"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2535
                , "start":"55"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2536
                , "start":"56"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2591
                , "start":"57"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2592
                , "start":"58"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2647
                , "start":"59"
                , "end":"62"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2648
                , "start":"60"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2703
                , "start":"61"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2704
                , "start":"62"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2761
                , "start":"63"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2762
                , "start":"64"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2177
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2178
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2179
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2180
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2181
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2182
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2183
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2184
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2185
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2186
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2187
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2188
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2189
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2190
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2191
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":476
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2192
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2353
                , "start":"47"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2354
                , "start":"48"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2409
                , "start":"49"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2410
                , "start":"50"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2465
                , "start":"51"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2466
                , "start":"52"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2521
                , "start":"53"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2522
                , "start":"54"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2577
                , "start":"55"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2578
                , "start":"56"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2633
                , "start":"57"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2634
                , "start":"58"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2689
                , "start":"59"
                , "end":"62"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2690
                , "start":"60"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2746
                , "start":"61"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2747
                , "start":"62"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2193
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2194
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2195
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2196
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2197
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2198
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2199
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2200
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2201
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2202
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2203
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2204
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2205
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2206
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                , "id":2207
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_Y_shreg,_269,_276,_274,_BFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2208
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":535
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2339
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2340
                , "start":"48"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2395
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2396
                , "start":"50"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2451
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2452
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2507
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2508
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2563
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2564
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2619
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2620
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2675
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2676
                , "start":"60"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2731
                , "start":"61"
                , "end":"62"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2732
                , "start":"62"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":583
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2209
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2210
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2211
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2212
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2213
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2214
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2215
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2216
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2217
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2218
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2219
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2220
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2221
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2222
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2223
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2224
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2729
                , "start":"47"
                , "end":"62"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"15"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2730
                , "start":"60"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2738
                , "start":"63"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"11"
                    , "Start Cycle":"26"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2735
                , "start":"63"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2736
                , "start":"130"
                , "end":"157"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2737
                , "start":"157"
                , "end":"158"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"120"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2739
                , "start":"158"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"121"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2740
                , "start":"185"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"148"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2744
                , "start":"61"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2745
                , "start":"62"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2753
                , "start":"65"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"28"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2750
                , "start":"63"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2751
                , "start":"130"
                , "end":"157"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2752
                , "start":"157"
                , "end":"158"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"120"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2754
                , "start":"158"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"121"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2755
                , "start":"185"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"148"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2759
                , "start":"63"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2760
                , "start":"64"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"27"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2768
                , "start":"67"
                , "end":"133"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"30"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2765
                , "start":"65"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2766
                , "start":"132"
                , "end":"159"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"95"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2767
                , "start":"159"
                , "end":"160"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"122"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2769
                , "start":"160"
                , "end":"187"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"123"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2770
                , "start":"187"
                , "end":"188"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"150"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2774
                , "start":"65"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2775
                , "start":"66"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2783
                , "start":"69"
                , "end":"135"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"32"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2780
                , "start":"67"
                , "end":"133"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2781
                , "start":"134"
                , "end":"161"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"97"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2782
                , "start":"161"
                , "end":"162"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"124"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2784
                , "start":"162"
                , "end":"189"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"125"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2785
                , "start":"189"
                , "end":"190"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"152"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2225
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2226
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2227
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2228
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2229
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2230
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2231
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2232
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2233
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2234
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2235
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2236
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2237
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2238
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2239
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2240
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2673
                , "start":"57"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2674
                , "start":"58"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2682
                , "start":"61"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"11"
                    , "Start Cycle":"24"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2679
                , "start":"61"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2680
                , "start":"128"
                , "end":"155"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2681
                , "start":"155"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"118"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2683
                , "start":"156"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"119"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2684
                , "start":"183"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"146"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2686
                , "start":"184"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2831
                , "start":"184"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2832
                , "start":"185"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2687
                , "start":"59"
                , "end":"62"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2688
                , "start":"60"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2696
                , "start":"63"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"26"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2693
                , "start":"61"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2694
                , "start":"128"
                , "end":"155"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2695
                , "start":"155"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"118"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2697
                , "start":"156"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"119"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2698
                , "start":"183"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"146"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2700
                , "start":"184"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2852
                , "start":"184"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2853
                , "start":"185"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2701
                , "start":"61"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2702
                , "start":"62"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2710
                , "start":"65"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"28"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2707
                , "start":"63"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2708
                , "start":"130"
                , "end":"157"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2709
                , "start":"157"
                , "end":"158"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"120"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2711
                , "start":"158"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"121"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2712
                , "start":"185"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"148"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2714
                , "start":"186"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"149"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2873
                , "start":"186"
                , "end":"187"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"149"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2874
                , "start":"187"
                , "end":"188"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"150"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2715
                , "start":"63"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2716
                , "start":"64"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2724
                , "start":"67"
                , "end":"133"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"30"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2721
                , "start":"65"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2722
                , "start":"132"
                , "end":"159"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"95"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2723
                , "start":"159"
                , "end":"160"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"122"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2725
                , "start":"160"
                , "end":"187"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"123"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2726
                , "start":"187"
                , "end":"188"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"150"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2728
                , "start":"188"
                , "end":"188"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"151"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2894
                , "start":"188"
                , "end":"189"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"151"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2895
                , "start":"189"
                , "end":"190"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"152"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2241
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2242
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2243
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2244
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2245
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2246
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2247
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2248
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2249
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2250
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2251
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2252
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2253
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2254
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2255
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2256
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2617
                , "start":"55"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2618
                , "start":"56"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2626
                , "start":"59"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"11"
                    , "Start Cycle":"22"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2623
                , "start":"59"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2624
                , "start":"126"
                , "end":"153"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2625
                , "start":"153"
                , "end":"154"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"116"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2627
                , "start":"154"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"117"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2628
                , "start":"181"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"144"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2630
                , "start":"182"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2828
                , "start":"182"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2829
                , "start":"183"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2631
                , "start":"57"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2632
                , "start":"58"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2640
                , "start":"61"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"24"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2637
                , "start":"59"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2638
                , "start":"126"
                , "end":"153"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2639
                , "start":"153"
                , "end":"154"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"116"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2641
                , "start":"154"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"117"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2642
                , "start":"181"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"144"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2644
                , "start":"182"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2849
                , "start":"182"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2850
                , "start":"183"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2645
                , "start":"59"
                , "end":"62"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2646
                , "start":"60"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2654
                , "start":"63"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"26"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2651
                , "start":"61"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2652
                , "start":"128"
                , "end":"155"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2653
                , "start":"155"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"118"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2655
                , "start":"156"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"119"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2656
                , "start":"183"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"146"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2658
                , "start":"184"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2870
                , "start":"184"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2871
                , "start":"185"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2659
                , "start":"61"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2660
                , "start":"62"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2668
                , "start":"65"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"28"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2665
                , "start":"63"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2666
                , "start":"130"
                , "end":"157"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"93"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2667
                , "start":"157"
                , "end":"158"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"120"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2669
                , "start":"158"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"121"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2670
                , "start":"185"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"148"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2672
                , "start":"186"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"149"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2891
                , "start":"186"
                , "end":"187"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"149"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2892
                , "start":"187"
                , "end":"188"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"150"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2257
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2258
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2259
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2260
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2261
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2262
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2263
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2264
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2265
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2266
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2267
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2268
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2269
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2270
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2271
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2272
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"8"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2561
                , "start":"48"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"12"
                    , "Start Cycle":"11"
                    , "Latency":"8"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2562
                , "start":"54"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2570
                , "start":"57"
                , "end":"123"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"11"
                    , "Start Cycle":"20"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2567
                , "start":"57"
                , "end":"123"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2568
                , "start":"124"
                , "end":"151"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2569
                , "start":"151"
                , "end":"152"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"114"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2571
                , "start":"152"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"115"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2572
                , "start":"179"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"142"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2574
                , "start":"180"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2825
                , "start":"180"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2826
                , "start":"181"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2575
                , "start":"55"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2576
                , "start":"56"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2584
                , "start":"59"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"22"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2581
                , "start":"57"
                , "end":"123"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2582
                , "start":"124"
                , "end":"151"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2583
                , "start":"151"
                , "end":"152"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"114"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2585
                , "start":"152"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"115"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2586
                , "start":"179"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"142"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2588
                , "start":"180"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2846
                , "start":"180"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2847
                , "start":"181"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2589
                , "start":"57"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2590
                , "start":"58"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2598
                , "start":"61"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"24"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2595
                , "start":"59"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2596
                , "start":"126"
                , "end":"153"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2597
                , "start":"153"
                , "end":"154"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"116"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2599
                , "start":"154"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"117"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2600
                , "start":"181"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"144"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2602
                , "start":"182"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2867
                , "start":"182"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2868
                , "start":"183"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2603
                , "start":"59"
                , "end":"62"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2604
                , "start":"60"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2612
                , "start":"63"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"26"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2609
                , "start":"61"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2610
                , "start":"128"
                , "end":"155"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"91"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2611
                , "start":"155"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"118"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2613
                , "start":"156"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"119"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2614
                , "start":"183"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"146"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2616
                , "start":"184"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2888
                , "start":"184"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"147"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2889
                , "start":"185"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"148"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2273
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2274
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2275
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2276
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2277
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2278
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2279
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2280
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2281
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2282
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2283
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2284
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2285
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2286
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2287
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2288
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"12"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2505
                , "start":"48"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"6"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2506
                , "start":"52"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2514
                , "start":"55"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"11"
                    , "Start Cycle":"18"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2511
                , "start":"55"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2512
                , "start":"122"
                , "end":"149"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2513
                , "start":"149"
                , "end":"150"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"112"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2515
                , "start":"150"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"113"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2516
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2518
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2822
                , "start":"178"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2823
                , "start":"179"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2519
                , "start":"53"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2520
                , "start":"54"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2528
                , "start":"57"
                , "end":"123"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"20"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2525
                , "start":"55"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2526
                , "start":"122"
                , "end":"149"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2527
                , "start":"149"
                , "end":"150"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"112"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2529
                , "start":"150"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"113"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2530
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2532
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2843
                , "start":"178"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2844
                , "start":"179"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2533
                , "start":"55"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2534
                , "start":"56"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2542
                , "start":"59"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"22"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2539
                , "start":"57"
                , "end":"123"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2540
                , "start":"124"
                , "end":"151"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2541
                , "start":"151"
                , "end":"152"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"114"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2543
                , "start":"152"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"115"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2544
                , "start":"179"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"142"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2546
                , "start":"180"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2864
                , "start":"180"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2865
                , "start":"181"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2547
                , "start":"57"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2548
                , "start":"58"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2556
                , "start":"61"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"24"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2553
                , "start":"59"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2554
                , "start":"126"
                , "end":"153"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"89"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2555
                , "start":"153"
                , "end":"154"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"116"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2557
                , "start":"154"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"117"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2558
                , "start":"181"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"144"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2560
                , "start":"182"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2885
                , "start":"182"
                , "end":"183"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"145"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2886
                , "start":"183"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"146"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2289
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2290
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2291
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2292
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2293
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2294
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2295
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2296
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2297
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2298
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2299
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2300
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2301
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2302
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2303
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2304
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2449
                , "start":"49"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2450
                , "start":"50"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2458
                , "start":"53"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"11"
                    , "Start Cycle":"16"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2455
                , "start":"53"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2456
                , "start":"120"
                , "end":"147"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2457
                , "start":"147"
                , "end":"148"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"110"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2459
                , "start":"148"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"111"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2460
                , "start":"175"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"138"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2462
                , "start":"176"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2819
                , "start":"176"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2820
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2463
                , "start":"51"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2464
                , "start":"52"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2472
                , "start":"55"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"18"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2469
                , "start":"53"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2470
                , "start":"120"
                , "end":"147"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2471
                , "start":"147"
                , "end":"148"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"110"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2473
                , "start":"148"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"111"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2474
                , "start":"175"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"138"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2476
                , "start":"176"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2840
                , "start":"176"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2841
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2477
                , "start":"53"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2478
                , "start":"54"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2486
                , "start":"57"
                , "end":"123"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"20"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2483
                , "start":"55"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2484
                , "start":"122"
                , "end":"149"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2485
                , "start":"149"
                , "end":"150"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"112"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2487
                , "start":"150"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"113"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2488
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2490
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2861
                , "start":"178"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2862
                , "start":"179"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2491
                , "start":"55"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2492
                , "start":"56"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2500
                , "start":"59"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"22"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2497
                , "start":"57"
                , "end":"123"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2498
                , "start":"124"
                , "end":"151"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"87"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2499
                , "start":"151"
                , "end":"152"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"114"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2501
                , "start":"152"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"115"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2502
                , "start":"179"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"142"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2504
                , "start":"180"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2882
                , "start":"180"
                , "end":"181"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"143"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2883
                , "start":"181"
                , "end":"182"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"144"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2305
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2306
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2307
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2308
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2309
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2310
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2311
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2312
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2313
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2314
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2315
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2316
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2317
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2318
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2319
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2320
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2393
                , "start":"47"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2394
                , "start":"48"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2402
                , "start":"51"
                , "end":"117"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"11"
                    , "Start Cycle":"14"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2399
                , "start":"51"
                , "end":"117"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2400
                , "start":"118"
                , "end":"145"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2401
                , "start":"145"
                , "end":"146"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"108"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2403
                , "start":"146"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"109"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2404
                , "start":"173"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"136"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2406
                , "start":"174"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"137"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2816
                , "start":"174"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"137"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2817
                , "start":"175"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2407
                , "start":"49"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2408
                , "start":"50"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2416
                , "start":"53"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"16"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2413
                , "start":"51"
                , "end":"117"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2414
                , "start":"118"
                , "end":"145"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2415
                , "start":"145"
                , "end":"146"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"108"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2417
                , "start":"146"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"109"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2418
                , "start":"173"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"136"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2420
                , "start":"174"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"137"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2837
                , "start":"174"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"137"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2838
                , "start":"175"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2421
                , "start":"51"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2422
                , "start":"52"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2430
                , "start":"55"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"18"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2427
                , "start":"53"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2428
                , "start":"120"
                , "end":"147"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2429
                , "start":"147"
                , "end":"148"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"110"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2431
                , "start":"148"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"111"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2432
                , "start":"175"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"138"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2434
                , "start":"176"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2858
                , "start":"176"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2859
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2435
                , "start":"53"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2436
                , "start":"54"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2444
                , "start":"57"
                , "end":"123"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"21"
                    , "Start Cycle":"20"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2441
                , "start":"55"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2442
                , "start":"122"
                , "end":"149"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2443
                , "start":"149"
                , "end":"150"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"112"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2445
                , "start":"150"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"113"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2446
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2448
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2879
                , "start":"178"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2880
                , "start":"179"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2321
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2322
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2323
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2324
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2325
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2326
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2327
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2328
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2329
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2330
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2331
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2332
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2333
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2334
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_260,_267,_265,_AFeeder_channel_array'"
                , "id":2335
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_260,_267,_265,_AFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":477
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2336
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":538
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2337
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2338
                , "start":"48"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2346
                , "start":"49"
                , "end":"115"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"11"
                    , "Start Cycle":"12"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2343
                , "start":"49"
                , "end":"115"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2344
                , "start":"116"
                , "end":"143"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"79"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2345
                , "start":"143"
                , "end":"144"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"106"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2347
                , "start":"144"
                , "end":"171"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"107"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2348
                , "start":"171"
                , "end":"172"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"134"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2350
                , "start":"172"
                , "end":"172"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"135"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2790
                , "start":"172"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"135"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2791
                , "start":"173"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"136"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2792
                , "start":"174"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"137"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2793
                , "start":"175"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2796
                , "start":"176"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2797
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2802
                , "start":"178"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2803
                , "start":"179"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2351
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2352
                , "start":"50"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2360
                , "start":"51"
                , "end":"117"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"11"
                    , "Start Cycle":"14"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2357
                , "start":"51"
                , "end":"117"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2358
                , "start":"118"
                , "end":"145"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"81"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2359
                , "start":"145"
                , "end":"146"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"108"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2361
                , "start":"146"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"109"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2362
                , "start":"173"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"136"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2364
                , "start":"174"
                , "end":"174"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"137"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2794
                , "start":"174"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"137"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2795
                , "start":"175"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"138"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2798
                , "start":"176"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2799
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2804
                , "start":"178"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2805
                , "start":"179"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2365
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2366
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2374
                , "start":"53"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"11"
                    , "Start Cycle":"16"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2371
                , "start":"53"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2372
                , "start":"120"
                , "end":"147"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"83"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2373
                , "start":"147"
                , "end":"148"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"110"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2375
                , "start":"148"
                , "end":"175"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"111"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2376
                , "start":"175"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"138"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2378
                , "start":"176"
                , "end":"176"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2800
                , "start":"176"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"139"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2801
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2806
                , "start":"178"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2807
                , "start":"179"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2379
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2380
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":564
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2388
                , "start":"55"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"11"
                    , "Start Cycle":"18"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 Dot-4"
                , "id":2385
                , "start":"55"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"66"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2386
                , "start":"122"
                , "end":"149"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"85"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2387
                , "start":"149"
                , "end":"150"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"112"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":2389
                , "start":"150"
                , "end":"177"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"113"
                    , "Latency":"27"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":609
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2390
                , "start":"177"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"140"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2392
                , "start":"178"
                , "end":"178"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2808
                , "start":"178"
                , "end":"179"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"141"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2809
                , "start":"179"
                , "end":"180"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"142"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_340,_Z_pipe_shreg'"
                , "id":2742
                , "start":"186"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_340,_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"149"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":480
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2743
                , "start":"186"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"149"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2834
                , "start":"186"
                , "end":"187"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"149"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2835
                , "start":"187"
                , "end":"188"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"150"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_340,_Z_pipe_shreg'"
                , "id":2757
                , "start":"186"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_340,_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"149"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2758
                , "start":"186"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"149"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2855
                , "start":"186"
                , "end":"187"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"149"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2856
                , "start":"187"
                , "end":"188"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"150"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_340,_Z_pipe_shreg'"
                , "id":2772
                , "start":"188"
                , "end":"188"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_340,_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"151"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":480
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2773
                , "start":"188"
                , "end":"188"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"151"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2876
                , "start":"188"
                , "end":"189"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"151"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2877
                , "start":"189"
                , "end":"190"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"152"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_340,_Z_pipe_shreg'"
                , "id":2787
                , "start":"190"
                , "end":"190"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_340,_Z_pipe_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"153"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":480
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2788
                , "start":"190"
                , "end":"190"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"153"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":633
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2897
                , "start":"190"
                , "end":"191"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"153"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2898
                , "start":"191"
                , "end":"192"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"154"
                    , "Latency":"1"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":705
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'_327,_Z_pipe_base_temp'"
                , "id":2811
                , "start":"47"
                , "end":"47"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'_327,_Z_pipe_base_temp'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":488
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2812
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":656
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2813
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"4096 (0x1000)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":677
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2814
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":678
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":2815
                , "start":"50"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":678
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1718
                , "start":"180"
                , "end":"184"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"143"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"272"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":423
            , "start":"184"
            , "end":"184"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Channel Write"
                , "Width":"256 bits"
                , "Depth":"256"
                , "Channel Name":"_Out_channel"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"147"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Out.B8"
        , "id":42
        , "start":"184"
        , "end":"184"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_Out.B6"
        , "id":40
        , "start":"184"
        , "end":"184"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_Out.B3"
        , "id":37
        , "start":"184"
        , "end":"184"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_Out.B1"
        , "id":35
        , "start":"184"
        , "end":"185"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":34
        , "to":36
      }
      , {
        "from":1514
        , "to":1515
      }
      , {
        "from":1515
        , "to":1529
      }
      , {
        "from":1515
        , "to":1527
      }
      , {
        "from":1515
        , "to":1526
      }
      , {
        "from":1526
        , "to":1527
      }
      , {
        "from":1527
        , "to":1528
      }
      , {
        "from":1528
        , "to":1534
      }
      , {
        "from":1516
        , "to":1517
      }
      , {
        "from":1517
        , "to":1523
      }
      , {
        "from":1517
        , "to":1522
      }
      , {
        "from":1522
        , "to":1523
      }
      , {
        "from":1523
        , "to":1524
      }
      , {
        "from":1524
        , "to":1525
      }
      , {
        "from":1525
        , "to":1533
      }
      , {
        "from":1518
        , "to":1530
      }
      , {
        "from":1519
        , "to":1531
      }
      , {
        "from":1520
        , "to":1521
      }
      , {
        "from":1521
        , "to":1532
      }
      , {
        "from":36
        , "to":38
      }
      , {
        "from":1539
        , "to":1540
      }
      , {
        "from":1561
        , "to":1562
      }
      , {
        "from":1561
        , "to":1569
      }
      , {
        "from":1558
        , "to":1560
      }
      , {
        "from":1558
        , "to":1559
      }
      , {
        "from":1558
        , "to":1571
      }
      , {
        "from":1550
        , "to":1573
      }
      , {
        "from":1550
        , "to":1551
      }
      , {
        "from":1550
        , "to":1554
      }
      , {
        "from":1550
        , "to":1536
      }
      , {
        "from":1538
        , "to":1540
      }
      , {
        "from":1540
        , "to":1567
      }
      , {
        "from":1540
        , "to":1565
      }
      , {
        "from":1541
        , "to":1542
      }
      , {
        "from":1542
        , "to":1544
      }
      , {
        "from":1543
        , "to":1544
      }
      , {
        "from":1544
        , "to":1545
      }
      , {
        "from":1544
        , "to":1555
      }
      , {
        "from":1544
        , "to":1536
      }
      , {
        "from":1545
        , "to":1557
      }
      , {
        "from":1546
        , "to":1547
      }
      , {
        "from":1547
        , "to":1548
      }
      , {
        "from":1547
        , "to":1553
      }
      , {
        "from":1548
        , "to":1536
      }
      , {
        "from":1549
        , "to":1551
      }
      , {
        "from":1551
        , "to":1552
      }
      , {
        "from":1551
        , "to":1536
      }
      , {
        "from":1552
        , "to":1553
      }
      , {
        "from":1552
        , "to":1536
      }
      , {
        "from":1553
        , "to":1560
      }
      , {
        "from":1553
        , "to":1559
      }
      , {
        "from":1553
        , "to":1554
      }
      , {
        "from":1554
        , "to":1555
      }
      , {
        "from":1555
        , "to":1556
      }
      , {
        "from":1555
        , "to":1536
      }
      , {
        "from":1556
        , "to":1557
      }
      , {
        "from":1556
        , "to":1536
      }
      , {
        "from":1557
        , "to":1536
      }
      , {
        "from":1559
        , "to":1560
      }
      , {
        "from":1560
        , "to":1562
      }
      , {
        "from":1562
        , "to":1563
      }
      , {
        "from":1563
        , "to":1536
      }
      , {
        "from":1564
        , "to":1565
      }
      , {
        "from":1565
        , "to":1536
      }
      , {
        "from":38
        , "to":39
      }
      , {
        "from":1579
        , "to":1580
      }
      , {
        "from":1581
        , "to":1582
      }
      , {
        "from":1581
        , "to":1576
      }
      , {
        "from":1587
        , "to":1576
      }
      , {
        "from":1589
        , "to":1576
      }
      , {
        "from":1591
        , "to":1576
      }
      , {
        "from":1593
        , "to":1576
      }
      , {
        "from":1595
        , "to":1576
      }
      , {
        "from":1597
        , "to":1576
      }
      , {
        "from":1599
        , "to":1576
      }
      , {
        "from":1601
        , "to":1576
      }
      , {
        "from":1603
        , "to":1576
      }
      , {
        "from":1578
        , "to":1580
      }
      , {
        "from":1580
        , "to":1585
      }
      , {
        "from":1580
        , "to":1582
      }
      , {
        "from":1582
        , "to":1576
      }
      , {
        "from":39
        , "to":41
      }
      , {
        "from":1640
        , "to":1605
      }
      , {
        "from":1638
        , "to":1605
      }
      , {
        "from":1636
        , "to":1605
      }
      , {
        "from":1634
        , "to":1605
      }
      , {
        "from":1614
        , "to":1615
      }
      , {
        "from":1614
        , "to":1605
      }
      , {
        "from":1632
        , "to":1605
      }
      , {
        "from":1630
        , "to":1605
      }
      , {
        "from":1609
        , "to":1610
      }
      , {
        "from":1609
        , "to":1605
      }
      , {
        "from":1611
        , "to":1612
      }
      , {
        "from":1611
        , "to":1605
      }
      , {
        "from":1628
        , "to":1605
      }
      , {
        "from":1608
        , "to":1626
      }
      , {
        "from":1608
        , "to":1610
      }
      , {
        "from":1608
        , "to":1612
      }
      , {
        "from":1612
        , "to":1605
      }
      , {
        "from":1610
        , "to":1605
      }
      , {
        "from":1613
        , "to":1621
      }
      , {
        "from":1613
        , "to":1615
      }
      , {
        "from":1615
        , "to":1605
      }
      , {
        "from":1623
        , "to":1624
      }
      , {
        "from":1623
        , "to":1605
      }
      , {
        "from":1624
        , "to":1605
      }
      , {
        "from":41
        , "to":42
      }
      , {
        "from":419
        , "to":421
      }
      , {
        "from":419
        , "to":420
      }
      , {
        "from":419
        , "to":422
      }
      , {
        "from":1654
        , "to":1659
      }
      , {
        "from":1654
        , "to":1643
      }
      , {
        "from":1652
        , "to":1643
      }
      , {
        "from":1715
        , "to":1643
      }
      , {
        "from":1713
        , "to":1643
      }
      , {
        "from":1700
        , "to":1643
      }
      , {
        "from":1648
        , "to":1649
      }
      , {
        "from":1648
        , "to":1643
      }
      , {
        "from":1674
        , "to":1682
      }
      , {
        "from":1674
        , "to":1677
      }
      , {
        "from":1674
        , "to":1675
      }
      , {
        "from":1675
        , "to":1686
      }
      , {
        "from":1675
        , "to":1680
      }
      , {
        "from":1675
        , "to":1679
      }
      , {
        "from":1675
        , "to":1678
      }
      , {
        "from":1675
        , "to":1643
      }
      , {
        "from":1677
        , "to":1680
      }
      , {
        "from":1680
        , "to":1689
      }
      , {
        "from":1680
        , "to":1688
      }
      , {
        "from":1680
        , "to":1687
      }
      , {
        "from":1680
        , "to":1684
      }
      , {
        "from":1680
        , "to":1683
      }
      , {
        "from":1680
        , "to":1643
      }
      , {
        "from":1683
        , "to":1678
      }
      , {
        "from":1689
        , "to":1685
      }
      , {
        "from":1689
        , "to":1678
      }
      , {
        "from":1689
        , "to":1687
      }
      , {
        "from":1689
        , "to":1643
      }
      , {
        "from":1689
        , "to":1682
      }
      , {
        "from":1687
        , "to":1682
      }
      , {
        "from":1647
        , "to":1649
      }
      , {
        "from":1649
        , "to":1643
      }
      , {
        "from":1646
        , "to":1643
      }
      , {
        "from":1656
        , "to":1673
      }
      , {
        "from":1656
        , "to":1657
      }
      , {
        "from":1673
        , "to":1686
      }
      , {
        "from":1655
        , "to":1679
      }
      , {
        "from":1655
        , "to":1676
      }
      , {
        "from":1655
        , "to":1657
      }
      , {
        "from":1657
        , "to":1658
      }
      , {
        "from":1658
        , "to":1659
      }
      , {
        "from":1659
        , "to":1660
      }
      , {
        "from":1676
        , "to":1679
      }
      , {
        "from":1679
        , "to":1684
      }
      , {
        "from":1650
        , "to":1688
      }
      , {
        "from":1650
        , "to":1681
      }
      , {
        "from":1650
        , "to":1653
      }
      , {
        "from":1650
        , "to":1651
      }
      , {
        "from":1651
        , "to":1643
      }
      , {
        "from":1653
        , "to":1660
      }
      , {
        "from":1653
        , "to":1643
      }
      , {
        "from":1660
        , "to":1643
      }
      , {
        "from":1681
        , "to":1688
      }
      , {
        "from":420
        , "to":422
      }
      , {
        "from":421
        , "to":422
      }
      , {
        "from":422
        , "to":423
      }
      , {
        "from":2143
        , "to":2788
      }
      , {
        "from":2143
        , "to":2773
      }
      , {
        "from":2143
        , "to":2758
      }
      , {
        "from":2143
        , "to":2743
      }
      , {
        "from":2143
        , "to":2350
      }
      , {
        "from":2143
        , "to":2364
      }
      , {
        "from":2143
        , "to":2378
      }
      , {
        "from":2143
        , "to":2392
      }
      , {
        "from":2143
        , "to":2406
      }
      , {
        "from":2143
        , "to":2420
      }
      , {
        "from":2143
        , "to":2434
      }
      , {
        "from":2143
        , "to":2448
      }
      , {
        "from":2143
        , "to":2462
      }
      , {
        "from":2143
        , "to":2476
      }
      , {
        "from":2143
        , "to":2490
      }
      , {
        "from":2143
        , "to":2504
      }
      , {
        "from":2143
        , "to":2518
      }
      , {
        "from":2143
        , "to":2532
      }
      , {
        "from":2143
        , "to":2546
      }
      , {
        "from":2143
        , "to":2560
      }
      , {
        "from":2143
        , "to":2574
      }
      , {
        "from":2143
        , "to":2588
      }
      , {
        "from":2143
        , "to":2602
      }
      , {
        "from":2143
        , "to":2616
      }
      , {
        "from":2143
        , "to":2630
      }
      , {
        "from":2143
        , "to":2644
      }
      , {
        "from":2143
        , "to":2658
      }
      , {
        "from":2143
        , "to":2672
      }
      , {
        "from":2143
        , "to":2686
      }
      , {
        "from":2143
        , "to":2700
      }
      , {
        "from":2143
        , "to":2714
      }
      , {
        "from":2143
        , "to":2728
      }
      , {
        "from":2142
        , "to":2779
      }
      , {
        "from":2142
        , "to":2764
      }
      , {
        "from":2142
        , "to":2749
      }
      , {
        "from":2142
        , "to":2734
      }
      , {
        "from":2142
        , "to":2720
      }
      , {
        "from":2142
        , "to":2706
      }
      , {
        "from":2142
        , "to":2692
      }
      , {
        "from":2142
        , "to":2678
      }
      , {
        "from":2142
        , "to":2664
      }
      , {
        "from":2142
        , "to":2650
      }
      , {
        "from":2142
        , "to":2636
      }
      , {
        "from":2142
        , "to":2622
      }
      , {
        "from":2142
        , "to":2608
      }
      , {
        "from":2142
        , "to":2594
      }
      , {
        "from":2142
        , "to":2580
      }
      , {
        "from":2142
        , "to":2566
      }
      , {
        "from":2142
        , "to":2552
      }
      , {
        "from":2142
        , "to":2538
      }
      , {
        "from":2142
        , "to":2524
      }
      , {
        "from":2142
        , "to":2510
      }
      , {
        "from":2142
        , "to":2496
      }
      , {
        "from":2142
        , "to":2482
      }
      , {
        "from":2142
        , "to":2468
      }
      , {
        "from":2142
        , "to":2454
      }
      , {
        "from":2142
        , "to":2440
      }
      , {
        "from":2142
        , "to":2426
      }
      , {
        "from":2142
        , "to":2412
      }
      , {
        "from":2142
        , "to":2398
      }
      , {
        "from":2142
        , "to":2384
      }
      , {
        "from":2142
        , "to":2370
      }
      , {
        "from":2142
        , "to":2356
      }
      , {
        "from":2142
        , "to":2342
      }
      , {
        "from":2145
        , "to":2789
      }
      , {
        "from":2145
        , "to":2336
      }
      , {
        "from":2145
        , "to":2334
      }
      , {
        "from":2145
        , "to":2332
      }
      , {
        "from":2145
        , "to":2330
      }
      , {
        "from":2145
        , "to":2328
      }
      , {
        "from":2145
        , "to":2326
      }
      , {
        "from":2145
        , "to":2324
      }
      , {
        "from":2145
        , "to":2322
      }
      , {
        "from":2145
        , "to":2320
      }
      , {
        "from":2145
        , "to":2318
      }
      , {
        "from":2145
        , "to":2316
      }
      , {
        "from":2145
        , "to":2314
      }
      , {
        "from":2145
        , "to":2312
      }
      , {
        "from":2145
        , "to":2310
      }
      , {
        "from":2145
        , "to":2308
      }
      , {
        "from":2145
        , "to":2306
      }
      , {
        "from":2145
        , "to":2304
      }
      , {
        "from":2145
        , "to":2302
      }
      , {
        "from":2145
        , "to":2300
      }
      , {
        "from":2145
        , "to":2298
      }
      , {
        "from":2145
        , "to":2296
      }
      , {
        "from":2145
        , "to":2294
      }
      , {
        "from":2145
        , "to":2292
      }
      , {
        "from":2145
        , "to":2290
      }
      , {
        "from":2145
        , "to":2288
      }
      , {
        "from":2145
        , "to":2286
      }
      , {
        "from":2145
        , "to":2284
      }
      , {
        "from":2145
        , "to":2282
      }
      , {
        "from":2145
        , "to":2280
      }
      , {
        "from":2145
        , "to":2278
      }
      , {
        "from":2145
        , "to":2276
      }
      , {
        "from":2145
        , "to":2274
      }
      , {
        "from":2145
        , "to":2272
      }
      , {
        "from":2145
        , "to":2270
      }
      , {
        "from":2145
        , "to":2268
      }
      , {
        "from":2145
        , "to":2266
      }
      , {
        "from":2145
        , "to":2264
      }
      , {
        "from":2145
        , "to":2262
      }
      , {
        "from":2145
        , "to":2260
      }
      , {
        "from":2145
        , "to":2258
      }
      , {
        "from":2145
        , "to":2256
      }
      , {
        "from":2145
        , "to":2254
      }
      , {
        "from":2145
        , "to":2252
      }
      , {
        "from":2145
        , "to":2250
      }
      , {
        "from":2145
        , "to":2248
      }
      , {
        "from":2145
        , "to":2246
      }
      , {
        "from":2145
        , "to":2244
      }
      , {
        "from":2145
        , "to":2242
      }
      , {
        "from":2145
        , "to":2240
      }
      , {
        "from":2145
        , "to":2238
      }
      , {
        "from":2145
        , "to":2236
      }
      , {
        "from":2145
        , "to":2234
      }
      , {
        "from":2145
        , "to":2232
      }
      , {
        "from":2145
        , "to":2230
      }
      , {
        "from":2145
        , "to":2228
      }
      , {
        "from":2145
        , "to":2226
      }
      , {
        "from":2145
        , "to":2224
      }
      , {
        "from":2145
        , "to":2222
      }
      , {
        "from":2145
        , "to":2220
      }
      , {
        "from":2145
        , "to":2218
      }
      , {
        "from":2145
        , "to":2216
      }
      , {
        "from":2145
        , "to":2214
      }
      , {
        "from":2145
        , "to":2212
      }
      , {
        "from":2145
        , "to":2210
      }
      , {
        "from":2145
        , "to":2208
      }
      , {
        "from":2145
        , "to":2206
      }
      , {
        "from":2145
        , "to":2204
      }
      , {
        "from":2145
        , "to":2202
      }
      , {
        "from":2145
        , "to":2200
      }
      , {
        "from":2145
        , "to":2198
      }
      , {
        "from":2145
        , "to":2196
      }
      , {
        "from":2145
        , "to":2194
      }
      , {
        "from":2145
        , "to":2192
      }
      , {
        "from":2145
        , "to":2190
      }
      , {
        "from":2145
        , "to":2188
      }
      , {
        "from":2145
        , "to":2186
      }
      , {
        "from":2145
        , "to":2184
      }
      , {
        "from":2145
        , "to":2182
      }
      , {
        "from":2145
        , "to":2180
      }
      , {
        "from":2145
        , "to":2178
      }
      , {
        "from":2145
        , "to":2176
      }
      , {
        "from":2145
        , "to":2174
      }
      , {
        "from":2145
        , "to":2172
      }
      , {
        "from":2145
        , "to":2170
      }
      , {
        "from":2145
        , "to":2168
      }
      , {
        "from":2145
        , "to":2166
      }
      , {
        "from":2145
        , "to":2164
      }
      , {
        "from":2145
        , "to":2162
      }
      , {
        "from":2145
        , "to":2160
      }
      , {
        "from":2145
        , "to":2158
      }
      , {
        "from":2145
        , "to":2156
      }
      , {
        "from":2145
        , "to":2154
      }
      , {
        "from":2145
        , "to":2152
      }
      , {
        "from":2145
        , "to":2150
      }
      , {
        "from":2145
        , "to":2148
      }
      , {
        "from":2145
        , "to":2146
      }
      , {
        "from":2789
        , "to":2812
      }
      , {
        "from":2810
        , "to":2814
      }
      , {
        "from":2810
        , "to":2900
      }
      , {
        "from":2810
        , "to":2812
      }
      , {
        "from":2900
        , "to":2903
      }
      , {
        "from":2901
        , "to":2904
      }
      , {
        "from":2901
        , "to":2902
      }
      , {
        "from":2902
        , "to":2904
      }
      , {
        "from":2902
        , "to":2903
      }
      , {
        "from":2903
        , "to":2908
      }
      , {
        "from":2904
        , "to":2907
      }
      , {
        "from":2905
        , "to":2909
      }
      , {
        "from":2905
        , "to":2906
      }
      , {
        "from":2906
        , "to":2909
      }
      , {
        "from":2906
        , "to":2908
      }
      , {
        "from":2906
        , "to":2907
      }
      , {
        "from":1724
        , "to":2140
      }
      , {
        "from":1724
        , "to":2137
      }
      , {
        "from":1724
        , "to":2134
      }
      , {
        "from":1724
        , "to":2131
      }
      , {
        "from":1724
        , "to":2128
      }
      , {
        "from":1724
        , "to":2125
      }
      , {
        "from":1724
        , "to":2122
      }
      , {
        "from":1724
        , "to":2119
      }
      , {
        "from":1724
        , "to":2116
      }
      , {
        "from":1724
        , "to":2113
      }
      , {
        "from":1724
        , "to":2110
      }
      , {
        "from":1724
        , "to":2107
      }
      , {
        "from":1724
        , "to":2104
      }
      , {
        "from":1724
        , "to":2101
      }
      , {
        "from":1724
        , "to":2098
      }
      , {
        "from":1724
        , "to":2095
      }
      , {
        "from":1724
        , "to":2092
      }
      , {
        "from":1724
        , "to":2089
      }
      , {
        "from":1724
        , "to":2086
      }
      , {
        "from":1724
        , "to":2083
      }
      , {
        "from":1724
        , "to":2080
      }
      , {
        "from":1724
        , "to":2077
      }
      , {
        "from":1724
        , "to":2074
      }
      , {
        "from":1724
        , "to":2071
      }
      , {
        "from":1724
        , "to":2068
      }
      , {
        "from":1724
        , "to":2065
      }
      , {
        "from":1724
        , "to":2062
      }
      , {
        "from":1724
        , "to":2059
      }
      , {
        "from":1724
        , "to":2056
      }
      , {
        "from":1724
        , "to":2053
      }
      , {
        "from":1724
        , "to":2050
      }
      , {
        "from":1724
        , "to":2047
      }
      , {
        "from":1724
        , "to":2044
      }
      , {
        "from":1724
        , "to":2041
      }
      , {
        "from":1724
        , "to":2038
      }
      , {
        "from":1724
        , "to":2035
      }
      , {
        "from":1724
        , "to":2032
      }
      , {
        "from":1724
        , "to":2029
      }
      , {
        "from":1724
        , "to":2026
      }
      , {
        "from":1724
        , "to":2023
      }
      , {
        "from":1724
        , "to":2020
      }
      , {
        "from":1724
        , "to":2017
      }
      , {
        "from":1724
        , "to":2014
      }
      , {
        "from":1724
        , "to":2011
      }
      , {
        "from":1724
        , "to":2008
      }
      , {
        "from":1724
        , "to":2005
      }
      , {
        "from":1724
        , "to":2002
      }
      , {
        "from":1724
        , "to":1999
      }
      , {
        "from":1724
        , "to":1996
      }
      , {
        "from":1724
        , "to":1993
      }
      , {
        "from":1724
        , "to":1990
      }
      , {
        "from":1724
        , "to":1987
      }
      , {
        "from":1724
        , "to":1984
      }
      , {
        "from":1724
        , "to":1981
      }
      , {
        "from":1724
        , "to":1978
      }
      , {
        "from":1724
        , "to":1975
      }
      , {
        "from":1724
        , "to":1972
      }
      , {
        "from":1724
        , "to":1969
      }
      , {
        "from":1724
        , "to":1966
      }
      , {
        "from":1724
        , "to":1963
      }
      , {
        "from":1724
        , "to":1961
      }
      , {
        "from":1724
        , "to":1957
      }
      , {
        "from":1724
        , "to":1953
      }
      , {
        "from":1724
        , "to":1949
      }
      , {
        "from":1724
        , "to":1945
      }
      , {
        "from":1724
        , "to":1941
      }
      , {
        "from":1724
        , "to":1937
      }
      , {
        "from":1724
        , "to":1933
      }
      , {
        "from":1724
        , "to":1929
      }
      , {
        "from":1724
        , "to":1925
      }
      , {
        "from":1724
        , "to":1921
      }
      , {
        "from":1724
        , "to":1917
      }
      , {
        "from":1724
        , "to":1913
      }
      , {
        "from":1724
        , "to":1909
      }
      , {
        "from":1724
        , "to":1905
      }
      , {
        "from":1724
        , "to":1901
      }
      , {
        "from":1724
        , "to":1897
      }
      , {
        "from":1724
        , "to":1893
      }
      , {
        "from":1724
        , "to":1889
      }
      , {
        "from":1724
        , "to":1885
      }
      , {
        "from":1724
        , "to":1881
      }
      , {
        "from":1724
        , "to":1877
      }
      , {
        "from":1724
        , "to":1873
      }
      , {
        "from":1724
        , "to":1869
      }
      , {
        "from":1724
        , "to":1865
      }
      , {
        "from":1724
        , "to":1861
      }
      , {
        "from":1724
        , "to":1857
      }
      , {
        "from":1724
        , "to":1853
      }
      , {
        "from":1724
        , "to":1849
      }
      , {
        "from":1724
        , "to":1845
      }
      , {
        "from":1724
        , "to":1841
      }
      , {
        "from":1724
        , "to":1837
      }
      , {
        "from":1724
        , "to":1833
      }
      , {
        "from":1724
        , "to":1829
      }
      , {
        "from":1724
        , "to":1825
      }
      , {
        "from":1724
        , "to":1821
      }
      , {
        "from":1724
        , "to":1817
      }
      , {
        "from":1724
        , "to":1813
      }
      , {
        "from":1724
        , "to":1809
      }
      , {
        "from":1724
        , "to":1805
      }
      , {
        "from":1724
        , "to":1801
      }
      , {
        "from":1724
        , "to":1797
      }
      , {
        "from":1724
        , "to":1793
      }
      , {
        "from":1724
        , "to":1789
      }
      , {
        "from":1724
        , "to":1785
      }
      , {
        "from":1724
        , "to":1781
      }
      , {
        "from":1724
        , "to":1777
      }
      , {
        "from":1724
        , "to":1773
      }
      , {
        "from":1724
        , "to":1769
      }
      , {
        "from":1724
        , "to":1765
      }
      , {
        "from":1724
        , "to":1761
      }
      , {
        "from":1724
        , "to":1757
      }
      , {
        "from":1724
        , "to":1753
      }
      , {
        "from":1724
        , "to":1749
      }
      , {
        "from":1724
        , "to":1745
      }
      , {
        "from":1724
        , "to":1741
      }
      , {
        "from":1724
        , "to":1737
      }
      , {
        "from":1724
        , "to":1733
      }
      , {
        "from":1724
        , "to":1729
      }
      , {
        "from":1724
        , "to":1725
      }
      , {
        "from":1721
        , "to":1722
      }
      , {
        "from":1721
        , "to":1964
      }
      , {
        "from":1722
        , "to":1962
      }
      , {
        "from":1722
        , "to":1723
      }
      , {
        "from":1723
        , "to":1725
      }
      , {
        "from":1725
        , "to":2350
      }
      , {
        "from":1962
        , "to":1963
      }
      , {
        "from":1963
        , "to":1964
      }
      , {
        "from":1726
        , "to":1727
      }
      , {
        "from":1726
        , "to":1967
      }
      , {
        "from":1727
        , "to":1965
      }
      , {
        "from":1727
        , "to":1728
      }
      , {
        "from":1728
        , "to":1729
      }
      , {
        "from":1729
        , "to":2406
      }
      , {
        "from":1965
        , "to":1966
      }
      , {
        "from":1966
        , "to":1967
      }
      , {
        "from":1730
        , "to":1731
      }
      , {
        "from":1730
        , "to":1970
      }
      , {
        "from":1731
        , "to":1968
      }
      , {
        "from":1731
        , "to":1732
      }
      , {
        "from":1732
        , "to":1733
      }
      , {
        "from":1733
        , "to":2462
      }
      , {
        "from":1968
        , "to":1969
      }
      , {
        "from":1969
        , "to":1970
      }
      , {
        "from":1734
        , "to":1735
      }
      , {
        "from":1734
        , "to":1973
      }
      , {
        "from":1735
        , "to":1971
      }
      , {
        "from":1735
        , "to":1736
      }
      , {
        "from":1736
        , "to":1737
      }
      , {
        "from":1737
        , "to":2518
      }
      , {
        "from":1971
        , "to":1972
      }
      , {
        "from":1972
        , "to":1973
      }
      , {
        "from":1738
        , "to":1739
      }
      , {
        "from":1738
        , "to":1976
      }
      , {
        "from":1739
        , "to":1974
      }
      , {
        "from":1739
        , "to":1740
      }
      , {
        "from":1740
        , "to":1741
      }
      , {
        "from":1741
        , "to":2574
      }
      , {
        "from":1974
        , "to":1975
      }
      , {
        "from":1975
        , "to":1976
      }
      , {
        "from":1742
        , "to":1743
      }
      , {
        "from":1742
        , "to":1979
      }
      , {
        "from":1743
        , "to":1977
      }
      , {
        "from":1743
        , "to":1744
      }
      , {
        "from":1744
        , "to":1745
      }
      , {
        "from":1745
        , "to":2630
      }
      , {
        "from":1977
        , "to":1978
      }
      , {
        "from":1978
        , "to":1979
      }
      , {
        "from":1746
        , "to":1747
      }
      , {
        "from":1746
        , "to":1982
      }
      , {
        "from":1747
        , "to":1980
      }
      , {
        "from":1747
        , "to":1748
      }
      , {
        "from":1748
        , "to":1749
      }
      , {
        "from":1749
        , "to":2686
      }
      , {
        "from":1980
        , "to":1981
      }
      , {
        "from":1981
        , "to":1982
      }
      , {
        "from":1750
        , "to":1751
      }
      , {
        "from":1750
        , "to":1985
      }
      , {
        "from":1751
        , "to":1983
      }
      , {
        "from":1751
        , "to":1752
      }
      , {
        "from":1752
        , "to":1753
      }
      , {
        "from":1753
        , "to":2364
      }
      , {
        "from":1983
        , "to":1984
      }
      , {
        "from":1984
        , "to":1985
      }
      , {
        "from":1754
        , "to":1755
      }
      , {
        "from":1754
        , "to":1988
      }
      , {
        "from":1755
        , "to":1986
      }
      , {
        "from":1755
        , "to":1756
      }
      , {
        "from":1756
        , "to":1757
      }
      , {
        "from":1757
        , "to":2420
      }
      , {
        "from":1986
        , "to":1987
      }
      , {
        "from":1987
        , "to":1988
      }
      , {
        "from":1758
        , "to":1759
      }
      , {
        "from":1758
        , "to":1991
      }
      , {
        "from":1759
        , "to":1989
      }
      , {
        "from":1759
        , "to":1760
      }
      , {
        "from":1760
        , "to":1761
      }
      , {
        "from":1761
        , "to":2476
      }
      , {
        "from":1989
        , "to":1990
      }
      , {
        "from":1990
        , "to":1991
      }
      , {
        "from":1762
        , "to":1763
      }
      , {
        "from":1762
        , "to":1994
      }
      , {
        "from":1763
        , "to":1992
      }
      , {
        "from":1763
        , "to":1764
      }
      , {
        "from":1764
        , "to":1765
      }
      , {
        "from":1765
        , "to":2532
      }
      , {
        "from":1992
        , "to":1993
      }
      , {
        "from":1993
        , "to":1994
      }
      , {
        "from":1766
        , "to":1767
      }
      , {
        "from":1766
        , "to":1997
      }
      , {
        "from":1767
        , "to":1995
      }
      , {
        "from":1767
        , "to":1768
      }
      , {
        "from":1768
        , "to":1769
      }
      , {
        "from":1769
        , "to":2588
      }
      , {
        "from":1995
        , "to":1996
      }
      , {
        "from":1996
        , "to":1997
      }
      , {
        "from":1770
        , "to":1771
      }
      , {
        "from":1770
        , "to":2000
      }
      , {
        "from":1771
        , "to":1998
      }
      , {
        "from":1771
        , "to":1772
      }
      , {
        "from":1772
        , "to":1773
      }
      , {
        "from":1773
        , "to":2644
      }
      , {
        "from":1998
        , "to":1999
      }
      , {
        "from":1999
        , "to":2000
      }
      , {
        "from":1774
        , "to":1775
      }
      , {
        "from":1774
        , "to":2003
      }
      , {
        "from":1775
        , "to":2001
      }
      , {
        "from":1775
        , "to":1776
      }
      , {
        "from":1776
        , "to":1777
      }
      , {
        "from":1777
        , "to":2700
      }
      , {
        "from":2001
        , "to":2002
      }
      , {
        "from":2002
        , "to":2003
      }
      , {
        "from":1778
        , "to":1779
      }
      , {
        "from":1778
        , "to":2006
      }
      , {
        "from":1779
        , "to":2004
      }
      , {
        "from":1779
        , "to":1780
      }
      , {
        "from":1780
        , "to":1781
      }
      , {
        "from":1781
        , "to":2378
      }
      , {
        "from":2004
        , "to":2005
      }
      , {
        "from":2005
        , "to":2006
      }
      , {
        "from":1782
        , "to":1783
      }
      , {
        "from":1782
        , "to":2009
      }
      , {
        "from":1783
        , "to":2007
      }
      , {
        "from":1783
        , "to":1784
      }
      , {
        "from":1784
        , "to":1785
      }
      , {
        "from":1785
        , "to":2434
      }
      , {
        "from":2007
        , "to":2008
      }
      , {
        "from":2008
        , "to":2009
      }
      , {
        "from":1786
        , "to":1787
      }
      , {
        "from":1786
        , "to":2012
      }
      , {
        "from":1787
        , "to":2010
      }
      , {
        "from":1787
        , "to":1788
      }
      , {
        "from":1788
        , "to":1789
      }
      , {
        "from":1789
        , "to":2490
      }
      , {
        "from":2010
        , "to":2011
      }
      , {
        "from":2011
        , "to":2012
      }
      , {
        "from":1790
        , "to":1791
      }
      , {
        "from":1790
        , "to":2015
      }
      , {
        "from":1791
        , "to":2013
      }
      , {
        "from":1791
        , "to":1792
      }
      , {
        "from":1792
        , "to":1793
      }
      , {
        "from":1793
        , "to":2546
      }
      , {
        "from":2013
        , "to":2014
      }
      , {
        "from":2014
        , "to":2015
      }
      , {
        "from":1794
        , "to":1795
      }
      , {
        "from":1794
        , "to":2018
      }
      , {
        "from":1795
        , "to":2016
      }
      , {
        "from":1795
        , "to":1796
      }
      , {
        "from":1796
        , "to":1797
      }
      , {
        "from":1797
        , "to":2602
      }
      , {
        "from":2016
        , "to":2017
      }
      , {
        "from":2017
        , "to":2018
      }
      , {
        "from":1798
        , "to":1799
      }
      , {
        "from":1798
        , "to":2021
      }
      , {
        "from":1799
        , "to":2019
      }
      , {
        "from":1799
        , "to":1800
      }
      , {
        "from":1800
        , "to":1801
      }
      , {
        "from":1801
        , "to":2658
      }
      , {
        "from":2019
        , "to":2020
      }
      , {
        "from":2020
        , "to":2021
      }
      , {
        "from":1802
        , "to":1803
      }
      , {
        "from":1802
        , "to":2024
      }
      , {
        "from":1803
        , "to":2022
      }
      , {
        "from":1803
        , "to":1804
      }
      , {
        "from":1804
        , "to":1805
      }
      , {
        "from":1805
        , "to":2714
      }
      , {
        "from":2022
        , "to":2023
      }
      , {
        "from":2023
        , "to":2024
      }
      , {
        "from":1806
        , "to":1807
      }
      , {
        "from":1806
        , "to":2027
      }
      , {
        "from":1807
        , "to":2025
      }
      , {
        "from":1807
        , "to":1808
      }
      , {
        "from":1808
        , "to":1809
      }
      , {
        "from":1809
        , "to":2392
      }
      , {
        "from":2025
        , "to":2026
      }
      , {
        "from":2026
        , "to":2027
      }
      , {
        "from":1810
        , "to":1811
      }
      , {
        "from":1810
        , "to":2030
      }
      , {
        "from":1811
        , "to":2028
      }
      , {
        "from":1811
        , "to":1812
      }
      , {
        "from":1812
        , "to":1813
      }
      , {
        "from":1813
        , "to":2448
      }
      , {
        "from":2028
        , "to":2029
      }
      , {
        "from":2029
        , "to":2030
      }
      , {
        "from":1814
        , "to":1815
      }
      , {
        "from":1814
        , "to":2033
      }
      , {
        "from":1815
        , "to":2031
      }
      , {
        "from":1815
        , "to":1816
      }
      , {
        "from":1816
        , "to":1817
      }
      , {
        "from":1817
        , "to":2504
      }
      , {
        "from":2031
        , "to":2032
      }
      , {
        "from":2032
        , "to":2033
      }
      , {
        "from":1818
        , "to":1819
      }
      , {
        "from":1818
        , "to":2036
      }
      , {
        "from":1819
        , "to":2034
      }
      , {
        "from":1819
        , "to":1820
      }
      , {
        "from":1820
        , "to":1821
      }
      , {
        "from":1821
        , "to":2560
      }
      , {
        "from":2034
        , "to":2035
      }
      , {
        "from":2035
        , "to":2036
      }
      , {
        "from":1822
        , "to":1823
      }
      , {
        "from":1822
        , "to":2039
      }
      , {
        "from":1823
        , "to":2037
      }
      , {
        "from":1823
        , "to":1824
      }
      , {
        "from":1824
        , "to":1825
      }
      , {
        "from":1825
        , "to":2616
      }
      , {
        "from":2037
        , "to":2038
      }
      , {
        "from":2038
        , "to":2039
      }
      , {
        "from":1826
        , "to":1827
      }
      , {
        "from":1826
        , "to":2042
      }
      , {
        "from":1827
        , "to":2040
      }
      , {
        "from":1827
        , "to":1828
      }
      , {
        "from":1828
        , "to":1829
      }
      , {
        "from":1829
        , "to":2672
      }
      , {
        "from":2040
        , "to":2041
      }
      , {
        "from":2041
        , "to":2042
      }
      , {
        "from":1830
        , "to":1831
      }
      , {
        "from":1830
        , "to":2045
      }
      , {
        "from":1831
        , "to":2043
      }
      , {
        "from":1831
        , "to":1832
      }
      , {
        "from":1832
        , "to":1833
      }
      , {
        "from":1833
        , "to":2728
      }
      , {
        "from":2043
        , "to":2044
      }
      , {
        "from":2044
        , "to":2045
      }
      , {
        "from":1834
        , "to":1835
      }
      , {
        "from":1834
        , "to":2048
      }
      , {
        "from":1835
        , "to":2046
      }
      , {
        "from":1835
        , "to":1836
      }
      , {
        "from":1836
        , "to":1837
      }
      , {
        "from":1837
        , "to":2341
      }
      , {
        "from":2341
        , "to":2342
      }
      , {
        "from":2342
        , "to":2344
      }
      , {
        "from":2046
        , "to":2047
      }
      , {
        "from":2047
        , "to":2048
      }
      , {
        "from":1838
        , "to":1839
      }
      , {
        "from":1838
        , "to":2051
      }
      , {
        "from":1839
        , "to":2049
      }
      , {
        "from":1839
        , "to":1840
      }
      , {
        "from":1840
        , "to":1841
      }
      , {
        "from":1841
        , "to":2397
      }
      , {
        "from":2397
        , "to":2398
      }
      , {
        "from":2398
        , "to":2400
      }
      , {
        "from":2049
        , "to":2050
      }
      , {
        "from":2050
        , "to":2051
      }
      , {
        "from":1842
        , "to":1843
      }
      , {
        "from":1842
        , "to":2054
      }
      , {
        "from":1843
        , "to":2052
      }
      , {
        "from":1843
        , "to":1844
      }
      , {
        "from":1844
        , "to":1845
      }
      , {
        "from":1845
        , "to":2453
      }
      , {
        "from":2453
        , "to":2454
      }
      , {
        "from":2454
        , "to":2456
      }
      , {
        "from":2052
        , "to":2053
      }
      , {
        "from":2053
        , "to":2054
      }
      , {
        "from":1846
        , "to":1847
      }
      , {
        "from":1846
        , "to":2057
      }
      , {
        "from":1847
        , "to":2055
      }
      , {
        "from":1847
        , "to":1848
      }
      , {
        "from":1848
        , "to":1849
      }
      , {
        "from":1849
        , "to":2509
      }
      , {
        "from":2509
        , "to":2510
      }
      , {
        "from":2510
        , "to":2512
      }
      , {
        "from":2055
        , "to":2056
      }
      , {
        "from":2056
        , "to":2057
      }
      , {
        "from":1850
        , "to":1851
      }
      , {
        "from":1850
        , "to":2060
      }
      , {
        "from":1851
        , "to":2058
      }
      , {
        "from":1851
        , "to":1852
      }
      , {
        "from":1852
        , "to":1853
      }
      , {
        "from":1853
        , "to":2565
      }
      , {
        "from":2565
        , "to":2566
      }
      , {
        "from":2566
        , "to":2568
      }
      , {
        "from":2058
        , "to":2059
      }
      , {
        "from":2059
        , "to":2060
      }
      , {
        "from":1854
        , "to":1855
      }
      , {
        "from":1854
        , "to":2063
      }
      , {
        "from":1855
        , "to":2061
      }
      , {
        "from":1855
        , "to":1856
      }
      , {
        "from":1856
        , "to":1857
      }
      , {
        "from":1857
        , "to":2621
      }
      , {
        "from":2621
        , "to":2622
      }
      , {
        "from":2622
        , "to":2624
      }
      , {
        "from":2061
        , "to":2062
      }
      , {
        "from":2062
        , "to":2063
      }
      , {
        "from":1858
        , "to":1859
      }
      , {
        "from":1858
        , "to":2066
      }
      , {
        "from":1859
        , "to":2064
      }
      , {
        "from":1859
        , "to":1860
      }
      , {
        "from":1860
        , "to":1861
      }
      , {
        "from":1861
        , "to":2677
      }
      , {
        "from":2677
        , "to":2678
      }
      , {
        "from":2678
        , "to":2680
      }
      , {
        "from":2064
        , "to":2065
      }
      , {
        "from":2065
        , "to":2066
      }
      , {
        "from":1862
        , "to":1863
      }
      , {
        "from":1862
        , "to":2069
      }
      , {
        "from":1863
        , "to":2067
      }
      , {
        "from":1863
        , "to":1864
      }
      , {
        "from":1864
        , "to":1865
      }
      , {
        "from":1865
        , "to":2733
      }
      , {
        "from":2733
        , "to":2734
      }
      , {
        "from":2734
        , "to":2736
      }
      , {
        "from":2067
        , "to":2068
      }
      , {
        "from":2068
        , "to":2069
      }
      , {
        "from":1866
        , "to":1867
      }
      , {
        "from":1866
        , "to":2072
      }
      , {
        "from":1867
        , "to":2070
      }
      , {
        "from":1867
        , "to":1868
      }
      , {
        "from":1868
        , "to":1869
      }
      , {
        "from":1869
        , "to":2355
      }
      , {
        "from":2355
        , "to":2356
      }
      , {
        "from":2356
        , "to":2358
      }
      , {
        "from":2070
        , "to":2071
      }
      , {
        "from":2071
        , "to":2072
      }
      , {
        "from":1870
        , "to":1871
      }
      , {
        "from":1870
        , "to":2075
      }
      , {
        "from":1871
        , "to":2073
      }
      , {
        "from":1871
        , "to":1872
      }
      , {
        "from":1872
        , "to":1873
      }
      , {
        "from":1873
        , "to":2411
      }
      , {
        "from":2411
        , "to":2412
      }
      , {
        "from":2412
        , "to":2414
      }
      , {
        "from":2073
        , "to":2074
      }
      , {
        "from":2074
        , "to":2075
      }
      , {
        "from":1874
        , "to":1875
      }
      , {
        "from":1874
        , "to":2078
      }
      , {
        "from":1875
        , "to":2076
      }
      , {
        "from":1875
        , "to":1876
      }
      , {
        "from":1876
        , "to":1877
      }
      , {
        "from":1877
        , "to":2467
      }
      , {
        "from":2467
        , "to":2468
      }
      , {
        "from":2468
        , "to":2470
      }
      , {
        "from":2076
        , "to":2077
      }
      , {
        "from":2077
        , "to":2078
      }
      , {
        "from":1878
        , "to":1879
      }
      , {
        "from":1878
        , "to":2081
      }
      , {
        "from":1879
        , "to":2079
      }
      , {
        "from":1879
        , "to":1880
      }
      , {
        "from":1880
        , "to":1881
      }
      , {
        "from":1881
        , "to":2523
      }
      , {
        "from":2523
        , "to":2524
      }
      , {
        "from":2524
        , "to":2526
      }
      , {
        "from":2079
        , "to":2080
      }
      , {
        "from":2080
        , "to":2081
      }
      , {
        "from":1882
        , "to":1883
      }
      , {
        "from":1882
        , "to":2084
      }
      , {
        "from":1883
        , "to":2082
      }
      , {
        "from":1883
        , "to":1884
      }
      , {
        "from":1884
        , "to":1885
      }
      , {
        "from":1885
        , "to":2579
      }
      , {
        "from":2579
        , "to":2580
      }
      , {
        "from":2580
        , "to":2582
      }
      , {
        "from":2082
        , "to":2083
      }
      , {
        "from":2083
        , "to":2084
      }
      , {
        "from":1886
        , "to":1887
      }
      , {
        "from":1886
        , "to":2087
      }
      , {
        "from":1887
        , "to":2085
      }
      , {
        "from":1887
        , "to":1888
      }
      , {
        "from":1888
        , "to":1889
      }
      , {
        "from":1889
        , "to":2635
      }
      , {
        "from":2635
        , "to":2636
      }
      , {
        "from":2636
        , "to":2638
      }
      , {
        "from":2085
        , "to":2086
      }
      , {
        "from":2086
        , "to":2087
      }
      , {
        "from":1890
        , "to":1891
      }
      , {
        "from":1890
        , "to":2090
      }
      , {
        "from":1891
        , "to":2088
      }
      , {
        "from":1891
        , "to":1892
      }
      , {
        "from":1892
        , "to":1893
      }
      , {
        "from":1893
        , "to":2691
      }
      , {
        "from":2691
        , "to":2692
      }
      , {
        "from":2692
        , "to":2694
      }
      , {
        "from":2088
        , "to":2089
      }
      , {
        "from":2089
        , "to":2090
      }
      , {
        "from":1894
        , "to":1895
      }
      , {
        "from":1894
        , "to":2093
      }
      , {
        "from":1895
        , "to":2091
      }
      , {
        "from":1895
        , "to":1896
      }
      , {
        "from":1896
        , "to":1897
      }
      , {
        "from":1897
        , "to":2748
      }
      , {
        "from":2748
        , "to":2749
      }
      , {
        "from":2749
        , "to":2751
      }
      , {
        "from":2091
        , "to":2092
      }
      , {
        "from":2092
        , "to":2093
      }
      , {
        "from":1898
        , "to":1899
      }
      , {
        "from":1898
        , "to":2096
      }
      , {
        "from":1899
        , "to":2094
      }
      , {
        "from":1899
        , "to":1900
      }
      , {
        "from":1900
        , "to":1901
      }
      , {
        "from":1901
        , "to":2369
      }
      , {
        "from":2369
        , "to":2370
      }
      , {
        "from":2370
        , "to":2372
      }
      , {
        "from":2094
        , "to":2095
      }
      , {
        "from":2095
        , "to":2096
      }
      , {
        "from":1902
        , "to":1903
      }
      , {
        "from":1902
        , "to":2099
      }
      , {
        "from":1903
        , "to":2097
      }
      , {
        "from":1903
        , "to":1904
      }
      , {
        "from":1904
        , "to":1905
      }
      , {
        "from":1905
        , "to":2425
      }
      , {
        "from":2425
        , "to":2426
      }
      , {
        "from":2426
        , "to":2428
      }
      , {
        "from":2097
        , "to":2098
      }
      , {
        "from":2098
        , "to":2099
      }
      , {
        "from":1906
        , "to":1907
      }
      , {
        "from":1906
        , "to":2102
      }
      , {
        "from":1907
        , "to":2100
      }
      , {
        "from":1907
        , "to":1908
      }
      , {
        "from":1908
        , "to":1909
      }
      , {
        "from":1909
        , "to":2481
      }
      , {
        "from":2481
        , "to":2482
      }
      , {
        "from":2482
        , "to":2484
      }
      , {
        "from":2100
        , "to":2101
      }
      , {
        "from":2101
        , "to":2102
      }
      , {
        "from":1910
        , "to":1911
      }
      , {
        "from":1910
        , "to":2105
      }
      , {
        "from":1911
        , "to":2103
      }
      , {
        "from":1911
        , "to":1912
      }
      , {
        "from":1912
        , "to":1913
      }
      , {
        "from":1913
        , "to":2537
      }
      , {
        "from":2537
        , "to":2538
      }
      , {
        "from":2538
        , "to":2540
      }
      , {
        "from":2103
        , "to":2104
      }
      , {
        "from":2104
        , "to":2105
      }
      , {
        "from":1914
        , "to":1915
      }
      , {
        "from":1914
        , "to":2108
      }
      , {
        "from":1915
        , "to":2106
      }
      , {
        "from":1915
        , "to":1916
      }
      , {
        "from":1916
        , "to":1917
      }
      , {
        "from":1917
        , "to":2593
      }
      , {
        "from":2593
        , "to":2594
      }
      , {
        "from":2594
        , "to":2596
      }
      , {
        "from":2106
        , "to":2107
      }
      , {
        "from":2107
        , "to":2108
      }
      , {
        "from":1918
        , "to":1919
      }
      , {
        "from":1918
        , "to":2111
      }
      , {
        "from":1919
        , "to":2109
      }
      , {
        "from":1919
        , "to":1920
      }
      , {
        "from":1920
        , "to":1921
      }
      , {
        "from":1921
        , "to":2649
      }
      , {
        "from":2649
        , "to":2650
      }
      , {
        "from":2650
        , "to":2652
      }
      , {
        "from":2109
        , "to":2110
      }
      , {
        "from":2110
        , "to":2111
      }
      , {
        "from":1922
        , "to":1923
      }
      , {
        "from":1922
        , "to":2114
      }
      , {
        "from":1923
        , "to":2112
      }
      , {
        "from":1923
        , "to":1924
      }
      , {
        "from":1924
        , "to":1925
      }
      , {
        "from":1925
        , "to":2705
      }
      , {
        "from":2705
        , "to":2706
      }
      , {
        "from":2706
        , "to":2708
      }
      , {
        "from":2112
        , "to":2113
      }
      , {
        "from":2113
        , "to":2114
      }
      , {
        "from":1926
        , "to":1927
      }
      , {
        "from":1926
        , "to":2117
      }
      , {
        "from":1927
        , "to":2115
      }
      , {
        "from":1927
        , "to":1928
      }
      , {
        "from":1928
        , "to":1929
      }
      , {
        "from":1929
        , "to":2763
      }
      , {
        "from":2763
        , "to":2764
      }
      , {
        "from":2764
        , "to":2766
      }
      , {
        "from":2115
        , "to":2116
      }
      , {
        "from":2116
        , "to":2117
      }
      , {
        "from":1930
        , "to":1931
      }
      , {
        "from":1930
        , "to":2120
      }
      , {
        "from":1931
        , "to":2118
      }
      , {
        "from":1931
        , "to":1932
      }
      , {
        "from":1932
        , "to":1933
      }
      , {
        "from":1933
        , "to":2383
      }
      , {
        "from":2383
        , "to":2384
      }
      , {
        "from":2384
        , "to":2386
      }
      , {
        "from":2118
        , "to":2119
      }
      , {
        "from":2119
        , "to":2120
      }
      , {
        "from":1934
        , "to":1935
      }
      , {
        "from":1934
        , "to":2123
      }
      , {
        "from":1935
        , "to":2121
      }
      , {
        "from":1935
        , "to":1936
      }
      , {
        "from":1936
        , "to":1937
      }
      , {
        "from":1937
        , "to":2439
      }
      , {
        "from":2439
        , "to":2440
      }
      , {
        "from":2440
        , "to":2442
      }
      , {
        "from":2121
        , "to":2122
      }
      , {
        "from":2122
        , "to":2123
      }
      , {
        "from":1938
        , "to":1939
      }
      , {
        "from":1938
        , "to":2126
      }
      , {
        "from":1939
        , "to":2124
      }
      , {
        "from":1939
        , "to":1940
      }
      , {
        "from":1940
        , "to":1941
      }
      , {
        "from":1941
        , "to":2495
      }
      , {
        "from":2495
        , "to":2496
      }
      , {
        "from":2496
        , "to":2498
      }
      , {
        "from":2124
        , "to":2125
      }
      , {
        "from":2125
        , "to":2126
      }
      , {
        "from":1942
        , "to":1943
      }
      , {
        "from":1942
        , "to":2129
      }
      , {
        "from":1943
        , "to":2127
      }
      , {
        "from":1943
        , "to":1944
      }
      , {
        "from":1944
        , "to":1945
      }
      , {
        "from":1945
        , "to":2551
      }
      , {
        "from":2551
        , "to":2552
      }
      , {
        "from":2552
        , "to":2554
      }
      , {
        "from":2127
        , "to":2128
      }
      , {
        "from":2128
        , "to":2129
      }
      , {
        "from":1946
        , "to":1947
      }
      , {
        "from":1946
        , "to":2132
      }
      , {
        "from":1947
        , "to":2130
      }
      , {
        "from":1947
        , "to":1948
      }
      , {
        "from":1948
        , "to":1949
      }
      , {
        "from":1949
        , "to":2607
      }
      , {
        "from":2607
        , "to":2608
      }
      , {
        "from":2608
        , "to":2610
      }
      , {
        "from":2130
        , "to":2131
      }
      , {
        "from":2131
        , "to":2132
      }
      , {
        "from":1950
        , "to":1951
      }
      , {
        "from":1950
        , "to":2135
      }
      , {
        "from":1951
        , "to":2133
      }
      , {
        "from":1951
        , "to":1952
      }
      , {
        "from":1952
        , "to":1953
      }
      , {
        "from":1953
        , "to":2663
      }
      , {
        "from":2663
        , "to":2664
      }
      , {
        "from":2664
        , "to":2666
      }
      , {
        "from":2133
        , "to":2134
      }
      , {
        "from":2134
        , "to":2135
      }
      , {
        "from":1954
        , "to":1955
      }
      , {
        "from":1954
        , "to":2138
      }
      , {
        "from":1955
        , "to":2136
      }
      , {
        "from":1955
        , "to":1956
      }
      , {
        "from":1956
        , "to":1957
      }
      , {
        "from":1957
        , "to":2719
      }
      , {
        "from":2719
        , "to":2720
      }
      , {
        "from":2720
        , "to":2722
      }
      , {
        "from":2136
        , "to":2137
      }
      , {
        "from":2137
        , "to":2138
      }
      , {
        "from":1958
        , "to":1959
      }
      , {
        "from":1958
        , "to":2141
      }
      , {
        "from":1959
        , "to":2139
      }
      , {
        "from":1959
        , "to":1960
      }
      , {
        "from":1960
        , "to":1961
      }
      , {
        "from":1961
        , "to":2778
      }
      , {
        "from":2778
        , "to":2779
      }
      , {
        "from":2779
        , "to":2781
      }
      , {
        "from":2139
        , "to":2140
      }
      , {
        "from":2140
        , "to":2141
      }
      , {
        "from":2144
        , "to":2146
      }
      , {
        "from":2146
        , "to":2381
      }
      , {
        "from":2147
        , "to":2148
      }
      , {
        "from":2148
        , "to":2381
      }
      , {
        "from":2149
        , "to":2150
      }
      , {
        "from":2150
        , "to":2381
      }
      , {
        "from":2151
        , "to":2152
      }
      , {
        "from":2152
        , "to":2381
      }
      , {
        "from":2153
        , "to":2154
      }
      , {
        "from":2154
        , "to":2381
      }
      , {
        "from":2155
        , "to":2156
      }
      , {
        "from":2156
        , "to":2381
      }
      , {
        "from":2157
        , "to":2158
      }
      , {
        "from":2158
        , "to":2381
      }
      , {
        "from":2159
        , "to":2160
      }
      , {
        "from":2160
        , "to":2381
      }
      , {
        "from":2381
        , "to":2382
      }
      , {
        "from":2382
        , "to":2437
      }
      , {
        "from":2382
        , "to":2385
      }
      , {
        "from":2382
        , "to":2388
      }
      , {
        "from":2437
        , "to":2438
      }
      , {
        "from":2438
        , "to":2493
      }
      , {
        "from":2438
        , "to":2441
      }
      , {
        "from":2438
        , "to":2444
      }
      , {
        "from":2493
        , "to":2494
      }
      , {
        "from":2494
        , "to":2549
      }
      , {
        "from":2494
        , "to":2497
      }
      , {
        "from":2494
        , "to":2500
      }
      , {
        "from":2549
        , "to":2550
      }
      , {
        "from":2550
        , "to":2605
      }
      , {
        "from":2550
        , "to":2553
      }
      , {
        "from":2550
        , "to":2556
      }
      , {
        "from":2605
        , "to":2606
      }
      , {
        "from":2606
        , "to":2661
      }
      , {
        "from":2606
        , "to":2609
      }
      , {
        "from":2606
        , "to":2612
      }
      , {
        "from":2661
        , "to":2662
      }
      , {
        "from":2662
        , "to":2717
      }
      , {
        "from":2662
        , "to":2665
      }
      , {
        "from":2662
        , "to":2668
      }
      , {
        "from":2717
        , "to":2718
      }
      , {
        "from":2718
        , "to":2776
      }
      , {
        "from":2718
        , "to":2721
      }
      , {
        "from":2718
        , "to":2724
      }
      , {
        "from":2776
        , "to":2777
      }
      , {
        "from":2777
        , "to":2780
      }
      , {
        "from":2777
        , "to":2783
      }
      , {
        "from":2161
        , "to":2162
      }
      , {
        "from":2162
        , "to":2367
      }
      , {
        "from":2163
        , "to":2164
      }
      , {
        "from":2164
        , "to":2367
      }
      , {
        "from":2165
        , "to":2166
      }
      , {
        "from":2166
        , "to":2367
      }
      , {
        "from":2167
        , "to":2168
      }
      , {
        "from":2168
        , "to":2367
      }
      , {
        "from":2169
        , "to":2170
      }
      , {
        "from":2170
        , "to":2367
      }
      , {
        "from":2171
        , "to":2172
      }
      , {
        "from":2172
        , "to":2367
      }
      , {
        "from":2173
        , "to":2174
      }
      , {
        "from":2174
        , "to":2367
      }
      , {
        "from":2175
        , "to":2176
      }
      , {
        "from":2176
        , "to":2367
      }
      , {
        "from":2367
        , "to":2368
      }
      , {
        "from":2368
        , "to":2423
      }
      , {
        "from":2368
        , "to":2371
      }
      , {
        "from":2368
        , "to":2374
      }
      , {
        "from":2423
        , "to":2424
      }
      , {
        "from":2424
        , "to":2479
      }
      , {
        "from":2424
        , "to":2427
      }
      , {
        "from":2424
        , "to":2430
      }
      , {
        "from":2479
        , "to":2480
      }
      , {
        "from":2480
        , "to":2535
      }
      , {
        "from":2480
        , "to":2483
      }
      , {
        "from":2480
        , "to":2486
      }
      , {
        "from":2535
        , "to":2536
      }
      , {
        "from":2536
        , "to":2591
      }
      , {
        "from":2536
        , "to":2539
      }
      , {
        "from":2536
        , "to":2542
      }
      , {
        "from":2591
        , "to":2592
      }
      , {
        "from":2592
        , "to":2647
      }
      , {
        "from":2592
        , "to":2595
      }
      , {
        "from":2592
        , "to":2598
      }
      , {
        "from":2647
        , "to":2648
      }
      , {
        "from":2648
        , "to":2703
      }
      , {
        "from":2648
        , "to":2651
      }
      , {
        "from":2648
        , "to":2654
      }
      , {
        "from":2703
        , "to":2704
      }
      , {
        "from":2704
        , "to":2761
      }
      , {
        "from":2704
        , "to":2707
      }
      , {
        "from":2704
        , "to":2710
      }
      , {
        "from":2761
        , "to":2762
      }
      , {
        "from":2762
        , "to":2765
      }
      , {
        "from":2762
        , "to":2768
      }
      , {
        "from":2177
        , "to":2178
      }
      , {
        "from":2178
        , "to":2353
      }
      , {
        "from":2179
        , "to":2180
      }
      , {
        "from":2180
        , "to":2353
      }
      , {
        "from":2181
        , "to":2182
      }
      , {
        "from":2182
        , "to":2353
      }
      , {
        "from":2183
        , "to":2184
      }
      , {
        "from":2184
        , "to":2353
      }
      , {
        "from":2185
        , "to":2186
      }
      , {
        "from":2186
        , "to":2353
      }
      , {
        "from":2187
        , "to":2188
      }
      , {
        "from":2188
        , "to":2353
      }
      , {
        "from":2189
        , "to":2190
      }
      , {
        "from":2190
        , "to":2353
      }
      , {
        "from":2191
        , "to":2192
      }
      , {
        "from":2192
        , "to":2353
      }
      , {
        "from":2353
        , "to":2354
      }
      , {
        "from":2354
        , "to":2409
      }
      , {
        "from":2354
        , "to":2357
      }
      , {
        "from":2354
        , "to":2360
      }
      , {
        "from":2409
        , "to":2410
      }
      , {
        "from":2410
        , "to":2465
      }
      , {
        "from":2410
        , "to":2413
      }
      , {
        "from":2410
        , "to":2416
      }
      , {
        "from":2465
        , "to":2466
      }
      , {
        "from":2466
        , "to":2521
      }
      , {
        "from":2466
        , "to":2469
      }
      , {
        "from":2466
        , "to":2472
      }
      , {
        "from":2521
        , "to":2522
      }
      , {
        "from":2522
        , "to":2577
      }
      , {
        "from":2522
        , "to":2525
      }
      , {
        "from":2522
        , "to":2528
      }
      , {
        "from":2577
        , "to":2578
      }
      , {
        "from":2578
        , "to":2633
      }
      , {
        "from":2578
        , "to":2581
      }
      , {
        "from":2578
        , "to":2584
      }
      , {
        "from":2633
        , "to":2634
      }
      , {
        "from":2634
        , "to":2689
      }
      , {
        "from":2634
        , "to":2637
      }
      , {
        "from":2634
        , "to":2640
      }
      , {
        "from":2689
        , "to":2690
      }
      , {
        "from":2690
        , "to":2746
      }
      , {
        "from":2690
        , "to":2693
      }
      , {
        "from":2690
        , "to":2696
      }
      , {
        "from":2746
        , "to":2747
      }
      , {
        "from":2747
        , "to":2750
      }
      , {
        "from":2747
        , "to":2753
      }
      , {
        "from":2193
        , "to":2194
      }
      , {
        "from":2194
        , "to":2339
      }
      , {
        "from":2195
        , "to":2196
      }
      , {
        "from":2196
        , "to":2339
      }
      , {
        "from":2197
        , "to":2198
      }
      , {
        "from":2198
        , "to":2339
      }
      , {
        "from":2199
        , "to":2200
      }
      , {
        "from":2200
        , "to":2339
      }
      , {
        "from":2201
        , "to":2202
      }
      , {
        "from":2202
        , "to":2339
      }
      , {
        "from":2203
        , "to":2204
      }
      , {
        "from":2204
        , "to":2339
      }
      , {
        "from":2205
        , "to":2206
      }
      , {
        "from":2206
        , "to":2339
      }
      , {
        "from":2207
        , "to":2208
      }
      , {
        "from":2208
        , "to":2339
      }
      , {
        "from":2339
        , "to":2340
      }
      , {
        "from":2340
        , "to":2395
      }
      , {
        "from":2340
        , "to":2343
      }
      , {
        "from":2340
        , "to":2346
      }
      , {
        "from":2395
        , "to":2396
      }
      , {
        "from":2396
        , "to":2451
      }
      , {
        "from":2396
        , "to":2399
      }
      , {
        "from":2396
        , "to":2402
      }
      , {
        "from":2451
        , "to":2452
      }
      , {
        "from":2452
        , "to":2507
      }
      , {
        "from":2452
        , "to":2455
      }
      , {
        "from":2452
        , "to":2458
      }
      , {
        "from":2507
        , "to":2508
      }
      , {
        "from":2508
        , "to":2563
      }
      , {
        "from":2508
        , "to":2511
      }
      , {
        "from":2508
        , "to":2514
      }
      , {
        "from":2563
        , "to":2564
      }
      , {
        "from":2564
        , "to":2619
      }
      , {
        "from":2564
        , "to":2567
      }
      , {
        "from":2564
        , "to":2570
      }
      , {
        "from":2619
        , "to":2620
      }
      , {
        "from":2620
        , "to":2675
      }
      , {
        "from":2620
        , "to":2623
      }
      , {
        "from":2620
        , "to":2626
      }
      , {
        "from":2675
        , "to":2676
      }
      , {
        "from":2676
        , "to":2731
      }
      , {
        "from":2676
        , "to":2679
      }
      , {
        "from":2676
        , "to":2682
      }
      , {
        "from":2731
        , "to":2732
      }
      , {
        "from":2732
        , "to":2735
      }
      , {
        "from":2732
        , "to":2738
      }
      , {
        "from":2209
        , "to":2210
      }
      , {
        "from":2210
        , "to":2729
      }
      , {
        "from":2211
        , "to":2212
      }
      , {
        "from":2212
        , "to":2729
      }
      , {
        "from":2213
        , "to":2214
      }
      , {
        "from":2214
        , "to":2729
      }
      , {
        "from":2215
        , "to":2216
      }
      , {
        "from":2216
        , "to":2729
      }
      , {
        "from":2217
        , "to":2218
      }
      , {
        "from":2218
        , "to":2729
      }
      , {
        "from":2219
        , "to":2220
      }
      , {
        "from":2220
        , "to":2729
      }
      , {
        "from":2221
        , "to":2222
      }
      , {
        "from":2222
        , "to":2729
      }
      , {
        "from":2223
        , "to":2224
      }
      , {
        "from":2224
        , "to":2729
      }
      , {
        "from":2729
        , "to":2730
      }
      , {
        "from":2730
        , "to":2744
      }
      , {
        "from":2730
        , "to":2735
      }
      , {
        "from":2730
        , "to":2738
      }
      , {
        "from":2738
        , "to":2739
      }
      , {
        "from":2735
        , "to":2736
      }
      , {
        "from":2736
        , "to":2737
      }
      , {
        "from":2737
        , "to":2739
      }
      , {
        "from":2739
        , "to":2740
      }
      , {
        "from":2740
        , "to":2743
      }
      , {
        "from":2744
        , "to":2745
      }
      , {
        "from":2745
        , "to":2759
      }
      , {
        "from":2745
        , "to":2750
      }
      , {
        "from":2745
        , "to":2753
      }
      , {
        "from":2753
        , "to":2754
      }
      , {
        "from":2750
        , "to":2751
      }
      , {
        "from":2751
        , "to":2752
      }
      , {
        "from":2752
        , "to":2754
      }
      , {
        "from":2754
        , "to":2755
      }
      , {
        "from":2755
        , "to":2758
      }
      , {
        "from":2759
        , "to":2760
      }
      , {
        "from":2760
        , "to":2774
      }
      , {
        "from":2760
        , "to":2765
      }
      , {
        "from":2760
        , "to":2768
      }
      , {
        "from":2768
        , "to":2769
      }
      , {
        "from":2765
        , "to":2766
      }
      , {
        "from":2766
        , "to":2767
      }
      , {
        "from":2767
        , "to":2769
      }
      , {
        "from":2769
        , "to":2770
      }
      , {
        "from":2770
        , "to":2773
      }
      , {
        "from":2774
        , "to":2775
      }
      , {
        "from":2775
        , "to":2780
      }
      , {
        "from":2775
        , "to":2783
      }
      , {
        "from":2783
        , "to":2784
      }
      , {
        "from":2780
        , "to":2781
      }
      , {
        "from":2781
        , "to":2782
      }
      , {
        "from":2782
        , "to":2784
      }
      , {
        "from":2784
        , "to":2785
      }
      , {
        "from":2785
        , "to":2788
      }
      , {
        "from":2225
        , "to":2226
      }
      , {
        "from":2226
        , "to":2673
      }
      , {
        "from":2227
        , "to":2228
      }
      , {
        "from":2228
        , "to":2673
      }
      , {
        "from":2229
        , "to":2230
      }
      , {
        "from":2230
        , "to":2673
      }
      , {
        "from":2231
        , "to":2232
      }
      , {
        "from":2232
        , "to":2673
      }
      , {
        "from":2233
        , "to":2234
      }
      , {
        "from":2234
        , "to":2673
      }
      , {
        "from":2235
        , "to":2236
      }
      , {
        "from":2236
        , "to":2673
      }
      , {
        "from":2237
        , "to":2238
      }
      , {
        "from":2238
        , "to":2673
      }
      , {
        "from":2239
        , "to":2240
      }
      , {
        "from":2240
        , "to":2673
      }
      , {
        "from":2673
        , "to":2674
      }
      , {
        "from":2674
        , "to":2687
      }
      , {
        "from":2674
        , "to":2679
      }
      , {
        "from":2674
        , "to":2682
      }
      , {
        "from":2682
        , "to":2683
      }
      , {
        "from":2679
        , "to":2680
      }
      , {
        "from":2680
        , "to":2681
      }
      , {
        "from":2681
        , "to":2683
      }
      , {
        "from":2683
        , "to":2684
      }
      , {
        "from":2684
        , "to":2686
      }
      , {
        "from":2686
        , "to":2831
      }
      , {
        "from":2831
        , "to":2832
      }
      , {
        "from":2687
        , "to":2688
      }
      , {
        "from":2688
        , "to":2701
      }
      , {
        "from":2688
        , "to":2693
      }
      , {
        "from":2688
        , "to":2696
      }
      , {
        "from":2696
        , "to":2697
      }
      , {
        "from":2693
        , "to":2694
      }
      , {
        "from":2694
        , "to":2695
      }
      , {
        "from":2695
        , "to":2697
      }
      , {
        "from":2697
        , "to":2698
      }
      , {
        "from":2698
        , "to":2700
      }
      , {
        "from":2700
        , "to":2852
      }
      , {
        "from":2852
        , "to":2853
      }
      , {
        "from":2701
        , "to":2702
      }
      , {
        "from":2702
        , "to":2715
      }
      , {
        "from":2702
        , "to":2707
      }
      , {
        "from":2702
        , "to":2710
      }
      , {
        "from":2710
        , "to":2711
      }
      , {
        "from":2707
        , "to":2708
      }
      , {
        "from":2708
        , "to":2709
      }
      , {
        "from":2709
        , "to":2711
      }
      , {
        "from":2711
        , "to":2712
      }
      , {
        "from":2712
        , "to":2714
      }
      , {
        "from":2714
        , "to":2873
      }
      , {
        "from":2873
        , "to":2874
      }
      , {
        "from":2715
        , "to":2716
      }
      , {
        "from":2716
        , "to":2721
      }
      , {
        "from":2716
        , "to":2724
      }
      , {
        "from":2724
        , "to":2725
      }
      , {
        "from":2721
        , "to":2722
      }
      , {
        "from":2722
        , "to":2723
      }
      , {
        "from":2723
        , "to":2725
      }
      , {
        "from":2725
        , "to":2726
      }
      , {
        "from":2726
        , "to":2728
      }
      , {
        "from":2728
        , "to":2894
      }
      , {
        "from":2894
        , "to":2895
      }
      , {
        "from":2241
        , "to":2242
      }
      , {
        "from":2242
        , "to":2617
      }
      , {
        "from":2243
        , "to":2244
      }
      , {
        "from":2244
        , "to":2617
      }
      , {
        "from":2245
        , "to":2246
      }
      , {
        "from":2246
        , "to":2617
      }
      , {
        "from":2247
        , "to":2248
      }
      , {
        "from":2248
        , "to":2617
      }
      , {
        "from":2249
        , "to":2250
      }
      , {
        "from":2250
        , "to":2617
      }
      , {
        "from":2251
        , "to":2252
      }
      , {
        "from":2252
        , "to":2617
      }
      , {
        "from":2253
        , "to":2254
      }
      , {
        "from":2254
        , "to":2617
      }
      , {
        "from":2255
        , "to":2256
      }
      , {
        "from":2256
        , "to":2617
      }
      , {
        "from":2617
        , "to":2618
      }
      , {
        "from":2618
        , "to":2631
      }
      , {
        "from":2618
        , "to":2623
      }
      , {
        "from":2618
        , "to":2626
      }
      , {
        "from":2626
        , "to":2627
      }
      , {
        "from":2623
        , "to":2624
      }
      , {
        "from":2624
        , "to":2625
      }
      , {
        "from":2625
        , "to":2627
      }
      , {
        "from":2627
        , "to":2628
      }
      , {
        "from":2628
        , "to":2630
      }
      , {
        "from":2630
        , "to":2828
      }
      , {
        "from":2828
        , "to":2829
      }
      , {
        "from":2631
        , "to":2632
      }
      , {
        "from":2632
        , "to":2645
      }
      , {
        "from":2632
        , "to":2637
      }
      , {
        "from":2632
        , "to":2640
      }
      , {
        "from":2640
        , "to":2641
      }
      , {
        "from":2637
        , "to":2638
      }
      , {
        "from":2638
        , "to":2639
      }
      , {
        "from":2639
        , "to":2641
      }
      , {
        "from":2641
        , "to":2642
      }
      , {
        "from":2642
        , "to":2644
      }
      , {
        "from":2644
        , "to":2849
      }
      , {
        "from":2849
        , "to":2850
      }
      , {
        "from":2645
        , "to":2646
      }
      , {
        "from":2646
        , "to":2659
      }
      , {
        "from":2646
        , "to":2651
      }
      , {
        "from":2646
        , "to":2654
      }
      , {
        "from":2654
        , "to":2655
      }
      , {
        "from":2651
        , "to":2652
      }
      , {
        "from":2652
        , "to":2653
      }
      , {
        "from":2653
        , "to":2655
      }
      , {
        "from":2655
        , "to":2656
      }
      , {
        "from":2656
        , "to":2658
      }
      , {
        "from":2658
        , "to":2870
      }
      , {
        "from":2870
        , "to":2871
      }
      , {
        "from":2659
        , "to":2660
      }
      , {
        "from":2660
        , "to":2665
      }
      , {
        "from":2660
        , "to":2668
      }
      , {
        "from":2668
        , "to":2669
      }
      , {
        "from":2665
        , "to":2666
      }
      , {
        "from":2666
        , "to":2667
      }
      , {
        "from":2667
        , "to":2669
      }
      , {
        "from":2669
        , "to":2670
      }
      , {
        "from":2670
        , "to":2672
      }
      , {
        "from":2672
        , "to":2891
      }
      , {
        "from":2891
        , "to":2892
      }
      , {
        "from":2257
        , "to":2258
      }
      , {
        "from":2258
        , "to":2561
      }
      , {
        "from":2259
        , "to":2260
      }
      , {
        "from":2260
        , "to":2561
      }
      , {
        "from":2261
        , "to":2262
      }
      , {
        "from":2262
        , "to":2561
      }
      , {
        "from":2263
        , "to":2264
      }
      , {
        "from":2264
        , "to":2561
      }
      , {
        "from":2265
        , "to":2266
      }
      , {
        "from":2266
        , "to":2561
      }
      , {
        "from":2267
        , "to":2268
      }
      , {
        "from":2268
        , "to":2561
      }
      , {
        "from":2269
        , "to":2270
      }
      , {
        "from":2270
        , "to":2561
      }
      , {
        "from":2271
        , "to":2272
      }
      , {
        "from":2272
        , "to":2561
      }
      , {
        "from":2561
        , "to":2562
      }
      , {
        "from":2562
        , "to":2575
      }
      , {
        "from":2562
        , "to":2567
      }
      , {
        "from":2562
        , "to":2570
      }
      , {
        "from":2570
        , "to":2571
      }
      , {
        "from":2567
        , "to":2568
      }
      , {
        "from":2568
        , "to":2569
      }
      , {
        "from":2569
        , "to":2571
      }
      , {
        "from":2571
        , "to":2572
      }
      , {
        "from":2572
        , "to":2574
      }
      , {
        "from":2574
        , "to":2825
      }
      , {
        "from":2825
        , "to":2826
      }
      , {
        "from":2575
        , "to":2576
      }
      , {
        "from":2576
        , "to":2589
      }
      , {
        "from":2576
        , "to":2581
      }
      , {
        "from":2576
        , "to":2584
      }
      , {
        "from":2584
        , "to":2585
      }
      , {
        "from":2581
        , "to":2582
      }
      , {
        "from":2582
        , "to":2583
      }
      , {
        "from":2583
        , "to":2585
      }
      , {
        "from":2585
        , "to":2586
      }
      , {
        "from":2586
        , "to":2588
      }
      , {
        "from":2588
        , "to":2846
      }
      , {
        "from":2846
        , "to":2847
      }
      , {
        "from":2589
        , "to":2590
      }
      , {
        "from":2590
        , "to":2603
      }
      , {
        "from":2590
        , "to":2595
      }
      , {
        "from":2590
        , "to":2598
      }
      , {
        "from":2598
        , "to":2599
      }
      , {
        "from":2595
        , "to":2596
      }
      , {
        "from":2596
        , "to":2597
      }
      , {
        "from":2597
        , "to":2599
      }
      , {
        "from":2599
        , "to":2600
      }
      , {
        "from":2600
        , "to":2602
      }
      , {
        "from":2602
        , "to":2867
      }
      , {
        "from":2867
        , "to":2868
      }
      , {
        "from":2603
        , "to":2604
      }
      , {
        "from":2604
        , "to":2609
      }
      , {
        "from":2604
        , "to":2612
      }
      , {
        "from":2612
        , "to":2613
      }
      , {
        "from":2609
        , "to":2610
      }
      , {
        "from":2610
        , "to":2611
      }
      , {
        "from":2611
        , "to":2613
      }
      , {
        "from":2613
        , "to":2614
      }
      , {
        "from":2614
        , "to":2616
      }
      , {
        "from":2616
        , "to":2888
      }
      , {
        "from":2888
        , "to":2889
      }
      , {
        "from":2273
        , "to":2274
      }
      , {
        "from":2274
        , "to":2505
      }
      , {
        "from":2275
        , "to":2276
      }
      , {
        "from":2276
        , "to":2505
      }
      , {
        "from":2277
        , "to":2278
      }
      , {
        "from":2278
        , "to":2505
      }
      , {
        "from":2279
        , "to":2280
      }
      , {
        "from":2280
        , "to":2505
      }
      , {
        "from":2281
        , "to":2282
      }
      , {
        "from":2282
        , "to":2505
      }
      , {
        "from":2283
        , "to":2284
      }
      , {
        "from":2284
        , "to":2505
      }
      , {
        "from":2285
        , "to":2286
      }
      , {
        "from":2286
        , "to":2505
      }
      , {
        "from":2287
        , "to":2288
      }
      , {
        "from":2288
        , "to":2505
      }
      , {
        "from":2505
        , "to":2506
      }
      , {
        "from":2506
        , "to":2519
      }
      , {
        "from":2506
        , "to":2511
      }
      , {
        "from":2506
        , "to":2514
      }
      , {
        "from":2514
        , "to":2515
      }
      , {
        "from":2511
        , "to":2512
      }
      , {
        "from":2512
        , "to":2513
      }
      , {
        "from":2513
        , "to":2515
      }
      , {
        "from":2515
        , "to":2516
      }
      , {
        "from":2516
        , "to":2518
      }
      , {
        "from":2518
        , "to":2822
      }
      , {
        "from":2822
        , "to":2823
      }
      , {
        "from":2519
        , "to":2520
      }
      , {
        "from":2520
        , "to":2533
      }
      , {
        "from":2520
        , "to":2525
      }
      , {
        "from":2520
        , "to":2528
      }
      , {
        "from":2528
        , "to":2529
      }
      , {
        "from":2525
        , "to":2526
      }
      , {
        "from":2526
        , "to":2527
      }
      , {
        "from":2527
        , "to":2529
      }
      , {
        "from":2529
        , "to":2530
      }
      , {
        "from":2530
        , "to":2532
      }
      , {
        "from":2532
        , "to":2843
      }
      , {
        "from":2843
        , "to":2844
      }
      , {
        "from":2533
        , "to":2534
      }
      , {
        "from":2534
        , "to":2547
      }
      , {
        "from":2534
        , "to":2539
      }
      , {
        "from":2534
        , "to":2542
      }
      , {
        "from":2542
        , "to":2543
      }
      , {
        "from":2539
        , "to":2540
      }
      , {
        "from":2540
        , "to":2541
      }
      , {
        "from":2541
        , "to":2543
      }
      , {
        "from":2543
        , "to":2544
      }
      , {
        "from":2544
        , "to":2546
      }
      , {
        "from":2546
        , "to":2864
      }
      , {
        "from":2864
        , "to":2865
      }
      , {
        "from":2547
        , "to":2548
      }
      , {
        "from":2548
        , "to":2553
      }
      , {
        "from":2548
        , "to":2556
      }
      , {
        "from":2556
        , "to":2557
      }
      , {
        "from":2553
        , "to":2554
      }
      , {
        "from":2554
        , "to":2555
      }
      , {
        "from":2555
        , "to":2557
      }
      , {
        "from":2557
        , "to":2558
      }
      , {
        "from":2558
        , "to":2560
      }
      , {
        "from":2560
        , "to":2885
      }
      , {
        "from":2885
        , "to":2886
      }
      , {
        "from":2289
        , "to":2290
      }
      , {
        "from":2290
        , "to":2449
      }
      , {
        "from":2291
        , "to":2292
      }
      , {
        "from":2292
        , "to":2449
      }
      , {
        "from":2293
        , "to":2294
      }
      , {
        "from":2294
        , "to":2449
      }
      , {
        "from":2295
        , "to":2296
      }
      , {
        "from":2296
        , "to":2449
      }
      , {
        "from":2297
        , "to":2298
      }
      , {
        "from":2298
        , "to":2449
      }
      , {
        "from":2299
        , "to":2300
      }
      , {
        "from":2300
        , "to":2449
      }
      , {
        "from":2301
        , "to":2302
      }
      , {
        "from":2302
        , "to":2449
      }
      , {
        "from":2303
        , "to":2304
      }
      , {
        "from":2304
        , "to":2449
      }
      , {
        "from":2449
        , "to":2450
      }
      , {
        "from":2450
        , "to":2463
      }
      , {
        "from":2450
        , "to":2455
      }
      , {
        "from":2450
        , "to":2458
      }
      , {
        "from":2458
        , "to":2459
      }
      , {
        "from":2455
        , "to":2456
      }
      , {
        "from":2456
        , "to":2457
      }
      , {
        "from":2457
        , "to":2459
      }
      , {
        "from":2459
        , "to":2460
      }
      , {
        "from":2460
        , "to":2462
      }
      , {
        "from":2462
        , "to":2819
      }
      , {
        "from":2819
        , "to":2820
      }
      , {
        "from":2463
        , "to":2464
      }
      , {
        "from":2464
        , "to":2477
      }
      , {
        "from":2464
        , "to":2469
      }
      , {
        "from":2464
        , "to":2472
      }
      , {
        "from":2472
        , "to":2473
      }
      , {
        "from":2469
        , "to":2470
      }
      , {
        "from":2470
        , "to":2471
      }
      , {
        "from":2471
        , "to":2473
      }
      , {
        "from":2473
        , "to":2474
      }
      , {
        "from":2474
        , "to":2476
      }
      , {
        "from":2476
        , "to":2840
      }
      , {
        "from":2840
        , "to":2841
      }
      , {
        "from":2477
        , "to":2478
      }
      , {
        "from":2478
        , "to":2491
      }
      , {
        "from":2478
        , "to":2483
      }
      , {
        "from":2478
        , "to":2486
      }
      , {
        "from":2486
        , "to":2487
      }
      , {
        "from":2483
        , "to":2484
      }
      , {
        "from":2484
        , "to":2485
      }
      , {
        "from":2485
        , "to":2487
      }
      , {
        "from":2487
        , "to":2488
      }
      , {
        "from":2488
        , "to":2490
      }
      , {
        "from":2490
        , "to":2861
      }
      , {
        "from":2861
        , "to":2862
      }
      , {
        "from":2491
        , "to":2492
      }
      , {
        "from":2492
        , "to":2497
      }
      , {
        "from":2492
        , "to":2500
      }
      , {
        "from":2500
        , "to":2501
      }
      , {
        "from":2497
        , "to":2498
      }
      , {
        "from":2498
        , "to":2499
      }
      , {
        "from":2499
        , "to":2501
      }
      , {
        "from":2501
        , "to":2502
      }
      , {
        "from":2502
        , "to":2504
      }
      , {
        "from":2504
        , "to":2882
      }
      , {
        "from":2882
        , "to":2883
      }
      , {
        "from":2305
        , "to":2306
      }
      , {
        "from":2306
        , "to":2393
      }
      , {
        "from":2307
        , "to":2308
      }
      , {
        "from":2308
        , "to":2393
      }
      , {
        "from":2309
        , "to":2310
      }
      , {
        "from":2310
        , "to":2393
      }
      , {
        "from":2311
        , "to":2312
      }
      , {
        "from":2312
        , "to":2393
      }
      , {
        "from":2313
        , "to":2314
      }
      , {
        "from":2314
        , "to":2393
      }
      , {
        "from":2315
        , "to":2316
      }
      , {
        "from":2316
        , "to":2393
      }
      , {
        "from":2317
        , "to":2318
      }
      , {
        "from":2318
        , "to":2393
      }
      , {
        "from":2319
        , "to":2320
      }
      , {
        "from":2320
        , "to":2393
      }
      , {
        "from":2393
        , "to":2394
      }
      , {
        "from":2394
        , "to":2407
      }
      , {
        "from":2394
        , "to":2399
      }
      , {
        "from":2394
        , "to":2402
      }
      , {
        "from":2402
        , "to":2403
      }
      , {
        "from":2399
        , "to":2400
      }
      , {
        "from":2400
        , "to":2401
      }
      , {
        "from":2401
        , "to":2403
      }
      , {
        "from":2403
        , "to":2404
      }
      , {
        "from":2404
        , "to":2406
      }
      , {
        "from":2406
        , "to":2816
      }
      , {
        "from":2816
        , "to":2817
      }
      , {
        "from":2407
        , "to":2408
      }
      , {
        "from":2408
        , "to":2421
      }
      , {
        "from":2408
        , "to":2413
      }
      , {
        "from":2408
        , "to":2416
      }
      , {
        "from":2416
        , "to":2417
      }
      , {
        "from":2413
        , "to":2414
      }
      , {
        "from":2414
        , "to":2415
      }
      , {
        "from":2415
        , "to":2417
      }
      , {
        "from":2417
        , "to":2418
      }
      , {
        "from":2418
        , "to":2420
      }
      , {
        "from":2420
        , "to":2837
      }
      , {
        "from":2837
        , "to":2838
      }
      , {
        "from":2421
        , "to":2422
      }
      , {
        "from":2422
        , "to":2435
      }
      , {
        "from":2422
        , "to":2427
      }
      , {
        "from":2422
        , "to":2430
      }
      , {
        "from":2430
        , "to":2431
      }
      , {
        "from":2427
        , "to":2428
      }
      , {
        "from":2428
        , "to":2429
      }
      , {
        "from":2429
        , "to":2431
      }
      , {
        "from":2431
        , "to":2432
      }
      , {
        "from":2432
        , "to":2434
      }
      , {
        "from":2434
        , "to":2858
      }
      , {
        "from":2858
        , "to":2859
      }
      , {
        "from":2435
        , "to":2436
      }
      , {
        "from":2436
        , "to":2441
      }
      , {
        "from":2436
        , "to":2444
      }
      , {
        "from":2444
        , "to":2445
      }
      , {
        "from":2441
        , "to":2442
      }
      , {
        "from":2442
        , "to":2443
      }
      , {
        "from":2443
        , "to":2445
      }
      , {
        "from":2445
        , "to":2446
      }
      , {
        "from":2446
        , "to":2448
      }
      , {
        "from":2448
        , "to":2879
      }
      , {
        "from":2879
        , "to":2880
      }
      , {
        "from":2321
        , "to":2322
      }
      , {
        "from":2322
        , "to":2337
      }
      , {
        "from":2323
        , "to":2324
      }
      , {
        "from":2324
        , "to":2337
      }
      , {
        "from":2325
        , "to":2326
      }
      , {
        "from":2326
        , "to":2337
      }
      , {
        "from":2327
        , "to":2328
      }
      , {
        "from":2328
        , "to":2337
      }
      , {
        "from":2329
        , "to":2330
      }
      , {
        "from":2330
        , "to":2337
      }
      , {
        "from":2331
        , "to":2332
      }
      , {
        "from":2332
        , "to":2337
      }
      , {
        "from":2333
        , "to":2334
      }
      , {
        "from":2334
        , "to":2337
      }
      , {
        "from":2335
        , "to":2336
      }
      , {
        "from":2336
        , "to":2337
      }
      , {
        "from":2337
        , "to":2338
      }
      , {
        "from":2338
        , "to":2351
      }
      , {
        "from":2338
        , "to":2343
      }
      , {
        "from":2338
        , "to":2346
      }
      , {
        "from":2346
        , "to":2347
      }
      , {
        "from":2343
        , "to":2344
      }
      , {
        "from":2344
        , "to":2345
      }
      , {
        "from":2345
        , "to":2347
      }
      , {
        "from":2347
        , "to":2348
      }
      , {
        "from":2348
        , "to":2350
      }
      , {
        "from":2350
        , "to":2790
      }
      , {
        "from":2790
        , "to":2791
      }
      , {
        "from":2791
        , "to":2792
      }
      , {
        "from":2792
        , "to":2793
      }
      , {
        "from":2793
        , "to":2796
      }
      , {
        "from":2796
        , "to":2797
      }
      , {
        "from":2797
        , "to":2802
      }
      , {
        "from":2802
        , "to":2803
      }
      , {
        "from":2803
        , "to":1718
      }
      , {
        "from":2351
        , "to":2352
      }
      , {
        "from":2352
        , "to":2365
      }
      , {
        "from":2352
        , "to":2357
      }
      , {
        "from":2352
        , "to":2360
      }
      , {
        "from":2360
        , "to":2361
      }
      , {
        "from":2357
        , "to":2358
      }
      , {
        "from":2358
        , "to":2359
      }
      , {
        "from":2359
        , "to":2361
      }
      , {
        "from":2361
        , "to":2362
      }
      , {
        "from":2362
        , "to":2364
      }
      , {
        "from":2364
        , "to":2794
      }
      , {
        "from":2794
        , "to":2795
      }
      , {
        "from":2795
        , "to":2798
      }
      , {
        "from":2798
        , "to":2799
      }
      , {
        "from":2799
        , "to":2804
      }
      , {
        "from":2804
        , "to":2805
      }
      , {
        "from":2805
        , "to":1718
      }
      , {
        "from":2365
        , "to":2366
      }
      , {
        "from":2366
        , "to":2379
      }
      , {
        "from":2366
        , "to":2371
      }
      , {
        "from":2366
        , "to":2374
      }
      , {
        "from":2374
        , "to":2375
      }
      , {
        "from":2371
        , "to":2372
      }
      , {
        "from":2372
        , "to":2373
      }
      , {
        "from":2373
        , "to":2375
      }
      , {
        "from":2375
        , "to":2376
      }
      , {
        "from":2376
        , "to":2378
      }
      , {
        "from":2378
        , "to":2800
      }
      , {
        "from":2800
        , "to":2801
      }
      , {
        "from":2801
        , "to":2806
      }
      , {
        "from":2806
        , "to":2807
      }
      , {
        "from":2807
        , "to":1718
      }
      , {
        "from":2379
        , "to":2380
      }
      , {
        "from":2380
        , "to":2385
      }
      , {
        "from":2380
        , "to":2388
      }
      , {
        "from":2388
        , "to":2389
      }
      , {
        "from":2385
        , "to":2386
      }
      , {
        "from":2386
        , "to":2387
      }
      , {
        "from":2387
        , "to":2389
      }
      , {
        "from":2389
        , "to":2390
      }
      , {
        "from":2390
        , "to":2392
      }
      , {
        "from":2392
        , "to":2808
      }
      , {
        "from":2808
        , "to":2809
      }
      , {
        "from":2809
        , "to":1718
      }
      , {
        "from":2742
        , "to":2743
      }
      , {
        "from":2743
        , "to":2834
      }
      , {
        "from":2834
        , "to":2835
      }
      , {
        "from":2757
        , "to":2758
      }
      , {
        "from":2758
        , "to":2855
      }
      , {
        "from":2855
        , "to":2856
      }
      , {
        "from":2772
        , "to":2773
      }
      , {
        "from":2773
        , "to":2876
      }
      , {
        "from":2876
        , "to":2877
      }
      , {
        "from":2787
        , "to":2788
      }
      , {
        "from":2788
        , "to":2897
      }
      , {
        "from":2897
        , "to":2898
      }
      , {
        "from":2811
        , "to":2812
      }
      , {
        "from":2812
        , "to":2813
      }
      , {
        "from":2813
        , "to":2814
      }
      , {
        "from":2814
        , "to":2815
      }
      , {
        "from":2815
        , "to":1718
      }
      , {
        "from":42
        , "to":39
      }
      , {
        "from":42
        , "to":40
      }
      , {
        "from":40
        , "to":38
      }
      , {
        "from":40
        , "to":37
      }
      , {
        "from":37
        , "to":36
      }
      , {
        "from":37
        , "to":35
      }
    ]
  }
  , "6":
  {
    "nodes":
    [
      {
        "name":"kernel_unloader.B0"
        , "id":43
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 26"
            , "id":428
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_kernel_unloaders_c0_enter_kernel_unloader_33314_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"A_extent_1"
                , "id":3079
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":723
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":3080
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":729
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":3086
                , "start":"2"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3087
                , "start":"3"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3088
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3089
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":3093
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"B_extent_0"
                , "id":3081
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":724
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":3090
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"B_extent_0"
                , "id":3082
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":724
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":3083
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":733
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":3091
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":733
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"A_extent_1"
                , "id":3084
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":723
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":3085
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":3092
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":3077
                , "start":"5"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":427
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":723
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_unloader.B2"
        , "id":45
        , "start":"9"
        , "end":"17"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 27"
            , "id":430
            , "start":"9"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_unloaders_c0_enter834_kernel_unloader_33489_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":3098
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":727
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":3116
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":727
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":3097
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3099
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":727
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3114
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":3100
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":733
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":3101
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":3102
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":3103
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":732
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":3104
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":732
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":3105
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3106
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":3107
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"12 (0xC)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3108
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":733
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3117
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":733
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3109
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3110
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":3111
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":3112
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":3095
                , "start":"13"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"128"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_unloader.B3"
        , "id":46
        , "start":"17"
        , "end":"25"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 28"
            , "id":435
            , "start":"17"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond7_preheader_kernel_unloaders_c0_enter875_kernel_unloader_33682_5gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":3122
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":727
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3127
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":733
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":3129
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":727
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3130
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"4096 (0x1000)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":736
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":3123
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":3124
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":3120
                , "start":"21"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"184"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_unloader.B5"
        , "id":48
        , "start":"25"
        , "end":"45"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 29"
            , "id":445
            , "start":"25"
            , "end":"34"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond11_preheader_kernel_unloaders_c0_enter1066_kernel_unloader_33901_9gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"9"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":3138
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"3"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3139
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Integer Add"
                    , "Constant Operand":"-1 (0x1F)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":738
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":3135
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"5"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":3136
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":3137
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3141
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":3140
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":3142
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3144
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":3147
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"3"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3146
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"4-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":727
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":3143
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3145
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"6-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":3151
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":730
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":3133
                , "start":"30"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"216"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 30"
            , "id":447
            , "start":"34"
            , "end":"43"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_cond11_preheader_kernel_unloaders_c1_enter_kernel_unloader_33901_13"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"9"
                , "Cluster Latency":"9"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":3155
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":3156
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":744
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3159
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":3160
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3161
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":740
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3162
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3163
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":3164
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3165
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"512 (0x200)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":738
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3166
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3167
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3168
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":747
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"unloader_mem_channel"
                , "id":3157
                , "start":"25"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'unloader_mem_channel'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"14"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":725
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":3158
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                      , "line":745
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":3153
                , "start":"39"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"RD"
            , "id":446
            , "start":"39"
            , "end":"39"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Channel Read"
                , "Width":"256 bits"
                , "Depth":"256"
                , "Channel Name":"_Out_channel"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":742
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 31"
            , "id":448
            , "start":"39"
            , "end":"43"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c2_in_for_cond11_preheader_kernel_unloaders_c2_enter_kernel_unloader_33901_16"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"14"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":3172
                , "start":"39"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"264"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"ST"
            , "id":449
            , "start":"43"
            , "end":"45"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"256 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"1"
                , "Start Cycle":"18"
                , "Latency":"2"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u172305/t2sp/t2s/tests/performance/trmm/a.cl"
                  , "line":745
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_unloader.B6"
        , "id":49
        , "start":"45"
        , "end":"45"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_unloader.B4"
        , "id":47
        , "start":"45"
        , "end":"45"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_unloader.B1"
        , "id":44
        , "start":"45"
        , "end":"46"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":43
        , "to":45
      }
      , {
        "from":3079
        , "to":3080
      }
      , {
        "from":3080
        , "to":3087
      }
      , {
        "from":3080
        , "to":3086
      }
      , {
        "from":3086
        , "to":3087
      }
      , {
        "from":3087
        , "to":3088
      }
      , {
        "from":3088
        , "to":3089
      }
      , {
        "from":3089
        , "to":3093
      }
      , {
        "from":3081
        , "to":3090
      }
      , {
        "from":3082
        , "to":3083
      }
      , {
        "from":3083
        , "to":3091
      }
      , {
        "from":3084
        , "to":3085
      }
      , {
        "from":3085
        , "to":3092
      }
      , {
        "from":45
        , "to":46
      }
      , {
        "from":3098
        , "to":3099
      }
      , {
        "from":3116
        , "to":3117
      }
      , {
        "from":3116
        , "to":3095
      }
      , {
        "from":3097
        , "to":3099
      }
      , {
        "from":3099
        , "to":3114
      }
      , {
        "from":3099
        , "to":3112
      }
      , {
        "from":3100
        , "to":3102
      }
      , {
        "from":3101
        , "to":3102
      }
      , {
        "from":3102
        , "to":3108
      }
      , {
        "from":3102
        , "to":3095
      }
      , {
        "from":3103
        , "to":3104
      }
      , {
        "from":3104
        , "to":3106
      }
      , {
        "from":3104
        , "to":3105
      }
      , {
        "from":3105
        , "to":3106
      }
      , {
        "from":3106
        , "to":3109
      }
      , {
        "from":3106
        , "to":3107
      }
      , {
        "from":3107
        , "to":3108
      }
      , {
        "from":3108
        , "to":3117
      }
      , {
        "from":3109
        , "to":3110
      }
      , {
        "from":3110
        , "to":3095
      }
      , {
        "from":3111
        , "to":3112
      }
      , {
        "from":3112
        , "to":3095
      }
      , {
        "from":46
        , "to":48
      }
      , {
        "from":3122
        , "to":3127
      }
      , {
        "from":3122
        , "to":3124
      }
      , {
        "from":3129
        , "to":3130
      }
      , {
        "from":3129
        , "to":3120
      }
      , {
        "from":3123
        , "to":3124
      }
      , {
        "from":3123
        , "to":3120
      }
      , {
        "from":3124
        , "to":3120
      }
      , {
        "from":48
        , "to":49
      }
      , {
        "from":445
        , "to":446
      }
      , {
        "from":445
        , "to":449
      }
      , {
        "from":445
        , "to":447
      }
      , {
        "from":3138
        , "to":3141
      }
      , {
        "from":3138
        , "to":3139
      }
      , {
        "from":3138
        , "to":3140
      }
      , {
        "from":3139
        , "to":3141
      }
      , {
        "from":3135
        , "to":3143
      }
      , {
        "from":3135
        , "to":3140
      }
      , {
        "from":3135
        , "to":3137
      }
      , {
        "from":3135
        , "to":3136
      }
      , {
        "from":3136
        , "to":3133
      }
      , {
        "from":3137
        , "to":3142
      }
      , {
        "from":3137
        , "to":3141
      }
      , {
        "from":3137
        , "to":3133
      }
      , {
        "from":3141
        , "to":3144
      }
      , {
        "from":3140
        , "to":3142
      }
      , {
        "from":3142
        , "to":3147
      }
      , {
        "from":3142
        , "to":3146
      }
      , {
        "from":3142
        , "to":3144
      }
      , {
        "from":3142
        , "to":3133
      }
      , {
        "from":3147
        , "to":3145
      }
      , {
        "from":3147
        , "to":3146
      }
      , {
        "from":3147
        , "to":3133
      }
      , {
        "from":3147
        , "to":3143
      }
      , {
        "from":3146
        , "to":3143
      }
      , {
        "from":3151
        , "to":3133
      }
      , {
        "from":447
        , "to":449
      }
      , {
        "from":3155
        , "to":3159
      }
      , {
        "from":3155
        , "to":3156
      }
      , {
        "from":3156
        , "to":3158
      }
      , {
        "from":3159
        , "to":3162
      }
      , {
        "from":3160
        , "to":3163
      }
      , {
        "from":3160
        , "to":3161
      }
      , {
        "from":3161
        , "to":3163
      }
      , {
        "from":3161
        , "to":3162
      }
      , {
        "from":3162
        , "to":3167
      }
      , {
        "from":3163
        , "to":3166
      }
      , {
        "from":3164
        , "to":3168
      }
      , {
        "from":3164
        , "to":3165
      }
      , {
        "from":3165
        , "to":3168
      }
      , {
        "from":3165
        , "to":3167
      }
      , {
        "from":3165
        , "to":3166
      }
      , {
        "from":3157
        , "to":3158
      }
      , {
        "from":3158
        , "to":3153
      }
      , {
        "from":446
        , "to":448
      }
      , {
        "from":448
        , "to":449
      }
      , {
        "from":49
        , "to":46
      }
      , {
        "from":49
        , "to":47
      }
      , {
        "from":47
        , "to":45
      }
      , {
        "from":47
        , "to":44
      }
    ]
  }
  , "7":
  {
    "nodes":
    [
      {
        "name":"Intel_Internal_Collect_Autorun_Profiling.B0"
        , "id":50
        , "start":"0"
        , "end":"0"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
    ]
  }
}
