// Seed: 2254419997
module module_0 (
    input supply1 id_0,
    input wire id_1
);
endmodule
module module_1 (
    input  wire  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output tri   id_3,
    output tri0  id_4,
    output uwire id_5,
    output tri0  id_6
);
  assign id_3 = id_0;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5
    , id_9,
    input uwire id_6,
    output wire id_7
);
  logic [-1 'h0 -  -1 : -1 'd0] id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
