@INPROCEEDINGS{7375632,
author={N. Maheshwari and P. S. Chauhan and D. K. Panda},
booktitle={2015 International Conference on Computer, Communication and Control (IC4)},
title={Ultra low power multiplexer design using variation in CMOS inverter},
year={2015},
volume={},
number={},
pages={1-4},
keywords={CMOS logic circuits;integrated circuit design;logic design;logic gates;low-power electronics;multiplexing equipment;ultralow-power multiplexer design;CMOS inverter;low-power VLSI;power consumption;low-power multiplexer cell;MOS transistor;threshold loss problem;CMOS technique;static power dissipation;CMOS form;dynamic multiplexer;Multiplexing;CMOS integrated circuits;MOSFET;Logic gates;Threshold voltage;Inverters;CMOS;Static & Dynamic Multiplexer;low power;static power dissipation},
doi={10.1109/IC4.2015.7375632},
ISSN={},
month={Sept},}

@misc{asakura2003tri,
  title={Tri-state buffer circuit},
  author={Asakura, Toru},
  year={2003},
  month=may # "~13",
  publisher={Google Patents},
  note={US Patent 6,563,341},
}

@manual{74x138,
organization = {{Texas Instruments}},
title = {{SN54LS138, SN54S138, SN74LS138, SN74S138A, 3-line to 8-line decoders/demultiplexers}},
number = "SDLS014",
year = 1972,
month = "December",
note = "Revised March 1988",
}

@manual{74x74,
organization = {{Texas Instruments}},
title = {{SN5474, SN54LS74A, SN54S74, SN7474, SN74LS74A, SN74S74, dual d-type positive-edge-triggered flip-flops with preset and clear}},
number = "SDLS119",
year = 1983,
month = "December",
note = "Revised March 1988",
}

@manual{74x682,
organization = {{Texas Instruments}},
title = {{}SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688, SN74LS682, SN74LS684 thru SN74LS688, 8-bit magnitude/identity comparators}},
number = "SDLS008, D2617",
year = 1981,
month = "January",
note = "Revised March 1988",
}

@manual{74x165,
organization = {{Texas Instruments}},
title = {{SN54165, SN54LS165A, SN74165, SN74LS165A, parallel-load 8-bit shift registers}},
number = "SDLS062D",
year = 1976,
month = "October",
note = "Revised February 2002",
}

@ARTICLE{743408,
author={K. Z. Pekmestzi},
journal={IEEE Transactions on Computers},
title={Multiplexer-based array multipliers},
year={1999},
volume={48},
number={1},
pages={15-23},
keywords={circuit complexity;interconnections;VLSI;parallel processing;digital arithmetic;multiplexer-based array multipliers;n-bit numbers;synchronous computation;partial sums;parallel multiplication;pipeline form;circuit complexity;high-speed operation;VLSI realization;Iterative algorithms;Pipelines;Integrated circuit interconnections;Complexity theory;Very large scale integration;Delay},
doi={10.1109/12.743408},
ISSN={0018-9340},
month={Jan},}

@book{Weste:2010:CVD:1841628,
 author = {Weste, Neil and Harris, David},
 title = {CMOS VLSI Design: A Circuits and Systems Perspective},
 year = {2010},
 isbn = {0321547748, 9780321547743},
 edition = {4th},
 publisher = {Addison-Wesley Publishing Company},
 address = {USA},
} 
