// Seed: 2465472634
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wor id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd34,
    parameter id_7 = 32'd36
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input logic [7:0] id_5;
  output wire id_4;
  output wire _id_3;
  output wire id_2;
  output wire id_1;
  logic [id_3 : -1] _id_7 = id_5[id_7];
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_6,
      id_1,
      id_6,
      id_1
  );
endmodule
