|Exponent
Result[0] <= Register32bit:inst11.Result[0]
Result[1] <= Register32bit:inst11.Result[1]
Result[2] <= Register32bit:inst11.Result[2]
Result[3] <= Register32bit:inst11.Result[3]
Result[4] <= Register32bit:inst11.Result[4]
Result[5] <= Register32bit:inst11.Result[5]
Result[6] <= Register32bit:inst11.Result[6]
Result[7] <= Register32bit:inst11.Result[7]
Result[8] <= Register32bit:inst11.Result[8]
Result[9] <= Register32bit:inst11.Result[9]
Result[10] <= Register32bit:inst11.Result[10]
Result[11] <= Register32bit:inst11.Result[11]
Result[12] <= Register32bit:inst11.Result[12]
Result[13] <= Register32bit:inst11.Result[13]
Result[14] <= Register32bit:inst11.Result[14]
Result[15] <= Register32bit:inst11.Result[15]
Result[16] <= Register32bit:inst11.Result[16]
Result[17] <= Register32bit:inst11.Result[17]
Result[18] <= Register32bit:inst11.Result[18]
Result[19] <= Register32bit:inst11.Result[19]
Result[20] <= Register32bit:inst11.Result[20]
Result[21] <= Register32bit:inst11.Result[21]
Result[22] <= Register32bit:inst11.Result[22]
Result[23] <= Register32bit:inst11.Result[23]
Result[24] <= Register32bit:inst11.Result[24]
Result[25] <= Register32bit:inst11.Result[25]
Result[26] <= Register32bit:inst11.Result[26]
Result[27] <= Register32bit:inst11.Result[27]
Result[28] <= Register32bit:inst11.Result[28]
Result[29] <= Register32bit:inst11.Result[29]
Result[30] <= Register32bit:inst11.Result[30]
Result[31] <= Register32bit:inst11.Result[31]
Start => Mantissa:inst5.Start
CLK => Mantissa:inst5.CLK
CLK => Register1bit:inst6.CLK
CLK => Register32bit_Nap:inst9.CLK
CLK => Register32bit_Nap:inst10.CLK
CLK => Register32bit:inst11.CLK
Nhan/Chia => Register1bit:inst6.I
X[0] => Register32bit_Nap:inst9.I[0]
X[1] => Register32bit_Nap:inst9.I[1]
X[2] => Register32bit_Nap:inst9.I[2]
X[3] => Register32bit_Nap:inst9.I[3]
X[4] => Register32bit_Nap:inst9.I[4]
X[5] => Register32bit_Nap:inst9.I[5]
X[6] => Register32bit_Nap:inst9.I[6]
X[7] => Register32bit_Nap:inst9.I[7]
X[8] => Register32bit_Nap:inst9.I[8]
X[9] => Register32bit_Nap:inst9.I[9]
X[10] => Register32bit_Nap:inst9.I[10]
X[11] => Register32bit_Nap:inst9.I[11]
X[12] => Register32bit_Nap:inst9.I[12]
X[13] => Register32bit_Nap:inst9.I[13]
X[14] => Register32bit_Nap:inst9.I[14]
X[15] => Register32bit_Nap:inst9.I[15]
X[16] => Register32bit_Nap:inst9.I[16]
X[17] => Register32bit_Nap:inst9.I[17]
X[18] => Register32bit_Nap:inst9.I[18]
X[19] => Register32bit_Nap:inst9.I[19]
X[20] => Register32bit_Nap:inst9.I[20]
X[21] => Register32bit_Nap:inst9.I[21]
X[22] => Register32bit_Nap:inst9.I[22]
X[23] => Register32bit_Nap:inst9.I[23]
X[24] => Register32bit_Nap:inst9.I[24]
X[25] => Register32bit_Nap:inst9.I[25]
X[26] => Register32bit_Nap:inst9.I[26]
X[27] => Register32bit_Nap:inst9.I[27]
X[28] => Register32bit_Nap:inst9.I[28]
X[29] => Register32bit_Nap:inst9.I[29]
X[30] => Register32bit_Nap:inst9.I[30]
X[31] => Register32bit_Nap:inst9.I[31]
Y[0] => Register32bit_Nap:inst10.I[0]
Y[1] => Register32bit_Nap:inst10.I[1]
Y[2] => Register32bit_Nap:inst10.I[2]
Y[3] => Register32bit_Nap:inst10.I[3]
Y[4] => Register32bit_Nap:inst10.I[4]
Y[5] => Register32bit_Nap:inst10.I[5]
Y[6] => Register32bit_Nap:inst10.I[6]
Y[7] => Register32bit_Nap:inst10.I[7]
Y[8] => Register32bit_Nap:inst10.I[8]
Y[9] => Register32bit_Nap:inst10.I[9]
Y[10] => Register32bit_Nap:inst10.I[10]
Y[11] => Register32bit_Nap:inst10.I[11]
Y[12] => Register32bit_Nap:inst10.I[12]
Y[13] => Register32bit_Nap:inst10.I[13]
Y[14] => Register32bit_Nap:inst10.I[14]
Y[15] => Register32bit_Nap:inst10.I[15]
Y[16] => Register32bit_Nap:inst10.I[16]
Y[17] => Register32bit_Nap:inst10.I[17]
Y[18] => Register32bit_Nap:inst10.I[18]
Y[19] => Register32bit_Nap:inst10.I[19]
Y[20] => Register32bit_Nap:inst10.I[20]
Y[21] => Register32bit_Nap:inst10.I[21]
Y[22] => Register32bit_Nap:inst10.I[22]
Y[23] => Register32bit_Nap:inst10.I[23]
Y[24] => Register32bit_Nap:inst10.I[24]
Y[25] => Register32bit_Nap:inst10.I[25]
Y[26] => Register32bit_Nap:inst10.I[26]
Y[27] => Register32bit_Nap:inst10.I[27]
Y[28] => Register32bit_Nap:inst10.I[28]
Y[29] => Register32bit_Nap:inst10.I[29]
Y[30] => Register32bit_Nap:inst10.I[30]
Y[31] => Register32bit_Nap:inst10.I[31]


|Exponent|Register32bit:inst11
Result[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= O[4].DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= O[5].DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= O[6].DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= O[7].DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= O[8].DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= O[9].DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= O[10].DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= O[11].DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= O[12].DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= O[13].DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= O[14].DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= O[15].DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= O[16].DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= O[17].DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= O[18].DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= O[19].DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= O[20].DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= O[21].DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= O[22].DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= O[23].DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= O[24].DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= O[25].DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= O[26].DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= O[27].DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= O[28].DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= O[29].DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= O[30].DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= O[31].DB_MAX_OUTPUT_PORT_TYPE
Done => register16bit:inst1.Nap
Done => inst2[31].OE
Done => inst2[30].OE
Done => inst2[29].OE
Done => inst2[28].OE
Done => inst2[27].OE
Done => inst2[26].OE
Done => inst2[25].OE
Done => inst2[24].OE
Done => inst2[23].OE
Done => inst2[22].OE
Done => inst2[21].OE
Done => inst2[20].OE
Done => inst2[19].OE
Done => inst2[18].OE
Done => inst2[17].OE
Done => inst2[16].OE
Done => inst2[15].OE
Done => inst2[14].OE
Done => inst2[13].OE
Done => inst2[12].OE
Done => inst2[11].OE
Done => inst2[10].OE
Done => inst2[9].OE
Done => inst2[8].OE
Done => inst2[7].OE
Done => inst2[6].OE
Done => inst2[5].OE
Done => inst2[4].OE
Done => inst2[3].OE
Done => inst2[2].OE
Done => inst2[1].OE
Done => inst2[0].OE
Done => register16bit:inst.Nap
CLK => register16bit:inst1.CLK
CLK => register16bit:inst.CLK
A[0] => inst2[0].DATAIN
A[1] => inst2[1].DATAIN
A[2] => inst2[2].DATAIN
A[3] => inst2[3].DATAIN
A[4] => inst2[4].DATAIN
A[5] => inst2[5].DATAIN
A[6] => inst2[6].DATAIN
A[7] => inst2[7].DATAIN
A[8] => inst2[8].DATAIN
A[9] => inst2[9].DATAIN
A[10] => inst2[10].DATAIN
A[11] => inst2[11].DATAIN
A[12] => inst2[12].DATAIN
A[13] => inst2[13].DATAIN
A[14] => inst2[14].DATAIN
A[15] => inst2[15].DATAIN
A[16] => inst2[16].DATAIN
A[17] => inst2[17].DATAIN
A[18] => inst2[18].DATAIN
A[19] => inst2[19].DATAIN
A[20] => inst2[20].DATAIN
A[21] => inst2[21].DATAIN
A[22] => inst2[22].DATAIN
A[23] => inst2[23].DATAIN
A[24] => inst2[24].DATAIN
A[25] => inst2[25].DATAIN
A[26] => inst2[26].DATAIN
A[27] => inst2[27].DATAIN
A[28] => inst2[28].DATAIN
A[29] => inst2[29].DATAIN
A[30] => inst2[30].DATAIN
A[31] => inst2[31].DATAIN


|Exponent|Register32bit:inst11|register16bit:inst1
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst1|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit:inst11|register16bit:inst|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5
Done <= Control:inst20.Done
Start => Control:inst20.Start
CLK => Register4_48bit:inst14.CLK
CLK => Register1bit:inst17.CLK
CLK => Control:inst20.CLK
Nhan/Chia => Mux2to1_48bit:inst3.S
Nhan/Chia => Mux2to1_48bit:inst6.S
Nhan/Chia => Mux2to1_1bit:inst7.S
Nhan/Chia => Control:inst20.Nhan/Chia
I0[0] => MoRongNhan:inst.A[0]
I0[0] => MoRongBitChia:inst1.I0[0]
I0[1] => MoRongNhan:inst.A[1]
I0[1] => MoRongBitChia:inst1.I0[1]
I0[2] => MoRongNhan:inst.A[2]
I0[2] => MoRongBitChia:inst1.I0[2]
I0[3] => MoRongNhan:inst.A[3]
I0[3] => MoRongBitChia:inst1.I0[3]
I0[4] => MoRongNhan:inst.A[4]
I0[4] => MoRongBitChia:inst1.I0[4]
I0[5] => MoRongNhan:inst.A[5]
I0[5] => MoRongBitChia:inst1.I0[5]
I0[6] => MoRongNhan:inst.A[6]
I0[6] => MoRongBitChia:inst1.I0[6]
I0[7] => MoRongNhan:inst.A[7]
I0[7] => MoRongBitChia:inst1.I0[7]
I0[8] => MoRongNhan:inst.A[8]
I0[8] => MoRongBitChia:inst1.I0[8]
I0[9] => MoRongNhan:inst.A[9]
I0[9] => MoRongBitChia:inst1.I0[9]
I0[10] => MoRongNhan:inst.A[10]
I0[10] => MoRongBitChia:inst1.I0[10]
I0[11] => MoRongNhan:inst.A[11]
I0[11] => MoRongBitChia:inst1.I0[11]
I0[12] => MoRongNhan:inst.A[12]
I0[12] => MoRongBitChia:inst1.I0[12]
I0[13] => MoRongNhan:inst.A[13]
I0[13] => MoRongBitChia:inst1.I0[13]
I0[14] => MoRongNhan:inst.A[14]
I0[14] => MoRongBitChia:inst1.I0[14]
I0[15] => MoRongNhan:inst.A[15]
I0[15] => MoRongBitChia:inst1.I0[15]
I0[16] => MoRongNhan:inst.A[16]
I0[16] => MoRongBitChia:inst1.I0[16]
I0[17] => MoRongNhan:inst.A[17]
I0[17] => MoRongBitChia:inst1.I0[17]
I0[18] => MoRongNhan:inst.A[18]
I0[18] => MoRongBitChia:inst1.I0[18]
I0[19] => MoRongNhan:inst.A[19]
I0[19] => MoRongBitChia:inst1.I0[19]
I0[20] => MoRongNhan:inst.A[20]
I0[20] => MoRongBitChia:inst1.I0[20]
I0[21] => MoRongNhan:inst.A[21]
I0[21] => MoRongBitChia:inst1.I0[21]
I0[22] => MoRongNhan:inst.A[22]
I0[22] => MoRongBitChia:inst1.I0[22]
I1[0] => MoRongNhan:inst.B[0]
I1[0] => inst2.IN1
I1[1] => MoRongNhan:inst.B[1]
I1[1] => ConvertBus22bit:inst12.In[0]
I1[2] => MoRongNhan:inst.B[2]
I1[2] => ConvertBus22bit:inst12.In[1]
I1[3] => MoRongNhan:inst.B[3]
I1[3] => ConvertBus22bit:inst12.In[2]
I1[4] => MoRongNhan:inst.B[4]
I1[4] => ConvertBus22bit:inst12.In[3]
I1[5] => MoRongNhan:inst.B[5]
I1[5] => ConvertBus22bit:inst12.In[4]
I1[6] => MoRongNhan:inst.B[6]
I1[6] => ConvertBus22bit:inst12.In[5]
I1[7] => MoRongNhan:inst.B[7]
I1[7] => ConvertBus22bit:inst12.In[6]
I1[8] => MoRongNhan:inst.B[8]
I1[8] => ConvertBus22bit:inst12.In[7]
I1[9] => MoRongNhan:inst.B[9]
I1[9] => ConvertBus22bit:inst12.In[8]
I1[10] => MoRongNhan:inst.B[10]
I1[10] => ConvertBus22bit:inst12.In[9]
I1[11] => MoRongNhan:inst.B[11]
I1[11] => ConvertBus22bit:inst12.In[10]
I1[12] => MoRongNhan:inst.B[12]
I1[12] => ConvertBus22bit:inst12.In[11]
I1[13] => MoRongNhan:inst.B[13]
I1[13] => ConvertBus22bit:inst12.In[12]
I1[14] => MoRongNhan:inst.B[14]
I1[14] => ConvertBus22bit:inst12.In[13]
I1[15] => MoRongNhan:inst.B[15]
I1[15] => ConvertBus22bit:inst12.In[14]
I1[16] => MoRongNhan:inst.B[16]
I1[16] => ConvertBus22bit:inst12.In[15]
I1[17] => MoRongNhan:inst.B[17]
I1[17] => ConvertBus22bit:inst12.In[16]
I1[18] => MoRongNhan:inst.B[18]
I1[18] => ConvertBus22bit:inst12.In[17]
I1[19] => MoRongNhan:inst.B[19]
I1[19] => ConvertBus22bit:inst12.In[18]
I1[20] => MoRongNhan:inst.B[20]
I1[20] => ConvertBus22bit:inst12.In[19]
I1[21] => MoRongNhan:inst.B[21]
I1[21] => ConvertBus22bit:inst12.In[20]
I1[22] => MoRongNhan:inst.B[22]
I1[22] => ConvertBus22bit:inst12.In[21]
Nap <= Control:inst20.Nap
A[0] <= Register4_48bit:inst14.A_data[0]
A[1] <= Register4_48bit:inst14.A_data[1]
A[2] <= Register4_48bit:inst14.A_data[2]
A[3] <= Register4_48bit:inst14.A_data[3]
A[4] <= Register4_48bit:inst14.A_data[4]
A[5] <= Register4_48bit:inst14.A_data[5]
A[6] <= Register4_48bit:inst14.A_data[6]
A[7] <= Register4_48bit:inst14.A_data[7]
A[8] <= Register4_48bit:inst14.A_data[8]
A[9] <= Register4_48bit:inst14.A_data[9]
A[10] <= Register4_48bit:inst14.A_data[10]
A[11] <= Register4_48bit:inst14.A_data[11]
A[12] <= Register4_48bit:inst14.A_data[12]
A[13] <= Register4_48bit:inst14.A_data[13]
A[14] <= Register4_48bit:inst14.A_data[14]
A[15] <= Register4_48bit:inst14.A_data[15]
A[16] <= Register4_48bit:inst14.A_data[16]
A[17] <= Register4_48bit:inst14.A_data[17]
A[18] <= Register4_48bit:inst14.A_data[18]
A[19] <= Register4_48bit:inst14.A_data[19]
A[20] <= Register4_48bit:inst14.A_data[20]
A[21] <= Register4_48bit:inst14.A_data[21]
A[22] <= Register4_48bit:inst14.A_data[22]
A[23] <= Register4_48bit:inst14.A_data[23]
A[24] <= Register4_48bit:inst14.A_data[24]
A[25] <= Register4_48bit:inst14.A_data[25]
A[26] <= Register4_48bit:inst14.A_data[26]
A[27] <= Register4_48bit:inst14.A_data[27]
A[28] <= Register4_48bit:inst14.A_data[28]
A[29] <= Register4_48bit:inst14.A_data[29]
A[30] <= Register4_48bit:inst14.A_data[30]
A[31] <= Register4_48bit:inst14.A_data[31]
A[32] <= Register4_48bit:inst14.A_data[32]
A[33] <= Register4_48bit:inst14.A_data[33]
A[34] <= Register4_48bit:inst14.A_data[34]
A[35] <= Register4_48bit:inst14.A_data[35]
A[36] <= Register4_48bit:inst14.A_data[36]
A[37] <= Register4_48bit:inst14.A_data[37]
A[38] <= Register4_48bit:inst14.A_data[38]
A[39] <= Register4_48bit:inst14.A_data[39]
A[40] <= Register4_48bit:inst14.A_data[40]
A[41] <= Register4_48bit:inst14.A_data[41]
A[42] <= Register4_48bit:inst14.A_data[42]
A[43] <= Register4_48bit:inst14.A_data[43]
A[44] <= Register4_48bit:inst14.A_data[44]
A[45] <= Register4_48bit:inst14.A_data[45]
A[46] <= Register4_48bit:inst14.A_data[46]
A[47] <= Register4_48bit:inst14.A_data[47]
B[0] <= Mux2to1_48bit:inst6.Y[0]
B[1] <= Mux2to1_48bit:inst6.Y[1]
B[2] <= Mux2to1_48bit:inst6.Y[2]
B[3] <= Mux2to1_48bit:inst6.Y[3]
B[4] <= Mux2to1_48bit:inst6.Y[4]
B[5] <= Mux2to1_48bit:inst6.Y[5]
B[6] <= Mux2to1_48bit:inst6.Y[6]
B[7] <= Mux2to1_48bit:inst6.Y[7]
B[8] <= Mux2to1_48bit:inst6.Y[8]
B[9] <= Mux2to1_48bit:inst6.Y[9]
B[10] <= Mux2to1_48bit:inst6.Y[10]
B[11] <= Mux2to1_48bit:inst6.Y[11]
B[12] <= Mux2to1_48bit:inst6.Y[12]
B[13] <= Mux2to1_48bit:inst6.Y[13]
B[14] <= Mux2to1_48bit:inst6.Y[14]
B[15] <= Mux2to1_48bit:inst6.Y[15]
B[16] <= Mux2to1_48bit:inst6.Y[16]
B[17] <= Mux2to1_48bit:inst6.Y[17]
B[18] <= Mux2to1_48bit:inst6.Y[18]
B[19] <= Mux2to1_48bit:inst6.Y[19]
B[20] <= Mux2to1_48bit:inst6.Y[20]
B[21] <= Mux2to1_48bit:inst6.Y[21]
B[22] <= Mux2to1_48bit:inst6.Y[22]
B[23] <= Mux2to1_48bit:inst6.Y[23]
B[24] <= Mux2to1_48bit:inst6.Y[24]
B[25] <= Mux2to1_48bit:inst6.Y[25]
B[26] <= Mux2to1_48bit:inst6.Y[26]
B[27] <= Mux2to1_48bit:inst6.Y[27]
B[28] <= Mux2to1_48bit:inst6.Y[28]
B[29] <= Mux2to1_48bit:inst6.Y[29]
B[30] <= Mux2to1_48bit:inst6.Y[30]
B[31] <= Mux2to1_48bit:inst6.Y[31]
B[32] <= Mux2to1_48bit:inst6.Y[32]
B[33] <= Mux2to1_48bit:inst6.Y[33]
B[34] <= Mux2to1_48bit:inst6.Y[34]
B[35] <= Mux2to1_48bit:inst6.Y[35]
B[36] <= Mux2to1_48bit:inst6.Y[36]
B[37] <= Mux2to1_48bit:inst6.Y[37]
B[38] <= Mux2to1_48bit:inst6.Y[38]
B[39] <= Mux2to1_48bit:inst6.Y[39]
B[40] <= Mux2to1_48bit:inst6.Y[40]
B[41] <= Mux2to1_48bit:inst6.Y[41]
B[42] <= Mux2to1_48bit:inst6.Y[42]
B[43] <= Mux2to1_48bit:inst6.Y[43]
B[44] <= Mux2to1_48bit:inst6.Y[44]
B[45] <= Mux2to1_48bit:inst6.Y[45]
B[46] <= Mux2to1_48bit:inst6.Y[46]
B[47] <= Mux2to1_48bit:inst6.Y[47]
DataOut[0] <= Mux21_48bit:Mantissa9.Z[0]
DataOut[1] <= Mux21_48bit:Mantissa9.Z[1]
DataOut[2] <= Mux21_48bit:Mantissa9.Z[2]
DataOut[3] <= Mux21_48bit:Mantissa9.Z[3]
DataOut[4] <= Mux21_48bit:Mantissa9.Z[4]
DataOut[5] <= Mux21_48bit:Mantissa9.Z[5]
DataOut[6] <= Mux21_48bit:Mantissa9.Z[6]
DataOut[7] <= Mux21_48bit:Mantissa9.Z[7]
DataOut[8] <= Mux21_48bit:Mantissa9.Z[8]
DataOut[9] <= Mux21_48bit:Mantissa9.Z[9]
DataOut[10] <= Mux21_48bit:Mantissa9.Z[10]
DataOut[11] <= Mux21_48bit:Mantissa9.Z[11]
DataOut[12] <= Mux21_48bit:Mantissa9.Z[12]
DataOut[13] <= Mux21_48bit:Mantissa9.Z[13]
DataOut[14] <= Mux21_48bit:Mantissa9.Z[14]
DataOut[15] <= Mux21_48bit:Mantissa9.Z[15]
DataOut[16] <= Mux21_48bit:Mantissa9.Z[16]
DataOut[17] <= Mux21_48bit:Mantissa9.Z[17]
DataOut[18] <= Mux21_48bit:Mantissa9.Z[18]
DataOut[19] <= Mux21_48bit:Mantissa9.Z[19]
DataOut[20] <= Mux21_48bit:Mantissa9.Z[20]
DataOut[21] <= Mux21_48bit:Mantissa9.Z[21]
DataOut[22] <= Mux21_48bit:Mantissa9.Z[22]
DataOut[23] <= Mux21_48bit:Mantissa9.Z[23]
DataOut[24] <= Mux21_48bit:Mantissa9.Z[24]
DataOut[25] <= Mux21_48bit:Mantissa9.Z[25]
DataOut[26] <= Mux21_48bit:Mantissa9.Z[26]
DataOut[27] <= Mux21_48bit:Mantissa9.Z[27]
DataOut[28] <= Mux21_48bit:Mantissa9.Z[28]
DataOut[29] <= Mux21_48bit:Mantissa9.Z[29]
DataOut[30] <= Mux21_48bit:Mantissa9.Z[30]
DataOut[31] <= Mux21_48bit:Mantissa9.Z[31]
DataOut[32] <= Mux21_48bit:Mantissa9.Z[32]
DataOut[33] <= Mux21_48bit:Mantissa9.Z[33]
DataOut[34] <= Mux21_48bit:Mantissa9.Z[34]
DataOut[35] <= Mux21_48bit:Mantissa9.Z[35]
DataOut[36] <= Mux21_48bit:Mantissa9.Z[36]
DataOut[37] <= Mux21_48bit:Mantissa9.Z[37]
DataOut[38] <= Mux21_48bit:Mantissa9.Z[38]
DataOut[39] <= Mux21_48bit:Mantissa9.Z[39]
DataOut[40] <= Mux21_48bit:Mantissa9.Z[40]
DataOut[41] <= Mux21_48bit:Mantissa9.Z[41]
DataOut[42] <= Mux21_48bit:Mantissa9.Z[42]
DataOut[43] <= Mux21_48bit:Mantissa9.Z[43]
DataOut[44] <= Mux21_48bit:Mantissa9.Z[44]
DataOut[45] <= Mux21_48bit:Mantissa9.Z[45]
DataOut[46] <= Mux21_48bit:Mantissa9.Z[46]
DataOut[47] <= Mux21_48bit:Mantissa9.Z[47]
Nhap[0] <= Mux21_48bit:Mantissa1.Z[0]
Nhap[1] <= Mux21_48bit:Mantissa1.Z[1]
Nhap[2] <= Mux21_48bit:Mantissa1.Z[2]
Nhap[3] <= Mux21_48bit:Mantissa1.Z[3]
Nhap[4] <= Mux21_48bit:Mantissa1.Z[4]
Nhap[5] <= Mux21_48bit:Mantissa1.Z[5]
Nhap[6] <= Mux21_48bit:Mantissa1.Z[6]
Nhap[7] <= Mux21_48bit:Mantissa1.Z[7]
Nhap[8] <= Mux21_48bit:Mantissa1.Z[8]
Nhap[9] <= Mux21_48bit:Mantissa1.Z[9]
Nhap[10] <= Mux21_48bit:Mantissa1.Z[10]
Nhap[11] <= Mux21_48bit:Mantissa1.Z[11]
Nhap[12] <= Mux21_48bit:Mantissa1.Z[12]
Nhap[13] <= Mux21_48bit:Mantissa1.Z[13]
Nhap[14] <= Mux21_48bit:Mantissa1.Z[14]
Nhap[15] <= Mux21_48bit:Mantissa1.Z[15]
Nhap[16] <= Mux21_48bit:Mantissa1.Z[16]
Nhap[17] <= Mux21_48bit:Mantissa1.Z[17]
Nhap[18] <= Mux21_48bit:Mantissa1.Z[18]
Nhap[19] <= Mux21_48bit:Mantissa1.Z[19]
Nhap[20] <= Mux21_48bit:Mantissa1.Z[20]
Nhap[21] <= Mux21_48bit:Mantissa1.Z[21]
Nhap[22] <= Mux21_48bit:Mantissa1.Z[22]
Nhap[23] <= Mux21_48bit:Mantissa1.Z[23]
Nhap[24] <= Mux21_48bit:Mantissa1.Z[24]
Nhap[25] <= Mux21_48bit:Mantissa1.Z[25]
Nhap[26] <= Mux21_48bit:Mantissa1.Z[26]
Nhap[27] <= Mux21_48bit:Mantissa1.Z[27]
Nhap[28] <= Mux21_48bit:Mantissa1.Z[28]
Nhap[29] <= Mux21_48bit:Mantissa1.Z[29]
Nhap[30] <= Mux21_48bit:Mantissa1.Z[30]
Nhap[31] <= Mux21_48bit:Mantissa1.Z[31]
Nhap[32] <= Mux21_48bit:Mantissa1.Z[32]
Nhap[33] <= Mux21_48bit:Mantissa1.Z[33]
Nhap[34] <= Mux21_48bit:Mantissa1.Z[34]
Nhap[35] <= Mux21_48bit:Mantissa1.Z[35]
Nhap[36] <= Mux21_48bit:Mantissa1.Z[36]
Nhap[37] <= Mux21_48bit:Mantissa1.Z[37]
Nhap[38] <= Mux21_48bit:Mantissa1.Z[38]
Nhap[39] <= Mux21_48bit:Mantissa1.Z[39]
Nhap[40] <= Mux21_48bit:Mantissa1.Z[40]
Nhap[41] <= Mux21_48bit:Mantissa1.Z[41]
Nhap[42] <= Mux21_48bit:Mantissa1.Z[42]
Nhap[43] <= Mux21_48bit:Mantissa1.Z[43]
Nhap[44] <= Mux21_48bit:Mantissa1.Z[44]
Nhap[45] <= Mux21_48bit:Mantissa1.Z[45]
Nhap[46] <= Mux21_48bit:Mantissa1.Z[46]
Nhap[47] <= Mux21_48bit:Mantissa1.Z[47]


|Exponent|Mantissa:inst5|Control:inst20
PlusSignal <= DauRaTTChia:inst.PlusSignal
Start => Start_Zero_New:inst4.Start
Zero => Start_Zero_New:inst4.Zero
CLK => Start_Zero_New:inst4.CLK
Nhan/Chia => Start_Zero_New:inst4.Nhan/Chia
Nhan/Chia => Mux2to1_1bit:inst17.S
Nhan/Chia => Mux2to1_1bit:inst16.S
Nhan/Chia => Mux2to1_1bit:inst15.S
Nhan/Chia => Mux2to1_1bit:inst12.S
Nhan/Chia => Mux2to1_1bit:inst13.S
Nhan/Chia => Mux2to1_1bit:inst14.S
Nhan/Chia => Mux2to1_2bit:inst10.S
Nhan/Chia => Mux2to1_2bit:inst7.S
Nhan/Chia => Mux2to1_2bit:inst8.S
Nhan/Chia => Mux2to1_2bit:inst9.S
Nhan/Chia => Mux2to1_2bit:inst11.S
Nhan/Chia => Mux2to1_2bit:inst6.S
DivideSignal <= DauRaTTChia:inst.DivideSignal
WE <= Mux2to1_1bit:inst17.Y
AorB <= Mux2to1_1bit:inst16.Y
IE <= Mux2to1_1bit:inst15.Y
OE <= Mux2to1_1bit:inst12.Y
Nap <= Mux2to1_1bit:inst13.Y
Done <= Mux2to1_1bit:inst14.Y
Mul <= DauRaTTNhan:inst1.Mul
NapBitDau <= DauRaTTChia:inst.NapBitDau
Opcode[0] <= Mux2to1_2bit:inst10.Y[0]
Opcode[1] <= Mux2to1_2bit:inst10.Y[1]
RA_addr[0] <= Mux2to1_2bit:inst7.Y[0]
RA_addr[1] <= Mux2to1_2bit:inst7.Y[1]
RB_addr[0] <= Mux2to1_2bit:inst8.Y[0]
RB_addr[1] <= Mux2to1_2bit:inst8.Y[1]
RC_addr[0] <= Mux2to1_2bit:inst9.Y[0]
RC_addr[1] <= Mux2to1_2bit:inst9.Y[1]
SL[0] <= Mux2to1_2bit:inst11.Y[0]
SL[1] <= Mux2to1_2bit:inst11.Y[1]
W_addr[0] <= Mux2to1_2bit:inst6.Y[0]
W_addr[1] <= Mux2to1_2bit:inst6.Y[1]


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTChia:inst
AorB <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q_Chia[0] => inst13.IN0
Q_Chia[0] => IE_Division:inst.Q[0]
Q_Chia[0] => WE_Division:inst1.Q[0]
Q_Chia[0] => PlusSignal_Division:inst5.Q[0]
Q_Chia[0] => DivideSignal_Divison:inst6.Q[0]
Q_Chia[0] => OE_Division:inst9.Q[0]
Q_Chia[0] => Nap_Division:inst10.Q[0]
Q_Chia[0] => inst11.IN3
Q_Chia[0] => Opcode_Division:inst7.Q[0]
Q_Chia[0] => RA_Division:inst3.Q[0]
Q_Chia[0] => RB_Division:inst4.Q[0]
Q_Chia[0] => Shifter_Division:inst8.Q[0]
Q_Chia[0] => W_Addr_Division:inst2.Q[0]
Q_Chia[1] => Extended_not_29.IN0
Q_Chia[1] => IE_Division:inst.Q[1]
Q_Chia[1] => WE_Division:inst1.Q[1]
Q_Chia[1] => PlusSignal_Division:inst5.Q[1]
Q_Chia[1] => DivideSignal_Divison:inst6.Q[1]
Q_Chia[1] => OE_Division:inst9.Q[1]
Q_Chia[1] => Nap_Division:inst10.Q[1]
Q_Chia[1] => inst14.IN0
Q_Chia[1] => Opcode_Division:inst7.Q[1]
Q_Chia[1] => RA_Division:inst3.Q[1]
Q_Chia[1] => RB_Division:inst4.Q[1]
Q_Chia[1] => Shifter_Division:inst8.Q[1]
Q_Chia[1] => W_Addr_Division:inst2.Q[1]
Q_Chia[2] => IE_Division:inst.Q[2]
Q_Chia[2] => WE_Division:inst1.Q[2]
Q_Chia[2] => PlusSignal_Division:inst5.Q[2]
Q_Chia[2] => DivideSignal_Divison:inst6.Q[2]
Q_Chia[2] => OE_Division:inst9.Q[2]
Q_Chia[2] => Nap_Division:inst10.Q[2]
Q_Chia[2] => inst11.IN1
Q_Chia[2] => Opcode_Division:inst7.Q[2]
Q_Chia[2] => RA_Division:inst3.Q[2]
Q_Chia[2] => RB_Division:inst4.Q[2]
Q_Chia[2] => Shifter_Division:inst8.Q[2]
Q_Chia[2] => W_Addr_Division:inst2.Q[2]
Q_Chia[3] => IE_Division:inst.Q[3]
Q_Chia[3] => WE_Division:inst1.Q[3]
Q_Chia[3] => PlusSignal_Division:inst5.Q[3]
Q_Chia[3] => DivideSignal_Divison:inst6.Q[3]
Q_Chia[3] => OE_Division:inst9.Q[3]
Q_Chia[3] => Nap_Division:inst10.Q[3]
Q_Chia[3] => inst12.IN0
Q_Chia[3] => Opcode_Division:inst7.Q[3]
Q_Chia[3] => RA_Division:inst3.Q[3]
Q_Chia[3] => RB_Division:inst4.Q[3]
Q_Chia[3] => Shifter_Division:inst8.Q[3]
Q_Chia[3] => W_Addr_Division:inst2.Q[3]
Extended <= Extended_not_29.DB_MAX_OUTPUT_PORT_TYPE
IE <= IE_Division:inst.IE
WE <= WE_Division:inst1.WE
PlusSignal <= PlusSignal_Division:inst5.PlusSignal
DivideSignal <= DivideSignal_Divison:inst6.DivideSignal
OE <= OE_Division:inst9.OE
Nap <= Nap_Division:inst10.Nap
Done <= OE_Division:inst9.OE
NapBitDau <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Opcode[0] <= Opcode_Division:inst7.Opcode[0]
Opcode[1] <= Opcode_Division:inst7.Opcode[1]
RA[0] <= RA_Division:inst3.RA[0]
RA[1] <= RA_Division:inst3.RA[1]
RB[0] <= RB_Division:inst4.RB[0]
RB[1] <= RB_Division:inst4.RB[1]
RC[0] <= <GND>
RC[1] <= <GND>
Shifter[0] <= Shifter_Division:inst8.Shifter[0]
Shifter[1] <= Shifter_Division:inst8.Shifter[1]
W_addr[0] <= W_Addr_Division:inst2.W_addr[0]
W_addr[1] <= W_Addr_Division:inst2.W_addr[1]


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTChia:inst|IE_Division:inst
IE <= IE_div_and2_3.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => inst.IN1
Q[1] => inst.IN0
Q[2] => IE_div_not_2.IN0
Q[3] => IE_div_not_1.IN0


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTChia:inst|WE_Division:inst1
WE <= WE_div_or4_1.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => WE_div_not_2.IN0
Q[0] => WE_div_and2_3.IN0
Q[1] => WE_div_and2_0.IN1
Q[1] => WE_div_not_1.IN0
Q[2] => WE_div_or4_1.IN3
Q[3] => WE_div_not_0.IN0
Q[3] => WE_div_and2_1.IN0


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTChia:inst|PlusSignal_Division:inst5
PlusSignal <= PS_div_and3_0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => PS_div_not_2.IN0
Q[1] => PS_div_not_1.IN0
Q[2] => ~NO_FANOUT~
Q[3] => PS_div_and3_0.IN0


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTChia:inst|DivideSignal_Divison:inst6
DivideSignal <= DS_div_and3_0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => DS_div_and3_0.IN2
Q[1] => DS_div_and3_0.IN1
Q[2] => DS_div_and3_0.IN0
Q[3] => ~NO_FANOUT~


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTChia:inst|OE_Division:inst9
OE <= OE_div_and3_0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => OE_div_and3_0.IN2
Q[1] => OE_div_and3_0.IN1
Q[2] => ~NO_FANOUT~
Q[3] => OE_div_and3_0.IN0


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTChia:inst|Nap_Division:inst10
Nap <= Nap_div_0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => Nap_div_0.IN3
Q[1] => Nap_div_0.IN2
Q[2] => Nap_div_0.IN0
Q[3] => Nap_div_0.IN1


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTChia:inst|Opcode_Division:inst7
Opcode[0] <= Opcode_div_or2_5.DB_MAX_OUTPUT_PORT_TYPE
Opcode[1] <= Opcode_div_or2_3.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => Opcode_div_not_1.IN0
Q[0] => Opcode_div_and2_1.IN1
Q[0] => Opcode_div_and2_3.IN1
Q[0] => Opcode_div_not_2.IN0
Q[1] => Opcode_div_and2_0.IN0
Q[1] => Opcode_div_not_3.IN0
Q[2] => Opcode_div_not_5.IN0
Q[3] => Opcode_div_and2_1.IN0
Q[3] => Opcode_div_not_4.IN0


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTChia:inst|RA_Division:inst3
RA[0] <= RA_div_or2_4.DB_MAX_OUTPUT_PORT_TYPE
RA[1] <= RA_div_and2_1.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => inst2.IN2
Q[0] => RA_div_not_2.IN0
Q[1] => RA_div_and2_1.IN1
Q[1] => RA_div_not_3.IN0
Q[1] => inst.IN1
Q[2] => RA_div_or2_3.IN0
Q[2] => RA_div_not_1.IN0
Q[3] => RA_div_or2_3.IN1
Q[3] => inst2.IN0


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTChia:inst|RB_Division:inst4
RB[0] <= RB_div_and2_2.DB_MAX_OUTPUT_PORT_TYPE
RB[1] <= RB_div_and2_1.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => RB_div_not_1.IN0
Q[0] => RB_div_or2_4.IN0
Q[1] => RB_div_and2_1.IN0
Q[1] => RB_div_not_3.IN0
Q[2] => ~NO_FANOUT~
Q[3] => RB_div_or2_3.IN1
Q[3] => RB_div_or2_4.IN1


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTChia:inst|Shifter_Division:inst8
Shifter[0] <= Shifter_div_and3_1.DB_MAX_OUTPUT_PORT_TYPE
Shifter[1] <= Shifter_div_and3_0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => Shifter_div_and3_0.IN2
Q[0] => Opcode_div_not_3.IN0
Q[1] => Opcode_div_not_1.IN0
Q[1] => Shifter_div_and3_1.IN1
Q[2] => ~NO_FANOUT~
Q[3] => Shifter_div_and3_0.IN0
Q[3] => Opcode_div_not_2.IN0


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTChia:inst|W_Addr_Division:inst2
W_addr[0] <= W_addr_div_or2_3.DB_MAX_OUTPUT_PORT_TYPE
W_addr[1] <= W_addr_div_or2_1.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => W_addr_div_or2_2.IN0
Q[0] => W_addr_div_not_1.IN0
Q[0] => W_addr_div_not_4.IN0
Q[0] => W_Xnor_0.IN1
Q[1] => W_addr_div_and2_1.IN1
Q[1] => W_addr_div_and3_0.IN1
Q[1] => W_addr_div_not_2.IN0
Q[2] => W_addr_div_and2_2.IN0
Q[2] => W_addr_div_not_3.IN0
Q[3] => W_addr_div_or2_2.IN1
Q[3] => W_Xnor_0.IN0


|Exponent|Mantissa:inst5|Control:inst20|Start_Zero_New:inst4
Q[0] <= Dff0_0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Dff1_0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Dff2_0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => Dff2_0.CLK
CLK => Dff1_0.CLK
CLK => Dff0_0.CLK
CLK => inst1.CLK
Start => D0_control_New:inst.Start
Start => Divison_DFF:inst6.Start
Zero => D0_control_New:inst.Zero
Zero => Divison_DFF:inst6.iszero
Nhan/Chia => Mux2to1_1bit:inst2.S
Nhan/Chia => Mux2to1_1bit:inst4.S
Nhan/Chia => Mux2to1_1bit:inst5.S
Nhan/Chia => Mux2to1_1bit:inst3.S


|Exponent|Mantissa:inst5|Control:inst20|Start_Zero_New:inst4|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Start_Zero_New:inst4|D0_control_New:inst
D2 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q2 => inst8.IN0
Q2 => inst.IN0
Q2 => inst7.IN0
Q2 => inst4.IN0
Q0 => inst2.IN0
Q0 => inst9.IN1
Q0 => inst12.IN1
Q1 => inst9.IN2
Q1 => inst1.IN0
Q1 => inst3.IN1
Q1 => inst5.IN1
Q1 => inst13.IN1
Q1 => inst14.IN1
D0 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Zero => inst5.IN0
Zero => inst14.IN0
Start => inst6.IN0
D1 <= inst15.DB_MAX_OUTPUT_PORT_TYPE
D3 <= <GND>


|Exponent|Mantissa:inst5|Control:inst20|Start_Zero_New:inst4|Divison_DFF:inst6
D3 <= D3:inst3.D3
iszero => D3:inst3.Is25
iszero => D2:inst2.Is25
iszero => D1:inst1.Is25
Q[0] => D3:inst3.Q[0]
Q[0] => D2:inst2.Q[0]
Q[0] => D1:inst1.Q[0]
Q[0] => D0:inst.Q[0]
Q[1] => D3:inst3.Q[1]
Q[1] => D2:inst2.Q[1]
Q[1] => D1:inst1.Q[1]
Q[1] => D0:inst.Q[1]
Q[2] => D3:inst3.Q[2]
Q[2] => D2:inst2.Q[2]
Q[2] => D1:inst1.Q[2]
Q[2] => D0:inst.Q[2]
Q[3] => D3:inst3.Q[3]
Q[3] => D2:inst2.Q[3]
Q[3] => D1:inst1.Q[3]
Q[3] => D0:inst.Q[3]
D2 <= D2:inst2.D2
D1 <= D1:inst1.D1
D0 <= D0:inst.D0
Start => D0:inst.Start


|Exponent|Mantissa:inst5|Control:inst20|Start_Zero_New:inst4|Divison_DFF:inst6|D3:inst3
D3 <= D3_is25_or2_2.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => D3_is25_and4_0.IN3
Q[0] => D3_is25_not_2.IN0
Q[1] => D3_is25_and4_0.IN2
Q[1] => D3_is25_not_3.IN0
Q[2] => D3_is25_and4_0.IN1
Q[2] => D3_is25_not_1.IN0
Q[3] => D3_is25_not_4.IN0
Q[3] => D3_is25_and2_1.IN0
Is25 => D3_is25_and2_0.IN1


|Exponent|Mantissa:inst5|Control:inst20|Start_Zero_New:inst4|Divison_DFF:inst6|D2:inst2
D2 <= D2_is25_or3_1.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => D2_is25_not_5.IN0
Q[0] => D2_is25_and4_1.IN3
Q[0] => D2_is25_not_3.IN0
Q[1] => D2_is25_and4_1.IN2
Q[1] => D2_is25_not_2.IN0
Q[1] => D2_is25_and5_0.IN0
Q[2] => D2_is25_not_0.IN0
Q[2] => D2_is25_not_7.IN0
Q[2] => D2_is25_and2_2.IN1
Q[3] => D2_is25_not_6.IN0
Q[3] => D2_is25_not_1.IN0
Q[3] => D2_is25_and5_0.IN2
Is25 => D2_is25_not_4.IN0


|Exponent|Mantissa:inst5|Control:inst20|Start_Zero_New:inst4|Divison_DFF:inst6|D1:inst1
D1 <= D1_is25_or2_2.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => D1_is25_not_5.IN0
Q[0] => D1_is25_and2_4.IN1
Q[0] => D1_is25_not_2.IN0
Q[0] => D1_is25_and2_1.IN1
Q[1] => D1_is25_and3_0.IN0
Q[1] => D1_is25_not_4.IN0
Q[1] => D1_is25_and2_2.IN0
Q[1] => D1_is25_not_1.IN0
Q[2] => D1_is25_not_3.IN0
Q[3] => D1_is25_not_6.IN0
Is25 => D1_is25_and3_0.IN2


|Exponent|Mantissa:inst5|Control:inst20|Start_Zero_New:inst4|Divison_DFF:inst6|D0:inst
D0 <= D0_is25_or2_0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => D0_is25_not_1.IN0
Q[0] => D0_is25_not_3.IN0
Q[1] => D0_is25_or3_0.IN0
Q[1] => D0_is25_not_0.IN0
Q[1] => D0_is25_or2_1.IN1
Q[2] => D0_is25_not_4.IN0
Q[2] => D0_is25_and2_0.IN0
Q[3] => D0_is25_or3_0.IN2
Q[3] => D0_is25_not_2.IN0
Start => D0_is25_or3_0.IN1


|Exponent|Mantissa:inst5|Control:inst20|Start_Zero_New:inst4|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Start_Zero_New:inst4|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Start_Zero_New:inst4|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_1bit:inst17
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTNhan:inst1
IE <= IE_WE_Mul:Control_1.IE
Q[0] => IE_WE_Mul:Control_1.Q[0]
Q[0] => OE:Control_6.Q[0]
Q[0] => OE:Control_7.Q[0]
Q[0] => inst41234.IN0
Q[0] => Opcode:Control_4.Q[0]
Q[0] => RA_RB_RC:Control_3.Q[0]
Q[0] => S_Shifter:Control_5.Q[0]
Q[0] => W_addr:Control_2.Q[0]
Q[1] => IE_WE_Mul:Control_1.Q[1]
Q[1] => OE:Control_6.Q[1]
Q[1] => OE:Control_7.Q[1]
Q[1] => inst.IN0
Q[1] => inst3.IN0
Q[1] => Opcode:Control_4.Q[1]
Q[1] => RA_RB_RC:Control_3.Q[1]
Q[1] => S_Shifter:Control_5.Q[1]
Q[1] => W_addr:Control_2.Q[1]
Q[2] => IE_WE_Mul:Control_1.Q[2]
Q[2] => OE:Control_6.Q[2]
Q[2] => OE:Control_7.Q[2]
Q[2] => inst2.IN0
Q[2] => Opcode:Control_4.Q[2]
Q[2] => RA_RB_RC:Control_3.Q[2]
Q[2] => S_Shifter:Control_5.Q[2]
Q[2] => W_addr:Control_2.Q[2]
WE <= IE_WE_Mul:Control_1.WE
Mul <= IE_WE_Mul:Control_1.Mul
OE <= OE:Control_6.OE
Done <= OE:Control_7.OE
AorB <= inst.DB_MAX_OUTPUT_PORT_TYPE
Nap <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Opcode[0] <= Opcode:Control_4.S[0]
Opcode[1] <= Opcode:Control_4.S[1]
RA_addr[0] <= RA_RB_RC:Control_3.RA_addr[0]
RA_addr[1] <= RA_RB_RC:Control_3.RA_addr[1]
RB_addr[0] <= RA_RB_RC:Control_3.RB_addr[0]
RB_addr[1] <= RA_RB_RC:Control_3.RB_addr[1]
RC_addr[0] <= RA_RB_RC:Control_3.RC_addr[0]
RC_addr[1] <= RA_RB_RC:Control_3.RC_addr[1]
Shifter[0] <= S_Shifter:Control_5.S[0]
Shifter[1] <= S_Shifter:Control_5.S[1]
W_addr[0] <= W_addr:Control_2.W_addr[0]
W_addr[1] <= W_addr:Control_2.W_addr[1]


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTNhan:inst1|IE_WE_Mul:Control_1
IE <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => inst2.IN0
Q[0] => inst3.IN2
Q[0] => inst7.IN1
Q[1] => inst4.IN1
Q[1] => inst1.IN0
Q[1] => inst8.IN0
Q[2] => inst.IN0
Q[2] => inst6.IN0
Q[2] => inst10.IN0
WE <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Mul <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTNhan:inst1|OE:Control_6
OE <= OE_and3.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => OE_and3.IN2
Q[1] => OE_and3.IN1
Q[2] => OE_and3.IN0


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTNhan:inst1|OE:Control_7
OE <= OE_and3.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => OE_and3.IN2
Q[1] => OE_and3.IN1
Q[2] => OE_and3.IN0


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTNhan:inst1|Opcode:Control_4
S[0] <= Opcode_not_0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Opcode_and2_0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => Opcode_not_0.IN0
Q[1] => Opcode_not_0.IN1
Q[2] => Opcode_and2_0.IN0


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTNhan:inst1|RA_RB_RC:Control_3
RA_addr[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
RA_addr[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => inst4.IN2
Q[0] => inst2.IN0
Q[0] => inst6.IN1
Q[0] => inst7.IN2
Q[1] => inst4.IN1
Q[1] => inst1.IN0
Q[1] => inst7.IN1
Q[2] => inst4.IN0
Q[2] => inst7.IN0
RB_addr[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
RB_addr[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
RC_addr[0] <= <GND>
RC_addr[1] <= <GND>


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTNhan:inst1|S_Shifter:Control_5
S[0] <= Shifter_and2_1.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Shifter_and2_0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => Shifter_not_1.IN0
Q[0] => Shifter_and2_1.IN1
Q[1] => Shifter_and2_0.IN0
Q[1] => Shifter_not_0.IN0
Q[2] => ~NO_FANOUT~


|Exponent|Mantissa:inst5|Control:inst20|DauRaTTNhan:inst1|W_addr:Control_2
W_addr[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
W_addr[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => inst4.IN1
Q[0] => inst2.IN0
Q[0] => inst6.IN1
Q[1] => inst4.IN0
Q[1] => inst1.IN0
Q[2] => inst.IN0
Q[2] => inst6.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_1bit:inst16
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst10
Y[0] <= Mux2to1_1bit:inst1.Y
Y[1] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst1.D0
D0[1] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst1.D1
D1[1] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst10|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst10|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst7
Y[0] <= Mux2to1_1bit:inst1.Y
Y[1] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst1.D0
D0[1] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst1.D1
D1[1] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst7|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst7|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst8
Y[0] <= Mux2to1_1bit:inst1.Y
Y[1] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst1.D0
D0[1] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst1.D1
D1[1] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst8|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst8|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst9
Y[0] <= Mux2to1_1bit:inst1.Y
Y[1] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst1.D0
D0[1] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst1.D1
D1[1] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst9|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst9|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst11
Y[0] <= Mux2to1_1bit:inst1.Y
Y[1] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst1.D0
D0[1] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst1.D1
D1[1] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst11|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst11|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst6
Y[0] <= Mux2to1_1bit:inst1.Y
Y[1] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst1.D0
D0[1] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst1.D1
D1[1] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst6|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Control:inst20|Mux2to1_2bit:inst6|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7
AbangB <= SoSanh8bit:inst11.AbangB
A[0] => SoSanh8bit:inst11.A[0]
A[1] => SoSanh8bit:inst11.A[1]
A[2] => SoSanh8bit:inst11.A[2]
A[3] => SoSanh8bit:inst11.A[3]
A[4] => SoSanh8bit:inst11.A[4]
A[5] => SoSanh8bit:inst11.A[5]
A[6] => SoSanh8bit:inst11.A[6]
A[7] => SoSanh8bit:inst11.A[7]
A[8] => SoSanh8bit:inst10.A[0]
A[9] => SoSanh8bit:inst10.A[1]
A[10] => SoSanh8bit:inst10.A[2]
A[11] => SoSanh8bit:inst10.A[3]
A[12] => SoSanh8bit:inst10.A[4]
A[13] => SoSanh8bit:inst10.A[5]
A[14] => SoSanh8bit:inst10.A[6]
A[15] => SoSanh8bit:inst10.A[7]
A[16] => SoSanh8bit:inst9.A[0]
A[17] => SoSanh8bit:inst9.A[1]
A[18] => SoSanh8bit:inst9.A[2]
A[19] => SoSanh8bit:inst9.A[3]
A[20] => SoSanh8bit:inst9.A[4]
A[21] => SoSanh8bit:inst9.A[5]
A[22] => SoSanh8bit:inst9.A[6]
A[23] => SoSanh8bit:inst9.A[7]
A[24] => SoSanh8bit:inst8.A[0]
A[25] => SoSanh8bit:inst8.A[1]
A[26] => SoSanh8bit:inst8.A[2]
A[27] => SoSanh8bit:inst8.A[3]
A[28] => SoSanh8bit:inst8.A[4]
A[29] => SoSanh8bit:inst8.A[5]
A[30] => SoSanh8bit:inst8.A[6]
A[31] => SoSanh8bit:inst8.A[7]
A[32] => SoSanh8bit:inst7.A[0]
A[33] => SoSanh8bit:inst7.A[1]
A[34] => SoSanh8bit:inst7.A[2]
A[35] => SoSanh8bit:inst7.A[3]
A[36] => SoSanh8bit:inst7.A[4]
A[37] => SoSanh8bit:inst7.A[5]
A[38] => SoSanh8bit:inst7.A[6]
A[39] => SoSanh8bit:inst7.A[7]
A[40] => SoSanh8bit:inst.A[0]
A[41] => SoSanh8bit:inst.A[1]
A[42] => SoSanh8bit:inst.A[2]
A[43] => SoSanh8bit:inst.A[3]
A[44] => SoSanh8bit:inst.A[4]
A[45] => SoSanh8bit:inst.A[5]
A[46] => SoSanh8bit:inst.A[6]
A[47] => SoSanh8bit:inst.A[7]


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst11
AbangB <= SoSanhBang1Bit:inst7.AbangB
G => SoSanhBang1Bit:inst.G
A[0] => SoSanhBang1Bit:inst7.A
A[1] => SoSanhBang1Bit:inst6.A
A[2] => SoSanhBang1Bit:inst5.A
A[3] => SoSanhBang1Bit:inst4.A
A[4] => SoSanhBang1Bit:inst3.A
A[5] => SoSanhBang1Bit:inst2.A
A[6] => SoSanhBang1Bit:inst1.A
A[7] => SoSanhBang1Bit:inst.A
B[0] => SoSanhBang1Bit:inst7.B
B[1] => SoSanhBang1Bit:inst6.B
B[2] => SoSanhBang1Bit:inst5.B
B[3] => SoSanhBang1Bit:inst4.B
B[4] => SoSanhBang1Bit:inst3.B
B[5] => SoSanhBang1Bit:inst2.B
B[6] => SoSanhBang1Bit:inst1.B
B[7] => SoSanhBang1Bit:inst.B


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst11|SoSanhBang1Bit:inst7
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst11|SoSanhBang1Bit:inst6
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst11|SoSanhBang1Bit:inst5
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst11|SoSanhBang1Bit:inst4
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst11|SoSanhBang1Bit:inst3
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst11|SoSanhBang1Bit:inst2
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst11|SoSanhBang1Bit:inst1
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst11|SoSanhBang1Bit:inst
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst10
AbangB <= SoSanhBang1Bit:inst7.AbangB
G => SoSanhBang1Bit:inst.G
A[0] => SoSanhBang1Bit:inst7.A
A[1] => SoSanhBang1Bit:inst6.A
A[2] => SoSanhBang1Bit:inst5.A
A[3] => SoSanhBang1Bit:inst4.A
A[4] => SoSanhBang1Bit:inst3.A
A[5] => SoSanhBang1Bit:inst2.A
A[6] => SoSanhBang1Bit:inst1.A
A[7] => SoSanhBang1Bit:inst.A
B[0] => SoSanhBang1Bit:inst7.B
B[1] => SoSanhBang1Bit:inst6.B
B[2] => SoSanhBang1Bit:inst5.B
B[3] => SoSanhBang1Bit:inst4.B
B[4] => SoSanhBang1Bit:inst3.B
B[5] => SoSanhBang1Bit:inst2.B
B[6] => SoSanhBang1Bit:inst1.B
B[7] => SoSanhBang1Bit:inst.B


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst10|SoSanhBang1Bit:inst7
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst10|SoSanhBang1Bit:inst6
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst10|SoSanhBang1Bit:inst5
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst10|SoSanhBang1Bit:inst4
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst10|SoSanhBang1Bit:inst3
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst10|SoSanhBang1Bit:inst2
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst10|SoSanhBang1Bit:inst1
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst10|SoSanhBang1Bit:inst
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst9
AbangB <= SoSanhBang1Bit:inst7.AbangB
G => SoSanhBang1Bit:inst.G
A[0] => SoSanhBang1Bit:inst7.A
A[1] => SoSanhBang1Bit:inst6.A
A[2] => SoSanhBang1Bit:inst5.A
A[3] => SoSanhBang1Bit:inst4.A
A[4] => SoSanhBang1Bit:inst3.A
A[5] => SoSanhBang1Bit:inst2.A
A[6] => SoSanhBang1Bit:inst1.A
A[7] => SoSanhBang1Bit:inst.A
B[0] => SoSanhBang1Bit:inst7.B
B[1] => SoSanhBang1Bit:inst6.B
B[2] => SoSanhBang1Bit:inst5.B
B[3] => SoSanhBang1Bit:inst4.B
B[4] => SoSanhBang1Bit:inst3.B
B[5] => SoSanhBang1Bit:inst2.B
B[6] => SoSanhBang1Bit:inst1.B
B[7] => SoSanhBang1Bit:inst.B


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst9|SoSanhBang1Bit:inst7
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst9|SoSanhBang1Bit:inst6
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst9|SoSanhBang1Bit:inst5
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst9|SoSanhBang1Bit:inst4
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst9|SoSanhBang1Bit:inst3
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst9|SoSanhBang1Bit:inst2
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst9|SoSanhBang1Bit:inst1
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst9|SoSanhBang1Bit:inst
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst8
AbangB <= SoSanhBang1Bit:inst7.AbangB
G => SoSanhBang1Bit:inst.G
A[0] => SoSanhBang1Bit:inst7.A
A[1] => SoSanhBang1Bit:inst6.A
A[2] => SoSanhBang1Bit:inst5.A
A[3] => SoSanhBang1Bit:inst4.A
A[4] => SoSanhBang1Bit:inst3.A
A[5] => SoSanhBang1Bit:inst2.A
A[6] => SoSanhBang1Bit:inst1.A
A[7] => SoSanhBang1Bit:inst.A
B[0] => SoSanhBang1Bit:inst7.B
B[1] => SoSanhBang1Bit:inst6.B
B[2] => SoSanhBang1Bit:inst5.B
B[3] => SoSanhBang1Bit:inst4.B
B[4] => SoSanhBang1Bit:inst3.B
B[5] => SoSanhBang1Bit:inst2.B
B[6] => SoSanhBang1Bit:inst1.B
B[7] => SoSanhBang1Bit:inst.B


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst8|SoSanhBang1Bit:inst7
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst8|SoSanhBang1Bit:inst6
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst8|SoSanhBang1Bit:inst5
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst8|SoSanhBang1Bit:inst4
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst8|SoSanhBang1Bit:inst3
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst8|SoSanhBang1Bit:inst2
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst8|SoSanhBang1Bit:inst1
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst8|SoSanhBang1Bit:inst
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst7
AbangB <= SoSanhBang1Bit:inst7.AbangB
G => SoSanhBang1Bit:inst.G
A[0] => SoSanhBang1Bit:inst7.A
A[1] => SoSanhBang1Bit:inst6.A
A[2] => SoSanhBang1Bit:inst5.A
A[3] => SoSanhBang1Bit:inst4.A
A[4] => SoSanhBang1Bit:inst3.A
A[5] => SoSanhBang1Bit:inst2.A
A[6] => SoSanhBang1Bit:inst1.A
A[7] => SoSanhBang1Bit:inst.A
B[0] => SoSanhBang1Bit:inst7.B
B[1] => SoSanhBang1Bit:inst6.B
B[2] => SoSanhBang1Bit:inst5.B
B[3] => SoSanhBang1Bit:inst4.B
B[4] => SoSanhBang1Bit:inst3.B
B[5] => SoSanhBang1Bit:inst2.B
B[6] => SoSanhBang1Bit:inst1.B
B[7] => SoSanhBang1Bit:inst.B


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst7|SoSanhBang1Bit:inst7
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst7|SoSanhBang1Bit:inst6
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst7|SoSanhBang1Bit:inst5
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst7|SoSanhBang1Bit:inst4
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst7|SoSanhBang1Bit:inst3
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst7|SoSanhBang1Bit:inst2
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst7|SoSanhBang1Bit:inst1
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst7|SoSanhBang1Bit:inst
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst
AbangB <= SoSanhBang1Bit:inst7.AbangB
G => SoSanhBang1Bit:inst.G
A[0] => SoSanhBang1Bit:inst7.A
A[1] => SoSanhBang1Bit:inst6.A
A[2] => SoSanhBang1Bit:inst5.A
A[3] => SoSanhBang1Bit:inst4.A
A[4] => SoSanhBang1Bit:inst3.A
A[5] => SoSanhBang1Bit:inst2.A
A[6] => SoSanhBang1Bit:inst1.A
A[7] => SoSanhBang1Bit:inst.A
B[0] => SoSanhBang1Bit:inst7.B
B[1] => SoSanhBang1Bit:inst6.B
B[2] => SoSanhBang1Bit:inst5.B
B[3] => SoSanhBang1Bit:inst4.B
B[4] => SoSanhBang1Bit:inst3.B
B[5] => SoSanhBang1Bit:inst2.B
B[6] => SoSanhBang1Bit:inst1.B
B[7] => SoSanhBang1Bit:inst.B


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst|SoSanhBang1Bit:inst7
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst|SoSanhBang1Bit:inst6
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst|SoSanhBang1Bit:inst5
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst|SoSanhBang1Bit:inst4
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst|SoSanhBang1Bit:inst3
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst|SoSanhBang1Bit:inst2
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst|SoSanhBang1Bit:inst1
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang48bit:Mantissa7|SoSanh8bit:inst|SoSanhBang1Bit:inst
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6
DataOut[0] <= Mux41_48bit:Shifter48bit.Z[0]
DataOut[1] <= Mux41_48bit:Shifter48bit.Z[1]
DataOut[2] <= Mux41_48bit:Shifter48bit.Z[2]
DataOut[3] <= Mux41_48bit:Shifter48bit.Z[3]
DataOut[4] <= Mux41_48bit:Shifter48bit.Z[4]
DataOut[5] <= Mux41_48bit:Shifter48bit.Z[5]
DataOut[6] <= Mux41_48bit:Shifter48bit.Z[6]
DataOut[7] <= Mux41_48bit:Shifter48bit.Z[7]
DataOut[8] <= Mux41_48bit:Shifter48bit.Z[8]
DataOut[9] <= Mux41_48bit:Shifter48bit.Z[9]
DataOut[10] <= Mux41_48bit:Shifter48bit.Z[10]
DataOut[11] <= Mux41_48bit:Shifter48bit.Z[11]
DataOut[12] <= Mux41_48bit:Shifter48bit.Z[12]
DataOut[13] <= Mux41_48bit:Shifter48bit.Z[13]
DataOut[14] <= Mux41_48bit:Shifter48bit.Z[14]
DataOut[15] <= Mux41_48bit:Shifter48bit.Z[15]
DataOut[16] <= Mux41_48bit:Shifter48bit.Z[16]
DataOut[17] <= Mux41_48bit:Shifter48bit.Z[17]
DataOut[18] <= Mux41_48bit:Shifter48bit.Z[18]
DataOut[19] <= Mux41_48bit:Shifter48bit.Z[19]
DataOut[20] <= Mux41_48bit:Shifter48bit.Z[20]
DataOut[21] <= Mux41_48bit:Shifter48bit.Z[21]
DataOut[22] <= Mux41_48bit:Shifter48bit.Z[22]
DataOut[23] <= Mux41_48bit:Shifter48bit.Z[23]
DataOut[24] <= Mux41_48bit:Shifter48bit.Z[24]
DataOut[25] <= Mux41_48bit:Shifter48bit.Z[25]
DataOut[26] <= Mux41_48bit:Shifter48bit.Z[26]
DataOut[27] <= Mux41_48bit:Shifter48bit.Z[27]
DataOut[28] <= Mux41_48bit:Shifter48bit.Z[28]
DataOut[29] <= Mux41_48bit:Shifter48bit.Z[29]
DataOut[30] <= Mux41_48bit:Shifter48bit.Z[30]
DataOut[31] <= Mux41_48bit:Shifter48bit.Z[31]
DataOut[32] <= Mux41_48bit:Shifter48bit.Z[32]
DataOut[33] <= Mux41_48bit:Shifter48bit.Z[33]
DataOut[34] <= Mux41_48bit:Shifter48bit.Z[34]
DataOut[35] <= Mux41_48bit:Shifter48bit.Z[35]
DataOut[36] <= Mux41_48bit:Shifter48bit.Z[36]
DataOut[37] <= Mux41_48bit:Shifter48bit.Z[37]
DataOut[38] <= Mux41_48bit:Shifter48bit.Z[38]
DataOut[39] <= Mux41_48bit:Shifter48bit.Z[39]
DataOut[40] <= Mux41_48bit:Shifter48bit.Z[40]
DataOut[41] <= Mux41_48bit:Shifter48bit.Z[41]
DataOut[42] <= Mux41_48bit:Shifter48bit.Z[42]
DataOut[43] <= Mux41_48bit:Shifter48bit.Z[43]
DataOut[44] <= Mux41_48bit:Shifter48bit.Z[44]
DataOut[45] <= Mux41_48bit:Shifter48bit.Z[45]
DataOut[46] <= Mux41_48bit:Shifter48bit.Z[46]
DataOut[47] <= Mux41_48bit:Shifter48bit.Z[47]
S[0] => Mux41_48bit:Shifter48bit.S0
S[1] => Mux41_48bit:Shifter48bit.S1
DataIn[0] => Mux41_48bit:Shifter48bit.D0[0]
DataIn[0] => ConvertBus48bit:Convert0.In[0]
DataIn[1] => Mux41_48bit:Shifter48bit.D0[1]
DataIn[1] => ConvertBus48bit:Convert0.In[1]
DataIn[1] => ConvertBus48bit:Convert1.In[0]
DataIn[2] => Mux41_48bit:Shifter48bit.D0[2]
DataIn[2] => ConvertBus48bit:Convert0.In[2]
DataIn[2] => ConvertBus48bit:Convert1.In[1]
DataIn[3] => Mux41_48bit:Shifter48bit.D0[3]
DataIn[3] => ConvertBus48bit:Convert0.In[3]
DataIn[3] => ConvertBus48bit:Convert1.In[2]
DataIn[4] => Mux41_48bit:Shifter48bit.D0[4]
DataIn[4] => ConvertBus48bit:Convert0.In[4]
DataIn[4] => ConvertBus48bit:Convert1.In[3]
DataIn[5] => Mux41_48bit:Shifter48bit.D0[5]
DataIn[5] => ConvertBus48bit:Convert0.In[5]
DataIn[5] => ConvertBus48bit:Convert1.In[4]
DataIn[6] => Mux41_48bit:Shifter48bit.D0[6]
DataIn[6] => ConvertBus48bit:Convert0.In[6]
DataIn[6] => ConvertBus48bit:Convert1.In[5]
DataIn[7] => Mux41_48bit:Shifter48bit.D0[7]
DataIn[7] => ConvertBus48bit:Convert0.In[7]
DataIn[7] => ConvertBus48bit:Convert1.In[6]
DataIn[8] => Mux41_48bit:Shifter48bit.D0[8]
DataIn[8] => ConvertBus48bit:Convert0.In[8]
DataIn[8] => ConvertBus48bit:Convert1.In[7]
DataIn[9] => Mux41_48bit:Shifter48bit.D0[9]
DataIn[9] => ConvertBus48bit:Convert0.In[9]
DataIn[9] => ConvertBus48bit:Convert1.In[8]
DataIn[10] => Mux41_48bit:Shifter48bit.D0[10]
DataIn[10] => ConvertBus48bit:Convert0.In[10]
DataIn[10] => ConvertBus48bit:Convert1.In[9]
DataIn[11] => Mux41_48bit:Shifter48bit.D0[11]
DataIn[11] => ConvertBus48bit:Convert0.In[11]
DataIn[11] => ConvertBus48bit:Convert1.In[10]
DataIn[12] => Mux41_48bit:Shifter48bit.D0[12]
DataIn[12] => ConvertBus48bit:Convert0.In[12]
DataIn[12] => ConvertBus48bit:Convert1.In[11]
DataIn[13] => Mux41_48bit:Shifter48bit.D0[13]
DataIn[13] => ConvertBus48bit:Convert0.In[13]
DataIn[13] => ConvertBus48bit:Convert1.In[12]
DataIn[14] => Mux41_48bit:Shifter48bit.D0[14]
DataIn[14] => ConvertBus48bit:Convert0.In[14]
DataIn[14] => ConvertBus48bit:Convert1.In[13]
DataIn[15] => Mux41_48bit:Shifter48bit.D0[15]
DataIn[15] => ConvertBus48bit:Convert0.In[15]
DataIn[15] => ConvertBus48bit:Convert1.In[14]
DataIn[16] => Mux41_48bit:Shifter48bit.D0[16]
DataIn[16] => ConvertBus48bit:Convert0.In[16]
DataIn[16] => ConvertBus48bit:Convert1.In[15]
DataIn[17] => Mux41_48bit:Shifter48bit.D0[17]
DataIn[17] => ConvertBus48bit:Convert0.In[17]
DataIn[17] => ConvertBus48bit:Convert1.In[16]
DataIn[18] => Mux41_48bit:Shifter48bit.D0[18]
DataIn[18] => ConvertBus48bit:Convert0.In[18]
DataIn[18] => ConvertBus48bit:Convert1.In[17]
DataIn[19] => Mux41_48bit:Shifter48bit.D0[19]
DataIn[19] => ConvertBus48bit:Convert0.In[19]
DataIn[19] => ConvertBus48bit:Convert1.In[18]
DataIn[20] => Mux41_48bit:Shifter48bit.D0[20]
DataIn[20] => ConvertBus48bit:Convert0.In[20]
DataIn[20] => ConvertBus48bit:Convert1.In[19]
DataIn[21] => Mux41_48bit:Shifter48bit.D0[21]
DataIn[21] => ConvertBus48bit:Convert0.In[21]
DataIn[21] => ConvertBus48bit:Convert1.In[20]
DataIn[22] => Mux41_48bit:Shifter48bit.D0[22]
DataIn[22] => ConvertBus48bit:Convert0.In[22]
DataIn[22] => ConvertBus48bit:Convert1.In[21]
DataIn[23] => Mux41_48bit:Shifter48bit.D0[23]
DataIn[23] => ConvertBus48bit:Convert0.In[23]
DataIn[23] => ConvertBus48bit:Convert1.In[22]
DataIn[24] => Mux41_48bit:Shifter48bit.D0[24]
DataIn[24] => ConvertBus48bit:Convert0.In[24]
DataIn[24] => ConvertBus48bit:Convert1.In[23]
DataIn[25] => Mux41_48bit:Shifter48bit.D0[25]
DataIn[25] => ConvertBus48bit:Convert0.In[25]
DataIn[25] => ConvertBus48bit:Convert1.In[24]
DataIn[26] => Mux41_48bit:Shifter48bit.D0[26]
DataIn[26] => ConvertBus48bit:Convert0.In[26]
DataIn[26] => ConvertBus48bit:Convert1.In[25]
DataIn[27] => Mux41_48bit:Shifter48bit.D0[27]
DataIn[27] => ConvertBus48bit:Convert0.In[27]
DataIn[27] => ConvertBus48bit:Convert1.In[26]
DataIn[28] => Mux41_48bit:Shifter48bit.D0[28]
DataIn[28] => ConvertBus48bit:Convert0.In[28]
DataIn[28] => ConvertBus48bit:Convert1.In[27]
DataIn[29] => Mux41_48bit:Shifter48bit.D0[29]
DataIn[29] => ConvertBus48bit:Convert0.In[29]
DataIn[29] => ConvertBus48bit:Convert1.In[28]
DataIn[30] => Mux41_48bit:Shifter48bit.D0[30]
DataIn[30] => ConvertBus48bit:Convert0.In[30]
DataIn[30] => ConvertBus48bit:Convert1.In[29]
DataIn[31] => Mux41_48bit:Shifter48bit.D0[31]
DataIn[31] => ConvertBus48bit:Convert0.In[31]
DataIn[31] => ConvertBus48bit:Convert1.In[30]
DataIn[32] => Mux41_48bit:Shifter48bit.D0[32]
DataIn[32] => ConvertBus48bit:Convert0.In[32]
DataIn[32] => ConvertBus48bit:Convert1.In[31]
DataIn[33] => Mux41_48bit:Shifter48bit.D0[33]
DataIn[33] => ConvertBus48bit:Convert0.In[33]
DataIn[33] => ConvertBus48bit:Convert1.In[32]
DataIn[34] => Mux41_48bit:Shifter48bit.D0[34]
DataIn[34] => ConvertBus48bit:Convert0.In[34]
DataIn[34] => ConvertBus48bit:Convert1.In[33]
DataIn[35] => Mux41_48bit:Shifter48bit.D0[35]
DataIn[35] => ConvertBus48bit:Convert0.In[35]
DataIn[35] => ConvertBus48bit:Convert1.In[34]
DataIn[36] => Mux41_48bit:Shifter48bit.D0[36]
DataIn[36] => ConvertBus48bit:Convert0.In[36]
DataIn[36] => ConvertBus48bit:Convert1.In[35]
DataIn[37] => Mux41_48bit:Shifter48bit.D0[37]
DataIn[37] => ConvertBus48bit:Convert0.In[37]
DataIn[37] => ConvertBus48bit:Convert1.In[36]
DataIn[38] => Mux41_48bit:Shifter48bit.D0[38]
DataIn[38] => ConvertBus48bit:Convert0.In[38]
DataIn[38] => ConvertBus48bit:Convert1.In[37]
DataIn[39] => Mux41_48bit:Shifter48bit.D0[39]
DataIn[39] => ConvertBus48bit:Convert0.In[39]
DataIn[39] => ConvertBus48bit:Convert1.In[38]
DataIn[40] => Mux41_48bit:Shifter48bit.D0[40]
DataIn[40] => ConvertBus48bit:Convert0.In[40]
DataIn[40] => ConvertBus48bit:Convert1.In[39]
DataIn[41] => Mux41_48bit:Shifter48bit.D0[41]
DataIn[41] => ConvertBus48bit:Convert0.In[41]
DataIn[41] => ConvertBus48bit:Convert1.In[40]
DataIn[42] => Mux41_48bit:Shifter48bit.D0[42]
DataIn[42] => ConvertBus48bit:Convert0.In[42]
DataIn[42] => ConvertBus48bit:Convert1.In[41]
DataIn[43] => Mux41_48bit:Shifter48bit.D0[43]
DataIn[43] => ConvertBus48bit:Convert0.In[43]
DataIn[43] => ConvertBus48bit:Convert1.In[42]
DataIn[44] => Mux41_48bit:Shifter48bit.D0[44]
DataIn[44] => ConvertBus48bit:Convert0.In[44]
DataIn[44] => ConvertBus48bit:Convert1.In[43]
DataIn[45] => Mux41_48bit:Shifter48bit.D0[45]
DataIn[45] => ConvertBus48bit:Convert0.In[45]
DataIn[45] => ConvertBus48bit:Convert1.In[44]
DataIn[46] => Mux41_48bit:Shifter48bit.D0[46]
DataIn[46] => ConvertBus48bit:Convert0.In[46]
DataIn[46] => ConvertBus48bit:Convert1.In[45]
DataIn[47] => Mux41_48bit:Shifter48bit.D0[47]
DataIn[47] => ConvertBus48bit:Convert1.In[46]


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit
Z[0] <= Mux21_48bit:Mux21_48bit_2.Z[0]
Z[1] <= Mux21_48bit:Mux21_48bit_2.Z[1]
Z[2] <= Mux21_48bit:Mux21_48bit_2.Z[2]
Z[3] <= Mux21_48bit:Mux21_48bit_2.Z[3]
Z[4] <= Mux21_48bit:Mux21_48bit_2.Z[4]
Z[5] <= Mux21_48bit:Mux21_48bit_2.Z[5]
Z[6] <= Mux21_48bit:Mux21_48bit_2.Z[6]
Z[7] <= Mux21_48bit:Mux21_48bit_2.Z[7]
Z[8] <= Mux21_48bit:Mux21_48bit_2.Z[8]
Z[9] <= Mux21_48bit:Mux21_48bit_2.Z[9]
Z[10] <= Mux21_48bit:Mux21_48bit_2.Z[10]
Z[11] <= Mux21_48bit:Mux21_48bit_2.Z[11]
Z[12] <= Mux21_48bit:Mux21_48bit_2.Z[12]
Z[13] <= Mux21_48bit:Mux21_48bit_2.Z[13]
Z[14] <= Mux21_48bit:Mux21_48bit_2.Z[14]
Z[15] <= Mux21_48bit:Mux21_48bit_2.Z[15]
Z[16] <= Mux21_48bit:Mux21_48bit_2.Z[16]
Z[17] <= Mux21_48bit:Mux21_48bit_2.Z[17]
Z[18] <= Mux21_48bit:Mux21_48bit_2.Z[18]
Z[19] <= Mux21_48bit:Mux21_48bit_2.Z[19]
Z[20] <= Mux21_48bit:Mux21_48bit_2.Z[20]
Z[21] <= Mux21_48bit:Mux21_48bit_2.Z[21]
Z[22] <= Mux21_48bit:Mux21_48bit_2.Z[22]
Z[23] <= Mux21_48bit:Mux21_48bit_2.Z[23]
Z[24] <= Mux21_48bit:Mux21_48bit_2.Z[24]
Z[25] <= Mux21_48bit:Mux21_48bit_2.Z[25]
Z[26] <= Mux21_48bit:Mux21_48bit_2.Z[26]
Z[27] <= Mux21_48bit:Mux21_48bit_2.Z[27]
Z[28] <= Mux21_48bit:Mux21_48bit_2.Z[28]
Z[29] <= Mux21_48bit:Mux21_48bit_2.Z[29]
Z[30] <= Mux21_48bit:Mux21_48bit_2.Z[30]
Z[31] <= Mux21_48bit:Mux21_48bit_2.Z[31]
Z[32] <= Mux21_48bit:Mux21_48bit_2.Z[32]
Z[33] <= Mux21_48bit:Mux21_48bit_2.Z[33]
Z[34] <= Mux21_48bit:Mux21_48bit_2.Z[34]
Z[35] <= Mux21_48bit:Mux21_48bit_2.Z[35]
Z[36] <= Mux21_48bit:Mux21_48bit_2.Z[36]
Z[37] <= Mux21_48bit:Mux21_48bit_2.Z[37]
Z[38] <= Mux21_48bit:Mux21_48bit_2.Z[38]
Z[39] <= Mux21_48bit:Mux21_48bit_2.Z[39]
Z[40] <= Mux21_48bit:Mux21_48bit_2.Z[40]
Z[41] <= Mux21_48bit:Mux21_48bit_2.Z[41]
Z[42] <= Mux21_48bit:Mux21_48bit_2.Z[42]
Z[43] <= Mux21_48bit:Mux21_48bit_2.Z[43]
Z[44] <= Mux21_48bit:Mux21_48bit_2.Z[44]
Z[45] <= Mux21_48bit:Mux21_48bit_2.Z[45]
Z[46] <= Mux21_48bit:Mux21_48bit_2.Z[46]
Z[47] <= Mux21_48bit:Mux21_48bit_2.Z[47]
S1 => Mux21_48bit:Mux21_48bit_2.S
S0 => Mux21_48bit:Mux21_48bit_0.S
S0 => Mux21_48bit:Mux21_48bit_1.S
D0[0] => Mux21_48bit:Mux21_48bit_0.D0[0]
D0[1] => Mux21_48bit:Mux21_48bit_0.D0[1]
D0[2] => Mux21_48bit:Mux21_48bit_0.D0[2]
D0[3] => Mux21_48bit:Mux21_48bit_0.D0[3]
D0[4] => Mux21_48bit:Mux21_48bit_0.D0[4]
D0[5] => Mux21_48bit:Mux21_48bit_0.D0[5]
D0[6] => Mux21_48bit:Mux21_48bit_0.D0[6]
D0[7] => Mux21_48bit:Mux21_48bit_0.D0[7]
D0[8] => Mux21_48bit:Mux21_48bit_0.D0[8]
D0[9] => Mux21_48bit:Mux21_48bit_0.D0[9]
D0[10] => Mux21_48bit:Mux21_48bit_0.D0[10]
D0[11] => Mux21_48bit:Mux21_48bit_0.D0[11]
D0[12] => Mux21_48bit:Mux21_48bit_0.D0[12]
D0[13] => Mux21_48bit:Mux21_48bit_0.D0[13]
D0[14] => Mux21_48bit:Mux21_48bit_0.D0[14]
D0[15] => Mux21_48bit:Mux21_48bit_0.D0[15]
D0[16] => Mux21_48bit:Mux21_48bit_0.D0[16]
D0[17] => Mux21_48bit:Mux21_48bit_0.D0[17]
D0[18] => Mux21_48bit:Mux21_48bit_0.D0[18]
D0[19] => Mux21_48bit:Mux21_48bit_0.D0[19]
D0[20] => Mux21_48bit:Mux21_48bit_0.D0[20]
D0[21] => Mux21_48bit:Mux21_48bit_0.D0[21]
D0[22] => Mux21_48bit:Mux21_48bit_0.D0[22]
D0[23] => Mux21_48bit:Mux21_48bit_0.D0[23]
D0[24] => Mux21_48bit:Mux21_48bit_0.D0[24]
D0[25] => Mux21_48bit:Mux21_48bit_0.D0[25]
D0[26] => Mux21_48bit:Mux21_48bit_0.D0[26]
D0[27] => Mux21_48bit:Mux21_48bit_0.D0[27]
D0[28] => Mux21_48bit:Mux21_48bit_0.D0[28]
D0[29] => Mux21_48bit:Mux21_48bit_0.D0[29]
D0[30] => Mux21_48bit:Mux21_48bit_0.D0[30]
D0[31] => Mux21_48bit:Mux21_48bit_0.D0[31]
D0[32] => Mux21_48bit:Mux21_48bit_0.D0[32]
D0[33] => Mux21_48bit:Mux21_48bit_0.D0[33]
D0[34] => Mux21_48bit:Mux21_48bit_0.D0[34]
D0[35] => Mux21_48bit:Mux21_48bit_0.D0[35]
D0[36] => Mux21_48bit:Mux21_48bit_0.D0[36]
D0[37] => Mux21_48bit:Mux21_48bit_0.D0[37]
D0[38] => Mux21_48bit:Mux21_48bit_0.D0[38]
D0[39] => Mux21_48bit:Mux21_48bit_0.D0[39]
D0[40] => Mux21_48bit:Mux21_48bit_0.D0[40]
D0[41] => Mux21_48bit:Mux21_48bit_0.D0[41]
D0[42] => Mux21_48bit:Mux21_48bit_0.D0[42]
D0[43] => Mux21_48bit:Mux21_48bit_0.D0[43]
D0[44] => Mux21_48bit:Mux21_48bit_0.D0[44]
D0[45] => Mux21_48bit:Mux21_48bit_0.D0[45]
D0[46] => Mux21_48bit:Mux21_48bit_0.D0[46]
D0[47] => Mux21_48bit:Mux21_48bit_0.D0[47]
D1[0] => Mux21_48bit:Mux21_48bit_0.D1[0]
D1[1] => Mux21_48bit:Mux21_48bit_0.D1[1]
D1[2] => Mux21_48bit:Mux21_48bit_0.D1[2]
D1[3] => Mux21_48bit:Mux21_48bit_0.D1[3]
D1[4] => Mux21_48bit:Mux21_48bit_0.D1[4]
D1[5] => Mux21_48bit:Mux21_48bit_0.D1[5]
D1[6] => Mux21_48bit:Mux21_48bit_0.D1[6]
D1[7] => Mux21_48bit:Mux21_48bit_0.D1[7]
D1[8] => Mux21_48bit:Mux21_48bit_0.D1[8]
D1[9] => Mux21_48bit:Mux21_48bit_0.D1[9]
D1[10] => Mux21_48bit:Mux21_48bit_0.D1[10]
D1[11] => Mux21_48bit:Mux21_48bit_0.D1[11]
D1[12] => Mux21_48bit:Mux21_48bit_0.D1[12]
D1[13] => Mux21_48bit:Mux21_48bit_0.D1[13]
D1[14] => Mux21_48bit:Mux21_48bit_0.D1[14]
D1[15] => Mux21_48bit:Mux21_48bit_0.D1[15]
D1[16] => Mux21_48bit:Mux21_48bit_0.D1[16]
D1[17] => Mux21_48bit:Mux21_48bit_0.D1[17]
D1[18] => Mux21_48bit:Mux21_48bit_0.D1[18]
D1[19] => Mux21_48bit:Mux21_48bit_0.D1[19]
D1[20] => Mux21_48bit:Mux21_48bit_0.D1[20]
D1[21] => Mux21_48bit:Mux21_48bit_0.D1[21]
D1[22] => Mux21_48bit:Mux21_48bit_0.D1[22]
D1[23] => Mux21_48bit:Mux21_48bit_0.D1[23]
D1[24] => Mux21_48bit:Mux21_48bit_0.D1[24]
D1[25] => Mux21_48bit:Mux21_48bit_0.D1[25]
D1[26] => Mux21_48bit:Mux21_48bit_0.D1[26]
D1[27] => Mux21_48bit:Mux21_48bit_0.D1[27]
D1[28] => Mux21_48bit:Mux21_48bit_0.D1[28]
D1[29] => Mux21_48bit:Mux21_48bit_0.D1[29]
D1[30] => Mux21_48bit:Mux21_48bit_0.D1[30]
D1[31] => Mux21_48bit:Mux21_48bit_0.D1[31]
D1[32] => Mux21_48bit:Mux21_48bit_0.D1[32]
D1[33] => Mux21_48bit:Mux21_48bit_0.D1[33]
D1[34] => Mux21_48bit:Mux21_48bit_0.D1[34]
D1[35] => Mux21_48bit:Mux21_48bit_0.D1[35]
D1[36] => Mux21_48bit:Mux21_48bit_0.D1[36]
D1[37] => Mux21_48bit:Mux21_48bit_0.D1[37]
D1[38] => Mux21_48bit:Mux21_48bit_0.D1[38]
D1[39] => Mux21_48bit:Mux21_48bit_0.D1[39]
D1[40] => Mux21_48bit:Mux21_48bit_0.D1[40]
D1[41] => Mux21_48bit:Mux21_48bit_0.D1[41]
D1[42] => Mux21_48bit:Mux21_48bit_0.D1[42]
D1[43] => Mux21_48bit:Mux21_48bit_0.D1[43]
D1[44] => Mux21_48bit:Mux21_48bit_0.D1[44]
D1[45] => Mux21_48bit:Mux21_48bit_0.D1[45]
D1[46] => Mux21_48bit:Mux21_48bit_0.D1[46]
D1[47] => Mux21_48bit:Mux21_48bit_0.D1[47]
D2[0] => Mux21_48bit:Mux21_48bit_1.D0[0]
D2[1] => Mux21_48bit:Mux21_48bit_1.D0[1]
D2[2] => Mux21_48bit:Mux21_48bit_1.D0[2]
D2[3] => Mux21_48bit:Mux21_48bit_1.D0[3]
D2[4] => Mux21_48bit:Mux21_48bit_1.D0[4]
D2[5] => Mux21_48bit:Mux21_48bit_1.D0[5]
D2[6] => Mux21_48bit:Mux21_48bit_1.D0[6]
D2[7] => Mux21_48bit:Mux21_48bit_1.D0[7]
D2[8] => Mux21_48bit:Mux21_48bit_1.D0[8]
D2[9] => Mux21_48bit:Mux21_48bit_1.D0[9]
D2[10] => Mux21_48bit:Mux21_48bit_1.D0[10]
D2[11] => Mux21_48bit:Mux21_48bit_1.D0[11]
D2[12] => Mux21_48bit:Mux21_48bit_1.D0[12]
D2[13] => Mux21_48bit:Mux21_48bit_1.D0[13]
D2[14] => Mux21_48bit:Mux21_48bit_1.D0[14]
D2[15] => Mux21_48bit:Mux21_48bit_1.D0[15]
D2[16] => Mux21_48bit:Mux21_48bit_1.D0[16]
D2[17] => Mux21_48bit:Mux21_48bit_1.D0[17]
D2[18] => Mux21_48bit:Mux21_48bit_1.D0[18]
D2[19] => Mux21_48bit:Mux21_48bit_1.D0[19]
D2[20] => Mux21_48bit:Mux21_48bit_1.D0[20]
D2[21] => Mux21_48bit:Mux21_48bit_1.D0[21]
D2[22] => Mux21_48bit:Mux21_48bit_1.D0[22]
D2[23] => Mux21_48bit:Mux21_48bit_1.D0[23]
D2[24] => Mux21_48bit:Mux21_48bit_1.D0[24]
D2[25] => Mux21_48bit:Mux21_48bit_1.D0[25]
D2[26] => Mux21_48bit:Mux21_48bit_1.D0[26]
D2[27] => Mux21_48bit:Mux21_48bit_1.D0[27]
D2[28] => Mux21_48bit:Mux21_48bit_1.D0[28]
D2[29] => Mux21_48bit:Mux21_48bit_1.D0[29]
D2[30] => Mux21_48bit:Mux21_48bit_1.D0[30]
D2[31] => Mux21_48bit:Mux21_48bit_1.D0[31]
D2[32] => Mux21_48bit:Mux21_48bit_1.D0[32]
D2[33] => Mux21_48bit:Mux21_48bit_1.D0[33]
D2[34] => Mux21_48bit:Mux21_48bit_1.D0[34]
D2[35] => Mux21_48bit:Mux21_48bit_1.D0[35]
D2[36] => Mux21_48bit:Mux21_48bit_1.D0[36]
D2[37] => Mux21_48bit:Mux21_48bit_1.D0[37]
D2[38] => Mux21_48bit:Mux21_48bit_1.D0[38]
D2[39] => Mux21_48bit:Mux21_48bit_1.D0[39]
D2[40] => Mux21_48bit:Mux21_48bit_1.D0[40]
D2[41] => Mux21_48bit:Mux21_48bit_1.D0[41]
D2[42] => Mux21_48bit:Mux21_48bit_1.D0[42]
D2[43] => Mux21_48bit:Mux21_48bit_1.D0[43]
D2[44] => Mux21_48bit:Mux21_48bit_1.D0[44]
D2[45] => Mux21_48bit:Mux21_48bit_1.D0[45]
D2[46] => Mux21_48bit:Mux21_48bit_1.D0[46]
D2[47] => Mux21_48bit:Mux21_48bit_1.D0[47]
D3[0] => Mux21_48bit:Mux21_48bit_1.D1[0]
D3[1] => Mux21_48bit:Mux21_48bit_1.D1[1]
D3[2] => Mux21_48bit:Mux21_48bit_1.D1[2]
D3[3] => Mux21_48bit:Mux21_48bit_1.D1[3]
D3[4] => Mux21_48bit:Mux21_48bit_1.D1[4]
D3[5] => Mux21_48bit:Mux21_48bit_1.D1[5]
D3[6] => Mux21_48bit:Mux21_48bit_1.D1[6]
D3[7] => Mux21_48bit:Mux21_48bit_1.D1[7]
D3[8] => Mux21_48bit:Mux21_48bit_1.D1[8]
D3[9] => Mux21_48bit:Mux21_48bit_1.D1[9]
D3[10] => Mux21_48bit:Mux21_48bit_1.D1[10]
D3[11] => Mux21_48bit:Mux21_48bit_1.D1[11]
D3[12] => Mux21_48bit:Mux21_48bit_1.D1[12]
D3[13] => Mux21_48bit:Mux21_48bit_1.D1[13]
D3[14] => Mux21_48bit:Mux21_48bit_1.D1[14]
D3[15] => Mux21_48bit:Mux21_48bit_1.D1[15]
D3[16] => Mux21_48bit:Mux21_48bit_1.D1[16]
D3[17] => Mux21_48bit:Mux21_48bit_1.D1[17]
D3[18] => Mux21_48bit:Mux21_48bit_1.D1[18]
D3[19] => Mux21_48bit:Mux21_48bit_1.D1[19]
D3[20] => Mux21_48bit:Mux21_48bit_1.D1[20]
D3[21] => Mux21_48bit:Mux21_48bit_1.D1[21]
D3[22] => Mux21_48bit:Mux21_48bit_1.D1[22]
D3[23] => Mux21_48bit:Mux21_48bit_1.D1[23]
D3[24] => Mux21_48bit:Mux21_48bit_1.D1[24]
D3[25] => Mux21_48bit:Mux21_48bit_1.D1[25]
D3[26] => Mux21_48bit:Mux21_48bit_1.D1[26]
D3[27] => Mux21_48bit:Mux21_48bit_1.D1[27]
D3[28] => Mux21_48bit:Mux21_48bit_1.D1[28]
D3[29] => Mux21_48bit:Mux21_48bit_1.D1[29]
D3[30] => Mux21_48bit:Mux21_48bit_1.D1[30]
D3[31] => Mux21_48bit:Mux21_48bit_1.D1[31]
D3[32] => Mux21_48bit:Mux21_48bit_1.D1[32]
D3[33] => Mux21_48bit:Mux21_48bit_1.D1[33]
D3[34] => Mux21_48bit:Mux21_48bit_1.D1[34]
D3[35] => Mux21_48bit:Mux21_48bit_1.D1[35]
D3[36] => Mux21_48bit:Mux21_48bit_1.D1[36]
D3[37] => Mux21_48bit:Mux21_48bit_1.D1[37]
D3[38] => Mux21_48bit:Mux21_48bit_1.D1[38]
D3[39] => Mux21_48bit:Mux21_48bit_1.D1[39]
D3[40] => Mux21_48bit:Mux21_48bit_1.D1[40]
D3[41] => Mux21_48bit:Mux21_48bit_1.D1[41]
D3[42] => Mux21_48bit:Mux21_48bit_1.D1[42]
D3[43] => Mux21_48bit:Mux21_48bit_1.D1[43]
D3[44] => Mux21_48bit:Mux21_48bit_1.D1[44]
D3[45] => Mux21_48bit:Mux21_48bit_1.D1[45]
D3[46] => Mux21_48bit:Mux21_48bit_1.D1[46]
D3[47] => Mux21_48bit:Mux21_48bit_1.D1[47]


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|Mux41_48bit:Shifter48bit|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|ConvertBus48bit:Convert0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|Mantissa:inst5|Shifter_48bit:Mantissa6|ConvertBus48bit:Convert1
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|Mantissa:inst5|ALU_48bit:inst19
BitDau <= BitDau:inst1.BitDau
A[0] => BitDau:inst1.A[0]
A[0] => BoCong_48bit:ALU_cong.A[0]
A[0] => BoTru_48bit:inst21312.A[0]
A[0] => BoCong_1_48bit:inst.A[0]
A[0] => AND_48bit:ALU_AND.A[0]
A[1] => BitDau:inst1.A[1]
A[1] => BoCong_48bit:ALU_cong.A[1]
A[1] => BoTru_48bit:inst21312.A[1]
A[1] => BoCong_1_48bit:inst.A[1]
A[1] => AND_48bit:ALU_AND.A[1]
A[2] => BitDau:inst1.A[2]
A[2] => BoCong_48bit:ALU_cong.A[2]
A[2] => BoTru_48bit:inst21312.A[2]
A[2] => BoCong_1_48bit:inst.A[2]
A[2] => AND_48bit:ALU_AND.A[2]
A[3] => BitDau:inst1.A[3]
A[3] => BoCong_48bit:ALU_cong.A[3]
A[3] => BoTru_48bit:inst21312.A[3]
A[3] => BoCong_1_48bit:inst.A[3]
A[3] => AND_48bit:ALU_AND.A[3]
A[4] => BitDau:inst1.A[4]
A[4] => BoCong_48bit:ALU_cong.A[4]
A[4] => BoTru_48bit:inst21312.A[4]
A[4] => BoCong_1_48bit:inst.A[4]
A[4] => AND_48bit:ALU_AND.A[4]
A[5] => BitDau:inst1.A[5]
A[5] => BoCong_48bit:ALU_cong.A[5]
A[5] => BoTru_48bit:inst21312.A[5]
A[5] => BoCong_1_48bit:inst.A[5]
A[5] => AND_48bit:ALU_AND.A[5]
A[6] => BitDau:inst1.A[6]
A[6] => BoCong_48bit:ALU_cong.A[6]
A[6] => BoTru_48bit:inst21312.A[6]
A[6] => BoCong_1_48bit:inst.A[6]
A[6] => AND_48bit:ALU_AND.A[6]
A[7] => BitDau:inst1.A[7]
A[7] => BoCong_48bit:ALU_cong.A[7]
A[7] => BoTru_48bit:inst21312.A[7]
A[7] => BoCong_1_48bit:inst.A[7]
A[7] => AND_48bit:ALU_AND.A[7]
A[8] => BitDau:inst1.A[8]
A[8] => BoCong_48bit:ALU_cong.A[8]
A[8] => BoTru_48bit:inst21312.A[8]
A[8] => BoCong_1_48bit:inst.A[8]
A[8] => AND_48bit:ALU_AND.A[8]
A[9] => BitDau:inst1.A[9]
A[9] => BoCong_48bit:ALU_cong.A[9]
A[9] => BoTru_48bit:inst21312.A[9]
A[9] => BoCong_1_48bit:inst.A[9]
A[9] => AND_48bit:ALU_AND.A[9]
A[10] => BitDau:inst1.A[10]
A[10] => BoCong_48bit:ALU_cong.A[10]
A[10] => BoTru_48bit:inst21312.A[10]
A[10] => BoCong_1_48bit:inst.A[10]
A[10] => AND_48bit:ALU_AND.A[10]
A[11] => BitDau:inst1.A[11]
A[11] => BoCong_48bit:ALU_cong.A[11]
A[11] => BoTru_48bit:inst21312.A[11]
A[11] => BoCong_1_48bit:inst.A[11]
A[11] => AND_48bit:ALU_AND.A[11]
A[12] => BitDau:inst1.A[12]
A[12] => BoCong_48bit:ALU_cong.A[12]
A[12] => BoTru_48bit:inst21312.A[12]
A[12] => BoCong_1_48bit:inst.A[12]
A[12] => AND_48bit:ALU_AND.A[12]
A[13] => BitDau:inst1.A[13]
A[13] => BoCong_48bit:ALU_cong.A[13]
A[13] => BoTru_48bit:inst21312.A[13]
A[13] => BoCong_1_48bit:inst.A[13]
A[13] => AND_48bit:ALU_AND.A[13]
A[14] => BitDau:inst1.A[14]
A[14] => BoCong_48bit:ALU_cong.A[14]
A[14] => BoTru_48bit:inst21312.A[14]
A[14] => BoCong_1_48bit:inst.A[14]
A[14] => AND_48bit:ALU_AND.A[14]
A[15] => BitDau:inst1.A[15]
A[15] => BoCong_48bit:ALU_cong.A[15]
A[15] => BoTru_48bit:inst21312.A[15]
A[15] => BoCong_1_48bit:inst.A[15]
A[15] => AND_48bit:ALU_AND.A[15]
A[16] => BitDau:inst1.A[16]
A[16] => BoCong_48bit:ALU_cong.A[16]
A[16] => BoTru_48bit:inst21312.A[16]
A[16] => BoCong_1_48bit:inst.A[16]
A[16] => AND_48bit:ALU_AND.A[16]
A[17] => BitDau:inst1.A[17]
A[17] => BoCong_48bit:ALU_cong.A[17]
A[17] => BoTru_48bit:inst21312.A[17]
A[17] => BoCong_1_48bit:inst.A[17]
A[17] => AND_48bit:ALU_AND.A[17]
A[18] => BitDau:inst1.A[18]
A[18] => BoCong_48bit:ALU_cong.A[18]
A[18] => BoTru_48bit:inst21312.A[18]
A[18] => BoCong_1_48bit:inst.A[18]
A[18] => AND_48bit:ALU_AND.A[18]
A[19] => BitDau:inst1.A[19]
A[19] => BoCong_48bit:ALU_cong.A[19]
A[19] => BoTru_48bit:inst21312.A[19]
A[19] => BoCong_1_48bit:inst.A[19]
A[19] => AND_48bit:ALU_AND.A[19]
A[20] => BitDau:inst1.A[20]
A[20] => BoCong_48bit:ALU_cong.A[20]
A[20] => BoTru_48bit:inst21312.A[20]
A[20] => BoCong_1_48bit:inst.A[20]
A[20] => AND_48bit:ALU_AND.A[20]
A[21] => BitDau:inst1.A[21]
A[21] => BoCong_48bit:ALU_cong.A[21]
A[21] => BoTru_48bit:inst21312.A[21]
A[21] => BoCong_1_48bit:inst.A[21]
A[21] => AND_48bit:ALU_AND.A[21]
A[22] => BitDau:inst1.A[22]
A[22] => BoCong_48bit:ALU_cong.A[22]
A[22] => BoTru_48bit:inst21312.A[22]
A[22] => BoCong_1_48bit:inst.A[22]
A[22] => AND_48bit:ALU_AND.A[22]
A[23] => BitDau:inst1.A[23]
A[23] => BoCong_48bit:ALU_cong.A[23]
A[23] => BoTru_48bit:inst21312.A[23]
A[23] => BoCong_1_48bit:inst.A[23]
A[23] => AND_48bit:ALU_AND.A[23]
A[24] => BitDau:inst1.A[24]
A[24] => BoCong_48bit:ALU_cong.A[24]
A[24] => BoTru_48bit:inst21312.A[24]
A[24] => BoCong_1_48bit:inst.A[24]
A[24] => AND_48bit:ALU_AND.A[24]
A[25] => BitDau:inst1.A[25]
A[25] => BoCong_48bit:ALU_cong.A[25]
A[25] => BoTru_48bit:inst21312.A[25]
A[25] => BoCong_1_48bit:inst.A[25]
A[25] => AND_48bit:ALU_AND.A[25]
A[26] => BitDau:inst1.A[26]
A[26] => BoCong_48bit:ALU_cong.A[26]
A[26] => BoTru_48bit:inst21312.A[26]
A[26] => BoCong_1_48bit:inst.A[26]
A[26] => AND_48bit:ALU_AND.A[26]
A[27] => BitDau:inst1.A[27]
A[27] => BoCong_48bit:ALU_cong.A[27]
A[27] => BoTru_48bit:inst21312.A[27]
A[27] => BoCong_1_48bit:inst.A[27]
A[27] => AND_48bit:ALU_AND.A[27]
A[28] => BitDau:inst1.A[28]
A[28] => BoCong_48bit:ALU_cong.A[28]
A[28] => BoTru_48bit:inst21312.A[28]
A[28] => BoCong_1_48bit:inst.A[28]
A[28] => AND_48bit:ALU_AND.A[28]
A[29] => BitDau:inst1.A[29]
A[29] => BoCong_48bit:ALU_cong.A[29]
A[29] => BoTru_48bit:inst21312.A[29]
A[29] => BoCong_1_48bit:inst.A[29]
A[29] => AND_48bit:ALU_AND.A[29]
A[30] => BitDau:inst1.A[30]
A[30] => BoCong_48bit:ALU_cong.A[30]
A[30] => BoTru_48bit:inst21312.A[30]
A[30] => BoCong_1_48bit:inst.A[30]
A[30] => AND_48bit:ALU_AND.A[30]
A[31] => BitDau:inst1.A[31]
A[31] => BoCong_48bit:ALU_cong.A[31]
A[31] => BoTru_48bit:inst21312.A[31]
A[31] => BoCong_1_48bit:inst.A[31]
A[31] => AND_48bit:ALU_AND.A[31]
A[32] => BitDau:inst1.A[32]
A[32] => BoCong_48bit:ALU_cong.A[32]
A[32] => BoTru_48bit:inst21312.A[32]
A[32] => BoCong_1_48bit:inst.A[32]
A[32] => AND_48bit:ALU_AND.A[32]
A[33] => BitDau:inst1.A[33]
A[33] => BoCong_48bit:ALU_cong.A[33]
A[33] => BoTru_48bit:inst21312.A[33]
A[33] => BoCong_1_48bit:inst.A[33]
A[33] => AND_48bit:ALU_AND.A[33]
A[34] => BitDau:inst1.A[34]
A[34] => BoCong_48bit:ALU_cong.A[34]
A[34] => BoTru_48bit:inst21312.A[34]
A[34] => BoCong_1_48bit:inst.A[34]
A[34] => AND_48bit:ALU_AND.A[34]
A[35] => BitDau:inst1.A[35]
A[35] => BoCong_48bit:ALU_cong.A[35]
A[35] => BoTru_48bit:inst21312.A[35]
A[35] => BoCong_1_48bit:inst.A[35]
A[35] => AND_48bit:ALU_AND.A[35]
A[36] => BitDau:inst1.A[36]
A[36] => BoCong_48bit:ALU_cong.A[36]
A[36] => BoTru_48bit:inst21312.A[36]
A[36] => BoCong_1_48bit:inst.A[36]
A[36] => AND_48bit:ALU_AND.A[36]
A[37] => BitDau:inst1.A[37]
A[37] => BoCong_48bit:ALU_cong.A[37]
A[37] => BoTru_48bit:inst21312.A[37]
A[37] => BoCong_1_48bit:inst.A[37]
A[37] => AND_48bit:ALU_AND.A[37]
A[38] => BitDau:inst1.A[38]
A[38] => BoCong_48bit:ALU_cong.A[38]
A[38] => BoTru_48bit:inst21312.A[38]
A[38] => BoCong_1_48bit:inst.A[38]
A[38] => AND_48bit:ALU_AND.A[38]
A[39] => BitDau:inst1.A[39]
A[39] => BoCong_48bit:ALU_cong.A[39]
A[39] => BoTru_48bit:inst21312.A[39]
A[39] => BoCong_1_48bit:inst.A[39]
A[39] => AND_48bit:ALU_AND.A[39]
A[40] => BitDau:inst1.A[40]
A[40] => BoCong_48bit:ALU_cong.A[40]
A[40] => BoTru_48bit:inst21312.A[40]
A[40] => BoCong_1_48bit:inst.A[40]
A[40] => AND_48bit:ALU_AND.A[40]
A[41] => BitDau:inst1.A[41]
A[41] => BoCong_48bit:ALU_cong.A[41]
A[41] => BoTru_48bit:inst21312.A[41]
A[41] => BoCong_1_48bit:inst.A[41]
A[41] => AND_48bit:ALU_AND.A[41]
A[42] => BitDau:inst1.A[42]
A[42] => BoCong_48bit:ALU_cong.A[42]
A[42] => BoTru_48bit:inst21312.A[42]
A[42] => BoCong_1_48bit:inst.A[42]
A[42] => AND_48bit:ALU_AND.A[42]
A[43] => BitDau:inst1.A[43]
A[43] => BoCong_48bit:ALU_cong.A[43]
A[43] => BoTru_48bit:inst21312.A[43]
A[43] => BoCong_1_48bit:inst.A[43]
A[43] => AND_48bit:ALU_AND.A[43]
A[44] => BitDau:inst1.A[44]
A[44] => BoCong_48bit:ALU_cong.A[44]
A[44] => BoTru_48bit:inst21312.A[44]
A[44] => BoCong_1_48bit:inst.A[44]
A[44] => AND_48bit:ALU_AND.A[44]
A[45] => BitDau:inst1.A[45]
A[45] => BoCong_48bit:ALU_cong.A[45]
A[45] => BoTru_48bit:inst21312.A[45]
A[45] => BoCong_1_48bit:inst.A[45]
A[45] => AND_48bit:ALU_AND.A[45]
A[46] => BitDau:inst1.A[46]
A[46] => BoCong_48bit:ALU_cong.A[46]
A[46] => BoTru_48bit:inst21312.A[46]
A[46] => BoCong_1_48bit:inst.A[46]
A[46] => AND_48bit:ALU_AND.A[46]
A[47] => BitDau:inst1.A[47]
A[47] => BoCong_48bit:ALU_cong.A[47]
A[47] => BoTru_48bit:inst21312.A[47]
A[47] => BoCong_1_48bit:inst.A[47]
A[47] => AND_48bit:ALU_AND.A[47]
B[0] => BitDau:inst1.B[0]
B[0] => BoCong_48bit:ALU_cong.B[0]
B[0] => BoTru_48bit:inst21312.B[0]
B[0] => AND_48bit:ALU_AND.B[0]
B[1] => BitDau:inst1.B[1]
B[1] => BoCong_48bit:ALU_cong.B[1]
B[1] => BoTru_48bit:inst21312.B[1]
B[1] => AND_48bit:ALU_AND.B[1]
B[2] => BitDau:inst1.B[2]
B[2] => BoCong_48bit:ALU_cong.B[2]
B[2] => BoTru_48bit:inst21312.B[2]
B[2] => AND_48bit:ALU_AND.B[2]
B[3] => BitDau:inst1.B[3]
B[3] => BoCong_48bit:ALU_cong.B[3]
B[3] => BoTru_48bit:inst21312.B[3]
B[3] => AND_48bit:ALU_AND.B[3]
B[4] => BitDau:inst1.B[4]
B[4] => BoCong_48bit:ALU_cong.B[4]
B[4] => BoTru_48bit:inst21312.B[4]
B[4] => AND_48bit:ALU_AND.B[4]
B[5] => BitDau:inst1.B[5]
B[5] => BoCong_48bit:ALU_cong.B[5]
B[5] => BoTru_48bit:inst21312.B[5]
B[5] => AND_48bit:ALU_AND.B[5]
B[6] => BitDau:inst1.B[6]
B[6] => BoCong_48bit:ALU_cong.B[6]
B[6] => BoTru_48bit:inst21312.B[6]
B[6] => AND_48bit:ALU_AND.B[6]
B[7] => BitDau:inst1.B[7]
B[7] => BoCong_48bit:ALU_cong.B[7]
B[7] => BoTru_48bit:inst21312.B[7]
B[7] => AND_48bit:ALU_AND.B[7]
B[8] => BitDau:inst1.B[8]
B[8] => BoCong_48bit:ALU_cong.B[8]
B[8] => BoTru_48bit:inst21312.B[8]
B[8] => AND_48bit:ALU_AND.B[8]
B[9] => BitDau:inst1.B[9]
B[9] => BoCong_48bit:ALU_cong.B[9]
B[9] => BoTru_48bit:inst21312.B[9]
B[9] => AND_48bit:ALU_AND.B[9]
B[10] => BitDau:inst1.B[10]
B[10] => BoCong_48bit:ALU_cong.B[10]
B[10] => BoTru_48bit:inst21312.B[10]
B[10] => AND_48bit:ALU_AND.B[10]
B[11] => BitDau:inst1.B[11]
B[11] => BoCong_48bit:ALU_cong.B[11]
B[11] => BoTru_48bit:inst21312.B[11]
B[11] => AND_48bit:ALU_AND.B[11]
B[12] => BitDau:inst1.B[12]
B[12] => BoCong_48bit:ALU_cong.B[12]
B[12] => BoTru_48bit:inst21312.B[12]
B[12] => AND_48bit:ALU_AND.B[12]
B[13] => BitDau:inst1.B[13]
B[13] => BoCong_48bit:ALU_cong.B[13]
B[13] => BoTru_48bit:inst21312.B[13]
B[13] => AND_48bit:ALU_AND.B[13]
B[14] => BitDau:inst1.B[14]
B[14] => BoCong_48bit:ALU_cong.B[14]
B[14] => BoTru_48bit:inst21312.B[14]
B[14] => AND_48bit:ALU_AND.B[14]
B[15] => BitDau:inst1.B[15]
B[15] => BoCong_48bit:ALU_cong.B[15]
B[15] => BoTru_48bit:inst21312.B[15]
B[15] => AND_48bit:ALU_AND.B[15]
B[16] => BitDau:inst1.B[16]
B[16] => BoCong_48bit:ALU_cong.B[16]
B[16] => BoTru_48bit:inst21312.B[16]
B[16] => AND_48bit:ALU_AND.B[16]
B[17] => BitDau:inst1.B[17]
B[17] => BoCong_48bit:ALU_cong.B[17]
B[17] => BoTru_48bit:inst21312.B[17]
B[17] => AND_48bit:ALU_AND.B[17]
B[18] => BitDau:inst1.B[18]
B[18] => BoCong_48bit:ALU_cong.B[18]
B[18] => BoTru_48bit:inst21312.B[18]
B[18] => AND_48bit:ALU_AND.B[18]
B[19] => BitDau:inst1.B[19]
B[19] => BoCong_48bit:ALU_cong.B[19]
B[19] => BoTru_48bit:inst21312.B[19]
B[19] => AND_48bit:ALU_AND.B[19]
B[20] => BitDau:inst1.B[20]
B[20] => BoCong_48bit:ALU_cong.B[20]
B[20] => BoTru_48bit:inst21312.B[20]
B[20] => AND_48bit:ALU_AND.B[20]
B[21] => BitDau:inst1.B[21]
B[21] => BoCong_48bit:ALU_cong.B[21]
B[21] => BoTru_48bit:inst21312.B[21]
B[21] => AND_48bit:ALU_AND.B[21]
B[22] => BitDau:inst1.B[22]
B[22] => BoCong_48bit:ALU_cong.B[22]
B[22] => BoTru_48bit:inst21312.B[22]
B[22] => AND_48bit:ALU_AND.B[22]
B[23] => BitDau:inst1.B[23]
B[23] => BoCong_48bit:ALU_cong.B[23]
B[23] => BoTru_48bit:inst21312.B[23]
B[23] => AND_48bit:ALU_AND.B[23]
B[24] => BitDau:inst1.B[24]
B[24] => BoCong_48bit:ALU_cong.B[24]
B[24] => BoTru_48bit:inst21312.B[24]
B[24] => AND_48bit:ALU_AND.B[24]
B[25] => BitDau:inst1.B[25]
B[25] => BoCong_48bit:ALU_cong.B[25]
B[25] => BoTru_48bit:inst21312.B[25]
B[25] => AND_48bit:ALU_AND.B[25]
B[26] => BitDau:inst1.B[26]
B[26] => BoCong_48bit:ALU_cong.B[26]
B[26] => BoTru_48bit:inst21312.B[26]
B[26] => AND_48bit:ALU_AND.B[26]
B[27] => BitDau:inst1.B[27]
B[27] => BoCong_48bit:ALU_cong.B[27]
B[27] => BoTru_48bit:inst21312.B[27]
B[27] => AND_48bit:ALU_AND.B[27]
B[28] => BitDau:inst1.B[28]
B[28] => BoCong_48bit:ALU_cong.B[28]
B[28] => BoTru_48bit:inst21312.B[28]
B[28] => AND_48bit:ALU_AND.B[28]
B[29] => BitDau:inst1.B[29]
B[29] => BoCong_48bit:ALU_cong.B[29]
B[29] => BoTru_48bit:inst21312.B[29]
B[29] => AND_48bit:ALU_AND.B[29]
B[30] => BitDau:inst1.B[30]
B[30] => BoCong_48bit:ALU_cong.B[30]
B[30] => BoTru_48bit:inst21312.B[30]
B[30] => AND_48bit:ALU_AND.B[30]
B[31] => BitDau:inst1.B[31]
B[31] => BoCong_48bit:ALU_cong.B[31]
B[31] => BoTru_48bit:inst21312.B[31]
B[31] => AND_48bit:ALU_AND.B[31]
B[32] => BitDau:inst1.B[32]
B[32] => BoCong_48bit:ALU_cong.B[32]
B[32] => BoTru_48bit:inst21312.B[32]
B[32] => AND_48bit:ALU_AND.B[32]
B[33] => BitDau:inst1.B[33]
B[33] => BoCong_48bit:ALU_cong.B[33]
B[33] => BoTru_48bit:inst21312.B[33]
B[33] => AND_48bit:ALU_AND.B[33]
B[34] => BitDau:inst1.B[34]
B[34] => BoCong_48bit:ALU_cong.B[34]
B[34] => BoTru_48bit:inst21312.B[34]
B[34] => AND_48bit:ALU_AND.B[34]
B[35] => BitDau:inst1.B[35]
B[35] => BoCong_48bit:ALU_cong.B[35]
B[35] => BoTru_48bit:inst21312.B[35]
B[35] => AND_48bit:ALU_AND.B[35]
B[36] => BitDau:inst1.B[36]
B[36] => BoCong_48bit:ALU_cong.B[36]
B[36] => BoTru_48bit:inst21312.B[36]
B[36] => AND_48bit:ALU_AND.B[36]
B[37] => BitDau:inst1.B[37]
B[37] => BoCong_48bit:ALU_cong.B[37]
B[37] => BoTru_48bit:inst21312.B[37]
B[37] => AND_48bit:ALU_AND.B[37]
B[38] => BitDau:inst1.B[38]
B[38] => BoCong_48bit:ALU_cong.B[38]
B[38] => BoTru_48bit:inst21312.B[38]
B[38] => AND_48bit:ALU_AND.B[38]
B[39] => BitDau:inst1.B[39]
B[39] => BoCong_48bit:ALU_cong.B[39]
B[39] => BoTru_48bit:inst21312.B[39]
B[39] => AND_48bit:ALU_AND.B[39]
B[40] => BitDau:inst1.B[40]
B[40] => BoCong_48bit:ALU_cong.B[40]
B[40] => BoTru_48bit:inst21312.B[40]
B[40] => AND_48bit:ALU_AND.B[40]
B[41] => BitDau:inst1.B[41]
B[41] => BoCong_48bit:ALU_cong.B[41]
B[41] => BoTru_48bit:inst21312.B[41]
B[41] => AND_48bit:ALU_AND.B[41]
B[42] => BitDau:inst1.B[42]
B[42] => BoCong_48bit:ALU_cong.B[42]
B[42] => BoTru_48bit:inst21312.B[42]
B[42] => AND_48bit:ALU_AND.B[42]
B[43] => BitDau:inst1.B[43]
B[43] => BoCong_48bit:ALU_cong.B[43]
B[43] => BoTru_48bit:inst21312.B[43]
B[43] => AND_48bit:ALU_AND.B[43]
B[44] => BitDau:inst1.B[44]
B[44] => BoCong_48bit:ALU_cong.B[44]
B[44] => BoTru_48bit:inst21312.B[44]
B[44] => AND_48bit:ALU_AND.B[44]
B[45] => BitDau:inst1.B[45]
B[45] => BoCong_48bit:ALU_cong.B[45]
B[45] => BoTru_48bit:inst21312.B[45]
B[45] => AND_48bit:ALU_AND.B[45]
B[46] => BitDau:inst1.B[46]
B[46] => BoCong_48bit:ALU_cong.B[46]
B[46] => BoTru_48bit:inst21312.B[46]
B[46] => AND_48bit:ALU_AND.B[46]
B[47] => BitDau:inst1.B[47]
B[47] => BoCong_48bit:ALU_cong.B[47]
B[47] => BoTru_48bit:inst21312.B[47]
B[47] => AND_48bit:ALU_AND.B[47]
Z[0] <= Mux41_48bit:ALU_Mux41.Z[0]
Z[1] <= Mux41_48bit:ALU_Mux41.Z[1]
Z[2] <= Mux41_48bit:ALU_Mux41.Z[2]
Z[3] <= Mux41_48bit:ALU_Mux41.Z[3]
Z[4] <= Mux41_48bit:ALU_Mux41.Z[4]
Z[5] <= Mux41_48bit:ALU_Mux41.Z[5]
Z[6] <= Mux41_48bit:ALU_Mux41.Z[6]
Z[7] <= Mux41_48bit:ALU_Mux41.Z[7]
Z[8] <= Mux41_48bit:ALU_Mux41.Z[8]
Z[9] <= Mux41_48bit:ALU_Mux41.Z[9]
Z[10] <= Mux41_48bit:ALU_Mux41.Z[10]
Z[11] <= Mux41_48bit:ALU_Mux41.Z[11]
Z[12] <= Mux41_48bit:ALU_Mux41.Z[12]
Z[13] <= Mux41_48bit:ALU_Mux41.Z[13]
Z[14] <= Mux41_48bit:ALU_Mux41.Z[14]
Z[15] <= Mux41_48bit:ALU_Mux41.Z[15]
Z[16] <= Mux41_48bit:ALU_Mux41.Z[16]
Z[17] <= Mux41_48bit:ALU_Mux41.Z[17]
Z[18] <= Mux41_48bit:ALU_Mux41.Z[18]
Z[19] <= Mux41_48bit:ALU_Mux41.Z[19]
Z[20] <= Mux41_48bit:ALU_Mux41.Z[20]
Z[21] <= Mux41_48bit:ALU_Mux41.Z[21]
Z[22] <= Mux41_48bit:ALU_Mux41.Z[22]
Z[23] <= Mux41_48bit:ALU_Mux41.Z[23]
Z[24] <= Mux41_48bit:ALU_Mux41.Z[24]
Z[25] <= Mux41_48bit:ALU_Mux41.Z[25]
Z[26] <= Mux41_48bit:ALU_Mux41.Z[26]
Z[27] <= Mux41_48bit:ALU_Mux41.Z[27]
Z[28] <= Mux41_48bit:ALU_Mux41.Z[28]
Z[29] <= Mux41_48bit:ALU_Mux41.Z[29]
Z[30] <= Mux41_48bit:ALU_Mux41.Z[30]
Z[31] <= Mux41_48bit:ALU_Mux41.Z[31]
Z[32] <= Mux41_48bit:ALU_Mux41.Z[32]
Z[33] <= Mux41_48bit:ALU_Mux41.Z[33]
Z[34] <= Mux41_48bit:ALU_Mux41.Z[34]
Z[35] <= Mux41_48bit:ALU_Mux41.Z[35]
Z[36] <= Mux41_48bit:ALU_Mux41.Z[36]
Z[37] <= Mux41_48bit:ALU_Mux41.Z[37]
Z[38] <= Mux41_48bit:ALU_Mux41.Z[38]
Z[39] <= Mux41_48bit:ALU_Mux41.Z[39]
Z[40] <= Mux41_48bit:ALU_Mux41.Z[40]
Z[41] <= Mux41_48bit:ALU_Mux41.Z[41]
Z[42] <= Mux41_48bit:ALU_Mux41.Z[42]
Z[43] <= Mux41_48bit:ALU_Mux41.Z[43]
Z[44] <= Mux41_48bit:ALU_Mux41.Z[44]
Z[45] <= Mux41_48bit:ALU_Mux41.Z[45]
Z[46] <= Mux41_48bit:ALU_Mux41.Z[46]
Z[47] <= Mux41_48bit:ALU_Mux41.Z[47]
S[0] => Mux41_48bit:ALU_Mux41.S0
S[1] => Mux41_48bit:ALU_Mux41.S1


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1
BitDau <= S[48].DB_MAX_OUTPUT_PORT_TYPE
A[0] => FA_49bit:inst.A[0]
A[1] => FA_49bit:inst.A[1]
A[2] => FA_49bit:inst.A[2]
A[3] => FA_49bit:inst.A[3]
A[4] => FA_49bit:inst.A[4]
A[5] => FA_49bit:inst.A[5]
A[6] => FA_49bit:inst.A[6]
A[7] => FA_49bit:inst.A[7]
A[8] => FA_49bit:inst.A[8]
A[9] => FA_49bit:inst.A[9]
A[10] => FA_49bit:inst.A[10]
A[11] => FA_49bit:inst.A[11]
A[12] => FA_49bit:inst.A[12]
A[13] => FA_49bit:inst.A[13]
A[14] => FA_49bit:inst.A[14]
A[15] => FA_49bit:inst.A[15]
A[16] => FA_49bit:inst.A[16]
A[17] => FA_49bit:inst.A[17]
A[18] => FA_49bit:inst.A[18]
A[19] => FA_49bit:inst.A[19]
A[20] => FA_49bit:inst.A[20]
A[21] => FA_49bit:inst.A[21]
A[22] => FA_49bit:inst.A[22]
A[23] => FA_49bit:inst.A[23]
A[24] => FA_49bit:inst.A[24]
A[25] => FA_49bit:inst.A[25]
A[26] => FA_49bit:inst.A[26]
A[27] => FA_49bit:inst.A[27]
A[28] => FA_49bit:inst.A[28]
A[29] => FA_49bit:inst.A[29]
A[30] => FA_49bit:inst.A[30]
A[31] => FA_49bit:inst.A[31]
A[32] => FA_49bit:inst.A[32]
A[33] => FA_49bit:inst.A[33]
A[34] => FA_49bit:inst.A[34]
A[35] => FA_49bit:inst.A[35]
A[36] => FA_49bit:inst.A[36]
A[37] => FA_49bit:inst.A[37]
A[38] => FA_49bit:inst.A[38]
A[39] => FA_49bit:inst.A[39]
A[40] => FA_49bit:inst.A[40]
A[41] => FA_49bit:inst.A[41]
A[42] => FA_49bit:inst.A[42]
A[43] => FA_49bit:inst.A[43]
A[44] => FA_49bit:inst.A[44]
A[45] => FA_49bit:inst.A[45]
A[46] => FA_49bit:inst.A[46]
A[47] => FA_49bit:inst.A[47]
B[0] => inst1[0].IN0
B[1] => inst1[1].IN0
B[2] => inst1[2].IN0
B[3] => inst1[3].IN0
B[4] => inst1[4].IN0
B[5] => inst1[5].IN0
B[6] => inst1[6].IN0
B[7] => inst1[7].IN0
B[8] => inst1[8].IN0
B[9] => inst1[9].IN0
B[10] => inst1[10].IN0
B[11] => inst1[11].IN0
B[12] => inst1[12].IN0
B[13] => inst1[13].IN0
B[14] => inst1[14].IN0
B[15] => inst1[15].IN0
B[16] => inst1[16].IN0
B[17] => inst1[17].IN0
B[18] => inst1[18].IN0
B[19] => inst1[19].IN0
B[20] => inst1[20].IN0
B[21] => inst1[21].IN0
B[22] => inst1[22].IN0
B[23] => inst1[23].IN0
B[24] => inst1[24].IN0
B[25] => inst1[25].IN0
B[26] => inst1[26].IN0
B[27] => inst1[27].IN0
B[28] => inst1[28].IN0
B[29] => inst1[29].IN0
B[30] => inst1[30].IN0
B[31] => inst1[31].IN0
B[32] => inst1[32].IN0
B[33] => inst1[33].IN0
B[34] => inst1[34].IN0
B[35] => inst1[35].IN0
B[36] => inst1[36].IN0
B[37] => inst1[37].IN0
B[38] => inst1[38].IN0
B[39] => inst1[39].IN0
B[40] => inst1[40].IN0
B[41] => inst1[41].IN0
B[42] => inst1[42].IN0
B[43] => inst1[43].IN0
B[44] => inst1[44].IN0
B[45] => inst1[45].IN0
B[46] => inst1[46].IN0
B[47] => inst1[47].IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst
Cout <= FA_1bit:FA_48.Cout
A[0] => FA_1bit:FA_0.A
A[1] => FA_1bit:FA_1.A
A[2] => FA_1bit:FA_2.A
A[3] => FA_1bit:FA_3.A
A[4] => FA_1bit:FA_4.A
A[5] => FA_1bit:FA_5.A
A[6] => FA_1bit:FA_6.A
A[7] => FA_1bit:FA_7.A
A[8] => FA_1bit:FA_8.A
A[9] => FA_1bit:FA_9.A
A[10] => FA_1bit:FA_10.A
A[11] => FA_1bit:FA_11.A
A[12] => FA_1bit:FA_12.A
A[13] => FA_1bit:FA_13.A
A[14] => FA_1bit:FA_14.A
A[15] => FA_1bit:FA_15.A
A[16] => FA_1bit:FA_16.A
A[17] => FA_1bit:FA_17.A
A[18] => FA_1bit:FA_18.A
A[19] => FA_1bit:FA_19.A
A[20] => FA_1bit:FA_20.A
A[21] => FA_1bit:FA_21.A
A[22] => FA_1bit:FA_22.A
A[23] => FA_1bit:FA_23.A
A[24] => FA_1bit:FA_24.A
A[25] => FA_1bit:FA_25.A
A[26] => FA_1bit:FA_26.A
A[27] => FA_1bit:FA_27.A
A[28] => FA_1bit:FA_28.A
A[29] => FA_1bit:FA_29.A
A[30] => FA_1bit:FA_30.A
A[31] => FA_1bit:FA_31.A
A[32] => FA_1bit:FA_32.A
A[33] => FA_1bit:FA_33.A
A[34] => FA_1bit:FA_34.A
A[35] => FA_1bit:FA_35.A
A[36] => FA_1bit:FA_36.A
A[37] => FA_1bit:FA_37.A
A[38] => FA_1bit:FA_38.A
A[39] => FA_1bit:FA_39.A
A[40] => FA_1bit:FA_40.A
A[41] => FA_1bit:FA_41.A
A[42] => FA_1bit:FA_42.A
A[43] => FA_1bit:FA_43.A
A[44] => FA_1bit:FA_44.A
A[45] => FA_1bit:FA_45.A
A[46] => FA_1bit:FA_46.A
A[47] => FA_1bit:FA_47.A
A[48] => FA_1bit:FA_48.A
B[0] => FA_1bit:FA_0.B
B[1] => FA_1bit:FA_1.B
B[2] => FA_1bit:FA_2.B
B[3] => FA_1bit:FA_3.B
B[4] => FA_1bit:FA_4.B
B[5] => FA_1bit:FA_5.B
B[6] => FA_1bit:FA_6.B
B[7] => FA_1bit:FA_7.B
B[8] => FA_1bit:FA_8.B
B[9] => FA_1bit:FA_9.B
B[10] => FA_1bit:FA_10.B
B[11] => FA_1bit:FA_11.B
B[12] => FA_1bit:FA_12.B
B[13] => FA_1bit:FA_13.B
B[14] => FA_1bit:FA_14.B
B[15] => FA_1bit:FA_15.B
B[16] => FA_1bit:FA_16.B
B[17] => FA_1bit:FA_17.B
B[18] => FA_1bit:FA_18.B
B[19] => FA_1bit:FA_19.B
B[20] => FA_1bit:FA_20.B
B[21] => FA_1bit:FA_21.B
B[22] => FA_1bit:FA_22.B
B[23] => FA_1bit:FA_23.B
B[24] => FA_1bit:FA_24.B
B[25] => FA_1bit:FA_25.B
B[26] => FA_1bit:FA_26.B
B[27] => FA_1bit:FA_27.B
B[28] => FA_1bit:FA_28.B
B[29] => FA_1bit:FA_29.B
B[30] => FA_1bit:FA_30.B
B[31] => FA_1bit:FA_31.B
B[32] => FA_1bit:FA_32.B
B[33] => FA_1bit:FA_33.B
B[34] => FA_1bit:FA_34.B
B[35] => FA_1bit:FA_35.B
B[36] => FA_1bit:FA_36.B
B[37] => FA_1bit:FA_37.B
B[38] => FA_1bit:FA_38.B
B[39] => FA_1bit:FA_39.B
B[40] => FA_1bit:FA_40.B
B[41] => FA_1bit:FA_41.B
B[42] => FA_1bit:FA_42.B
B[43] => FA_1bit:FA_43.B
B[44] => FA_1bit:FA_44.B
B[45] => FA_1bit:FA_45.B
B[46] => FA_1bit:FA_46.B
B[47] => FA_1bit:FA_47.B
B[48] => FA_1bit:FA_48.B
Cin => FA_1bit:FA_0.Cin
S[0] <= FA_1bit:FA_0.S
S[1] <= FA_1bit:FA_1.S
S[2] <= FA_1bit:FA_2.S
S[3] <= FA_1bit:FA_3.S
S[4] <= FA_1bit:FA_4.S
S[5] <= FA_1bit:FA_5.S
S[6] <= FA_1bit:FA_6.S
S[7] <= FA_1bit:FA_7.S
S[8] <= FA_1bit:FA_8.S
S[9] <= FA_1bit:FA_9.S
S[10] <= FA_1bit:FA_10.S
S[11] <= FA_1bit:FA_11.S
S[12] <= FA_1bit:FA_12.S
S[13] <= FA_1bit:FA_13.S
S[14] <= FA_1bit:FA_14.S
S[15] <= FA_1bit:FA_15.S
S[16] <= FA_1bit:FA_16.S
S[17] <= FA_1bit:FA_17.S
S[18] <= FA_1bit:FA_18.S
S[19] <= FA_1bit:FA_19.S
S[20] <= FA_1bit:FA_20.S
S[21] <= FA_1bit:FA_21.S
S[22] <= FA_1bit:FA_22.S
S[23] <= FA_1bit:FA_23.S
S[24] <= FA_1bit:FA_24.S
S[25] <= FA_1bit:FA_25.S
S[26] <= FA_1bit:FA_26.S
S[27] <= FA_1bit:FA_27.S
S[28] <= FA_1bit:FA_28.S
S[29] <= FA_1bit:FA_29.S
S[30] <= FA_1bit:FA_30.S
S[31] <= FA_1bit:FA_31.S
S[32] <= FA_1bit:FA_32.S
S[33] <= FA_1bit:FA_33.S
S[34] <= FA_1bit:FA_34.S
S[35] <= FA_1bit:FA_35.S
S[36] <= FA_1bit:FA_36.S
S[37] <= FA_1bit:FA_37.S
S[38] <= FA_1bit:FA_38.S
S[39] <= FA_1bit:FA_39.S
S[40] <= FA_1bit:FA_40.S
S[41] <= FA_1bit:FA_41.S
S[42] <= FA_1bit:FA_42.S
S[43] <= FA_1bit:FA_43.S
S[44] <= FA_1bit:FA_44.S
S[45] <= FA_1bit:FA_45.S
S[46] <= FA_1bit:FA_46.S
S[47] <= FA_1bit:FA_47.S
S[48] <= FA_1bit:FA_48.S


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_48
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_47
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_46
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_45
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_44
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_43
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_42
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_41
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_40
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_39
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_38
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_37
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_36
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_35
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_34
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_33
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_32
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_31
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_30
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_29
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_28
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_27
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_26
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_25
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_24
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_23
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_22
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_21
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_20
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_19
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_18
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_17
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_16
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_15
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_14
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_13
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_12
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_11
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_10
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_9
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_8
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_7
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_6
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_5
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_4
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_3
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_2
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_1
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BitDau:inst1|FA_49bit:inst|FA_1bit:FA_0
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41
Z[0] <= Mux21_48bit:Mux21_48bit_2.Z[0]
Z[1] <= Mux21_48bit:Mux21_48bit_2.Z[1]
Z[2] <= Mux21_48bit:Mux21_48bit_2.Z[2]
Z[3] <= Mux21_48bit:Mux21_48bit_2.Z[3]
Z[4] <= Mux21_48bit:Mux21_48bit_2.Z[4]
Z[5] <= Mux21_48bit:Mux21_48bit_2.Z[5]
Z[6] <= Mux21_48bit:Mux21_48bit_2.Z[6]
Z[7] <= Mux21_48bit:Mux21_48bit_2.Z[7]
Z[8] <= Mux21_48bit:Mux21_48bit_2.Z[8]
Z[9] <= Mux21_48bit:Mux21_48bit_2.Z[9]
Z[10] <= Mux21_48bit:Mux21_48bit_2.Z[10]
Z[11] <= Mux21_48bit:Mux21_48bit_2.Z[11]
Z[12] <= Mux21_48bit:Mux21_48bit_2.Z[12]
Z[13] <= Mux21_48bit:Mux21_48bit_2.Z[13]
Z[14] <= Mux21_48bit:Mux21_48bit_2.Z[14]
Z[15] <= Mux21_48bit:Mux21_48bit_2.Z[15]
Z[16] <= Mux21_48bit:Mux21_48bit_2.Z[16]
Z[17] <= Mux21_48bit:Mux21_48bit_2.Z[17]
Z[18] <= Mux21_48bit:Mux21_48bit_2.Z[18]
Z[19] <= Mux21_48bit:Mux21_48bit_2.Z[19]
Z[20] <= Mux21_48bit:Mux21_48bit_2.Z[20]
Z[21] <= Mux21_48bit:Mux21_48bit_2.Z[21]
Z[22] <= Mux21_48bit:Mux21_48bit_2.Z[22]
Z[23] <= Mux21_48bit:Mux21_48bit_2.Z[23]
Z[24] <= Mux21_48bit:Mux21_48bit_2.Z[24]
Z[25] <= Mux21_48bit:Mux21_48bit_2.Z[25]
Z[26] <= Mux21_48bit:Mux21_48bit_2.Z[26]
Z[27] <= Mux21_48bit:Mux21_48bit_2.Z[27]
Z[28] <= Mux21_48bit:Mux21_48bit_2.Z[28]
Z[29] <= Mux21_48bit:Mux21_48bit_2.Z[29]
Z[30] <= Mux21_48bit:Mux21_48bit_2.Z[30]
Z[31] <= Mux21_48bit:Mux21_48bit_2.Z[31]
Z[32] <= Mux21_48bit:Mux21_48bit_2.Z[32]
Z[33] <= Mux21_48bit:Mux21_48bit_2.Z[33]
Z[34] <= Mux21_48bit:Mux21_48bit_2.Z[34]
Z[35] <= Mux21_48bit:Mux21_48bit_2.Z[35]
Z[36] <= Mux21_48bit:Mux21_48bit_2.Z[36]
Z[37] <= Mux21_48bit:Mux21_48bit_2.Z[37]
Z[38] <= Mux21_48bit:Mux21_48bit_2.Z[38]
Z[39] <= Mux21_48bit:Mux21_48bit_2.Z[39]
Z[40] <= Mux21_48bit:Mux21_48bit_2.Z[40]
Z[41] <= Mux21_48bit:Mux21_48bit_2.Z[41]
Z[42] <= Mux21_48bit:Mux21_48bit_2.Z[42]
Z[43] <= Mux21_48bit:Mux21_48bit_2.Z[43]
Z[44] <= Mux21_48bit:Mux21_48bit_2.Z[44]
Z[45] <= Mux21_48bit:Mux21_48bit_2.Z[45]
Z[46] <= Mux21_48bit:Mux21_48bit_2.Z[46]
Z[47] <= Mux21_48bit:Mux21_48bit_2.Z[47]
S1 => Mux21_48bit:Mux21_48bit_2.S
S0 => Mux21_48bit:Mux21_48bit_0.S
S0 => Mux21_48bit:Mux21_48bit_1.S
D0[0] => Mux21_48bit:Mux21_48bit_0.D0[0]
D0[1] => Mux21_48bit:Mux21_48bit_0.D0[1]
D0[2] => Mux21_48bit:Mux21_48bit_0.D0[2]
D0[3] => Mux21_48bit:Mux21_48bit_0.D0[3]
D0[4] => Mux21_48bit:Mux21_48bit_0.D0[4]
D0[5] => Mux21_48bit:Mux21_48bit_0.D0[5]
D0[6] => Mux21_48bit:Mux21_48bit_0.D0[6]
D0[7] => Mux21_48bit:Mux21_48bit_0.D0[7]
D0[8] => Mux21_48bit:Mux21_48bit_0.D0[8]
D0[9] => Mux21_48bit:Mux21_48bit_0.D0[9]
D0[10] => Mux21_48bit:Mux21_48bit_0.D0[10]
D0[11] => Mux21_48bit:Mux21_48bit_0.D0[11]
D0[12] => Mux21_48bit:Mux21_48bit_0.D0[12]
D0[13] => Mux21_48bit:Mux21_48bit_0.D0[13]
D0[14] => Mux21_48bit:Mux21_48bit_0.D0[14]
D0[15] => Mux21_48bit:Mux21_48bit_0.D0[15]
D0[16] => Mux21_48bit:Mux21_48bit_0.D0[16]
D0[17] => Mux21_48bit:Mux21_48bit_0.D0[17]
D0[18] => Mux21_48bit:Mux21_48bit_0.D0[18]
D0[19] => Mux21_48bit:Mux21_48bit_0.D0[19]
D0[20] => Mux21_48bit:Mux21_48bit_0.D0[20]
D0[21] => Mux21_48bit:Mux21_48bit_0.D0[21]
D0[22] => Mux21_48bit:Mux21_48bit_0.D0[22]
D0[23] => Mux21_48bit:Mux21_48bit_0.D0[23]
D0[24] => Mux21_48bit:Mux21_48bit_0.D0[24]
D0[25] => Mux21_48bit:Mux21_48bit_0.D0[25]
D0[26] => Mux21_48bit:Mux21_48bit_0.D0[26]
D0[27] => Mux21_48bit:Mux21_48bit_0.D0[27]
D0[28] => Mux21_48bit:Mux21_48bit_0.D0[28]
D0[29] => Mux21_48bit:Mux21_48bit_0.D0[29]
D0[30] => Mux21_48bit:Mux21_48bit_0.D0[30]
D0[31] => Mux21_48bit:Mux21_48bit_0.D0[31]
D0[32] => Mux21_48bit:Mux21_48bit_0.D0[32]
D0[33] => Mux21_48bit:Mux21_48bit_0.D0[33]
D0[34] => Mux21_48bit:Mux21_48bit_0.D0[34]
D0[35] => Mux21_48bit:Mux21_48bit_0.D0[35]
D0[36] => Mux21_48bit:Mux21_48bit_0.D0[36]
D0[37] => Mux21_48bit:Mux21_48bit_0.D0[37]
D0[38] => Mux21_48bit:Mux21_48bit_0.D0[38]
D0[39] => Mux21_48bit:Mux21_48bit_0.D0[39]
D0[40] => Mux21_48bit:Mux21_48bit_0.D0[40]
D0[41] => Mux21_48bit:Mux21_48bit_0.D0[41]
D0[42] => Mux21_48bit:Mux21_48bit_0.D0[42]
D0[43] => Mux21_48bit:Mux21_48bit_0.D0[43]
D0[44] => Mux21_48bit:Mux21_48bit_0.D0[44]
D0[45] => Mux21_48bit:Mux21_48bit_0.D0[45]
D0[46] => Mux21_48bit:Mux21_48bit_0.D0[46]
D0[47] => Mux21_48bit:Mux21_48bit_0.D0[47]
D1[0] => Mux21_48bit:Mux21_48bit_0.D1[0]
D1[1] => Mux21_48bit:Mux21_48bit_0.D1[1]
D1[2] => Mux21_48bit:Mux21_48bit_0.D1[2]
D1[3] => Mux21_48bit:Mux21_48bit_0.D1[3]
D1[4] => Mux21_48bit:Mux21_48bit_0.D1[4]
D1[5] => Mux21_48bit:Mux21_48bit_0.D1[5]
D1[6] => Mux21_48bit:Mux21_48bit_0.D1[6]
D1[7] => Mux21_48bit:Mux21_48bit_0.D1[7]
D1[8] => Mux21_48bit:Mux21_48bit_0.D1[8]
D1[9] => Mux21_48bit:Mux21_48bit_0.D1[9]
D1[10] => Mux21_48bit:Mux21_48bit_0.D1[10]
D1[11] => Mux21_48bit:Mux21_48bit_0.D1[11]
D1[12] => Mux21_48bit:Mux21_48bit_0.D1[12]
D1[13] => Mux21_48bit:Mux21_48bit_0.D1[13]
D1[14] => Mux21_48bit:Mux21_48bit_0.D1[14]
D1[15] => Mux21_48bit:Mux21_48bit_0.D1[15]
D1[16] => Mux21_48bit:Mux21_48bit_0.D1[16]
D1[17] => Mux21_48bit:Mux21_48bit_0.D1[17]
D1[18] => Mux21_48bit:Mux21_48bit_0.D1[18]
D1[19] => Mux21_48bit:Mux21_48bit_0.D1[19]
D1[20] => Mux21_48bit:Mux21_48bit_0.D1[20]
D1[21] => Mux21_48bit:Mux21_48bit_0.D1[21]
D1[22] => Mux21_48bit:Mux21_48bit_0.D1[22]
D1[23] => Mux21_48bit:Mux21_48bit_0.D1[23]
D1[24] => Mux21_48bit:Mux21_48bit_0.D1[24]
D1[25] => Mux21_48bit:Mux21_48bit_0.D1[25]
D1[26] => Mux21_48bit:Mux21_48bit_0.D1[26]
D1[27] => Mux21_48bit:Mux21_48bit_0.D1[27]
D1[28] => Mux21_48bit:Mux21_48bit_0.D1[28]
D1[29] => Mux21_48bit:Mux21_48bit_0.D1[29]
D1[30] => Mux21_48bit:Mux21_48bit_0.D1[30]
D1[31] => Mux21_48bit:Mux21_48bit_0.D1[31]
D1[32] => Mux21_48bit:Mux21_48bit_0.D1[32]
D1[33] => Mux21_48bit:Mux21_48bit_0.D1[33]
D1[34] => Mux21_48bit:Mux21_48bit_0.D1[34]
D1[35] => Mux21_48bit:Mux21_48bit_0.D1[35]
D1[36] => Mux21_48bit:Mux21_48bit_0.D1[36]
D1[37] => Mux21_48bit:Mux21_48bit_0.D1[37]
D1[38] => Mux21_48bit:Mux21_48bit_0.D1[38]
D1[39] => Mux21_48bit:Mux21_48bit_0.D1[39]
D1[40] => Mux21_48bit:Mux21_48bit_0.D1[40]
D1[41] => Mux21_48bit:Mux21_48bit_0.D1[41]
D1[42] => Mux21_48bit:Mux21_48bit_0.D1[42]
D1[43] => Mux21_48bit:Mux21_48bit_0.D1[43]
D1[44] => Mux21_48bit:Mux21_48bit_0.D1[44]
D1[45] => Mux21_48bit:Mux21_48bit_0.D1[45]
D1[46] => Mux21_48bit:Mux21_48bit_0.D1[46]
D1[47] => Mux21_48bit:Mux21_48bit_0.D1[47]
D2[0] => Mux21_48bit:Mux21_48bit_1.D0[0]
D2[1] => Mux21_48bit:Mux21_48bit_1.D0[1]
D2[2] => Mux21_48bit:Mux21_48bit_1.D0[2]
D2[3] => Mux21_48bit:Mux21_48bit_1.D0[3]
D2[4] => Mux21_48bit:Mux21_48bit_1.D0[4]
D2[5] => Mux21_48bit:Mux21_48bit_1.D0[5]
D2[6] => Mux21_48bit:Mux21_48bit_1.D0[6]
D2[7] => Mux21_48bit:Mux21_48bit_1.D0[7]
D2[8] => Mux21_48bit:Mux21_48bit_1.D0[8]
D2[9] => Mux21_48bit:Mux21_48bit_1.D0[9]
D2[10] => Mux21_48bit:Mux21_48bit_1.D0[10]
D2[11] => Mux21_48bit:Mux21_48bit_1.D0[11]
D2[12] => Mux21_48bit:Mux21_48bit_1.D0[12]
D2[13] => Mux21_48bit:Mux21_48bit_1.D0[13]
D2[14] => Mux21_48bit:Mux21_48bit_1.D0[14]
D2[15] => Mux21_48bit:Mux21_48bit_1.D0[15]
D2[16] => Mux21_48bit:Mux21_48bit_1.D0[16]
D2[17] => Mux21_48bit:Mux21_48bit_1.D0[17]
D2[18] => Mux21_48bit:Mux21_48bit_1.D0[18]
D2[19] => Mux21_48bit:Mux21_48bit_1.D0[19]
D2[20] => Mux21_48bit:Mux21_48bit_1.D0[20]
D2[21] => Mux21_48bit:Mux21_48bit_1.D0[21]
D2[22] => Mux21_48bit:Mux21_48bit_1.D0[22]
D2[23] => Mux21_48bit:Mux21_48bit_1.D0[23]
D2[24] => Mux21_48bit:Mux21_48bit_1.D0[24]
D2[25] => Mux21_48bit:Mux21_48bit_1.D0[25]
D2[26] => Mux21_48bit:Mux21_48bit_1.D0[26]
D2[27] => Mux21_48bit:Mux21_48bit_1.D0[27]
D2[28] => Mux21_48bit:Mux21_48bit_1.D0[28]
D2[29] => Mux21_48bit:Mux21_48bit_1.D0[29]
D2[30] => Mux21_48bit:Mux21_48bit_1.D0[30]
D2[31] => Mux21_48bit:Mux21_48bit_1.D0[31]
D2[32] => Mux21_48bit:Mux21_48bit_1.D0[32]
D2[33] => Mux21_48bit:Mux21_48bit_1.D0[33]
D2[34] => Mux21_48bit:Mux21_48bit_1.D0[34]
D2[35] => Mux21_48bit:Mux21_48bit_1.D0[35]
D2[36] => Mux21_48bit:Mux21_48bit_1.D0[36]
D2[37] => Mux21_48bit:Mux21_48bit_1.D0[37]
D2[38] => Mux21_48bit:Mux21_48bit_1.D0[38]
D2[39] => Mux21_48bit:Mux21_48bit_1.D0[39]
D2[40] => Mux21_48bit:Mux21_48bit_1.D0[40]
D2[41] => Mux21_48bit:Mux21_48bit_1.D0[41]
D2[42] => Mux21_48bit:Mux21_48bit_1.D0[42]
D2[43] => Mux21_48bit:Mux21_48bit_1.D0[43]
D2[44] => Mux21_48bit:Mux21_48bit_1.D0[44]
D2[45] => Mux21_48bit:Mux21_48bit_1.D0[45]
D2[46] => Mux21_48bit:Mux21_48bit_1.D0[46]
D2[47] => Mux21_48bit:Mux21_48bit_1.D0[47]
D3[0] => Mux21_48bit:Mux21_48bit_1.D1[0]
D3[1] => Mux21_48bit:Mux21_48bit_1.D1[1]
D3[2] => Mux21_48bit:Mux21_48bit_1.D1[2]
D3[3] => Mux21_48bit:Mux21_48bit_1.D1[3]
D3[4] => Mux21_48bit:Mux21_48bit_1.D1[4]
D3[5] => Mux21_48bit:Mux21_48bit_1.D1[5]
D3[6] => Mux21_48bit:Mux21_48bit_1.D1[6]
D3[7] => Mux21_48bit:Mux21_48bit_1.D1[7]
D3[8] => Mux21_48bit:Mux21_48bit_1.D1[8]
D3[9] => Mux21_48bit:Mux21_48bit_1.D1[9]
D3[10] => Mux21_48bit:Mux21_48bit_1.D1[10]
D3[11] => Mux21_48bit:Mux21_48bit_1.D1[11]
D3[12] => Mux21_48bit:Mux21_48bit_1.D1[12]
D3[13] => Mux21_48bit:Mux21_48bit_1.D1[13]
D3[14] => Mux21_48bit:Mux21_48bit_1.D1[14]
D3[15] => Mux21_48bit:Mux21_48bit_1.D1[15]
D3[16] => Mux21_48bit:Mux21_48bit_1.D1[16]
D3[17] => Mux21_48bit:Mux21_48bit_1.D1[17]
D3[18] => Mux21_48bit:Mux21_48bit_1.D1[18]
D3[19] => Mux21_48bit:Mux21_48bit_1.D1[19]
D3[20] => Mux21_48bit:Mux21_48bit_1.D1[20]
D3[21] => Mux21_48bit:Mux21_48bit_1.D1[21]
D3[22] => Mux21_48bit:Mux21_48bit_1.D1[22]
D3[23] => Mux21_48bit:Mux21_48bit_1.D1[23]
D3[24] => Mux21_48bit:Mux21_48bit_1.D1[24]
D3[25] => Mux21_48bit:Mux21_48bit_1.D1[25]
D3[26] => Mux21_48bit:Mux21_48bit_1.D1[26]
D3[27] => Mux21_48bit:Mux21_48bit_1.D1[27]
D3[28] => Mux21_48bit:Mux21_48bit_1.D1[28]
D3[29] => Mux21_48bit:Mux21_48bit_1.D1[29]
D3[30] => Mux21_48bit:Mux21_48bit_1.D1[30]
D3[31] => Mux21_48bit:Mux21_48bit_1.D1[31]
D3[32] => Mux21_48bit:Mux21_48bit_1.D1[32]
D3[33] => Mux21_48bit:Mux21_48bit_1.D1[33]
D3[34] => Mux21_48bit:Mux21_48bit_1.D1[34]
D3[35] => Mux21_48bit:Mux21_48bit_1.D1[35]
D3[36] => Mux21_48bit:Mux21_48bit_1.D1[36]
D3[37] => Mux21_48bit:Mux21_48bit_1.D1[37]
D3[38] => Mux21_48bit:Mux21_48bit_1.D1[38]
D3[39] => Mux21_48bit:Mux21_48bit_1.D1[39]
D3[40] => Mux21_48bit:Mux21_48bit_1.D1[40]
D3[41] => Mux21_48bit:Mux21_48bit_1.D1[41]
D3[42] => Mux21_48bit:Mux21_48bit_1.D1[42]
D3[43] => Mux21_48bit:Mux21_48bit_1.D1[43]
D3[44] => Mux21_48bit:Mux21_48bit_1.D1[44]
D3[45] => Mux21_48bit:Mux21_48bit_1.D1[45]
D3[46] => Mux21_48bit:Mux21_48bit_1.D1[46]
D3[47] => Mux21_48bit:Mux21_48bit_1.D1[47]


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_2|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_0|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|Mux41_48bit:ALU_Mux41|Mux21_48bit:Mux21_48bit_1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong
S[0] <= FA_48bit:Bo_Cong_48bit.S[0]
S[1] <= FA_48bit:Bo_Cong_48bit.S[1]
S[2] <= FA_48bit:Bo_Cong_48bit.S[2]
S[3] <= FA_48bit:Bo_Cong_48bit.S[3]
S[4] <= FA_48bit:Bo_Cong_48bit.S[4]
S[5] <= FA_48bit:Bo_Cong_48bit.S[5]
S[6] <= FA_48bit:Bo_Cong_48bit.S[6]
S[7] <= FA_48bit:Bo_Cong_48bit.S[7]
S[8] <= FA_48bit:Bo_Cong_48bit.S[8]
S[9] <= FA_48bit:Bo_Cong_48bit.S[9]
S[10] <= FA_48bit:Bo_Cong_48bit.S[10]
S[11] <= FA_48bit:Bo_Cong_48bit.S[11]
S[12] <= FA_48bit:Bo_Cong_48bit.S[12]
S[13] <= FA_48bit:Bo_Cong_48bit.S[13]
S[14] <= FA_48bit:Bo_Cong_48bit.S[14]
S[15] <= FA_48bit:Bo_Cong_48bit.S[15]
S[16] <= FA_48bit:Bo_Cong_48bit.S[16]
S[17] <= FA_48bit:Bo_Cong_48bit.S[17]
S[18] <= FA_48bit:Bo_Cong_48bit.S[18]
S[19] <= FA_48bit:Bo_Cong_48bit.S[19]
S[20] <= FA_48bit:Bo_Cong_48bit.S[20]
S[21] <= FA_48bit:Bo_Cong_48bit.S[21]
S[22] <= FA_48bit:Bo_Cong_48bit.S[22]
S[23] <= FA_48bit:Bo_Cong_48bit.S[23]
S[24] <= FA_48bit:Bo_Cong_48bit.S[24]
S[25] <= FA_48bit:Bo_Cong_48bit.S[25]
S[26] <= FA_48bit:Bo_Cong_48bit.S[26]
S[27] <= FA_48bit:Bo_Cong_48bit.S[27]
S[28] <= FA_48bit:Bo_Cong_48bit.S[28]
S[29] <= FA_48bit:Bo_Cong_48bit.S[29]
S[30] <= FA_48bit:Bo_Cong_48bit.S[30]
S[31] <= FA_48bit:Bo_Cong_48bit.S[31]
S[32] <= FA_48bit:Bo_Cong_48bit.S[32]
S[33] <= FA_48bit:Bo_Cong_48bit.S[33]
S[34] <= FA_48bit:Bo_Cong_48bit.S[34]
S[35] <= FA_48bit:Bo_Cong_48bit.S[35]
S[36] <= FA_48bit:Bo_Cong_48bit.S[36]
S[37] <= FA_48bit:Bo_Cong_48bit.S[37]
S[38] <= FA_48bit:Bo_Cong_48bit.S[38]
S[39] <= FA_48bit:Bo_Cong_48bit.S[39]
S[40] <= FA_48bit:Bo_Cong_48bit.S[40]
S[41] <= FA_48bit:Bo_Cong_48bit.S[41]
S[42] <= FA_48bit:Bo_Cong_48bit.S[42]
S[43] <= FA_48bit:Bo_Cong_48bit.S[43]
S[44] <= FA_48bit:Bo_Cong_48bit.S[44]
S[45] <= FA_48bit:Bo_Cong_48bit.S[45]
S[46] <= FA_48bit:Bo_Cong_48bit.S[46]
S[47] <= FA_48bit:Bo_Cong_48bit.S[47]
A[0] => FA_48bit:Bo_Cong_48bit.A[0]
A[1] => FA_48bit:Bo_Cong_48bit.A[1]
A[2] => FA_48bit:Bo_Cong_48bit.A[2]
A[3] => FA_48bit:Bo_Cong_48bit.A[3]
A[4] => FA_48bit:Bo_Cong_48bit.A[4]
A[5] => FA_48bit:Bo_Cong_48bit.A[5]
A[6] => FA_48bit:Bo_Cong_48bit.A[6]
A[7] => FA_48bit:Bo_Cong_48bit.A[7]
A[8] => FA_48bit:Bo_Cong_48bit.A[8]
A[9] => FA_48bit:Bo_Cong_48bit.A[9]
A[10] => FA_48bit:Bo_Cong_48bit.A[10]
A[11] => FA_48bit:Bo_Cong_48bit.A[11]
A[12] => FA_48bit:Bo_Cong_48bit.A[12]
A[13] => FA_48bit:Bo_Cong_48bit.A[13]
A[14] => FA_48bit:Bo_Cong_48bit.A[14]
A[15] => FA_48bit:Bo_Cong_48bit.A[15]
A[16] => FA_48bit:Bo_Cong_48bit.A[16]
A[17] => FA_48bit:Bo_Cong_48bit.A[17]
A[18] => FA_48bit:Bo_Cong_48bit.A[18]
A[19] => FA_48bit:Bo_Cong_48bit.A[19]
A[20] => FA_48bit:Bo_Cong_48bit.A[20]
A[21] => FA_48bit:Bo_Cong_48bit.A[21]
A[22] => FA_48bit:Bo_Cong_48bit.A[22]
A[23] => FA_48bit:Bo_Cong_48bit.A[23]
A[24] => FA_48bit:Bo_Cong_48bit.A[24]
A[25] => FA_48bit:Bo_Cong_48bit.A[25]
A[26] => FA_48bit:Bo_Cong_48bit.A[26]
A[27] => FA_48bit:Bo_Cong_48bit.A[27]
A[28] => FA_48bit:Bo_Cong_48bit.A[28]
A[29] => FA_48bit:Bo_Cong_48bit.A[29]
A[30] => FA_48bit:Bo_Cong_48bit.A[30]
A[31] => FA_48bit:Bo_Cong_48bit.A[31]
A[32] => FA_48bit:Bo_Cong_48bit.A[32]
A[33] => FA_48bit:Bo_Cong_48bit.A[33]
A[34] => FA_48bit:Bo_Cong_48bit.A[34]
A[35] => FA_48bit:Bo_Cong_48bit.A[35]
A[36] => FA_48bit:Bo_Cong_48bit.A[36]
A[37] => FA_48bit:Bo_Cong_48bit.A[37]
A[38] => FA_48bit:Bo_Cong_48bit.A[38]
A[39] => FA_48bit:Bo_Cong_48bit.A[39]
A[40] => FA_48bit:Bo_Cong_48bit.A[40]
A[41] => FA_48bit:Bo_Cong_48bit.A[41]
A[42] => FA_48bit:Bo_Cong_48bit.A[42]
A[43] => FA_48bit:Bo_Cong_48bit.A[43]
A[44] => FA_48bit:Bo_Cong_48bit.A[44]
A[45] => FA_48bit:Bo_Cong_48bit.A[45]
A[46] => FA_48bit:Bo_Cong_48bit.A[46]
A[47] => FA_48bit:Bo_Cong_48bit.A[47]
B[0] => FA_48bit:Bo_Cong_48bit.B[0]
B[1] => FA_48bit:Bo_Cong_48bit.B[1]
B[2] => FA_48bit:Bo_Cong_48bit.B[2]
B[3] => FA_48bit:Bo_Cong_48bit.B[3]
B[4] => FA_48bit:Bo_Cong_48bit.B[4]
B[5] => FA_48bit:Bo_Cong_48bit.B[5]
B[6] => FA_48bit:Bo_Cong_48bit.B[6]
B[7] => FA_48bit:Bo_Cong_48bit.B[7]
B[8] => FA_48bit:Bo_Cong_48bit.B[8]
B[9] => FA_48bit:Bo_Cong_48bit.B[9]
B[10] => FA_48bit:Bo_Cong_48bit.B[10]
B[11] => FA_48bit:Bo_Cong_48bit.B[11]
B[12] => FA_48bit:Bo_Cong_48bit.B[12]
B[13] => FA_48bit:Bo_Cong_48bit.B[13]
B[14] => FA_48bit:Bo_Cong_48bit.B[14]
B[15] => FA_48bit:Bo_Cong_48bit.B[15]
B[16] => FA_48bit:Bo_Cong_48bit.B[16]
B[17] => FA_48bit:Bo_Cong_48bit.B[17]
B[18] => FA_48bit:Bo_Cong_48bit.B[18]
B[19] => FA_48bit:Bo_Cong_48bit.B[19]
B[20] => FA_48bit:Bo_Cong_48bit.B[20]
B[21] => FA_48bit:Bo_Cong_48bit.B[21]
B[22] => FA_48bit:Bo_Cong_48bit.B[22]
B[23] => FA_48bit:Bo_Cong_48bit.B[23]
B[24] => FA_48bit:Bo_Cong_48bit.B[24]
B[25] => FA_48bit:Bo_Cong_48bit.B[25]
B[26] => FA_48bit:Bo_Cong_48bit.B[26]
B[27] => FA_48bit:Bo_Cong_48bit.B[27]
B[28] => FA_48bit:Bo_Cong_48bit.B[28]
B[29] => FA_48bit:Bo_Cong_48bit.B[29]
B[30] => FA_48bit:Bo_Cong_48bit.B[30]
B[31] => FA_48bit:Bo_Cong_48bit.B[31]
B[32] => FA_48bit:Bo_Cong_48bit.B[32]
B[33] => FA_48bit:Bo_Cong_48bit.B[33]
B[34] => FA_48bit:Bo_Cong_48bit.B[34]
B[35] => FA_48bit:Bo_Cong_48bit.B[35]
B[36] => FA_48bit:Bo_Cong_48bit.B[36]
B[37] => FA_48bit:Bo_Cong_48bit.B[37]
B[38] => FA_48bit:Bo_Cong_48bit.B[38]
B[39] => FA_48bit:Bo_Cong_48bit.B[39]
B[40] => FA_48bit:Bo_Cong_48bit.B[40]
B[41] => FA_48bit:Bo_Cong_48bit.B[41]
B[42] => FA_48bit:Bo_Cong_48bit.B[42]
B[43] => FA_48bit:Bo_Cong_48bit.B[43]
B[44] => FA_48bit:Bo_Cong_48bit.B[44]
B[45] => FA_48bit:Bo_Cong_48bit.B[45]
B[46] => FA_48bit:Bo_Cong_48bit.B[46]
B[47] => FA_48bit:Bo_Cong_48bit.B[47]


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit
Cout <= FA_1bit:FA_47.Cout
A[0] => FA_1bit:FA_0.A
A[1] => FA_1bit:FA_1.A
A[2] => FA_1bit:FA_2.A
A[3] => FA_1bit:FA_3.A
A[4] => FA_1bit:FA_4.A
A[5] => FA_1bit:FA_5.A
A[6] => FA_1bit:FA_6.A
A[7] => FA_1bit:FA_7.A
A[8] => FA_1bit:FA_8.A
A[9] => FA_1bit:FA_9.A
A[10] => FA_1bit:FA_10.A
A[11] => FA_1bit:FA_11.A
A[12] => FA_1bit:FA_12.A
A[13] => FA_1bit:FA_13.A
A[14] => FA_1bit:FA_14.A
A[15] => FA_1bit:FA_15.A
A[16] => FA_1bit:FA_16.A
A[17] => FA_1bit:FA_17.A
A[18] => FA_1bit:FA_18.A
A[19] => FA_1bit:FA_19.A
A[20] => FA_1bit:FA_20.A
A[21] => FA_1bit:FA_21.A
A[22] => FA_1bit:FA_22.A
A[23] => FA_1bit:FA_23.A
A[24] => FA_1bit:FA_24.A
A[25] => FA_1bit:FA_25.A
A[26] => FA_1bit:FA_26.A
A[27] => FA_1bit:FA_27.A
A[28] => FA_1bit:FA_28.A
A[29] => FA_1bit:FA_29.A
A[30] => FA_1bit:FA_30.A
A[31] => FA_1bit:FA_31.A
A[32] => FA_1bit:FA_32.A
A[33] => FA_1bit:FA_33.A
A[34] => FA_1bit:FA_34.A
A[35] => FA_1bit:FA_35.A
A[36] => FA_1bit:FA_36.A
A[37] => FA_1bit:FA_37.A
A[38] => FA_1bit:FA_38.A
A[39] => FA_1bit:FA_39.A
A[40] => FA_1bit:FA_40.A
A[41] => FA_1bit:FA_41.A
A[42] => FA_1bit:FA_42.A
A[43] => FA_1bit:FA_43.A
A[44] => FA_1bit:FA_44.A
A[45] => FA_1bit:FA_45.A
A[46] => FA_1bit:FA_46.A
A[47] => FA_1bit:FA_47.A
B[0] => FA_1bit:FA_0.B
B[1] => FA_1bit:FA_1.B
B[2] => FA_1bit:FA_2.B
B[3] => FA_1bit:FA_3.B
B[4] => FA_1bit:FA_4.B
B[5] => FA_1bit:FA_5.B
B[6] => FA_1bit:FA_6.B
B[7] => FA_1bit:FA_7.B
B[8] => FA_1bit:FA_8.B
B[9] => FA_1bit:FA_9.B
B[10] => FA_1bit:FA_10.B
B[11] => FA_1bit:FA_11.B
B[12] => FA_1bit:FA_12.B
B[13] => FA_1bit:FA_13.B
B[14] => FA_1bit:FA_14.B
B[15] => FA_1bit:FA_15.B
B[16] => FA_1bit:FA_16.B
B[17] => FA_1bit:FA_17.B
B[18] => FA_1bit:FA_18.B
B[19] => FA_1bit:FA_19.B
B[20] => FA_1bit:FA_20.B
B[21] => FA_1bit:FA_21.B
B[22] => FA_1bit:FA_22.B
B[23] => FA_1bit:FA_23.B
B[24] => FA_1bit:FA_24.B
B[25] => FA_1bit:FA_25.B
B[26] => FA_1bit:FA_26.B
B[27] => FA_1bit:FA_27.B
B[28] => FA_1bit:FA_28.B
B[29] => FA_1bit:FA_29.B
B[30] => FA_1bit:FA_30.B
B[31] => FA_1bit:FA_31.B
B[32] => FA_1bit:FA_32.B
B[33] => FA_1bit:FA_33.B
B[34] => FA_1bit:FA_34.B
B[35] => FA_1bit:FA_35.B
B[36] => FA_1bit:FA_36.B
B[37] => FA_1bit:FA_37.B
B[38] => FA_1bit:FA_38.B
B[39] => FA_1bit:FA_39.B
B[40] => FA_1bit:FA_40.B
B[41] => FA_1bit:FA_41.B
B[42] => FA_1bit:FA_42.B
B[43] => FA_1bit:FA_43.B
B[44] => FA_1bit:FA_44.B
B[45] => FA_1bit:FA_45.B
B[46] => FA_1bit:FA_46.B
B[47] => FA_1bit:FA_47.B
Cin => FA_1bit:FA_0.Cin
S[0] <= FA_1bit:FA_0.S
S[1] <= FA_1bit:FA_1.S
S[2] <= FA_1bit:FA_2.S
S[3] <= FA_1bit:FA_3.S
S[4] <= FA_1bit:FA_4.S
S[5] <= FA_1bit:FA_5.S
S[6] <= FA_1bit:FA_6.S
S[7] <= FA_1bit:FA_7.S
S[8] <= FA_1bit:FA_8.S
S[9] <= FA_1bit:FA_9.S
S[10] <= FA_1bit:FA_10.S
S[11] <= FA_1bit:FA_11.S
S[12] <= FA_1bit:FA_12.S
S[13] <= FA_1bit:FA_13.S
S[14] <= FA_1bit:FA_14.S
S[15] <= FA_1bit:FA_15.S
S[16] <= FA_1bit:FA_16.S
S[17] <= FA_1bit:FA_17.S
S[18] <= FA_1bit:FA_18.S
S[19] <= FA_1bit:FA_19.S
S[20] <= FA_1bit:FA_20.S
S[21] <= FA_1bit:FA_21.S
S[22] <= FA_1bit:FA_22.S
S[23] <= FA_1bit:FA_23.S
S[24] <= FA_1bit:FA_24.S
S[25] <= FA_1bit:FA_25.S
S[26] <= FA_1bit:FA_26.S
S[27] <= FA_1bit:FA_27.S
S[28] <= FA_1bit:FA_28.S
S[29] <= FA_1bit:FA_29.S
S[30] <= FA_1bit:FA_30.S
S[31] <= FA_1bit:FA_31.S
S[32] <= FA_1bit:FA_32.S
S[33] <= FA_1bit:FA_33.S
S[34] <= FA_1bit:FA_34.S
S[35] <= FA_1bit:FA_35.S
S[36] <= FA_1bit:FA_36.S
S[37] <= FA_1bit:FA_37.S
S[38] <= FA_1bit:FA_38.S
S[39] <= FA_1bit:FA_39.S
S[40] <= FA_1bit:FA_40.S
S[41] <= FA_1bit:FA_41.S
S[42] <= FA_1bit:FA_42.S
S[43] <= FA_1bit:FA_43.S
S[44] <= FA_1bit:FA_44.S
S[45] <= FA_1bit:FA_45.S
S[46] <= FA_1bit:FA_46.S
S[47] <= FA_1bit:FA_47.S


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_47
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_46
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_45
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_44
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_43
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_42
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_41
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_40
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_39
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_38
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_37
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_36
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_35
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_34
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_33
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_32
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_31
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_30
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_29
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_28
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_27
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_26
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_25
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_24
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_23
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_22
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_21
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_20
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_19
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_18
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_17
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_16
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_15
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_14
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_13
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_12
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_11
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_10
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_9
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_8
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_7
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_6
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_5
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_4
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_3
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_2
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_1
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_48bit:ALU_cong|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_0
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312
S[0] <= FA_48bit:Bo_Tru_48bit.S[0]
S[1] <= FA_48bit:Bo_Tru_48bit.S[1]
S[2] <= FA_48bit:Bo_Tru_48bit.S[2]
S[3] <= FA_48bit:Bo_Tru_48bit.S[3]
S[4] <= FA_48bit:Bo_Tru_48bit.S[4]
S[5] <= FA_48bit:Bo_Tru_48bit.S[5]
S[6] <= FA_48bit:Bo_Tru_48bit.S[6]
S[7] <= FA_48bit:Bo_Tru_48bit.S[7]
S[8] <= FA_48bit:Bo_Tru_48bit.S[8]
S[9] <= FA_48bit:Bo_Tru_48bit.S[9]
S[10] <= FA_48bit:Bo_Tru_48bit.S[10]
S[11] <= FA_48bit:Bo_Tru_48bit.S[11]
S[12] <= FA_48bit:Bo_Tru_48bit.S[12]
S[13] <= FA_48bit:Bo_Tru_48bit.S[13]
S[14] <= FA_48bit:Bo_Tru_48bit.S[14]
S[15] <= FA_48bit:Bo_Tru_48bit.S[15]
S[16] <= FA_48bit:Bo_Tru_48bit.S[16]
S[17] <= FA_48bit:Bo_Tru_48bit.S[17]
S[18] <= FA_48bit:Bo_Tru_48bit.S[18]
S[19] <= FA_48bit:Bo_Tru_48bit.S[19]
S[20] <= FA_48bit:Bo_Tru_48bit.S[20]
S[21] <= FA_48bit:Bo_Tru_48bit.S[21]
S[22] <= FA_48bit:Bo_Tru_48bit.S[22]
S[23] <= FA_48bit:Bo_Tru_48bit.S[23]
S[24] <= FA_48bit:Bo_Tru_48bit.S[24]
S[25] <= FA_48bit:Bo_Tru_48bit.S[25]
S[26] <= FA_48bit:Bo_Tru_48bit.S[26]
S[27] <= FA_48bit:Bo_Tru_48bit.S[27]
S[28] <= FA_48bit:Bo_Tru_48bit.S[28]
S[29] <= FA_48bit:Bo_Tru_48bit.S[29]
S[30] <= FA_48bit:Bo_Tru_48bit.S[30]
S[31] <= FA_48bit:Bo_Tru_48bit.S[31]
S[32] <= FA_48bit:Bo_Tru_48bit.S[32]
S[33] <= FA_48bit:Bo_Tru_48bit.S[33]
S[34] <= FA_48bit:Bo_Tru_48bit.S[34]
S[35] <= FA_48bit:Bo_Tru_48bit.S[35]
S[36] <= FA_48bit:Bo_Tru_48bit.S[36]
S[37] <= FA_48bit:Bo_Tru_48bit.S[37]
S[38] <= FA_48bit:Bo_Tru_48bit.S[38]
S[39] <= FA_48bit:Bo_Tru_48bit.S[39]
S[40] <= FA_48bit:Bo_Tru_48bit.S[40]
S[41] <= FA_48bit:Bo_Tru_48bit.S[41]
S[42] <= FA_48bit:Bo_Tru_48bit.S[42]
S[43] <= FA_48bit:Bo_Tru_48bit.S[43]
S[44] <= FA_48bit:Bo_Tru_48bit.S[44]
S[45] <= FA_48bit:Bo_Tru_48bit.S[45]
S[46] <= FA_48bit:Bo_Tru_48bit.S[46]
S[47] <= FA_48bit:Bo_Tru_48bit.S[47]
A[0] => FA_48bit:Bo_Tru_48bit.A[0]
A[1] => FA_48bit:Bo_Tru_48bit.A[1]
A[2] => FA_48bit:Bo_Tru_48bit.A[2]
A[3] => FA_48bit:Bo_Tru_48bit.A[3]
A[4] => FA_48bit:Bo_Tru_48bit.A[4]
A[5] => FA_48bit:Bo_Tru_48bit.A[5]
A[6] => FA_48bit:Bo_Tru_48bit.A[6]
A[7] => FA_48bit:Bo_Tru_48bit.A[7]
A[8] => FA_48bit:Bo_Tru_48bit.A[8]
A[9] => FA_48bit:Bo_Tru_48bit.A[9]
A[10] => FA_48bit:Bo_Tru_48bit.A[10]
A[11] => FA_48bit:Bo_Tru_48bit.A[11]
A[12] => FA_48bit:Bo_Tru_48bit.A[12]
A[13] => FA_48bit:Bo_Tru_48bit.A[13]
A[14] => FA_48bit:Bo_Tru_48bit.A[14]
A[15] => FA_48bit:Bo_Tru_48bit.A[15]
A[16] => FA_48bit:Bo_Tru_48bit.A[16]
A[17] => FA_48bit:Bo_Tru_48bit.A[17]
A[18] => FA_48bit:Bo_Tru_48bit.A[18]
A[19] => FA_48bit:Bo_Tru_48bit.A[19]
A[20] => FA_48bit:Bo_Tru_48bit.A[20]
A[21] => FA_48bit:Bo_Tru_48bit.A[21]
A[22] => FA_48bit:Bo_Tru_48bit.A[22]
A[23] => FA_48bit:Bo_Tru_48bit.A[23]
A[24] => FA_48bit:Bo_Tru_48bit.A[24]
A[25] => FA_48bit:Bo_Tru_48bit.A[25]
A[26] => FA_48bit:Bo_Tru_48bit.A[26]
A[27] => FA_48bit:Bo_Tru_48bit.A[27]
A[28] => FA_48bit:Bo_Tru_48bit.A[28]
A[29] => FA_48bit:Bo_Tru_48bit.A[29]
A[30] => FA_48bit:Bo_Tru_48bit.A[30]
A[31] => FA_48bit:Bo_Tru_48bit.A[31]
A[32] => FA_48bit:Bo_Tru_48bit.A[32]
A[33] => FA_48bit:Bo_Tru_48bit.A[33]
A[34] => FA_48bit:Bo_Tru_48bit.A[34]
A[35] => FA_48bit:Bo_Tru_48bit.A[35]
A[36] => FA_48bit:Bo_Tru_48bit.A[36]
A[37] => FA_48bit:Bo_Tru_48bit.A[37]
A[38] => FA_48bit:Bo_Tru_48bit.A[38]
A[39] => FA_48bit:Bo_Tru_48bit.A[39]
A[40] => FA_48bit:Bo_Tru_48bit.A[40]
A[41] => FA_48bit:Bo_Tru_48bit.A[41]
A[42] => FA_48bit:Bo_Tru_48bit.A[42]
A[43] => FA_48bit:Bo_Tru_48bit.A[43]
A[44] => FA_48bit:Bo_Tru_48bit.A[44]
A[45] => FA_48bit:Bo_Tru_48bit.A[45]
A[46] => FA_48bit:Bo_Tru_48bit.A[46]
A[47] => FA_48bit:Bo_Tru_48bit.A[47]
B[0] => inst1[0].IN0
B[1] => inst1[1].IN0
B[2] => inst1[2].IN0
B[3] => inst1[3].IN0
B[4] => inst1[4].IN0
B[5] => inst1[5].IN0
B[6] => inst1[6].IN0
B[7] => inst1[7].IN0
B[8] => inst1[8].IN0
B[9] => inst1[9].IN0
B[10] => inst1[10].IN0
B[11] => inst1[11].IN0
B[12] => inst1[12].IN0
B[13] => inst1[13].IN0
B[14] => inst1[14].IN0
B[15] => inst1[15].IN0
B[16] => inst1[16].IN0
B[17] => inst1[17].IN0
B[18] => inst1[18].IN0
B[19] => inst1[19].IN0
B[20] => inst1[20].IN0
B[21] => inst1[21].IN0
B[22] => inst1[22].IN0
B[23] => inst1[23].IN0
B[24] => inst1[24].IN0
B[25] => inst1[25].IN0
B[26] => inst1[26].IN0
B[27] => inst1[27].IN0
B[28] => inst1[28].IN0
B[29] => inst1[29].IN0
B[30] => inst1[30].IN0
B[31] => inst1[31].IN0
B[32] => inst1[32].IN0
B[33] => inst1[33].IN0
B[34] => inst1[34].IN0
B[35] => inst1[35].IN0
B[36] => inst1[36].IN0
B[37] => inst1[37].IN0
B[38] => inst1[38].IN0
B[39] => inst1[39].IN0
B[40] => inst1[40].IN0
B[41] => inst1[41].IN0
B[42] => inst1[42].IN0
B[43] => inst1[43].IN0
B[44] => inst1[44].IN0
B[45] => inst1[45].IN0
B[46] => inst1[46].IN0
B[47] => inst1[47].IN0


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit
Cout <= FA_1bit:FA_47.Cout
A[0] => FA_1bit:FA_0.A
A[1] => FA_1bit:FA_1.A
A[2] => FA_1bit:FA_2.A
A[3] => FA_1bit:FA_3.A
A[4] => FA_1bit:FA_4.A
A[5] => FA_1bit:FA_5.A
A[6] => FA_1bit:FA_6.A
A[7] => FA_1bit:FA_7.A
A[8] => FA_1bit:FA_8.A
A[9] => FA_1bit:FA_9.A
A[10] => FA_1bit:FA_10.A
A[11] => FA_1bit:FA_11.A
A[12] => FA_1bit:FA_12.A
A[13] => FA_1bit:FA_13.A
A[14] => FA_1bit:FA_14.A
A[15] => FA_1bit:FA_15.A
A[16] => FA_1bit:FA_16.A
A[17] => FA_1bit:FA_17.A
A[18] => FA_1bit:FA_18.A
A[19] => FA_1bit:FA_19.A
A[20] => FA_1bit:FA_20.A
A[21] => FA_1bit:FA_21.A
A[22] => FA_1bit:FA_22.A
A[23] => FA_1bit:FA_23.A
A[24] => FA_1bit:FA_24.A
A[25] => FA_1bit:FA_25.A
A[26] => FA_1bit:FA_26.A
A[27] => FA_1bit:FA_27.A
A[28] => FA_1bit:FA_28.A
A[29] => FA_1bit:FA_29.A
A[30] => FA_1bit:FA_30.A
A[31] => FA_1bit:FA_31.A
A[32] => FA_1bit:FA_32.A
A[33] => FA_1bit:FA_33.A
A[34] => FA_1bit:FA_34.A
A[35] => FA_1bit:FA_35.A
A[36] => FA_1bit:FA_36.A
A[37] => FA_1bit:FA_37.A
A[38] => FA_1bit:FA_38.A
A[39] => FA_1bit:FA_39.A
A[40] => FA_1bit:FA_40.A
A[41] => FA_1bit:FA_41.A
A[42] => FA_1bit:FA_42.A
A[43] => FA_1bit:FA_43.A
A[44] => FA_1bit:FA_44.A
A[45] => FA_1bit:FA_45.A
A[46] => FA_1bit:FA_46.A
A[47] => FA_1bit:FA_47.A
B[0] => FA_1bit:FA_0.B
B[1] => FA_1bit:FA_1.B
B[2] => FA_1bit:FA_2.B
B[3] => FA_1bit:FA_3.B
B[4] => FA_1bit:FA_4.B
B[5] => FA_1bit:FA_5.B
B[6] => FA_1bit:FA_6.B
B[7] => FA_1bit:FA_7.B
B[8] => FA_1bit:FA_8.B
B[9] => FA_1bit:FA_9.B
B[10] => FA_1bit:FA_10.B
B[11] => FA_1bit:FA_11.B
B[12] => FA_1bit:FA_12.B
B[13] => FA_1bit:FA_13.B
B[14] => FA_1bit:FA_14.B
B[15] => FA_1bit:FA_15.B
B[16] => FA_1bit:FA_16.B
B[17] => FA_1bit:FA_17.B
B[18] => FA_1bit:FA_18.B
B[19] => FA_1bit:FA_19.B
B[20] => FA_1bit:FA_20.B
B[21] => FA_1bit:FA_21.B
B[22] => FA_1bit:FA_22.B
B[23] => FA_1bit:FA_23.B
B[24] => FA_1bit:FA_24.B
B[25] => FA_1bit:FA_25.B
B[26] => FA_1bit:FA_26.B
B[27] => FA_1bit:FA_27.B
B[28] => FA_1bit:FA_28.B
B[29] => FA_1bit:FA_29.B
B[30] => FA_1bit:FA_30.B
B[31] => FA_1bit:FA_31.B
B[32] => FA_1bit:FA_32.B
B[33] => FA_1bit:FA_33.B
B[34] => FA_1bit:FA_34.B
B[35] => FA_1bit:FA_35.B
B[36] => FA_1bit:FA_36.B
B[37] => FA_1bit:FA_37.B
B[38] => FA_1bit:FA_38.B
B[39] => FA_1bit:FA_39.B
B[40] => FA_1bit:FA_40.B
B[41] => FA_1bit:FA_41.B
B[42] => FA_1bit:FA_42.B
B[43] => FA_1bit:FA_43.B
B[44] => FA_1bit:FA_44.B
B[45] => FA_1bit:FA_45.B
B[46] => FA_1bit:FA_46.B
B[47] => FA_1bit:FA_47.B
Cin => FA_1bit:FA_0.Cin
S[0] <= FA_1bit:FA_0.S
S[1] <= FA_1bit:FA_1.S
S[2] <= FA_1bit:FA_2.S
S[3] <= FA_1bit:FA_3.S
S[4] <= FA_1bit:FA_4.S
S[5] <= FA_1bit:FA_5.S
S[6] <= FA_1bit:FA_6.S
S[7] <= FA_1bit:FA_7.S
S[8] <= FA_1bit:FA_8.S
S[9] <= FA_1bit:FA_9.S
S[10] <= FA_1bit:FA_10.S
S[11] <= FA_1bit:FA_11.S
S[12] <= FA_1bit:FA_12.S
S[13] <= FA_1bit:FA_13.S
S[14] <= FA_1bit:FA_14.S
S[15] <= FA_1bit:FA_15.S
S[16] <= FA_1bit:FA_16.S
S[17] <= FA_1bit:FA_17.S
S[18] <= FA_1bit:FA_18.S
S[19] <= FA_1bit:FA_19.S
S[20] <= FA_1bit:FA_20.S
S[21] <= FA_1bit:FA_21.S
S[22] <= FA_1bit:FA_22.S
S[23] <= FA_1bit:FA_23.S
S[24] <= FA_1bit:FA_24.S
S[25] <= FA_1bit:FA_25.S
S[26] <= FA_1bit:FA_26.S
S[27] <= FA_1bit:FA_27.S
S[28] <= FA_1bit:FA_28.S
S[29] <= FA_1bit:FA_29.S
S[30] <= FA_1bit:FA_30.S
S[31] <= FA_1bit:FA_31.S
S[32] <= FA_1bit:FA_32.S
S[33] <= FA_1bit:FA_33.S
S[34] <= FA_1bit:FA_34.S
S[35] <= FA_1bit:FA_35.S
S[36] <= FA_1bit:FA_36.S
S[37] <= FA_1bit:FA_37.S
S[38] <= FA_1bit:FA_38.S
S[39] <= FA_1bit:FA_39.S
S[40] <= FA_1bit:FA_40.S
S[41] <= FA_1bit:FA_41.S
S[42] <= FA_1bit:FA_42.S
S[43] <= FA_1bit:FA_43.S
S[44] <= FA_1bit:FA_44.S
S[45] <= FA_1bit:FA_45.S
S[46] <= FA_1bit:FA_46.S
S[47] <= FA_1bit:FA_47.S


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_47
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_46
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_45
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_44
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_43
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_42
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_41
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_40
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_39
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_38
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_37
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_36
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_35
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_34
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_33
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_32
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_31
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_30
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_29
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_28
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_27
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_26
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_25
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_24
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_23
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_22
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_21
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_20
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_19
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_18
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_17
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_16
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_15
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_14
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_13
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_12
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_11
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_10
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_9
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_8
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_7
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_6
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_5
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_4
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_3
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_2
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_1
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoTru_48bit:inst21312|FA_48bit:Bo_Tru_48bit|FA_1bit:FA_0
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst
S[0] <= BoCong_48bit:inst.S[0]
S[1] <= BoCong_48bit:inst.S[1]
S[2] <= BoCong_48bit:inst.S[2]
S[3] <= BoCong_48bit:inst.S[3]
S[4] <= BoCong_48bit:inst.S[4]
S[5] <= BoCong_48bit:inst.S[5]
S[6] <= BoCong_48bit:inst.S[6]
S[7] <= BoCong_48bit:inst.S[7]
S[8] <= BoCong_48bit:inst.S[8]
S[9] <= BoCong_48bit:inst.S[9]
S[10] <= BoCong_48bit:inst.S[10]
S[11] <= BoCong_48bit:inst.S[11]
S[12] <= BoCong_48bit:inst.S[12]
S[13] <= BoCong_48bit:inst.S[13]
S[14] <= BoCong_48bit:inst.S[14]
S[15] <= BoCong_48bit:inst.S[15]
S[16] <= BoCong_48bit:inst.S[16]
S[17] <= BoCong_48bit:inst.S[17]
S[18] <= BoCong_48bit:inst.S[18]
S[19] <= BoCong_48bit:inst.S[19]
S[20] <= BoCong_48bit:inst.S[20]
S[21] <= BoCong_48bit:inst.S[21]
S[22] <= BoCong_48bit:inst.S[22]
S[23] <= BoCong_48bit:inst.S[23]
S[24] <= BoCong_48bit:inst.S[24]
S[25] <= BoCong_48bit:inst.S[25]
S[26] <= BoCong_48bit:inst.S[26]
S[27] <= BoCong_48bit:inst.S[27]
S[28] <= BoCong_48bit:inst.S[28]
S[29] <= BoCong_48bit:inst.S[29]
S[30] <= BoCong_48bit:inst.S[30]
S[31] <= BoCong_48bit:inst.S[31]
S[32] <= BoCong_48bit:inst.S[32]
S[33] <= BoCong_48bit:inst.S[33]
S[34] <= BoCong_48bit:inst.S[34]
S[35] <= BoCong_48bit:inst.S[35]
S[36] <= BoCong_48bit:inst.S[36]
S[37] <= BoCong_48bit:inst.S[37]
S[38] <= BoCong_48bit:inst.S[38]
S[39] <= BoCong_48bit:inst.S[39]
S[40] <= BoCong_48bit:inst.S[40]
S[41] <= BoCong_48bit:inst.S[41]
S[42] <= BoCong_48bit:inst.S[42]
S[43] <= BoCong_48bit:inst.S[43]
S[44] <= BoCong_48bit:inst.S[44]
S[45] <= BoCong_48bit:inst.S[45]
S[46] <= BoCong_48bit:inst.S[46]
S[47] <= BoCong_48bit:inst.S[47]
A[0] => BoCong_48bit:inst.A[0]
A[1] => BoCong_48bit:inst.A[1]
A[2] => BoCong_48bit:inst.A[2]
A[3] => BoCong_48bit:inst.A[3]
A[4] => BoCong_48bit:inst.A[4]
A[5] => BoCong_48bit:inst.A[5]
A[6] => BoCong_48bit:inst.A[6]
A[7] => BoCong_48bit:inst.A[7]
A[8] => BoCong_48bit:inst.A[8]
A[9] => BoCong_48bit:inst.A[9]
A[10] => BoCong_48bit:inst.A[10]
A[11] => BoCong_48bit:inst.A[11]
A[12] => BoCong_48bit:inst.A[12]
A[13] => BoCong_48bit:inst.A[13]
A[14] => BoCong_48bit:inst.A[14]
A[15] => BoCong_48bit:inst.A[15]
A[16] => BoCong_48bit:inst.A[16]
A[17] => BoCong_48bit:inst.A[17]
A[18] => BoCong_48bit:inst.A[18]
A[19] => BoCong_48bit:inst.A[19]
A[20] => BoCong_48bit:inst.A[20]
A[21] => BoCong_48bit:inst.A[21]
A[22] => BoCong_48bit:inst.A[22]
A[23] => BoCong_48bit:inst.A[23]
A[24] => BoCong_48bit:inst.A[24]
A[25] => BoCong_48bit:inst.A[25]
A[26] => BoCong_48bit:inst.A[26]
A[27] => BoCong_48bit:inst.A[27]
A[28] => BoCong_48bit:inst.A[28]
A[29] => BoCong_48bit:inst.A[29]
A[30] => BoCong_48bit:inst.A[30]
A[31] => BoCong_48bit:inst.A[31]
A[32] => BoCong_48bit:inst.A[32]
A[33] => BoCong_48bit:inst.A[33]
A[34] => BoCong_48bit:inst.A[34]
A[35] => BoCong_48bit:inst.A[35]
A[36] => BoCong_48bit:inst.A[36]
A[37] => BoCong_48bit:inst.A[37]
A[38] => BoCong_48bit:inst.A[38]
A[39] => BoCong_48bit:inst.A[39]
A[40] => BoCong_48bit:inst.A[40]
A[41] => BoCong_48bit:inst.A[41]
A[42] => BoCong_48bit:inst.A[42]
A[43] => BoCong_48bit:inst.A[43]
A[44] => BoCong_48bit:inst.A[44]
A[45] => BoCong_48bit:inst.A[45]
A[46] => BoCong_48bit:inst.A[46]
A[47] => BoCong_48bit:inst.A[47]


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst
S[0] <= FA_48bit:Bo_Cong_48bit.S[0]
S[1] <= FA_48bit:Bo_Cong_48bit.S[1]
S[2] <= FA_48bit:Bo_Cong_48bit.S[2]
S[3] <= FA_48bit:Bo_Cong_48bit.S[3]
S[4] <= FA_48bit:Bo_Cong_48bit.S[4]
S[5] <= FA_48bit:Bo_Cong_48bit.S[5]
S[6] <= FA_48bit:Bo_Cong_48bit.S[6]
S[7] <= FA_48bit:Bo_Cong_48bit.S[7]
S[8] <= FA_48bit:Bo_Cong_48bit.S[8]
S[9] <= FA_48bit:Bo_Cong_48bit.S[9]
S[10] <= FA_48bit:Bo_Cong_48bit.S[10]
S[11] <= FA_48bit:Bo_Cong_48bit.S[11]
S[12] <= FA_48bit:Bo_Cong_48bit.S[12]
S[13] <= FA_48bit:Bo_Cong_48bit.S[13]
S[14] <= FA_48bit:Bo_Cong_48bit.S[14]
S[15] <= FA_48bit:Bo_Cong_48bit.S[15]
S[16] <= FA_48bit:Bo_Cong_48bit.S[16]
S[17] <= FA_48bit:Bo_Cong_48bit.S[17]
S[18] <= FA_48bit:Bo_Cong_48bit.S[18]
S[19] <= FA_48bit:Bo_Cong_48bit.S[19]
S[20] <= FA_48bit:Bo_Cong_48bit.S[20]
S[21] <= FA_48bit:Bo_Cong_48bit.S[21]
S[22] <= FA_48bit:Bo_Cong_48bit.S[22]
S[23] <= FA_48bit:Bo_Cong_48bit.S[23]
S[24] <= FA_48bit:Bo_Cong_48bit.S[24]
S[25] <= FA_48bit:Bo_Cong_48bit.S[25]
S[26] <= FA_48bit:Bo_Cong_48bit.S[26]
S[27] <= FA_48bit:Bo_Cong_48bit.S[27]
S[28] <= FA_48bit:Bo_Cong_48bit.S[28]
S[29] <= FA_48bit:Bo_Cong_48bit.S[29]
S[30] <= FA_48bit:Bo_Cong_48bit.S[30]
S[31] <= FA_48bit:Bo_Cong_48bit.S[31]
S[32] <= FA_48bit:Bo_Cong_48bit.S[32]
S[33] <= FA_48bit:Bo_Cong_48bit.S[33]
S[34] <= FA_48bit:Bo_Cong_48bit.S[34]
S[35] <= FA_48bit:Bo_Cong_48bit.S[35]
S[36] <= FA_48bit:Bo_Cong_48bit.S[36]
S[37] <= FA_48bit:Bo_Cong_48bit.S[37]
S[38] <= FA_48bit:Bo_Cong_48bit.S[38]
S[39] <= FA_48bit:Bo_Cong_48bit.S[39]
S[40] <= FA_48bit:Bo_Cong_48bit.S[40]
S[41] <= FA_48bit:Bo_Cong_48bit.S[41]
S[42] <= FA_48bit:Bo_Cong_48bit.S[42]
S[43] <= FA_48bit:Bo_Cong_48bit.S[43]
S[44] <= FA_48bit:Bo_Cong_48bit.S[44]
S[45] <= FA_48bit:Bo_Cong_48bit.S[45]
S[46] <= FA_48bit:Bo_Cong_48bit.S[46]
S[47] <= FA_48bit:Bo_Cong_48bit.S[47]
A[0] => FA_48bit:Bo_Cong_48bit.A[0]
A[1] => FA_48bit:Bo_Cong_48bit.A[1]
A[2] => FA_48bit:Bo_Cong_48bit.A[2]
A[3] => FA_48bit:Bo_Cong_48bit.A[3]
A[4] => FA_48bit:Bo_Cong_48bit.A[4]
A[5] => FA_48bit:Bo_Cong_48bit.A[5]
A[6] => FA_48bit:Bo_Cong_48bit.A[6]
A[7] => FA_48bit:Bo_Cong_48bit.A[7]
A[8] => FA_48bit:Bo_Cong_48bit.A[8]
A[9] => FA_48bit:Bo_Cong_48bit.A[9]
A[10] => FA_48bit:Bo_Cong_48bit.A[10]
A[11] => FA_48bit:Bo_Cong_48bit.A[11]
A[12] => FA_48bit:Bo_Cong_48bit.A[12]
A[13] => FA_48bit:Bo_Cong_48bit.A[13]
A[14] => FA_48bit:Bo_Cong_48bit.A[14]
A[15] => FA_48bit:Bo_Cong_48bit.A[15]
A[16] => FA_48bit:Bo_Cong_48bit.A[16]
A[17] => FA_48bit:Bo_Cong_48bit.A[17]
A[18] => FA_48bit:Bo_Cong_48bit.A[18]
A[19] => FA_48bit:Bo_Cong_48bit.A[19]
A[20] => FA_48bit:Bo_Cong_48bit.A[20]
A[21] => FA_48bit:Bo_Cong_48bit.A[21]
A[22] => FA_48bit:Bo_Cong_48bit.A[22]
A[23] => FA_48bit:Bo_Cong_48bit.A[23]
A[24] => FA_48bit:Bo_Cong_48bit.A[24]
A[25] => FA_48bit:Bo_Cong_48bit.A[25]
A[26] => FA_48bit:Bo_Cong_48bit.A[26]
A[27] => FA_48bit:Bo_Cong_48bit.A[27]
A[28] => FA_48bit:Bo_Cong_48bit.A[28]
A[29] => FA_48bit:Bo_Cong_48bit.A[29]
A[30] => FA_48bit:Bo_Cong_48bit.A[30]
A[31] => FA_48bit:Bo_Cong_48bit.A[31]
A[32] => FA_48bit:Bo_Cong_48bit.A[32]
A[33] => FA_48bit:Bo_Cong_48bit.A[33]
A[34] => FA_48bit:Bo_Cong_48bit.A[34]
A[35] => FA_48bit:Bo_Cong_48bit.A[35]
A[36] => FA_48bit:Bo_Cong_48bit.A[36]
A[37] => FA_48bit:Bo_Cong_48bit.A[37]
A[38] => FA_48bit:Bo_Cong_48bit.A[38]
A[39] => FA_48bit:Bo_Cong_48bit.A[39]
A[40] => FA_48bit:Bo_Cong_48bit.A[40]
A[41] => FA_48bit:Bo_Cong_48bit.A[41]
A[42] => FA_48bit:Bo_Cong_48bit.A[42]
A[43] => FA_48bit:Bo_Cong_48bit.A[43]
A[44] => FA_48bit:Bo_Cong_48bit.A[44]
A[45] => FA_48bit:Bo_Cong_48bit.A[45]
A[46] => FA_48bit:Bo_Cong_48bit.A[46]
A[47] => FA_48bit:Bo_Cong_48bit.A[47]
B[0] => FA_48bit:Bo_Cong_48bit.B[0]
B[1] => FA_48bit:Bo_Cong_48bit.B[1]
B[2] => FA_48bit:Bo_Cong_48bit.B[2]
B[3] => FA_48bit:Bo_Cong_48bit.B[3]
B[4] => FA_48bit:Bo_Cong_48bit.B[4]
B[5] => FA_48bit:Bo_Cong_48bit.B[5]
B[6] => FA_48bit:Bo_Cong_48bit.B[6]
B[7] => FA_48bit:Bo_Cong_48bit.B[7]
B[8] => FA_48bit:Bo_Cong_48bit.B[8]
B[9] => FA_48bit:Bo_Cong_48bit.B[9]
B[10] => FA_48bit:Bo_Cong_48bit.B[10]
B[11] => FA_48bit:Bo_Cong_48bit.B[11]
B[12] => FA_48bit:Bo_Cong_48bit.B[12]
B[13] => FA_48bit:Bo_Cong_48bit.B[13]
B[14] => FA_48bit:Bo_Cong_48bit.B[14]
B[15] => FA_48bit:Bo_Cong_48bit.B[15]
B[16] => FA_48bit:Bo_Cong_48bit.B[16]
B[17] => FA_48bit:Bo_Cong_48bit.B[17]
B[18] => FA_48bit:Bo_Cong_48bit.B[18]
B[19] => FA_48bit:Bo_Cong_48bit.B[19]
B[20] => FA_48bit:Bo_Cong_48bit.B[20]
B[21] => FA_48bit:Bo_Cong_48bit.B[21]
B[22] => FA_48bit:Bo_Cong_48bit.B[22]
B[23] => FA_48bit:Bo_Cong_48bit.B[23]
B[24] => FA_48bit:Bo_Cong_48bit.B[24]
B[25] => FA_48bit:Bo_Cong_48bit.B[25]
B[26] => FA_48bit:Bo_Cong_48bit.B[26]
B[27] => FA_48bit:Bo_Cong_48bit.B[27]
B[28] => FA_48bit:Bo_Cong_48bit.B[28]
B[29] => FA_48bit:Bo_Cong_48bit.B[29]
B[30] => FA_48bit:Bo_Cong_48bit.B[30]
B[31] => FA_48bit:Bo_Cong_48bit.B[31]
B[32] => FA_48bit:Bo_Cong_48bit.B[32]
B[33] => FA_48bit:Bo_Cong_48bit.B[33]
B[34] => FA_48bit:Bo_Cong_48bit.B[34]
B[35] => FA_48bit:Bo_Cong_48bit.B[35]
B[36] => FA_48bit:Bo_Cong_48bit.B[36]
B[37] => FA_48bit:Bo_Cong_48bit.B[37]
B[38] => FA_48bit:Bo_Cong_48bit.B[38]
B[39] => FA_48bit:Bo_Cong_48bit.B[39]
B[40] => FA_48bit:Bo_Cong_48bit.B[40]
B[41] => FA_48bit:Bo_Cong_48bit.B[41]
B[42] => FA_48bit:Bo_Cong_48bit.B[42]
B[43] => FA_48bit:Bo_Cong_48bit.B[43]
B[44] => FA_48bit:Bo_Cong_48bit.B[44]
B[45] => FA_48bit:Bo_Cong_48bit.B[45]
B[46] => FA_48bit:Bo_Cong_48bit.B[46]
B[47] => FA_48bit:Bo_Cong_48bit.B[47]


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit
Cout <= FA_1bit:FA_47.Cout
A[0] => FA_1bit:FA_0.A
A[1] => FA_1bit:FA_1.A
A[2] => FA_1bit:FA_2.A
A[3] => FA_1bit:FA_3.A
A[4] => FA_1bit:FA_4.A
A[5] => FA_1bit:FA_5.A
A[6] => FA_1bit:FA_6.A
A[7] => FA_1bit:FA_7.A
A[8] => FA_1bit:FA_8.A
A[9] => FA_1bit:FA_9.A
A[10] => FA_1bit:FA_10.A
A[11] => FA_1bit:FA_11.A
A[12] => FA_1bit:FA_12.A
A[13] => FA_1bit:FA_13.A
A[14] => FA_1bit:FA_14.A
A[15] => FA_1bit:FA_15.A
A[16] => FA_1bit:FA_16.A
A[17] => FA_1bit:FA_17.A
A[18] => FA_1bit:FA_18.A
A[19] => FA_1bit:FA_19.A
A[20] => FA_1bit:FA_20.A
A[21] => FA_1bit:FA_21.A
A[22] => FA_1bit:FA_22.A
A[23] => FA_1bit:FA_23.A
A[24] => FA_1bit:FA_24.A
A[25] => FA_1bit:FA_25.A
A[26] => FA_1bit:FA_26.A
A[27] => FA_1bit:FA_27.A
A[28] => FA_1bit:FA_28.A
A[29] => FA_1bit:FA_29.A
A[30] => FA_1bit:FA_30.A
A[31] => FA_1bit:FA_31.A
A[32] => FA_1bit:FA_32.A
A[33] => FA_1bit:FA_33.A
A[34] => FA_1bit:FA_34.A
A[35] => FA_1bit:FA_35.A
A[36] => FA_1bit:FA_36.A
A[37] => FA_1bit:FA_37.A
A[38] => FA_1bit:FA_38.A
A[39] => FA_1bit:FA_39.A
A[40] => FA_1bit:FA_40.A
A[41] => FA_1bit:FA_41.A
A[42] => FA_1bit:FA_42.A
A[43] => FA_1bit:FA_43.A
A[44] => FA_1bit:FA_44.A
A[45] => FA_1bit:FA_45.A
A[46] => FA_1bit:FA_46.A
A[47] => FA_1bit:FA_47.A
B[0] => FA_1bit:FA_0.B
B[1] => FA_1bit:FA_1.B
B[2] => FA_1bit:FA_2.B
B[3] => FA_1bit:FA_3.B
B[4] => FA_1bit:FA_4.B
B[5] => FA_1bit:FA_5.B
B[6] => FA_1bit:FA_6.B
B[7] => FA_1bit:FA_7.B
B[8] => FA_1bit:FA_8.B
B[9] => FA_1bit:FA_9.B
B[10] => FA_1bit:FA_10.B
B[11] => FA_1bit:FA_11.B
B[12] => FA_1bit:FA_12.B
B[13] => FA_1bit:FA_13.B
B[14] => FA_1bit:FA_14.B
B[15] => FA_1bit:FA_15.B
B[16] => FA_1bit:FA_16.B
B[17] => FA_1bit:FA_17.B
B[18] => FA_1bit:FA_18.B
B[19] => FA_1bit:FA_19.B
B[20] => FA_1bit:FA_20.B
B[21] => FA_1bit:FA_21.B
B[22] => FA_1bit:FA_22.B
B[23] => FA_1bit:FA_23.B
B[24] => FA_1bit:FA_24.B
B[25] => FA_1bit:FA_25.B
B[26] => FA_1bit:FA_26.B
B[27] => FA_1bit:FA_27.B
B[28] => FA_1bit:FA_28.B
B[29] => FA_1bit:FA_29.B
B[30] => FA_1bit:FA_30.B
B[31] => FA_1bit:FA_31.B
B[32] => FA_1bit:FA_32.B
B[33] => FA_1bit:FA_33.B
B[34] => FA_1bit:FA_34.B
B[35] => FA_1bit:FA_35.B
B[36] => FA_1bit:FA_36.B
B[37] => FA_1bit:FA_37.B
B[38] => FA_1bit:FA_38.B
B[39] => FA_1bit:FA_39.B
B[40] => FA_1bit:FA_40.B
B[41] => FA_1bit:FA_41.B
B[42] => FA_1bit:FA_42.B
B[43] => FA_1bit:FA_43.B
B[44] => FA_1bit:FA_44.B
B[45] => FA_1bit:FA_45.B
B[46] => FA_1bit:FA_46.B
B[47] => FA_1bit:FA_47.B
Cin => FA_1bit:FA_0.Cin
S[0] <= FA_1bit:FA_0.S
S[1] <= FA_1bit:FA_1.S
S[2] <= FA_1bit:FA_2.S
S[3] <= FA_1bit:FA_3.S
S[4] <= FA_1bit:FA_4.S
S[5] <= FA_1bit:FA_5.S
S[6] <= FA_1bit:FA_6.S
S[7] <= FA_1bit:FA_7.S
S[8] <= FA_1bit:FA_8.S
S[9] <= FA_1bit:FA_9.S
S[10] <= FA_1bit:FA_10.S
S[11] <= FA_1bit:FA_11.S
S[12] <= FA_1bit:FA_12.S
S[13] <= FA_1bit:FA_13.S
S[14] <= FA_1bit:FA_14.S
S[15] <= FA_1bit:FA_15.S
S[16] <= FA_1bit:FA_16.S
S[17] <= FA_1bit:FA_17.S
S[18] <= FA_1bit:FA_18.S
S[19] <= FA_1bit:FA_19.S
S[20] <= FA_1bit:FA_20.S
S[21] <= FA_1bit:FA_21.S
S[22] <= FA_1bit:FA_22.S
S[23] <= FA_1bit:FA_23.S
S[24] <= FA_1bit:FA_24.S
S[25] <= FA_1bit:FA_25.S
S[26] <= FA_1bit:FA_26.S
S[27] <= FA_1bit:FA_27.S
S[28] <= FA_1bit:FA_28.S
S[29] <= FA_1bit:FA_29.S
S[30] <= FA_1bit:FA_30.S
S[31] <= FA_1bit:FA_31.S
S[32] <= FA_1bit:FA_32.S
S[33] <= FA_1bit:FA_33.S
S[34] <= FA_1bit:FA_34.S
S[35] <= FA_1bit:FA_35.S
S[36] <= FA_1bit:FA_36.S
S[37] <= FA_1bit:FA_37.S
S[38] <= FA_1bit:FA_38.S
S[39] <= FA_1bit:FA_39.S
S[40] <= FA_1bit:FA_40.S
S[41] <= FA_1bit:FA_41.S
S[42] <= FA_1bit:FA_42.S
S[43] <= FA_1bit:FA_43.S
S[44] <= FA_1bit:FA_44.S
S[45] <= FA_1bit:FA_45.S
S[46] <= FA_1bit:FA_46.S
S[47] <= FA_1bit:FA_47.S


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_47
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_46
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_45
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_44
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_43
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_42
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_41
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_40
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_39
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_38
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_37
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_36
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_35
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_34
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_33
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_32
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_31
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_30
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_29
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_28
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_27
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_26
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_25
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_24
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_23
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_22
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_21
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_20
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_19
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_18
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_17
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_16
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_15
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_14
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_13
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_12
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_11
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_10
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_9
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_8
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_7
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_6
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_5
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_4
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_3
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_2
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_1
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|BoCong_1_48bit:inst|BoCong_48bit:inst|FA_48bit:Bo_Cong_48bit|FA_1bit:FA_0
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|ALU_48bit:inst19|AND_48bit:ALU_AND
S[0] <= and2_0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= and2_1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= and2_2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= and2_3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= and2_4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= and2_5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= and2_6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= and2_7.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= and2_8.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= and2_9.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= and2_10.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= and2_11.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= and2_12.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= and2_13.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= and2_14.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= and2_15.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= and2_16.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= and2_17.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= and2_18.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= and2_19.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= and2_20.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= and2_21.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= and2_22.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= and2_23.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= and2_24.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= and2_25.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= and2_26.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= and2_27.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= and2_28.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= and2_29.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= and2_30.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= and2_31.DB_MAX_OUTPUT_PORT_TYPE
S[32] <= and2_32.DB_MAX_OUTPUT_PORT_TYPE
S[33] <= and2_33.DB_MAX_OUTPUT_PORT_TYPE
S[34] <= and2_34.DB_MAX_OUTPUT_PORT_TYPE
S[35] <= and2_35.DB_MAX_OUTPUT_PORT_TYPE
S[36] <= and2_36.DB_MAX_OUTPUT_PORT_TYPE
S[37] <= and2_37.DB_MAX_OUTPUT_PORT_TYPE
S[38] <= and2_38.DB_MAX_OUTPUT_PORT_TYPE
S[39] <= and2_39.DB_MAX_OUTPUT_PORT_TYPE
S[40] <= and2_40.DB_MAX_OUTPUT_PORT_TYPE
S[41] <= and2_41.DB_MAX_OUTPUT_PORT_TYPE
S[42] <= and2_42.DB_MAX_OUTPUT_PORT_TYPE
S[43] <= and2_43.DB_MAX_OUTPUT_PORT_TYPE
S[44] <= and2_44.DB_MAX_OUTPUT_PORT_TYPE
S[45] <= and2_45.DB_MAX_OUTPUT_PORT_TYPE
S[46] <= and2_46.DB_MAX_OUTPUT_PORT_TYPE
S[47] <= and2_47.DB_MAX_OUTPUT_PORT_TYPE
A[0] => and2_0.IN0
A[1] => and2_1.IN0
A[2] => and2_2.IN0
A[3] => and2_3.IN0
A[4] => and2_4.IN0
A[5] => and2_5.IN0
A[6] => and2_6.IN0
A[7] => and2_7.IN0
A[8] => and2_8.IN0
A[9] => and2_9.IN0
A[10] => and2_10.IN0
A[11] => and2_11.IN0
A[12] => and2_12.IN0
A[13] => and2_13.IN0
A[14] => and2_14.IN0
A[15] => and2_15.IN0
A[16] => and2_16.IN0
A[17] => and2_17.IN0
A[18] => and2_18.IN0
A[19] => and2_19.IN0
A[20] => and2_20.IN0
A[21] => and2_21.IN0
A[22] => and2_22.IN0
A[23] => and2_23.IN0
A[24] => and2_24.IN0
A[25] => and2_25.IN0
A[26] => and2_26.IN0
A[27] => and2_27.IN0
A[28] => and2_28.IN0
A[29] => and2_29.IN0
A[30] => and2_30.IN0
A[31] => and2_31.IN0
A[32] => and2_32.IN0
A[33] => and2_33.IN0
A[34] => and2_34.IN0
A[35] => and2_35.IN0
A[36] => and2_36.IN0
A[37] => and2_37.IN0
A[38] => and2_38.IN0
A[39] => and2_39.IN0
A[40] => and2_40.IN0
A[41] => and2_41.IN0
A[42] => and2_42.IN0
A[43] => and2_43.IN0
A[44] => and2_44.IN0
A[45] => and2_45.IN0
A[46] => and2_46.IN0
A[47] => and2_47.IN0
B[0] => and2_0.IN1
B[1] => and2_1.IN1
B[2] => and2_2.IN1
B[3] => and2_3.IN1
B[4] => and2_4.IN1
B[5] => and2_5.IN1
B[6] => and2_6.IN1
B[7] => and2_7.IN1
B[8] => and2_8.IN1
B[9] => and2_9.IN1
B[10] => and2_10.IN1
B[11] => and2_11.IN1
B[12] => and2_12.IN1
B[13] => and2_13.IN1
B[14] => and2_14.IN1
B[15] => and2_15.IN1
B[16] => and2_16.IN1
B[17] => and2_17.IN1
B[18] => and2_18.IN1
B[19] => and2_19.IN1
B[20] => and2_20.IN1
B[21] => and2_21.IN1
B[22] => and2_22.IN1
B[23] => and2_23.IN1
B[24] => and2_24.IN1
B[25] => and2_25.IN1
B[26] => and2_26.IN1
B[27] => and2_27.IN1
B[28] => and2_28.IN1
B[29] => and2_29.IN1
B[30] => and2_30.IN1
B[31] => and2_31.IN1
B[32] => and2_32.IN1
B[33] => and2_33.IN1
B[34] => and2_34.IN1
B[35] => and2_35.IN1
B[36] => and2_36.IN1
B[37] => and2_37.IN1
B[38] => and2_38.IN1
B[39] => and2_39.IN1
B[40] => and2_40.IN1
B[41] => and2_41.IN1
B[42] => and2_42.IN1
B[43] => and2_43.IN1
B[44] => and2_44.IN1
B[45] => and2_45.IN1
B[46] => and2_46.IN1
B[47] => and2_47.IN1


|Exponent|Mantissa:inst5|Register4_48bit:inst14
A_data[0] <= Mux4to1_48bit:inst6.Y[0]
A_data[1] <= Mux4to1_48bit:inst6.Y[1]
A_data[2] <= Mux4to1_48bit:inst6.Y[2]
A_data[3] <= Mux4to1_48bit:inst6.Y[3]
A_data[4] <= Mux4to1_48bit:inst6.Y[4]
A_data[5] <= Mux4to1_48bit:inst6.Y[5]
A_data[6] <= Mux4to1_48bit:inst6.Y[6]
A_data[7] <= Mux4to1_48bit:inst6.Y[7]
A_data[8] <= Mux4to1_48bit:inst6.Y[8]
A_data[9] <= Mux4to1_48bit:inst6.Y[9]
A_data[10] <= Mux4to1_48bit:inst6.Y[10]
A_data[11] <= Mux4to1_48bit:inst6.Y[11]
A_data[12] <= Mux4to1_48bit:inst6.Y[12]
A_data[13] <= Mux4to1_48bit:inst6.Y[13]
A_data[14] <= Mux4to1_48bit:inst6.Y[14]
A_data[15] <= Mux4to1_48bit:inst6.Y[15]
A_data[16] <= Mux4to1_48bit:inst6.Y[16]
A_data[17] <= Mux4to1_48bit:inst6.Y[17]
A_data[18] <= Mux4to1_48bit:inst6.Y[18]
A_data[19] <= Mux4to1_48bit:inst6.Y[19]
A_data[20] <= Mux4to1_48bit:inst6.Y[20]
A_data[21] <= Mux4to1_48bit:inst6.Y[21]
A_data[22] <= Mux4to1_48bit:inst6.Y[22]
A_data[23] <= Mux4to1_48bit:inst6.Y[23]
A_data[24] <= Mux4to1_48bit:inst6.Y[24]
A_data[25] <= Mux4to1_48bit:inst6.Y[25]
A_data[26] <= Mux4to1_48bit:inst6.Y[26]
A_data[27] <= Mux4to1_48bit:inst6.Y[27]
A_data[28] <= Mux4to1_48bit:inst6.Y[28]
A_data[29] <= Mux4to1_48bit:inst6.Y[29]
A_data[30] <= Mux4to1_48bit:inst6.Y[30]
A_data[31] <= Mux4to1_48bit:inst6.Y[31]
A_data[32] <= Mux4to1_48bit:inst6.Y[32]
A_data[33] <= Mux4to1_48bit:inst6.Y[33]
A_data[34] <= Mux4to1_48bit:inst6.Y[34]
A_data[35] <= Mux4to1_48bit:inst6.Y[35]
A_data[36] <= Mux4to1_48bit:inst6.Y[36]
A_data[37] <= Mux4to1_48bit:inst6.Y[37]
A_data[38] <= Mux4to1_48bit:inst6.Y[38]
A_data[39] <= Mux4to1_48bit:inst6.Y[39]
A_data[40] <= Mux4to1_48bit:inst6.Y[40]
A_data[41] <= Mux4to1_48bit:inst6.Y[41]
A_data[42] <= Mux4to1_48bit:inst6.Y[42]
A_data[43] <= Mux4to1_48bit:inst6.Y[43]
A_data[44] <= Mux4to1_48bit:inst6.Y[44]
A_data[45] <= Mux4to1_48bit:inst6.Y[45]
A_data[46] <= Mux4to1_48bit:inst6.Y[46]
A_data[47] <= Mux4to1_48bit:inst6.Y[47]
RA_addr[0] => Mux4to1_48bit:inst6.S0
RA_addr[1] => Mux4to1_48bit:inst6.S1
WE => decoder:inst4.WE
W_addr[0] => decoder:inst4.I[0]
W_addr[1] => decoder:inst4.I[1]
CLK => Register48bit:inst.CLK
CLK => Register48bit:inst1.CLK
CLK => Register48bit:inst2.CLK
CLK => Register48bit:inst3.CLK
Input[0] => Register48bit:inst.Input[0]
Input[0] => Register48bit:inst1.Input[0]
Input[0] => Register48bit:inst2.Input[0]
Input[0] => Register48bit:inst3.Input[0]
Input[1] => Register48bit:inst.Input[1]
Input[1] => Register48bit:inst1.Input[1]
Input[1] => Register48bit:inst2.Input[1]
Input[1] => Register48bit:inst3.Input[1]
Input[2] => Register48bit:inst.Input[2]
Input[2] => Register48bit:inst1.Input[2]
Input[2] => Register48bit:inst2.Input[2]
Input[2] => Register48bit:inst3.Input[2]
Input[3] => Register48bit:inst.Input[3]
Input[3] => Register48bit:inst1.Input[3]
Input[3] => Register48bit:inst2.Input[3]
Input[3] => Register48bit:inst3.Input[3]
Input[4] => Register48bit:inst.Input[4]
Input[4] => Register48bit:inst1.Input[4]
Input[4] => Register48bit:inst2.Input[4]
Input[4] => Register48bit:inst3.Input[4]
Input[5] => Register48bit:inst.Input[5]
Input[5] => Register48bit:inst1.Input[5]
Input[5] => Register48bit:inst2.Input[5]
Input[5] => Register48bit:inst3.Input[5]
Input[6] => Register48bit:inst.Input[6]
Input[6] => Register48bit:inst1.Input[6]
Input[6] => Register48bit:inst2.Input[6]
Input[6] => Register48bit:inst3.Input[6]
Input[7] => Register48bit:inst.Input[7]
Input[7] => Register48bit:inst1.Input[7]
Input[7] => Register48bit:inst2.Input[7]
Input[7] => Register48bit:inst3.Input[7]
Input[8] => Register48bit:inst.Input[8]
Input[8] => Register48bit:inst1.Input[8]
Input[8] => Register48bit:inst2.Input[8]
Input[8] => Register48bit:inst3.Input[8]
Input[9] => Register48bit:inst.Input[9]
Input[9] => Register48bit:inst1.Input[9]
Input[9] => Register48bit:inst2.Input[9]
Input[9] => Register48bit:inst3.Input[9]
Input[10] => Register48bit:inst.Input[10]
Input[10] => Register48bit:inst1.Input[10]
Input[10] => Register48bit:inst2.Input[10]
Input[10] => Register48bit:inst3.Input[10]
Input[11] => Register48bit:inst.Input[11]
Input[11] => Register48bit:inst1.Input[11]
Input[11] => Register48bit:inst2.Input[11]
Input[11] => Register48bit:inst3.Input[11]
Input[12] => Register48bit:inst.Input[12]
Input[12] => Register48bit:inst1.Input[12]
Input[12] => Register48bit:inst2.Input[12]
Input[12] => Register48bit:inst3.Input[12]
Input[13] => Register48bit:inst.Input[13]
Input[13] => Register48bit:inst1.Input[13]
Input[13] => Register48bit:inst2.Input[13]
Input[13] => Register48bit:inst3.Input[13]
Input[14] => Register48bit:inst.Input[14]
Input[14] => Register48bit:inst1.Input[14]
Input[14] => Register48bit:inst2.Input[14]
Input[14] => Register48bit:inst3.Input[14]
Input[15] => Register48bit:inst.Input[15]
Input[15] => Register48bit:inst1.Input[15]
Input[15] => Register48bit:inst2.Input[15]
Input[15] => Register48bit:inst3.Input[15]
Input[16] => Register48bit:inst.Input[16]
Input[16] => Register48bit:inst1.Input[16]
Input[16] => Register48bit:inst2.Input[16]
Input[16] => Register48bit:inst3.Input[16]
Input[17] => Register48bit:inst.Input[17]
Input[17] => Register48bit:inst1.Input[17]
Input[17] => Register48bit:inst2.Input[17]
Input[17] => Register48bit:inst3.Input[17]
Input[18] => Register48bit:inst.Input[18]
Input[18] => Register48bit:inst1.Input[18]
Input[18] => Register48bit:inst2.Input[18]
Input[18] => Register48bit:inst3.Input[18]
Input[19] => Register48bit:inst.Input[19]
Input[19] => Register48bit:inst1.Input[19]
Input[19] => Register48bit:inst2.Input[19]
Input[19] => Register48bit:inst3.Input[19]
Input[20] => Register48bit:inst.Input[20]
Input[20] => Register48bit:inst1.Input[20]
Input[20] => Register48bit:inst2.Input[20]
Input[20] => Register48bit:inst3.Input[20]
Input[21] => Register48bit:inst.Input[21]
Input[21] => Register48bit:inst1.Input[21]
Input[21] => Register48bit:inst2.Input[21]
Input[21] => Register48bit:inst3.Input[21]
Input[22] => Register48bit:inst.Input[22]
Input[22] => Register48bit:inst1.Input[22]
Input[22] => Register48bit:inst2.Input[22]
Input[22] => Register48bit:inst3.Input[22]
Input[23] => Register48bit:inst.Input[23]
Input[23] => Register48bit:inst1.Input[23]
Input[23] => Register48bit:inst2.Input[23]
Input[23] => Register48bit:inst3.Input[23]
Input[24] => Register48bit:inst.Input[24]
Input[24] => Register48bit:inst1.Input[24]
Input[24] => Register48bit:inst2.Input[24]
Input[24] => Register48bit:inst3.Input[24]
Input[25] => Register48bit:inst.Input[25]
Input[25] => Register48bit:inst1.Input[25]
Input[25] => Register48bit:inst2.Input[25]
Input[25] => Register48bit:inst3.Input[25]
Input[26] => Register48bit:inst.Input[26]
Input[26] => Register48bit:inst1.Input[26]
Input[26] => Register48bit:inst2.Input[26]
Input[26] => Register48bit:inst3.Input[26]
Input[27] => Register48bit:inst.Input[27]
Input[27] => Register48bit:inst1.Input[27]
Input[27] => Register48bit:inst2.Input[27]
Input[27] => Register48bit:inst3.Input[27]
Input[28] => Register48bit:inst.Input[28]
Input[28] => Register48bit:inst1.Input[28]
Input[28] => Register48bit:inst2.Input[28]
Input[28] => Register48bit:inst3.Input[28]
Input[29] => Register48bit:inst.Input[29]
Input[29] => Register48bit:inst1.Input[29]
Input[29] => Register48bit:inst2.Input[29]
Input[29] => Register48bit:inst3.Input[29]
Input[30] => Register48bit:inst.Input[30]
Input[30] => Register48bit:inst1.Input[30]
Input[30] => Register48bit:inst2.Input[30]
Input[30] => Register48bit:inst3.Input[30]
Input[31] => Register48bit:inst.Input[31]
Input[31] => Register48bit:inst1.Input[31]
Input[31] => Register48bit:inst2.Input[31]
Input[31] => Register48bit:inst3.Input[31]
Input[32] => Register48bit:inst.Input[32]
Input[32] => Register48bit:inst1.Input[32]
Input[32] => Register48bit:inst2.Input[32]
Input[32] => Register48bit:inst3.Input[32]
Input[33] => Register48bit:inst.Input[33]
Input[33] => Register48bit:inst1.Input[33]
Input[33] => Register48bit:inst2.Input[33]
Input[33] => Register48bit:inst3.Input[33]
Input[34] => Register48bit:inst.Input[34]
Input[34] => Register48bit:inst1.Input[34]
Input[34] => Register48bit:inst2.Input[34]
Input[34] => Register48bit:inst3.Input[34]
Input[35] => Register48bit:inst.Input[35]
Input[35] => Register48bit:inst1.Input[35]
Input[35] => Register48bit:inst2.Input[35]
Input[35] => Register48bit:inst3.Input[35]
Input[36] => Register48bit:inst.Input[36]
Input[36] => Register48bit:inst1.Input[36]
Input[36] => Register48bit:inst2.Input[36]
Input[36] => Register48bit:inst3.Input[36]
Input[37] => Register48bit:inst.Input[37]
Input[37] => Register48bit:inst1.Input[37]
Input[37] => Register48bit:inst2.Input[37]
Input[37] => Register48bit:inst3.Input[37]
Input[38] => Register48bit:inst.Input[38]
Input[38] => Register48bit:inst1.Input[38]
Input[38] => Register48bit:inst2.Input[38]
Input[38] => Register48bit:inst3.Input[38]
Input[39] => Register48bit:inst.Input[39]
Input[39] => Register48bit:inst1.Input[39]
Input[39] => Register48bit:inst2.Input[39]
Input[39] => Register48bit:inst3.Input[39]
Input[40] => Register48bit:inst.Input[40]
Input[40] => Register48bit:inst1.Input[40]
Input[40] => Register48bit:inst2.Input[40]
Input[40] => Register48bit:inst3.Input[40]
Input[41] => Register48bit:inst.Input[41]
Input[41] => Register48bit:inst1.Input[41]
Input[41] => Register48bit:inst2.Input[41]
Input[41] => Register48bit:inst3.Input[41]
Input[42] => Register48bit:inst.Input[42]
Input[42] => Register48bit:inst1.Input[42]
Input[42] => Register48bit:inst2.Input[42]
Input[42] => Register48bit:inst3.Input[42]
Input[43] => Register48bit:inst.Input[43]
Input[43] => Register48bit:inst1.Input[43]
Input[43] => Register48bit:inst2.Input[43]
Input[43] => Register48bit:inst3.Input[43]
Input[44] => Register48bit:inst.Input[44]
Input[44] => Register48bit:inst1.Input[44]
Input[44] => Register48bit:inst2.Input[44]
Input[44] => Register48bit:inst3.Input[44]
Input[45] => Register48bit:inst.Input[45]
Input[45] => Register48bit:inst1.Input[45]
Input[45] => Register48bit:inst2.Input[45]
Input[45] => Register48bit:inst3.Input[45]
Input[46] => Register48bit:inst.Input[46]
Input[46] => Register48bit:inst1.Input[46]
Input[46] => Register48bit:inst2.Input[46]
Input[46] => Register48bit:inst3.Input[46]
Input[47] => Register48bit:inst.Input[47]
Input[47] => Register48bit:inst1.Input[47]
Input[47] => Register48bit:inst2.Input[47]
Input[47] => Register48bit:inst3.Input[47]
B_data[0] <= Mux4to1_48bit:inst100.Y[0]
B_data[1] <= Mux4to1_48bit:inst100.Y[1]
B_data[2] <= Mux4to1_48bit:inst100.Y[2]
B_data[3] <= Mux4to1_48bit:inst100.Y[3]
B_data[4] <= Mux4to1_48bit:inst100.Y[4]
B_data[5] <= Mux4to1_48bit:inst100.Y[5]
B_data[6] <= Mux4to1_48bit:inst100.Y[6]
B_data[7] <= Mux4to1_48bit:inst100.Y[7]
B_data[8] <= Mux4to1_48bit:inst100.Y[8]
B_data[9] <= Mux4to1_48bit:inst100.Y[9]
B_data[10] <= Mux4to1_48bit:inst100.Y[10]
B_data[11] <= Mux4to1_48bit:inst100.Y[11]
B_data[12] <= Mux4to1_48bit:inst100.Y[12]
B_data[13] <= Mux4to1_48bit:inst100.Y[13]
B_data[14] <= Mux4to1_48bit:inst100.Y[14]
B_data[15] <= Mux4to1_48bit:inst100.Y[15]
B_data[16] <= Mux4to1_48bit:inst100.Y[16]
B_data[17] <= Mux4to1_48bit:inst100.Y[17]
B_data[18] <= Mux4to1_48bit:inst100.Y[18]
B_data[19] <= Mux4to1_48bit:inst100.Y[19]
B_data[20] <= Mux4to1_48bit:inst100.Y[20]
B_data[21] <= Mux4to1_48bit:inst100.Y[21]
B_data[22] <= Mux4to1_48bit:inst100.Y[22]
B_data[23] <= Mux4to1_48bit:inst100.Y[23]
B_data[24] <= Mux4to1_48bit:inst100.Y[24]
B_data[25] <= Mux4to1_48bit:inst100.Y[25]
B_data[26] <= Mux4to1_48bit:inst100.Y[26]
B_data[27] <= Mux4to1_48bit:inst100.Y[27]
B_data[28] <= Mux4to1_48bit:inst100.Y[28]
B_data[29] <= Mux4to1_48bit:inst100.Y[29]
B_data[30] <= Mux4to1_48bit:inst100.Y[30]
B_data[31] <= Mux4to1_48bit:inst100.Y[31]
B_data[32] <= Mux4to1_48bit:inst100.Y[32]
B_data[33] <= Mux4to1_48bit:inst100.Y[33]
B_data[34] <= Mux4to1_48bit:inst100.Y[34]
B_data[35] <= Mux4to1_48bit:inst100.Y[35]
B_data[36] <= Mux4to1_48bit:inst100.Y[36]
B_data[37] <= Mux4to1_48bit:inst100.Y[37]
B_data[38] <= Mux4to1_48bit:inst100.Y[38]
B_data[39] <= Mux4to1_48bit:inst100.Y[39]
B_data[40] <= Mux4to1_48bit:inst100.Y[40]
B_data[41] <= Mux4to1_48bit:inst100.Y[41]
B_data[42] <= Mux4to1_48bit:inst100.Y[42]
B_data[43] <= Mux4to1_48bit:inst100.Y[43]
B_data[44] <= Mux4to1_48bit:inst100.Y[44]
B_data[45] <= Mux4to1_48bit:inst100.Y[45]
B_data[46] <= Mux4to1_48bit:inst100.Y[46]
B_data[47] <= Mux4to1_48bit:inst100.Y[47]
RB_addr[0] => Mux4to1_48bit:inst100.S0
RB_addr[1] => Mux4to1_48bit:inst100.S1
C_data[0] <= Mux4to1_48bit:inst70.Y[0]
C_data[1] <= Mux4to1_48bit:inst70.Y[1]
C_data[2] <= Mux4to1_48bit:inst70.Y[2]
C_data[3] <= Mux4to1_48bit:inst70.Y[3]
C_data[4] <= Mux4to1_48bit:inst70.Y[4]
C_data[5] <= Mux4to1_48bit:inst70.Y[5]
C_data[6] <= Mux4to1_48bit:inst70.Y[6]
C_data[7] <= Mux4to1_48bit:inst70.Y[7]
C_data[8] <= Mux4to1_48bit:inst70.Y[8]
C_data[9] <= Mux4to1_48bit:inst70.Y[9]
C_data[10] <= Mux4to1_48bit:inst70.Y[10]
C_data[11] <= Mux4to1_48bit:inst70.Y[11]
C_data[12] <= Mux4to1_48bit:inst70.Y[12]
C_data[13] <= Mux4to1_48bit:inst70.Y[13]
C_data[14] <= Mux4to1_48bit:inst70.Y[14]
C_data[15] <= Mux4to1_48bit:inst70.Y[15]
C_data[16] <= Mux4to1_48bit:inst70.Y[16]
C_data[17] <= Mux4to1_48bit:inst70.Y[17]
C_data[18] <= Mux4to1_48bit:inst70.Y[18]
C_data[19] <= Mux4to1_48bit:inst70.Y[19]
C_data[20] <= Mux4to1_48bit:inst70.Y[20]
C_data[21] <= Mux4to1_48bit:inst70.Y[21]
C_data[22] <= Mux4to1_48bit:inst70.Y[22]
C_data[23] <= Mux4to1_48bit:inst70.Y[23]
C_data[24] <= Mux4to1_48bit:inst70.Y[24]
C_data[25] <= Mux4to1_48bit:inst70.Y[25]
C_data[26] <= Mux4to1_48bit:inst70.Y[26]
C_data[27] <= Mux4to1_48bit:inst70.Y[27]
C_data[28] <= Mux4to1_48bit:inst70.Y[28]
C_data[29] <= Mux4to1_48bit:inst70.Y[29]
C_data[30] <= Mux4to1_48bit:inst70.Y[30]
C_data[31] <= Mux4to1_48bit:inst70.Y[31]
C_data[32] <= Mux4to1_48bit:inst70.Y[32]
C_data[33] <= Mux4to1_48bit:inst70.Y[33]
C_data[34] <= Mux4to1_48bit:inst70.Y[34]
C_data[35] <= Mux4to1_48bit:inst70.Y[35]
C_data[36] <= Mux4to1_48bit:inst70.Y[36]
C_data[37] <= Mux4to1_48bit:inst70.Y[37]
C_data[38] <= Mux4to1_48bit:inst70.Y[38]
C_data[39] <= Mux4to1_48bit:inst70.Y[39]
C_data[40] <= Mux4to1_48bit:inst70.Y[40]
C_data[41] <= Mux4to1_48bit:inst70.Y[41]
C_data[42] <= Mux4to1_48bit:inst70.Y[42]
C_data[43] <= Mux4to1_48bit:inst70.Y[43]
C_data[44] <= Mux4to1_48bit:inst70.Y[44]
C_data[45] <= Mux4to1_48bit:inst70.Y[45]
C_data[46] <= Mux4to1_48bit:inst70.Y[46]
C_data[47] <= Mux4to1_48bit:inst70.Y[47]
RC_addr[0] => Mux4to1_48bit:inst70.S0
RC_addr[1] => Mux4to1_48bit:inst70.S1


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6
Y[0] <= Mux2to1_48bit:inst1.Y[0]
Y[1] <= Mux2to1_48bit:inst1.Y[1]
Y[2] <= Mux2to1_48bit:inst1.Y[2]
Y[3] <= Mux2to1_48bit:inst1.Y[3]
Y[4] <= Mux2to1_48bit:inst1.Y[4]
Y[5] <= Mux2to1_48bit:inst1.Y[5]
Y[6] <= Mux2to1_48bit:inst1.Y[6]
Y[7] <= Mux2to1_48bit:inst1.Y[7]
Y[8] <= Mux2to1_48bit:inst1.Y[8]
Y[9] <= Mux2to1_48bit:inst1.Y[9]
Y[10] <= Mux2to1_48bit:inst1.Y[10]
Y[11] <= Mux2to1_48bit:inst1.Y[11]
Y[12] <= Mux2to1_48bit:inst1.Y[12]
Y[13] <= Mux2to1_48bit:inst1.Y[13]
Y[14] <= Mux2to1_48bit:inst1.Y[14]
Y[15] <= Mux2to1_48bit:inst1.Y[15]
Y[16] <= Mux2to1_48bit:inst1.Y[16]
Y[17] <= Mux2to1_48bit:inst1.Y[17]
Y[18] <= Mux2to1_48bit:inst1.Y[18]
Y[19] <= Mux2to1_48bit:inst1.Y[19]
Y[20] <= Mux2to1_48bit:inst1.Y[20]
Y[21] <= Mux2to1_48bit:inst1.Y[21]
Y[22] <= Mux2to1_48bit:inst1.Y[22]
Y[23] <= Mux2to1_48bit:inst1.Y[23]
Y[24] <= Mux2to1_48bit:inst1.Y[24]
Y[25] <= Mux2to1_48bit:inst1.Y[25]
Y[26] <= Mux2to1_48bit:inst1.Y[26]
Y[27] <= Mux2to1_48bit:inst1.Y[27]
Y[28] <= Mux2to1_48bit:inst1.Y[28]
Y[29] <= Mux2to1_48bit:inst1.Y[29]
Y[30] <= Mux2to1_48bit:inst1.Y[30]
Y[31] <= Mux2to1_48bit:inst1.Y[31]
Y[32] <= Mux2to1_48bit:inst1.Y[32]
Y[33] <= Mux2to1_48bit:inst1.Y[33]
Y[34] <= Mux2to1_48bit:inst1.Y[34]
Y[35] <= Mux2to1_48bit:inst1.Y[35]
Y[36] <= Mux2to1_48bit:inst1.Y[36]
Y[37] <= Mux2to1_48bit:inst1.Y[37]
Y[38] <= Mux2to1_48bit:inst1.Y[38]
Y[39] <= Mux2to1_48bit:inst1.Y[39]
Y[40] <= Mux2to1_48bit:inst1.Y[40]
Y[41] <= Mux2to1_48bit:inst1.Y[41]
Y[42] <= Mux2to1_48bit:inst1.Y[42]
Y[43] <= Mux2to1_48bit:inst1.Y[43]
Y[44] <= Mux2to1_48bit:inst1.Y[44]
Y[45] <= Mux2to1_48bit:inst1.Y[45]
Y[46] <= Mux2to1_48bit:inst1.Y[46]
Y[47] <= Mux2to1_48bit:inst1.Y[47]
S1 => Mux2to1_48bit:inst1.S
S0 => Mux2to1_48bit:inst.S
S0 => Mux2to1_48bit:inst2.S
D0[0] => Mux2to1_48bit:inst.D0[0]
D0[1] => Mux2to1_48bit:inst.D0[1]
D0[2] => Mux2to1_48bit:inst.D0[2]
D0[3] => Mux2to1_48bit:inst.D0[3]
D0[4] => Mux2to1_48bit:inst.D0[4]
D0[5] => Mux2to1_48bit:inst.D0[5]
D0[6] => Mux2to1_48bit:inst.D0[6]
D0[7] => Mux2to1_48bit:inst.D0[7]
D0[8] => Mux2to1_48bit:inst.D0[8]
D0[9] => Mux2to1_48bit:inst.D0[9]
D0[10] => Mux2to1_48bit:inst.D0[10]
D0[11] => Mux2to1_48bit:inst.D0[11]
D0[12] => Mux2to1_48bit:inst.D0[12]
D0[13] => Mux2to1_48bit:inst.D0[13]
D0[14] => Mux2to1_48bit:inst.D0[14]
D0[15] => Mux2to1_48bit:inst.D0[15]
D0[16] => Mux2to1_48bit:inst.D0[16]
D0[17] => Mux2to1_48bit:inst.D0[17]
D0[18] => Mux2to1_48bit:inst.D0[18]
D0[19] => Mux2to1_48bit:inst.D0[19]
D0[20] => Mux2to1_48bit:inst.D0[20]
D0[21] => Mux2to1_48bit:inst.D0[21]
D0[22] => Mux2to1_48bit:inst.D0[22]
D0[23] => Mux2to1_48bit:inst.D0[23]
D0[24] => Mux2to1_48bit:inst.D0[24]
D0[25] => Mux2to1_48bit:inst.D0[25]
D0[26] => Mux2to1_48bit:inst.D0[26]
D0[27] => Mux2to1_48bit:inst.D0[27]
D0[28] => Mux2to1_48bit:inst.D0[28]
D0[29] => Mux2to1_48bit:inst.D0[29]
D0[30] => Mux2to1_48bit:inst.D0[30]
D0[31] => Mux2to1_48bit:inst.D0[31]
D0[32] => Mux2to1_48bit:inst.D0[32]
D0[33] => Mux2to1_48bit:inst.D0[33]
D0[34] => Mux2to1_48bit:inst.D0[34]
D0[35] => Mux2to1_48bit:inst.D0[35]
D0[36] => Mux2to1_48bit:inst.D0[36]
D0[37] => Mux2to1_48bit:inst.D0[37]
D0[38] => Mux2to1_48bit:inst.D0[38]
D0[39] => Mux2to1_48bit:inst.D0[39]
D0[40] => Mux2to1_48bit:inst.D0[40]
D0[41] => Mux2to1_48bit:inst.D0[41]
D0[42] => Mux2to1_48bit:inst.D0[42]
D0[43] => Mux2to1_48bit:inst.D0[43]
D0[44] => Mux2to1_48bit:inst.D0[44]
D0[45] => Mux2to1_48bit:inst.D0[45]
D0[46] => Mux2to1_48bit:inst.D0[46]
D0[47] => Mux2to1_48bit:inst.D0[47]
D1[0] => Mux2to1_48bit:inst.D1[0]
D1[1] => Mux2to1_48bit:inst.D1[1]
D1[2] => Mux2to1_48bit:inst.D1[2]
D1[3] => Mux2to1_48bit:inst.D1[3]
D1[4] => Mux2to1_48bit:inst.D1[4]
D1[5] => Mux2to1_48bit:inst.D1[5]
D1[6] => Mux2to1_48bit:inst.D1[6]
D1[7] => Mux2to1_48bit:inst.D1[7]
D1[8] => Mux2to1_48bit:inst.D1[8]
D1[9] => Mux2to1_48bit:inst.D1[9]
D1[10] => Mux2to1_48bit:inst.D1[10]
D1[11] => Mux2to1_48bit:inst.D1[11]
D1[12] => Mux2to1_48bit:inst.D1[12]
D1[13] => Mux2to1_48bit:inst.D1[13]
D1[14] => Mux2to1_48bit:inst.D1[14]
D1[15] => Mux2to1_48bit:inst.D1[15]
D1[16] => Mux2to1_48bit:inst.D1[16]
D1[17] => Mux2to1_48bit:inst.D1[17]
D1[18] => Mux2to1_48bit:inst.D1[18]
D1[19] => Mux2to1_48bit:inst.D1[19]
D1[20] => Mux2to1_48bit:inst.D1[20]
D1[21] => Mux2to1_48bit:inst.D1[21]
D1[22] => Mux2to1_48bit:inst.D1[22]
D1[23] => Mux2to1_48bit:inst.D1[23]
D1[24] => Mux2to1_48bit:inst.D1[24]
D1[25] => Mux2to1_48bit:inst.D1[25]
D1[26] => Mux2to1_48bit:inst.D1[26]
D1[27] => Mux2to1_48bit:inst.D1[27]
D1[28] => Mux2to1_48bit:inst.D1[28]
D1[29] => Mux2to1_48bit:inst.D1[29]
D1[30] => Mux2to1_48bit:inst.D1[30]
D1[31] => Mux2to1_48bit:inst.D1[31]
D1[32] => Mux2to1_48bit:inst.D1[32]
D1[33] => Mux2to1_48bit:inst.D1[33]
D1[34] => Mux2to1_48bit:inst.D1[34]
D1[35] => Mux2to1_48bit:inst.D1[35]
D1[36] => Mux2to1_48bit:inst.D1[36]
D1[37] => Mux2to1_48bit:inst.D1[37]
D1[38] => Mux2to1_48bit:inst.D1[38]
D1[39] => Mux2to1_48bit:inst.D1[39]
D1[40] => Mux2to1_48bit:inst.D1[40]
D1[41] => Mux2to1_48bit:inst.D1[41]
D1[42] => Mux2to1_48bit:inst.D1[42]
D1[43] => Mux2to1_48bit:inst.D1[43]
D1[44] => Mux2to1_48bit:inst.D1[44]
D1[45] => Mux2to1_48bit:inst.D1[45]
D1[46] => Mux2to1_48bit:inst.D1[46]
D1[47] => Mux2to1_48bit:inst.D1[47]
D2[0] => Mux2to1_48bit:inst2.D0[0]
D2[1] => Mux2to1_48bit:inst2.D0[1]
D2[2] => Mux2to1_48bit:inst2.D0[2]
D2[3] => Mux2to1_48bit:inst2.D0[3]
D2[4] => Mux2to1_48bit:inst2.D0[4]
D2[5] => Mux2to1_48bit:inst2.D0[5]
D2[6] => Mux2to1_48bit:inst2.D0[6]
D2[7] => Mux2to1_48bit:inst2.D0[7]
D2[8] => Mux2to1_48bit:inst2.D0[8]
D2[9] => Mux2to1_48bit:inst2.D0[9]
D2[10] => Mux2to1_48bit:inst2.D0[10]
D2[11] => Mux2to1_48bit:inst2.D0[11]
D2[12] => Mux2to1_48bit:inst2.D0[12]
D2[13] => Mux2to1_48bit:inst2.D0[13]
D2[14] => Mux2to1_48bit:inst2.D0[14]
D2[15] => Mux2to1_48bit:inst2.D0[15]
D2[16] => Mux2to1_48bit:inst2.D0[16]
D2[17] => Mux2to1_48bit:inst2.D0[17]
D2[18] => Mux2to1_48bit:inst2.D0[18]
D2[19] => Mux2to1_48bit:inst2.D0[19]
D2[20] => Mux2to1_48bit:inst2.D0[20]
D2[21] => Mux2to1_48bit:inst2.D0[21]
D2[22] => Mux2to1_48bit:inst2.D0[22]
D2[23] => Mux2to1_48bit:inst2.D0[23]
D2[24] => Mux2to1_48bit:inst2.D0[24]
D2[25] => Mux2to1_48bit:inst2.D0[25]
D2[26] => Mux2to1_48bit:inst2.D0[26]
D2[27] => Mux2to1_48bit:inst2.D0[27]
D2[28] => Mux2to1_48bit:inst2.D0[28]
D2[29] => Mux2to1_48bit:inst2.D0[29]
D2[30] => Mux2to1_48bit:inst2.D0[30]
D2[31] => Mux2to1_48bit:inst2.D0[31]
D2[32] => Mux2to1_48bit:inst2.D0[32]
D2[33] => Mux2to1_48bit:inst2.D0[33]
D2[34] => Mux2to1_48bit:inst2.D0[34]
D2[35] => Mux2to1_48bit:inst2.D0[35]
D2[36] => Mux2to1_48bit:inst2.D0[36]
D2[37] => Mux2to1_48bit:inst2.D0[37]
D2[38] => Mux2to1_48bit:inst2.D0[38]
D2[39] => Mux2to1_48bit:inst2.D0[39]
D2[40] => Mux2to1_48bit:inst2.D0[40]
D2[41] => Mux2to1_48bit:inst2.D0[41]
D2[42] => Mux2to1_48bit:inst2.D0[42]
D2[43] => Mux2to1_48bit:inst2.D0[43]
D2[44] => Mux2to1_48bit:inst2.D0[44]
D2[45] => Mux2to1_48bit:inst2.D0[45]
D2[46] => Mux2to1_48bit:inst2.D0[46]
D2[47] => Mux2to1_48bit:inst2.D0[47]
D3[0] => Mux2to1_48bit:inst2.D1[0]
D3[1] => Mux2to1_48bit:inst2.D1[1]
D3[2] => Mux2to1_48bit:inst2.D1[2]
D3[3] => Mux2to1_48bit:inst2.D1[3]
D3[4] => Mux2to1_48bit:inst2.D1[4]
D3[5] => Mux2to1_48bit:inst2.D1[5]
D3[6] => Mux2to1_48bit:inst2.D1[6]
D3[7] => Mux2to1_48bit:inst2.D1[7]
D3[8] => Mux2to1_48bit:inst2.D1[8]
D3[9] => Mux2to1_48bit:inst2.D1[9]
D3[10] => Mux2to1_48bit:inst2.D1[10]
D3[11] => Mux2to1_48bit:inst2.D1[11]
D3[12] => Mux2to1_48bit:inst2.D1[12]
D3[13] => Mux2to1_48bit:inst2.D1[13]
D3[14] => Mux2to1_48bit:inst2.D1[14]
D3[15] => Mux2to1_48bit:inst2.D1[15]
D3[16] => Mux2to1_48bit:inst2.D1[16]
D3[17] => Mux2to1_48bit:inst2.D1[17]
D3[18] => Mux2to1_48bit:inst2.D1[18]
D3[19] => Mux2to1_48bit:inst2.D1[19]
D3[20] => Mux2to1_48bit:inst2.D1[20]
D3[21] => Mux2to1_48bit:inst2.D1[21]
D3[22] => Mux2to1_48bit:inst2.D1[22]
D3[23] => Mux2to1_48bit:inst2.D1[23]
D3[24] => Mux2to1_48bit:inst2.D1[24]
D3[25] => Mux2to1_48bit:inst2.D1[25]
D3[26] => Mux2to1_48bit:inst2.D1[26]
D3[27] => Mux2to1_48bit:inst2.D1[27]
D3[28] => Mux2to1_48bit:inst2.D1[28]
D3[29] => Mux2to1_48bit:inst2.D1[29]
D3[30] => Mux2to1_48bit:inst2.D1[30]
D3[31] => Mux2to1_48bit:inst2.D1[31]
D3[32] => Mux2to1_48bit:inst2.D1[32]
D3[33] => Mux2to1_48bit:inst2.D1[33]
D3[34] => Mux2to1_48bit:inst2.D1[34]
D3[35] => Mux2to1_48bit:inst2.D1[35]
D3[36] => Mux2to1_48bit:inst2.D1[36]
D3[37] => Mux2to1_48bit:inst2.D1[37]
D3[38] => Mux2to1_48bit:inst2.D1[38]
D3[39] => Mux2to1_48bit:inst2.D1[39]
D3[40] => Mux2to1_48bit:inst2.D1[40]
D3[41] => Mux2to1_48bit:inst2.D1[41]
D3[42] => Mux2to1_48bit:inst2.D1[42]
D3[43] => Mux2to1_48bit:inst2.D1[43]
D3[44] => Mux2to1_48bit:inst2.D1[44]
D3[45] => Mux2to1_48bit:inst2.D1[45]
D3[46] => Mux2to1_48bit:inst2.D1[46]
D3[47] => Mux2to1_48bit:inst2.D1[47]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst6|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst
O[0] <= register16bit:inst1.Out[0]
O[1] <= register16bit:inst1.Out[1]
O[2] <= register16bit:inst1.Out[2]
O[3] <= register16bit:inst1.Out[3]
O[4] <= register16bit:inst1.Out[4]
O[5] <= register16bit:inst1.Out[5]
O[6] <= register16bit:inst1.Out[6]
O[7] <= register16bit:inst1.Out[7]
O[8] <= register16bit:inst1.Out[8]
O[9] <= register16bit:inst1.Out[9]
O[10] <= register16bit:inst1.Out[10]
O[11] <= register16bit:inst1.Out[11]
O[12] <= register16bit:inst1.Out[12]
O[13] <= register16bit:inst1.Out[13]
O[14] <= register16bit:inst1.Out[14]
O[15] <= register16bit:inst1.Out[15]
O[16] <= register16bit:inst.Out[0]
O[17] <= register16bit:inst.Out[1]
O[18] <= register16bit:inst.Out[2]
O[19] <= register16bit:inst.Out[3]
O[20] <= register16bit:inst.Out[4]
O[21] <= register16bit:inst.Out[5]
O[22] <= register16bit:inst.Out[6]
O[23] <= register16bit:inst.Out[7]
O[24] <= register16bit:inst.Out[8]
O[25] <= register16bit:inst.Out[9]
O[26] <= register16bit:inst.Out[10]
O[27] <= register16bit:inst.Out[11]
O[28] <= register16bit:inst.Out[12]
O[29] <= register16bit:inst.Out[13]
O[30] <= register16bit:inst.Out[14]
O[31] <= register16bit:inst.Out[15]
O[32] <= register16bit:inst10.Out[0]
O[33] <= register16bit:inst10.Out[1]
O[34] <= register16bit:inst10.Out[2]
O[35] <= register16bit:inst10.Out[3]
O[36] <= register16bit:inst10.Out[4]
O[37] <= register16bit:inst10.Out[5]
O[38] <= register16bit:inst10.Out[6]
O[39] <= register16bit:inst10.Out[7]
O[40] <= register16bit:inst10.Out[8]
O[41] <= register16bit:inst10.Out[9]
O[42] <= register16bit:inst10.Out[10]
O[43] <= register16bit:inst10.Out[11]
O[44] <= register16bit:inst10.Out[12]
O[45] <= register16bit:inst10.Out[13]
O[46] <= register16bit:inst10.Out[14]
O[47] <= register16bit:inst10.Out[15]
Nap => register16bit:inst.Nap
Nap => register16bit:inst1.Nap
Nap => register16bit:inst10.Nap
CLK => register16bit:inst.CLK
CLK => register16bit:inst1.CLK
CLK => register16bit:inst10.CLK
Input[0] => register16bit:inst1.I[0]
Input[1] => register16bit:inst1.I[1]
Input[2] => register16bit:inst1.I[2]
Input[3] => register16bit:inst1.I[3]
Input[4] => register16bit:inst1.I[4]
Input[5] => register16bit:inst1.I[5]
Input[6] => register16bit:inst1.I[6]
Input[7] => register16bit:inst1.I[7]
Input[8] => register16bit:inst1.I[8]
Input[9] => register16bit:inst1.I[9]
Input[10] => register16bit:inst1.I[10]
Input[11] => register16bit:inst1.I[11]
Input[12] => register16bit:inst1.I[12]
Input[13] => register16bit:inst1.I[13]
Input[14] => register16bit:inst1.I[14]
Input[15] => register16bit:inst1.I[15]
Input[16] => register16bit:inst.I[0]
Input[17] => register16bit:inst.I[1]
Input[18] => register16bit:inst.I[2]
Input[19] => register16bit:inst.I[3]
Input[20] => register16bit:inst.I[4]
Input[21] => register16bit:inst.I[5]
Input[22] => register16bit:inst.I[6]
Input[23] => register16bit:inst.I[7]
Input[24] => register16bit:inst.I[8]
Input[25] => register16bit:inst.I[9]
Input[26] => register16bit:inst.I[10]
Input[27] => register16bit:inst.I[11]
Input[28] => register16bit:inst.I[12]
Input[29] => register16bit:inst.I[13]
Input[30] => register16bit:inst.I[14]
Input[31] => register16bit:inst.I[15]
Input[32] => register16bit:inst10.I[0]
Input[33] => register16bit:inst10.I[1]
Input[34] => register16bit:inst10.I[2]
Input[35] => register16bit:inst10.I[3]
Input[36] => register16bit:inst10.I[4]
Input[37] => register16bit:inst10.I[5]
Input[38] => register16bit:inst10.I[6]
Input[39] => register16bit:inst10.I[7]
Input[40] => register16bit:inst10.I[8]
Input[41] => register16bit:inst10.I[9]
Input[42] => register16bit:inst10.I[10]
Input[43] => register16bit:inst10.I[11]
Input[44] => register16bit:inst10.I[12]
Input[45] => register16bit:inst10.I[13]
Input[46] => register16bit:inst10.I[14]
Input[47] => register16bit:inst10.I[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst1|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst|register16bit:inst10|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|decoder:inst4
0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
WE => inst8.IN0
WE => inst7.IN0
WE => inst6.IN0
WE => inst5.IN0
I[0] => inst9.IN0
I[0] => inst3.IN0
I[0] => inst.IN0
I[1] => inst10.IN0
I[1] => inst2.IN0
I[1] => inst.IN1
1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1
O[0] <= register16bit:inst1.Out[0]
O[1] <= register16bit:inst1.Out[1]
O[2] <= register16bit:inst1.Out[2]
O[3] <= register16bit:inst1.Out[3]
O[4] <= register16bit:inst1.Out[4]
O[5] <= register16bit:inst1.Out[5]
O[6] <= register16bit:inst1.Out[6]
O[7] <= register16bit:inst1.Out[7]
O[8] <= register16bit:inst1.Out[8]
O[9] <= register16bit:inst1.Out[9]
O[10] <= register16bit:inst1.Out[10]
O[11] <= register16bit:inst1.Out[11]
O[12] <= register16bit:inst1.Out[12]
O[13] <= register16bit:inst1.Out[13]
O[14] <= register16bit:inst1.Out[14]
O[15] <= register16bit:inst1.Out[15]
O[16] <= register16bit:inst.Out[0]
O[17] <= register16bit:inst.Out[1]
O[18] <= register16bit:inst.Out[2]
O[19] <= register16bit:inst.Out[3]
O[20] <= register16bit:inst.Out[4]
O[21] <= register16bit:inst.Out[5]
O[22] <= register16bit:inst.Out[6]
O[23] <= register16bit:inst.Out[7]
O[24] <= register16bit:inst.Out[8]
O[25] <= register16bit:inst.Out[9]
O[26] <= register16bit:inst.Out[10]
O[27] <= register16bit:inst.Out[11]
O[28] <= register16bit:inst.Out[12]
O[29] <= register16bit:inst.Out[13]
O[30] <= register16bit:inst.Out[14]
O[31] <= register16bit:inst.Out[15]
O[32] <= register16bit:inst10.Out[0]
O[33] <= register16bit:inst10.Out[1]
O[34] <= register16bit:inst10.Out[2]
O[35] <= register16bit:inst10.Out[3]
O[36] <= register16bit:inst10.Out[4]
O[37] <= register16bit:inst10.Out[5]
O[38] <= register16bit:inst10.Out[6]
O[39] <= register16bit:inst10.Out[7]
O[40] <= register16bit:inst10.Out[8]
O[41] <= register16bit:inst10.Out[9]
O[42] <= register16bit:inst10.Out[10]
O[43] <= register16bit:inst10.Out[11]
O[44] <= register16bit:inst10.Out[12]
O[45] <= register16bit:inst10.Out[13]
O[46] <= register16bit:inst10.Out[14]
O[47] <= register16bit:inst10.Out[15]
Nap => register16bit:inst.Nap
Nap => register16bit:inst1.Nap
Nap => register16bit:inst10.Nap
CLK => register16bit:inst.CLK
CLK => register16bit:inst1.CLK
CLK => register16bit:inst10.CLK
Input[0] => register16bit:inst1.I[0]
Input[1] => register16bit:inst1.I[1]
Input[2] => register16bit:inst1.I[2]
Input[3] => register16bit:inst1.I[3]
Input[4] => register16bit:inst1.I[4]
Input[5] => register16bit:inst1.I[5]
Input[6] => register16bit:inst1.I[6]
Input[7] => register16bit:inst1.I[7]
Input[8] => register16bit:inst1.I[8]
Input[9] => register16bit:inst1.I[9]
Input[10] => register16bit:inst1.I[10]
Input[11] => register16bit:inst1.I[11]
Input[12] => register16bit:inst1.I[12]
Input[13] => register16bit:inst1.I[13]
Input[14] => register16bit:inst1.I[14]
Input[15] => register16bit:inst1.I[15]
Input[16] => register16bit:inst.I[0]
Input[17] => register16bit:inst.I[1]
Input[18] => register16bit:inst.I[2]
Input[19] => register16bit:inst.I[3]
Input[20] => register16bit:inst.I[4]
Input[21] => register16bit:inst.I[5]
Input[22] => register16bit:inst.I[6]
Input[23] => register16bit:inst.I[7]
Input[24] => register16bit:inst.I[8]
Input[25] => register16bit:inst.I[9]
Input[26] => register16bit:inst.I[10]
Input[27] => register16bit:inst.I[11]
Input[28] => register16bit:inst.I[12]
Input[29] => register16bit:inst.I[13]
Input[30] => register16bit:inst.I[14]
Input[31] => register16bit:inst.I[15]
Input[32] => register16bit:inst10.I[0]
Input[33] => register16bit:inst10.I[1]
Input[34] => register16bit:inst10.I[2]
Input[35] => register16bit:inst10.I[3]
Input[36] => register16bit:inst10.I[4]
Input[37] => register16bit:inst10.I[5]
Input[38] => register16bit:inst10.I[6]
Input[39] => register16bit:inst10.I[7]
Input[40] => register16bit:inst10.I[8]
Input[41] => register16bit:inst10.I[9]
Input[42] => register16bit:inst10.I[10]
Input[43] => register16bit:inst10.I[11]
Input[44] => register16bit:inst10.I[12]
Input[45] => register16bit:inst10.I[13]
Input[46] => register16bit:inst10.I[14]
Input[47] => register16bit:inst10.I[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst1|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst1|register16bit:inst10|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2
O[0] <= register16bit:inst1.Out[0]
O[1] <= register16bit:inst1.Out[1]
O[2] <= register16bit:inst1.Out[2]
O[3] <= register16bit:inst1.Out[3]
O[4] <= register16bit:inst1.Out[4]
O[5] <= register16bit:inst1.Out[5]
O[6] <= register16bit:inst1.Out[6]
O[7] <= register16bit:inst1.Out[7]
O[8] <= register16bit:inst1.Out[8]
O[9] <= register16bit:inst1.Out[9]
O[10] <= register16bit:inst1.Out[10]
O[11] <= register16bit:inst1.Out[11]
O[12] <= register16bit:inst1.Out[12]
O[13] <= register16bit:inst1.Out[13]
O[14] <= register16bit:inst1.Out[14]
O[15] <= register16bit:inst1.Out[15]
O[16] <= register16bit:inst.Out[0]
O[17] <= register16bit:inst.Out[1]
O[18] <= register16bit:inst.Out[2]
O[19] <= register16bit:inst.Out[3]
O[20] <= register16bit:inst.Out[4]
O[21] <= register16bit:inst.Out[5]
O[22] <= register16bit:inst.Out[6]
O[23] <= register16bit:inst.Out[7]
O[24] <= register16bit:inst.Out[8]
O[25] <= register16bit:inst.Out[9]
O[26] <= register16bit:inst.Out[10]
O[27] <= register16bit:inst.Out[11]
O[28] <= register16bit:inst.Out[12]
O[29] <= register16bit:inst.Out[13]
O[30] <= register16bit:inst.Out[14]
O[31] <= register16bit:inst.Out[15]
O[32] <= register16bit:inst10.Out[0]
O[33] <= register16bit:inst10.Out[1]
O[34] <= register16bit:inst10.Out[2]
O[35] <= register16bit:inst10.Out[3]
O[36] <= register16bit:inst10.Out[4]
O[37] <= register16bit:inst10.Out[5]
O[38] <= register16bit:inst10.Out[6]
O[39] <= register16bit:inst10.Out[7]
O[40] <= register16bit:inst10.Out[8]
O[41] <= register16bit:inst10.Out[9]
O[42] <= register16bit:inst10.Out[10]
O[43] <= register16bit:inst10.Out[11]
O[44] <= register16bit:inst10.Out[12]
O[45] <= register16bit:inst10.Out[13]
O[46] <= register16bit:inst10.Out[14]
O[47] <= register16bit:inst10.Out[15]
Nap => register16bit:inst.Nap
Nap => register16bit:inst1.Nap
Nap => register16bit:inst10.Nap
CLK => register16bit:inst.CLK
CLK => register16bit:inst1.CLK
CLK => register16bit:inst10.CLK
Input[0] => register16bit:inst1.I[0]
Input[1] => register16bit:inst1.I[1]
Input[2] => register16bit:inst1.I[2]
Input[3] => register16bit:inst1.I[3]
Input[4] => register16bit:inst1.I[4]
Input[5] => register16bit:inst1.I[5]
Input[6] => register16bit:inst1.I[6]
Input[7] => register16bit:inst1.I[7]
Input[8] => register16bit:inst1.I[8]
Input[9] => register16bit:inst1.I[9]
Input[10] => register16bit:inst1.I[10]
Input[11] => register16bit:inst1.I[11]
Input[12] => register16bit:inst1.I[12]
Input[13] => register16bit:inst1.I[13]
Input[14] => register16bit:inst1.I[14]
Input[15] => register16bit:inst1.I[15]
Input[16] => register16bit:inst.I[0]
Input[17] => register16bit:inst.I[1]
Input[18] => register16bit:inst.I[2]
Input[19] => register16bit:inst.I[3]
Input[20] => register16bit:inst.I[4]
Input[21] => register16bit:inst.I[5]
Input[22] => register16bit:inst.I[6]
Input[23] => register16bit:inst.I[7]
Input[24] => register16bit:inst.I[8]
Input[25] => register16bit:inst.I[9]
Input[26] => register16bit:inst.I[10]
Input[27] => register16bit:inst.I[11]
Input[28] => register16bit:inst.I[12]
Input[29] => register16bit:inst.I[13]
Input[30] => register16bit:inst.I[14]
Input[31] => register16bit:inst.I[15]
Input[32] => register16bit:inst10.I[0]
Input[33] => register16bit:inst10.I[1]
Input[34] => register16bit:inst10.I[2]
Input[35] => register16bit:inst10.I[3]
Input[36] => register16bit:inst10.I[4]
Input[37] => register16bit:inst10.I[5]
Input[38] => register16bit:inst10.I[6]
Input[39] => register16bit:inst10.I[7]
Input[40] => register16bit:inst10.I[8]
Input[41] => register16bit:inst10.I[9]
Input[42] => register16bit:inst10.I[10]
Input[43] => register16bit:inst10.I[11]
Input[44] => register16bit:inst10.I[12]
Input[45] => register16bit:inst10.I[13]
Input[46] => register16bit:inst10.I[14]
Input[47] => register16bit:inst10.I[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst1|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst2|register16bit:inst10|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3
O[0] <= register16bit:inst1.Out[0]
O[1] <= register16bit:inst1.Out[1]
O[2] <= register16bit:inst1.Out[2]
O[3] <= register16bit:inst1.Out[3]
O[4] <= register16bit:inst1.Out[4]
O[5] <= register16bit:inst1.Out[5]
O[6] <= register16bit:inst1.Out[6]
O[7] <= register16bit:inst1.Out[7]
O[8] <= register16bit:inst1.Out[8]
O[9] <= register16bit:inst1.Out[9]
O[10] <= register16bit:inst1.Out[10]
O[11] <= register16bit:inst1.Out[11]
O[12] <= register16bit:inst1.Out[12]
O[13] <= register16bit:inst1.Out[13]
O[14] <= register16bit:inst1.Out[14]
O[15] <= register16bit:inst1.Out[15]
O[16] <= register16bit:inst.Out[0]
O[17] <= register16bit:inst.Out[1]
O[18] <= register16bit:inst.Out[2]
O[19] <= register16bit:inst.Out[3]
O[20] <= register16bit:inst.Out[4]
O[21] <= register16bit:inst.Out[5]
O[22] <= register16bit:inst.Out[6]
O[23] <= register16bit:inst.Out[7]
O[24] <= register16bit:inst.Out[8]
O[25] <= register16bit:inst.Out[9]
O[26] <= register16bit:inst.Out[10]
O[27] <= register16bit:inst.Out[11]
O[28] <= register16bit:inst.Out[12]
O[29] <= register16bit:inst.Out[13]
O[30] <= register16bit:inst.Out[14]
O[31] <= register16bit:inst.Out[15]
O[32] <= register16bit:inst10.Out[0]
O[33] <= register16bit:inst10.Out[1]
O[34] <= register16bit:inst10.Out[2]
O[35] <= register16bit:inst10.Out[3]
O[36] <= register16bit:inst10.Out[4]
O[37] <= register16bit:inst10.Out[5]
O[38] <= register16bit:inst10.Out[6]
O[39] <= register16bit:inst10.Out[7]
O[40] <= register16bit:inst10.Out[8]
O[41] <= register16bit:inst10.Out[9]
O[42] <= register16bit:inst10.Out[10]
O[43] <= register16bit:inst10.Out[11]
O[44] <= register16bit:inst10.Out[12]
O[45] <= register16bit:inst10.Out[13]
O[46] <= register16bit:inst10.Out[14]
O[47] <= register16bit:inst10.Out[15]
Nap => register16bit:inst.Nap
Nap => register16bit:inst1.Nap
Nap => register16bit:inst10.Nap
CLK => register16bit:inst.CLK
CLK => register16bit:inst1.CLK
CLK => register16bit:inst10.CLK
Input[0] => register16bit:inst1.I[0]
Input[1] => register16bit:inst1.I[1]
Input[2] => register16bit:inst1.I[2]
Input[3] => register16bit:inst1.I[3]
Input[4] => register16bit:inst1.I[4]
Input[5] => register16bit:inst1.I[5]
Input[6] => register16bit:inst1.I[6]
Input[7] => register16bit:inst1.I[7]
Input[8] => register16bit:inst1.I[8]
Input[9] => register16bit:inst1.I[9]
Input[10] => register16bit:inst1.I[10]
Input[11] => register16bit:inst1.I[11]
Input[12] => register16bit:inst1.I[12]
Input[13] => register16bit:inst1.I[13]
Input[14] => register16bit:inst1.I[14]
Input[15] => register16bit:inst1.I[15]
Input[16] => register16bit:inst.I[0]
Input[17] => register16bit:inst.I[1]
Input[18] => register16bit:inst.I[2]
Input[19] => register16bit:inst.I[3]
Input[20] => register16bit:inst.I[4]
Input[21] => register16bit:inst.I[5]
Input[22] => register16bit:inst.I[6]
Input[23] => register16bit:inst.I[7]
Input[24] => register16bit:inst.I[8]
Input[25] => register16bit:inst.I[9]
Input[26] => register16bit:inst.I[10]
Input[27] => register16bit:inst.I[11]
Input[28] => register16bit:inst.I[12]
Input[29] => register16bit:inst.I[13]
Input[30] => register16bit:inst.I[14]
Input[31] => register16bit:inst.I[15]
Input[32] => register16bit:inst10.I[0]
Input[33] => register16bit:inst10.I[1]
Input[34] => register16bit:inst10.I[2]
Input[35] => register16bit:inst10.I[3]
Input[36] => register16bit:inst10.I[4]
Input[37] => register16bit:inst10.I[5]
Input[38] => register16bit:inst10.I[6]
Input[39] => register16bit:inst10.I[7]
Input[40] => register16bit:inst10.I[8]
Input[41] => register16bit:inst10.I[9]
Input[42] => register16bit:inst10.I[10]
Input[43] => register16bit:inst10.I[11]
Input[44] => register16bit:inst10.I[12]
Input[45] => register16bit:inst10.I[13]
Input[46] => register16bit:inst10.I[14]
Input[47] => register16bit:inst10.I[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst1|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst11.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst15.CLK
CLK => inst10.CLK
CLK => inst14.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
I[8] => Mux2to1_1bit:inst36.D1
I[9] => Mux2to1_1bit:inst40.D1
I[10] => Mux2to1_1bit:inst43.D1
I[11] => Mux2to1_1bit:inst45.D1
I[12] => Mux2to1_1bit:inst37.D1
I[13] => Mux2to1_1bit:inst41.D1
I[14] => Mux2to1_1bit:inst44.D1
I[15] => Mux2to1_1bit:inst46.D1
Nap => Mux2to1_1bit:inst34.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst36.S
Nap => Mux2to1_1bit:inst37.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst40.S
Nap => Mux2to1_1bit:inst41.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst44.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst46.S
Nap => Mux2to1_1bit:inst43.S
Nap => Mux2to1_1bit:inst45.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst36
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst37
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst40
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst41
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst44
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst46
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst43
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Register48bit:inst3|register16bit:inst10|Mux2to1_1bit:inst45
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100
Y[0] <= Mux2to1_48bit:inst1.Y[0]
Y[1] <= Mux2to1_48bit:inst1.Y[1]
Y[2] <= Mux2to1_48bit:inst1.Y[2]
Y[3] <= Mux2to1_48bit:inst1.Y[3]
Y[4] <= Mux2to1_48bit:inst1.Y[4]
Y[5] <= Mux2to1_48bit:inst1.Y[5]
Y[6] <= Mux2to1_48bit:inst1.Y[6]
Y[7] <= Mux2to1_48bit:inst1.Y[7]
Y[8] <= Mux2to1_48bit:inst1.Y[8]
Y[9] <= Mux2to1_48bit:inst1.Y[9]
Y[10] <= Mux2to1_48bit:inst1.Y[10]
Y[11] <= Mux2to1_48bit:inst1.Y[11]
Y[12] <= Mux2to1_48bit:inst1.Y[12]
Y[13] <= Mux2to1_48bit:inst1.Y[13]
Y[14] <= Mux2to1_48bit:inst1.Y[14]
Y[15] <= Mux2to1_48bit:inst1.Y[15]
Y[16] <= Mux2to1_48bit:inst1.Y[16]
Y[17] <= Mux2to1_48bit:inst1.Y[17]
Y[18] <= Mux2to1_48bit:inst1.Y[18]
Y[19] <= Mux2to1_48bit:inst1.Y[19]
Y[20] <= Mux2to1_48bit:inst1.Y[20]
Y[21] <= Mux2to1_48bit:inst1.Y[21]
Y[22] <= Mux2to1_48bit:inst1.Y[22]
Y[23] <= Mux2to1_48bit:inst1.Y[23]
Y[24] <= Mux2to1_48bit:inst1.Y[24]
Y[25] <= Mux2to1_48bit:inst1.Y[25]
Y[26] <= Mux2to1_48bit:inst1.Y[26]
Y[27] <= Mux2to1_48bit:inst1.Y[27]
Y[28] <= Mux2to1_48bit:inst1.Y[28]
Y[29] <= Mux2to1_48bit:inst1.Y[29]
Y[30] <= Mux2to1_48bit:inst1.Y[30]
Y[31] <= Mux2to1_48bit:inst1.Y[31]
Y[32] <= Mux2to1_48bit:inst1.Y[32]
Y[33] <= Mux2to1_48bit:inst1.Y[33]
Y[34] <= Mux2to1_48bit:inst1.Y[34]
Y[35] <= Mux2to1_48bit:inst1.Y[35]
Y[36] <= Mux2to1_48bit:inst1.Y[36]
Y[37] <= Mux2to1_48bit:inst1.Y[37]
Y[38] <= Mux2to1_48bit:inst1.Y[38]
Y[39] <= Mux2to1_48bit:inst1.Y[39]
Y[40] <= Mux2to1_48bit:inst1.Y[40]
Y[41] <= Mux2to1_48bit:inst1.Y[41]
Y[42] <= Mux2to1_48bit:inst1.Y[42]
Y[43] <= Mux2to1_48bit:inst1.Y[43]
Y[44] <= Mux2to1_48bit:inst1.Y[44]
Y[45] <= Mux2to1_48bit:inst1.Y[45]
Y[46] <= Mux2to1_48bit:inst1.Y[46]
Y[47] <= Mux2to1_48bit:inst1.Y[47]
S1 => Mux2to1_48bit:inst1.S
S0 => Mux2to1_48bit:inst.S
S0 => Mux2to1_48bit:inst2.S
D0[0] => Mux2to1_48bit:inst.D0[0]
D0[1] => Mux2to1_48bit:inst.D0[1]
D0[2] => Mux2to1_48bit:inst.D0[2]
D0[3] => Mux2to1_48bit:inst.D0[3]
D0[4] => Mux2to1_48bit:inst.D0[4]
D0[5] => Mux2to1_48bit:inst.D0[5]
D0[6] => Mux2to1_48bit:inst.D0[6]
D0[7] => Mux2to1_48bit:inst.D0[7]
D0[8] => Mux2to1_48bit:inst.D0[8]
D0[9] => Mux2to1_48bit:inst.D0[9]
D0[10] => Mux2to1_48bit:inst.D0[10]
D0[11] => Mux2to1_48bit:inst.D0[11]
D0[12] => Mux2to1_48bit:inst.D0[12]
D0[13] => Mux2to1_48bit:inst.D0[13]
D0[14] => Mux2to1_48bit:inst.D0[14]
D0[15] => Mux2to1_48bit:inst.D0[15]
D0[16] => Mux2to1_48bit:inst.D0[16]
D0[17] => Mux2to1_48bit:inst.D0[17]
D0[18] => Mux2to1_48bit:inst.D0[18]
D0[19] => Mux2to1_48bit:inst.D0[19]
D0[20] => Mux2to1_48bit:inst.D0[20]
D0[21] => Mux2to1_48bit:inst.D0[21]
D0[22] => Mux2to1_48bit:inst.D0[22]
D0[23] => Mux2to1_48bit:inst.D0[23]
D0[24] => Mux2to1_48bit:inst.D0[24]
D0[25] => Mux2to1_48bit:inst.D0[25]
D0[26] => Mux2to1_48bit:inst.D0[26]
D0[27] => Mux2to1_48bit:inst.D0[27]
D0[28] => Mux2to1_48bit:inst.D0[28]
D0[29] => Mux2to1_48bit:inst.D0[29]
D0[30] => Mux2to1_48bit:inst.D0[30]
D0[31] => Mux2to1_48bit:inst.D0[31]
D0[32] => Mux2to1_48bit:inst.D0[32]
D0[33] => Mux2to1_48bit:inst.D0[33]
D0[34] => Mux2to1_48bit:inst.D0[34]
D0[35] => Mux2to1_48bit:inst.D0[35]
D0[36] => Mux2to1_48bit:inst.D0[36]
D0[37] => Mux2to1_48bit:inst.D0[37]
D0[38] => Mux2to1_48bit:inst.D0[38]
D0[39] => Mux2to1_48bit:inst.D0[39]
D0[40] => Mux2to1_48bit:inst.D0[40]
D0[41] => Mux2to1_48bit:inst.D0[41]
D0[42] => Mux2to1_48bit:inst.D0[42]
D0[43] => Mux2to1_48bit:inst.D0[43]
D0[44] => Mux2to1_48bit:inst.D0[44]
D0[45] => Mux2to1_48bit:inst.D0[45]
D0[46] => Mux2to1_48bit:inst.D0[46]
D0[47] => Mux2to1_48bit:inst.D0[47]
D1[0] => Mux2to1_48bit:inst.D1[0]
D1[1] => Mux2to1_48bit:inst.D1[1]
D1[2] => Mux2to1_48bit:inst.D1[2]
D1[3] => Mux2to1_48bit:inst.D1[3]
D1[4] => Mux2to1_48bit:inst.D1[4]
D1[5] => Mux2to1_48bit:inst.D1[5]
D1[6] => Mux2to1_48bit:inst.D1[6]
D1[7] => Mux2to1_48bit:inst.D1[7]
D1[8] => Mux2to1_48bit:inst.D1[8]
D1[9] => Mux2to1_48bit:inst.D1[9]
D1[10] => Mux2to1_48bit:inst.D1[10]
D1[11] => Mux2to1_48bit:inst.D1[11]
D1[12] => Mux2to1_48bit:inst.D1[12]
D1[13] => Mux2to1_48bit:inst.D1[13]
D1[14] => Mux2to1_48bit:inst.D1[14]
D1[15] => Mux2to1_48bit:inst.D1[15]
D1[16] => Mux2to1_48bit:inst.D1[16]
D1[17] => Mux2to1_48bit:inst.D1[17]
D1[18] => Mux2to1_48bit:inst.D1[18]
D1[19] => Mux2to1_48bit:inst.D1[19]
D1[20] => Mux2to1_48bit:inst.D1[20]
D1[21] => Mux2to1_48bit:inst.D1[21]
D1[22] => Mux2to1_48bit:inst.D1[22]
D1[23] => Mux2to1_48bit:inst.D1[23]
D1[24] => Mux2to1_48bit:inst.D1[24]
D1[25] => Mux2to1_48bit:inst.D1[25]
D1[26] => Mux2to1_48bit:inst.D1[26]
D1[27] => Mux2to1_48bit:inst.D1[27]
D1[28] => Mux2to1_48bit:inst.D1[28]
D1[29] => Mux2to1_48bit:inst.D1[29]
D1[30] => Mux2to1_48bit:inst.D1[30]
D1[31] => Mux2to1_48bit:inst.D1[31]
D1[32] => Mux2to1_48bit:inst.D1[32]
D1[33] => Mux2to1_48bit:inst.D1[33]
D1[34] => Mux2to1_48bit:inst.D1[34]
D1[35] => Mux2to1_48bit:inst.D1[35]
D1[36] => Mux2to1_48bit:inst.D1[36]
D1[37] => Mux2to1_48bit:inst.D1[37]
D1[38] => Mux2to1_48bit:inst.D1[38]
D1[39] => Mux2to1_48bit:inst.D1[39]
D1[40] => Mux2to1_48bit:inst.D1[40]
D1[41] => Mux2to1_48bit:inst.D1[41]
D1[42] => Mux2to1_48bit:inst.D1[42]
D1[43] => Mux2to1_48bit:inst.D1[43]
D1[44] => Mux2to1_48bit:inst.D1[44]
D1[45] => Mux2to1_48bit:inst.D1[45]
D1[46] => Mux2to1_48bit:inst.D1[46]
D1[47] => Mux2to1_48bit:inst.D1[47]
D2[0] => Mux2to1_48bit:inst2.D0[0]
D2[1] => Mux2to1_48bit:inst2.D0[1]
D2[2] => Mux2to1_48bit:inst2.D0[2]
D2[3] => Mux2to1_48bit:inst2.D0[3]
D2[4] => Mux2to1_48bit:inst2.D0[4]
D2[5] => Mux2to1_48bit:inst2.D0[5]
D2[6] => Mux2to1_48bit:inst2.D0[6]
D2[7] => Mux2to1_48bit:inst2.D0[7]
D2[8] => Mux2to1_48bit:inst2.D0[8]
D2[9] => Mux2to1_48bit:inst2.D0[9]
D2[10] => Mux2to1_48bit:inst2.D0[10]
D2[11] => Mux2to1_48bit:inst2.D0[11]
D2[12] => Mux2to1_48bit:inst2.D0[12]
D2[13] => Mux2to1_48bit:inst2.D0[13]
D2[14] => Mux2to1_48bit:inst2.D0[14]
D2[15] => Mux2to1_48bit:inst2.D0[15]
D2[16] => Mux2to1_48bit:inst2.D0[16]
D2[17] => Mux2to1_48bit:inst2.D0[17]
D2[18] => Mux2to1_48bit:inst2.D0[18]
D2[19] => Mux2to1_48bit:inst2.D0[19]
D2[20] => Mux2to1_48bit:inst2.D0[20]
D2[21] => Mux2to1_48bit:inst2.D0[21]
D2[22] => Mux2to1_48bit:inst2.D0[22]
D2[23] => Mux2to1_48bit:inst2.D0[23]
D2[24] => Mux2to1_48bit:inst2.D0[24]
D2[25] => Mux2to1_48bit:inst2.D0[25]
D2[26] => Mux2to1_48bit:inst2.D0[26]
D2[27] => Mux2to1_48bit:inst2.D0[27]
D2[28] => Mux2to1_48bit:inst2.D0[28]
D2[29] => Mux2to1_48bit:inst2.D0[29]
D2[30] => Mux2to1_48bit:inst2.D0[30]
D2[31] => Mux2to1_48bit:inst2.D0[31]
D2[32] => Mux2to1_48bit:inst2.D0[32]
D2[33] => Mux2to1_48bit:inst2.D0[33]
D2[34] => Mux2to1_48bit:inst2.D0[34]
D2[35] => Mux2to1_48bit:inst2.D0[35]
D2[36] => Mux2to1_48bit:inst2.D0[36]
D2[37] => Mux2to1_48bit:inst2.D0[37]
D2[38] => Mux2to1_48bit:inst2.D0[38]
D2[39] => Mux2to1_48bit:inst2.D0[39]
D2[40] => Mux2to1_48bit:inst2.D0[40]
D2[41] => Mux2to1_48bit:inst2.D0[41]
D2[42] => Mux2to1_48bit:inst2.D0[42]
D2[43] => Mux2to1_48bit:inst2.D0[43]
D2[44] => Mux2to1_48bit:inst2.D0[44]
D2[45] => Mux2to1_48bit:inst2.D0[45]
D2[46] => Mux2to1_48bit:inst2.D0[46]
D2[47] => Mux2to1_48bit:inst2.D0[47]
D3[0] => Mux2to1_48bit:inst2.D1[0]
D3[1] => Mux2to1_48bit:inst2.D1[1]
D3[2] => Mux2to1_48bit:inst2.D1[2]
D3[3] => Mux2to1_48bit:inst2.D1[3]
D3[4] => Mux2to1_48bit:inst2.D1[4]
D3[5] => Mux2to1_48bit:inst2.D1[5]
D3[6] => Mux2to1_48bit:inst2.D1[6]
D3[7] => Mux2to1_48bit:inst2.D1[7]
D3[8] => Mux2to1_48bit:inst2.D1[8]
D3[9] => Mux2to1_48bit:inst2.D1[9]
D3[10] => Mux2to1_48bit:inst2.D1[10]
D3[11] => Mux2to1_48bit:inst2.D1[11]
D3[12] => Mux2to1_48bit:inst2.D1[12]
D3[13] => Mux2to1_48bit:inst2.D1[13]
D3[14] => Mux2to1_48bit:inst2.D1[14]
D3[15] => Mux2to1_48bit:inst2.D1[15]
D3[16] => Mux2to1_48bit:inst2.D1[16]
D3[17] => Mux2to1_48bit:inst2.D1[17]
D3[18] => Mux2to1_48bit:inst2.D1[18]
D3[19] => Mux2to1_48bit:inst2.D1[19]
D3[20] => Mux2to1_48bit:inst2.D1[20]
D3[21] => Mux2to1_48bit:inst2.D1[21]
D3[22] => Mux2to1_48bit:inst2.D1[22]
D3[23] => Mux2to1_48bit:inst2.D1[23]
D3[24] => Mux2to1_48bit:inst2.D1[24]
D3[25] => Mux2to1_48bit:inst2.D1[25]
D3[26] => Mux2to1_48bit:inst2.D1[26]
D3[27] => Mux2to1_48bit:inst2.D1[27]
D3[28] => Mux2to1_48bit:inst2.D1[28]
D3[29] => Mux2to1_48bit:inst2.D1[29]
D3[30] => Mux2to1_48bit:inst2.D1[30]
D3[31] => Mux2to1_48bit:inst2.D1[31]
D3[32] => Mux2to1_48bit:inst2.D1[32]
D3[33] => Mux2to1_48bit:inst2.D1[33]
D3[34] => Mux2to1_48bit:inst2.D1[34]
D3[35] => Mux2to1_48bit:inst2.D1[35]
D3[36] => Mux2to1_48bit:inst2.D1[36]
D3[37] => Mux2to1_48bit:inst2.D1[37]
D3[38] => Mux2to1_48bit:inst2.D1[38]
D3[39] => Mux2to1_48bit:inst2.D1[39]
D3[40] => Mux2to1_48bit:inst2.D1[40]
D3[41] => Mux2to1_48bit:inst2.D1[41]
D3[42] => Mux2to1_48bit:inst2.D1[42]
D3[43] => Mux2to1_48bit:inst2.D1[43]
D3[44] => Mux2to1_48bit:inst2.D1[44]
D3[45] => Mux2to1_48bit:inst2.D1[45]
D3[46] => Mux2to1_48bit:inst2.D1[46]
D3[47] => Mux2to1_48bit:inst2.D1[47]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst100|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70
Y[0] <= Mux2to1_48bit:inst1.Y[0]
Y[1] <= Mux2to1_48bit:inst1.Y[1]
Y[2] <= Mux2to1_48bit:inst1.Y[2]
Y[3] <= Mux2to1_48bit:inst1.Y[3]
Y[4] <= Mux2to1_48bit:inst1.Y[4]
Y[5] <= Mux2to1_48bit:inst1.Y[5]
Y[6] <= Mux2to1_48bit:inst1.Y[6]
Y[7] <= Mux2to1_48bit:inst1.Y[7]
Y[8] <= Mux2to1_48bit:inst1.Y[8]
Y[9] <= Mux2to1_48bit:inst1.Y[9]
Y[10] <= Mux2to1_48bit:inst1.Y[10]
Y[11] <= Mux2to1_48bit:inst1.Y[11]
Y[12] <= Mux2to1_48bit:inst1.Y[12]
Y[13] <= Mux2to1_48bit:inst1.Y[13]
Y[14] <= Mux2to1_48bit:inst1.Y[14]
Y[15] <= Mux2to1_48bit:inst1.Y[15]
Y[16] <= Mux2to1_48bit:inst1.Y[16]
Y[17] <= Mux2to1_48bit:inst1.Y[17]
Y[18] <= Mux2to1_48bit:inst1.Y[18]
Y[19] <= Mux2to1_48bit:inst1.Y[19]
Y[20] <= Mux2to1_48bit:inst1.Y[20]
Y[21] <= Mux2to1_48bit:inst1.Y[21]
Y[22] <= Mux2to1_48bit:inst1.Y[22]
Y[23] <= Mux2to1_48bit:inst1.Y[23]
Y[24] <= Mux2to1_48bit:inst1.Y[24]
Y[25] <= Mux2to1_48bit:inst1.Y[25]
Y[26] <= Mux2to1_48bit:inst1.Y[26]
Y[27] <= Mux2to1_48bit:inst1.Y[27]
Y[28] <= Mux2to1_48bit:inst1.Y[28]
Y[29] <= Mux2to1_48bit:inst1.Y[29]
Y[30] <= Mux2to1_48bit:inst1.Y[30]
Y[31] <= Mux2to1_48bit:inst1.Y[31]
Y[32] <= Mux2to1_48bit:inst1.Y[32]
Y[33] <= Mux2to1_48bit:inst1.Y[33]
Y[34] <= Mux2to1_48bit:inst1.Y[34]
Y[35] <= Mux2to1_48bit:inst1.Y[35]
Y[36] <= Mux2to1_48bit:inst1.Y[36]
Y[37] <= Mux2to1_48bit:inst1.Y[37]
Y[38] <= Mux2to1_48bit:inst1.Y[38]
Y[39] <= Mux2to1_48bit:inst1.Y[39]
Y[40] <= Mux2to1_48bit:inst1.Y[40]
Y[41] <= Mux2to1_48bit:inst1.Y[41]
Y[42] <= Mux2to1_48bit:inst1.Y[42]
Y[43] <= Mux2to1_48bit:inst1.Y[43]
Y[44] <= Mux2to1_48bit:inst1.Y[44]
Y[45] <= Mux2to1_48bit:inst1.Y[45]
Y[46] <= Mux2to1_48bit:inst1.Y[46]
Y[47] <= Mux2to1_48bit:inst1.Y[47]
S1 => Mux2to1_48bit:inst1.S
S0 => Mux2to1_48bit:inst.S
S0 => Mux2to1_48bit:inst2.S
D0[0] => Mux2to1_48bit:inst.D0[0]
D0[1] => Mux2to1_48bit:inst.D0[1]
D0[2] => Mux2to1_48bit:inst.D0[2]
D0[3] => Mux2to1_48bit:inst.D0[3]
D0[4] => Mux2to1_48bit:inst.D0[4]
D0[5] => Mux2to1_48bit:inst.D0[5]
D0[6] => Mux2to1_48bit:inst.D0[6]
D0[7] => Mux2to1_48bit:inst.D0[7]
D0[8] => Mux2to1_48bit:inst.D0[8]
D0[9] => Mux2to1_48bit:inst.D0[9]
D0[10] => Mux2to1_48bit:inst.D0[10]
D0[11] => Mux2to1_48bit:inst.D0[11]
D0[12] => Mux2to1_48bit:inst.D0[12]
D0[13] => Mux2to1_48bit:inst.D0[13]
D0[14] => Mux2to1_48bit:inst.D0[14]
D0[15] => Mux2to1_48bit:inst.D0[15]
D0[16] => Mux2to1_48bit:inst.D0[16]
D0[17] => Mux2to1_48bit:inst.D0[17]
D0[18] => Mux2to1_48bit:inst.D0[18]
D0[19] => Mux2to1_48bit:inst.D0[19]
D0[20] => Mux2to1_48bit:inst.D0[20]
D0[21] => Mux2to1_48bit:inst.D0[21]
D0[22] => Mux2to1_48bit:inst.D0[22]
D0[23] => Mux2to1_48bit:inst.D0[23]
D0[24] => Mux2to1_48bit:inst.D0[24]
D0[25] => Mux2to1_48bit:inst.D0[25]
D0[26] => Mux2to1_48bit:inst.D0[26]
D0[27] => Mux2to1_48bit:inst.D0[27]
D0[28] => Mux2to1_48bit:inst.D0[28]
D0[29] => Mux2to1_48bit:inst.D0[29]
D0[30] => Mux2to1_48bit:inst.D0[30]
D0[31] => Mux2to1_48bit:inst.D0[31]
D0[32] => Mux2to1_48bit:inst.D0[32]
D0[33] => Mux2to1_48bit:inst.D0[33]
D0[34] => Mux2to1_48bit:inst.D0[34]
D0[35] => Mux2to1_48bit:inst.D0[35]
D0[36] => Mux2to1_48bit:inst.D0[36]
D0[37] => Mux2to1_48bit:inst.D0[37]
D0[38] => Mux2to1_48bit:inst.D0[38]
D0[39] => Mux2to1_48bit:inst.D0[39]
D0[40] => Mux2to1_48bit:inst.D0[40]
D0[41] => Mux2to1_48bit:inst.D0[41]
D0[42] => Mux2to1_48bit:inst.D0[42]
D0[43] => Mux2to1_48bit:inst.D0[43]
D0[44] => Mux2to1_48bit:inst.D0[44]
D0[45] => Mux2to1_48bit:inst.D0[45]
D0[46] => Mux2to1_48bit:inst.D0[46]
D0[47] => Mux2to1_48bit:inst.D0[47]
D1[0] => Mux2to1_48bit:inst.D1[0]
D1[1] => Mux2to1_48bit:inst.D1[1]
D1[2] => Mux2to1_48bit:inst.D1[2]
D1[3] => Mux2to1_48bit:inst.D1[3]
D1[4] => Mux2to1_48bit:inst.D1[4]
D1[5] => Mux2to1_48bit:inst.D1[5]
D1[6] => Mux2to1_48bit:inst.D1[6]
D1[7] => Mux2to1_48bit:inst.D1[7]
D1[8] => Mux2to1_48bit:inst.D1[8]
D1[9] => Mux2to1_48bit:inst.D1[9]
D1[10] => Mux2to1_48bit:inst.D1[10]
D1[11] => Mux2to1_48bit:inst.D1[11]
D1[12] => Mux2to1_48bit:inst.D1[12]
D1[13] => Mux2to1_48bit:inst.D1[13]
D1[14] => Mux2to1_48bit:inst.D1[14]
D1[15] => Mux2to1_48bit:inst.D1[15]
D1[16] => Mux2to1_48bit:inst.D1[16]
D1[17] => Mux2to1_48bit:inst.D1[17]
D1[18] => Mux2to1_48bit:inst.D1[18]
D1[19] => Mux2to1_48bit:inst.D1[19]
D1[20] => Mux2to1_48bit:inst.D1[20]
D1[21] => Mux2to1_48bit:inst.D1[21]
D1[22] => Mux2to1_48bit:inst.D1[22]
D1[23] => Mux2to1_48bit:inst.D1[23]
D1[24] => Mux2to1_48bit:inst.D1[24]
D1[25] => Mux2to1_48bit:inst.D1[25]
D1[26] => Mux2to1_48bit:inst.D1[26]
D1[27] => Mux2to1_48bit:inst.D1[27]
D1[28] => Mux2to1_48bit:inst.D1[28]
D1[29] => Mux2to1_48bit:inst.D1[29]
D1[30] => Mux2to1_48bit:inst.D1[30]
D1[31] => Mux2to1_48bit:inst.D1[31]
D1[32] => Mux2to1_48bit:inst.D1[32]
D1[33] => Mux2to1_48bit:inst.D1[33]
D1[34] => Mux2to1_48bit:inst.D1[34]
D1[35] => Mux2to1_48bit:inst.D1[35]
D1[36] => Mux2to1_48bit:inst.D1[36]
D1[37] => Mux2to1_48bit:inst.D1[37]
D1[38] => Mux2to1_48bit:inst.D1[38]
D1[39] => Mux2to1_48bit:inst.D1[39]
D1[40] => Mux2to1_48bit:inst.D1[40]
D1[41] => Mux2to1_48bit:inst.D1[41]
D1[42] => Mux2to1_48bit:inst.D1[42]
D1[43] => Mux2to1_48bit:inst.D1[43]
D1[44] => Mux2to1_48bit:inst.D1[44]
D1[45] => Mux2to1_48bit:inst.D1[45]
D1[46] => Mux2to1_48bit:inst.D1[46]
D1[47] => Mux2to1_48bit:inst.D1[47]
D2[0] => Mux2to1_48bit:inst2.D0[0]
D2[1] => Mux2to1_48bit:inst2.D0[1]
D2[2] => Mux2to1_48bit:inst2.D0[2]
D2[3] => Mux2to1_48bit:inst2.D0[3]
D2[4] => Mux2to1_48bit:inst2.D0[4]
D2[5] => Mux2to1_48bit:inst2.D0[5]
D2[6] => Mux2to1_48bit:inst2.D0[6]
D2[7] => Mux2to1_48bit:inst2.D0[7]
D2[8] => Mux2to1_48bit:inst2.D0[8]
D2[9] => Mux2to1_48bit:inst2.D0[9]
D2[10] => Mux2to1_48bit:inst2.D0[10]
D2[11] => Mux2to1_48bit:inst2.D0[11]
D2[12] => Mux2to1_48bit:inst2.D0[12]
D2[13] => Mux2to1_48bit:inst2.D0[13]
D2[14] => Mux2to1_48bit:inst2.D0[14]
D2[15] => Mux2to1_48bit:inst2.D0[15]
D2[16] => Mux2to1_48bit:inst2.D0[16]
D2[17] => Mux2to1_48bit:inst2.D0[17]
D2[18] => Mux2to1_48bit:inst2.D0[18]
D2[19] => Mux2to1_48bit:inst2.D0[19]
D2[20] => Mux2to1_48bit:inst2.D0[20]
D2[21] => Mux2to1_48bit:inst2.D0[21]
D2[22] => Mux2to1_48bit:inst2.D0[22]
D2[23] => Mux2to1_48bit:inst2.D0[23]
D2[24] => Mux2to1_48bit:inst2.D0[24]
D2[25] => Mux2to1_48bit:inst2.D0[25]
D2[26] => Mux2to1_48bit:inst2.D0[26]
D2[27] => Mux2to1_48bit:inst2.D0[27]
D2[28] => Mux2to1_48bit:inst2.D0[28]
D2[29] => Mux2to1_48bit:inst2.D0[29]
D2[30] => Mux2to1_48bit:inst2.D0[30]
D2[31] => Mux2to1_48bit:inst2.D0[31]
D2[32] => Mux2to1_48bit:inst2.D0[32]
D2[33] => Mux2to1_48bit:inst2.D0[33]
D2[34] => Mux2to1_48bit:inst2.D0[34]
D2[35] => Mux2to1_48bit:inst2.D0[35]
D2[36] => Mux2to1_48bit:inst2.D0[36]
D2[37] => Mux2to1_48bit:inst2.D0[37]
D2[38] => Mux2to1_48bit:inst2.D0[38]
D2[39] => Mux2to1_48bit:inst2.D0[39]
D2[40] => Mux2to1_48bit:inst2.D0[40]
D2[41] => Mux2to1_48bit:inst2.D0[41]
D2[42] => Mux2to1_48bit:inst2.D0[42]
D2[43] => Mux2to1_48bit:inst2.D0[43]
D2[44] => Mux2to1_48bit:inst2.D0[44]
D2[45] => Mux2to1_48bit:inst2.D0[45]
D2[46] => Mux2to1_48bit:inst2.D0[46]
D2[47] => Mux2to1_48bit:inst2.D0[47]
D3[0] => Mux2to1_48bit:inst2.D1[0]
D3[1] => Mux2to1_48bit:inst2.D1[1]
D3[2] => Mux2to1_48bit:inst2.D1[2]
D3[3] => Mux2to1_48bit:inst2.D1[3]
D3[4] => Mux2to1_48bit:inst2.D1[4]
D3[5] => Mux2to1_48bit:inst2.D1[5]
D3[6] => Mux2to1_48bit:inst2.D1[6]
D3[7] => Mux2to1_48bit:inst2.D1[7]
D3[8] => Mux2to1_48bit:inst2.D1[8]
D3[9] => Mux2to1_48bit:inst2.D1[9]
D3[10] => Mux2to1_48bit:inst2.D1[10]
D3[11] => Mux2to1_48bit:inst2.D1[11]
D3[12] => Mux2to1_48bit:inst2.D1[12]
D3[13] => Mux2to1_48bit:inst2.D1[13]
D3[14] => Mux2to1_48bit:inst2.D1[14]
D3[15] => Mux2to1_48bit:inst2.D1[15]
D3[16] => Mux2to1_48bit:inst2.D1[16]
D3[17] => Mux2to1_48bit:inst2.D1[17]
D3[18] => Mux2to1_48bit:inst2.D1[18]
D3[19] => Mux2to1_48bit:inst2.D1[19]
D3[20] => Mux2to1_48bit:inst2.D1[20]
D3[21] => Mux2to1_48bit:inst2.D1[21]
D3[22] => Mux2to1_48bit:inst2.D1[22]
D3[23] => Mux2to1_48bit:inst2.D1[23]
D3[24] => Mux2to1_48bit:inst2.D1[24]
D3[25] => Mux2to1_48bit:inst2.D1[25]
D3[26] => Mux2to1_48bit:inst2.D1[26]
D3[27] => Mux2to1_48bit:inst2.D1[27]
D3[28] => Mux2to1_48bit:inst2.D1[28]
D3[29] => Mux2to1_48bit:inst2.D1[29]
D3[30] => Mux2to1_48bit:inst2.D1[30]
D3[31] => Mux2to1_48bit:inst2.D1[31]
D3[32] => Mux2to1_48bit:inst2.D1[32]
D3[33] => Mux2to1_48bit:inst2.D1[33]
D3[34] => Mux2to1_48bit:inst2.D1[34]
D3[35] => Mux2to1_48bit:inst2.D1[35]
D3[36] => Mux2to1_48bit:inst2.D1[36]
D3[37] => Mux2to1_48bit:inst2.D1[37]
D3[38] => Mux2to1_48bit:inst2.D1[38]
D3[39] => Mux2to1_48bit:inst2.D1[39]
D3[40] => Mux2to1_48bit:inst2.D1[40]
D3[41] => Mux2to1_48bit:inst2.D1[41]
D3[42] => Mux2to1_48bit:inst2.D1[42]
D3[43] => Mux2to1_48bit:inst2.D1[43]
D3[44] => Mux2to1_48bit:inst2.D1[44]
D3[45] => Mux2to1_48bit:inst2.D1[45]
D3[46] => Mux2to1_48bit:inst2.D1[46]
D3[47] => Mux2to1_48bit:inst2.D1[47]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register4_48bit:inst14|Mux4to1_48bit:inst70|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst
DataOut[0] <= ExtendedSigned48bit:Mantissa0.DataOut[0]
DataOut[1] <= ExtendedSigned48bit:Mantissa0.DataOut[1]
DataOut[2] <= ExtendedSigned48bit:Mantissa0.DataOut[2]
DataOut[3] <= ExtendedSigned48bit:Mantissa0.DataOut[3]
DataOut[4] <= ExtendedSigned48bit:Mantissa0.DataOut[4]
DataOut[5] <= ExtendedSigned48bit:Mantissa0.DataOut[5]
DataOut[6] <= ExtendedSigned48bit:Mantissa0.DataOut[6]
DataOut[7] <= ExtendedSigned48bit:Mantissa0.DataOut[7]
DataOut[8] <= ExtendedSigned48bit:Mantissa0.DataOut[8]
DataOut[9] <= ExtendedSigned48bit:Mantissa0.DataOut[9]
DataOut[10] <= ExtendedSigned48bit:Mantissa0.DataOut[10]
DataOut[11] <= ExtendedSigned48bit:Mantissa0.DataOut[11]
DataOut[12] <= ExtendedSigned48bit:Mantissa0.DataOut[12]
DataOut[13] <= ExtendedSigned48bit:Mantissa0.DataOut[13]
DataOut[14] <= ExtendedSigned48bit:Mantissa0.DataOut[14]
DataOut[15] <= ExtendedSigned48bit:Mantissa0.DataOut[15]
DataOut[16] <= ExtendedSigned48bit:Mantissa0.DataOut[16]
DataOut[17] <= ExtendedSigned48bit:Mantissa0.DataOut[17]
DataOut[18] <= ExtendedSigned48bit:Mantissa0.DataOut[18]
DataOut[19] <= ExtendedSigned48bit:Mantissa0.DataOut[19]
DataOut[20] <= ExtendedSigned48bit:Mantissa0.DataOut[20]
DataOut[21] <= ExtendedSigned48bit:Mantissa0.DataOut[21]
DataOut[22] <= ExtendedSigned48bit:Mantissa0.DataOut[22]
DataOut[23] <= ExtendedSigned48bit:Mantissa0.DataOut[23]
DataOut[24] <= ExtendedSigned48bit:Mantissa0.DataOut[24]
DataOut[25] <= ExtendedSigned48bit:Mantissa0.DataOut[25]
DataOut[26] <= ExtendedSigned48bit:Mantissa0.DataOut[26]
DataOut[27] <= ExtendedSigned48bit:Mantissa0.DataOut[27]
DataOut[28] <= ExtendedSigned48bit:Mantissa0.DataOut[28]
DataOut[29] <= ExtendedSigned48bit:Mantissa0.DataOut[29]
DataOut[30] <= ExtendedSigned48bit:Mantissa0.DataOut[30]
DataOut[31] <= ExtendedSigned48bit:Mantissa0.DataOut[31]
DataOut[32] <= ExtendedSigned48bit:Mantissa0.DataOut[32]
DataOut[33] <= ExtendedSigned48bit:Mantissa0.DataOut[33]
DataOut[34] <= ExtendedSigned48bit:Mantissa0.DataOut[34]
DataOut[35] <= ExtendedSigned48bit:Mantissa0.DataOut[35]
DataOut[36] <= ExtendedSigned48bit:Mantissa0.DataOut[36]
DataOut[37] <= ExtendedSigned48bit:Mantissa0.DataOut[37]
DataOut[38] <= ExtendedSigned48bit:Mantissa0.DataOut[38]
DataOut[39] <= ExtendedSigned48bit:Mantissa0.DataOut[39]
DataOut[40] <= ExtendedSigned48bit:Mantissa0.DataOut[40]
DataOut[41] <= ExtendedSigned48bit:Mantissa0.DataOut[41]
DataOut[42] <= ExtendedSigned48bit:Mantissa0.DataOut[42]
DataOut[43] <= ExtendedSigned48bit:Mantissa0.DataOut[43]
DataOut[44] <= ExtendedSigned48bit:Mantissa0.DataOut[44]
DataOut[45] <= ExtendedSigned48bit:Mantissa0.DataOut[45]
DataOut[46] <= ExtendedSigned48bit:Mantissa0.DataOut[46]
DataOut[47] <= ExtendedSigned48bit:Mantissa0.DataOut[47]
AorB => Mux2to1_24bit:inst.S
A[0] => Mux2to1_24bit:inst.D0[0]
A[1] => Mux2to1_24bit:inst.D0[1]
A[2] => Mux2to1_24bit:inst.D0[2]
A[3] => Mux2to1_24bit:inst.D0[3]
A[4] => Mux2to1_24bit:inst.D0[4]
A[5] => Mux2to1_24bit:inst.D0[5]
A[6] => Mux2to1_24bit:inst.D0[6]
A[7] => Mux2to1_24bit:inst.D0[7]
A[8] => Mux2to1_24bit:inst.D0[8]
A[9] => Mux2to1_24bit:inst.D0[9]
A[10] => Mux2to1_24bit:inst.D0[10]
A[11] => Mux2to1_24bit:inst.D0[11]
A[12] => Mux2to1_24bit:inst.D0[12]
A[13] => Mux2to1_24bit:inst.D0[13]
A[14] => Mux2to1_24bit:inst.D0[14]
A[15] => Mux2to1_24bit:inst.D0[15]
A[16] => Mux2to1_24bit:inst.D0[16]
A[17] => Mux2to1_24bit:inst.D0[17]
A[18] => Mux2to1_24bit:inst.D0[18]
A[19] => Mux2to1_24bit:inst.D0[19]
A[20] => Mux2to1_24bit:inst.D0[20]
A[21] => Mux2to1_24bit:inst.D0[21]
A[22] => Mux2to1_24bit:inst.D0[22]
B[0] => Mux2to1_24bit:inst.D1[0]
B[1] => Mux2to1_24bit:inst.D1[1]
B[2] => Mux2to1_24bit:inst.D1[2]
B[3] => Mux2to1_24bit:inst.D1[3]
B[4] => Mux2to1_24bit:inst.D1[4]
B[5] => Mux2to1_24bit:inst.D1[5]
B[6] => Mux2to1_24bit:inst.D1[6]
B[7] => Mux2to1_24bit:inst.D1[7]
B[8] => Mux2to1_24bit:inst.D1[8]
B[9] => Mux2to1_24bit:inst.D1[9]
B[10] => Mux2to1_24bit:inst.D1[10]
B[11] => Mux2to1_24bit:inst.D1[11]
B[12] => Mux2to1_24bit:inst.D1[12]
B[13] => Mux2to1_24bit:inst.D1[13]
B[14] => Mux2to1_24bit:inst.D1[14]
B[15] => Mux2to1_24bit:inst.D1[15]
B[16] => Mux2to1_24bit:inst.D1[16]
B[17] => Mux2to1_24bit:inst.D1[17]
B[18] => Mux2to1_24bit:inst.D1[18]
B[19] => Mux2to1_24bit:inst.D1[19]
B[20] => Mux2to1_24bit:inst.D1[20]
B[21] => Mux2to1_24bit:inst.D1[21]
B[22] => Mux2to1_24bit:inst.D1[22]


|Exponent|Mantissa:inst5|MoRongNhan:inst|ExtendedSigned48bit:Mantissa0
DataOut[0] <= DataIn[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataIn[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataIn[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataIn[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataIn[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataIn[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataIn[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataIn[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataIn[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataIn[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataIn[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataIn[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataIn[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataIn[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataIn[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataIn[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataIn[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataIn[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataIn[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataIn[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataIn[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataIn[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= <VCC>
DataOut[24] <= <GND>
DataOut[25] <= <GND>
DataOut[26] <= <GND>
DataOut[27] <= <GND>
DataOut[28] <= <GND>
DataOut[29] <= <GND>
DataOut[30] <= <GND>
DataOut[31] <= <GND>
DataOut[32] <= <GND>
DataOut[33] <= <GND>
DataOut[34] <= <GND>
DataOut[35] <= <GND>
DataOut[36] <= <GND>
DataOut[37] <= <GND>
DataOut[38] <= <GND>
DataOut[39] <= <GND>
DataOut[40] <= <GND>
DataOut[41] <= <GND>
DataOut[42] <= <GND>
DataOut[43] <= <GND>
DataOut[44] <= <GND>
DataOut[45] <= <GND>
DataOut[46] <= <GND>
DataOut[47] <= <GND>
DataIn[0] => DataOut[0].DATAIN
DataIn[1] => DataOut[1].DATAIN
DataIn[2] => DataOut[2].DATAIN
DataIn[3] => DataOut[3].DATAIN
DataIn[4] => DataOut[4].DATAIN
DataIn[5] => DataOut[5].DATAIN
DataIn[6] => DataOut[6].DATAIN
DataIn[7] => DataOut[7].DATAIN
DataIn[8] => DataOut[8].DATAIN
DataIn[9] => DataOut[9].DATAIN
DataIn[10] => DataOut[10].DATAIN
DataIn[11] => DataOut[11].DATAIN
DataIn[12] => DataOut[12].DATAIN
DataIn[13] => DataOut[13].DATAIN
DataIn[14] => DataOut[14].DATAIN
DataIn[15] => DataOut[15].DATAIN
DataIn[16] => DataOut[16].DATAIN
DataIn[17] => DataOut[17].DATAIN
DataIn[18] => DataOut[18].DATAIN
DataIn[19] => DataOut[19].DATAIN
DataIn[20] => DataOut[20].DATAIN
DataIn[21] => DataOut[21].DATAIN
DataIn[22] => DataOut[22].DATAIN


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst
Y[0] <= Mux2to1_4bit:inst.Y[0]
Y[1] <= Mux2to1_4bit:inst.Y[1]
Y[2] <= Mux2to1_4bit:inst.Y[2]
Y[3] <= Mux2to1_4bit:inst.Y[3]
Y[4] <= Mux2to1_4bit:inst3.Y[0]
Y[5] <= Mux2to1_4bit:inst3.Y[1]
Y[6] <= Mux2to1_4bit:inst3.Y[2]
Y[7] <= Mux2to1_4bit:inst3.Y[3]
Y[8] <= Mux2to1_4bit:inst1.Y[0]
Y[9] <= Mux2to1_4bit:inst1.Y[1]
Y[10] <= Mux2to1_4bit:inst1.Y[2]
Y[11] <= Mux2to1_4bit:inst1.Y[3]
Y[12] <= Mux2to1_4bit:inst4.Y[0]
Y[13] <= Mux2to1_4bit:inst4.Y[1]
Y[14] <= Mux2to1_4bit:inst4.Y[2]
Y[15] <= Mux2to1_4bit:inst4.Y[3]
Y[16] <= Mux2to1_4bit:inst2.Y[0]
Y[17] <= Mux2to1_4bit:inst2.Y[1]
Y[18] <= Mux2to1_4bit:inst2.Y[2]
Y[19] <= Mux2to1_4bit:inst2.Y[3]
Y[20] <= Mux2to1_1bit:inst6.Y
Y[21] <= Mux2to1_1bit:inst7.Y
Y[22] <= Mux2to1_1bit:inst8.Y
S => Mux2to1_4bit:inst2.S
S => Mux2to1_4bit:inst4.S
S => Mux2to1_4bit:inst1.S
S => Mux2to1_4bit:inst3.S
S => Mux2to1_4bit:inst.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst7.S
D0[0] => Mux2to1_4bit:inst.D0[0]
D0[1] => Mux2to1_4bit:inst.D0[1]
D0[2] => Mux2to1_4bit:inst.D0[2]
D0[3] => Mux2to1_4bit:inst.D0[3]
D0[4] => Mux2to1_4bit:inst3.D0[0]
D0[5] => Mux2to1_4bit:inst3.D0[1]
D0[6] => Mux2to1_4bit:inst3.D0[2]
D0[7] => Mux2to1_4bit:inst3.D0[3]
D0[8] => Mux2to1_4bit:inst1.D0[0]
D0[9] => Mux2to1_4bit:inst1.D0[1]
D0[10] => Mux2to1_4bit:inst1.D0[2]
D0[11] => Mux2to1_4bit:inst1.D0[3]
D0[12] => Mux2to1_4bit:inst4.D0[0]
D0[13] => Mux2to1_4bit:inst4.D0[1]
D0[14] => Mux2to1_4bit:inst4.D0[2]
D0[15] => Mux2to1_4bit:inst4.D0[3]
D0[16] => Mux2to1_4bit:inst2.D0[0]
D0[17] => Mux2to1_4bit:inst2.D0[1]
D0[18] => Mux2to1_4bit:inst2.D0[2]
D0[19] => Mux2to1_4bit:inst2.D0[3]
D0[20] => Mux2to1_1bit:inst6.D0
D0[21] => Mux2to1_1bit:inst7.D0
D0[22] => Mux2to1_1bit:inst8.D0
D1[0] => Mux2to1_4bit:inst.D1[0]
D1[1] => Mux2to1_4bit:inst.D1[1]
D1[2] => Mux2to1_4bit:inst.D1[2]
D1[3] => Mux2to1_4bit:inst.D1[3]
D1[4] => Mux2to1_4bit:inst3.D1[0]
D1[5] => Mux2to1_4bit:inst3.D1[1]
D1[6] => Mux2to1_4bit:inst3.D1[2]
D1[7] => Mux2to1_4bit:inst3.D1[3]
D1[8] => Mux2to1_4bit:inst1.D1[0]
D1[9] => Mux2to1_4bit:inst1.D1[1]
D1[10] => Mux2to1_4bit:inst1.D1[2]
D1[11] => Mux2to1_4bit:inst1.D1[3]
D1[12] => Mux2to1_4bit:inst4.D1[0]
D1[13] => Mux2to1_4bit:inst4.D1[1]
D1[14] => Mux2to1_4bit:inst4.D1[2]
D1[15] => Mux2to1_4bit:inst4.D1[3]
D1[16] => Mux2to1_4bit:inst2.D1[0]
D1[17] => Mux2to1_4bit:inst2.D1[1]
D1[18] => Mux2to1_4bit:inst2.D1[2]
D1[19] => Mux2to1_4bit:inst2.D1[3]
D1[20] => Mux2to1_1bit:inst6.D1
D1[21] => Mux2to1_1bit:inst7.D1
D1[22] => Mux2to1_1bit:inst8.D1


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst2
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst4
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst4|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst4|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst4|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst4|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst1
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst3
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst3|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst3|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst3|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst3|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_4bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongNhan:inst|Mux2to1_24bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1
Y[0] <= Mux2to1_48bit:inst7.Y[0]
Y[1] <= Mux2to1_48bit:inst7.Y[1]
Y[2] <= Mux2to1_48bit:inst7.Y[2]
Y[3] <= Mux2to1_48bit:inst7.Y[3]
Y[4] <= Mux2to1_48bit:inst7.Y[4]
Y[5] <= Mux2to1_48bit:inst7.Y[5]
Y[6] <= Mux2to1_48bit:inst7.Y[6]
Y[7] <= Mux2to1_48bit:inst7.Y[7]
Y[8] <= Mux2to1_48bit:inst7.Y[8]
Y[9] <= Mux2to1_48bit:inst7.Y[9]
Y[10] <= Mux2to1_48bit:inst7.Y[10]
Y[11] <= Mux2to1_48bit:inst7.Y[11]
Y[12] <= Mux2to1_48bit:inst7.Y[12]
Y[13] <= Mux2to1_48bit:inst7.Y[13]
Y[14] <= Mux2to1_48bit:inst7.Y[14]
Y[15] <= Mux2to1_48bit:inst7.Y[15]
Y[16] <= Mux2to1_48bit:inst7.Y[16]
Y[17] <= Mux2to1_48bit:inst7.Y[17]
Y[18] <= Mux2to1_48bit:inst7.Y[18]
Y[19] <= Mux2to1_48bit:inst7.Y[19]
Y[20] <= Mux2to1_48bit:inst7.Y[20]
Y[21] <= Mux2to1_48bit:inst7.Y[21]
Y[22] <= Mux2to1_48bit:inst7.Y[22]
Y[23] <= Mux2to1_48bit:inst7.Y[23]
Y[24] <= Mux2to1_48bit:inst7.Y[24]
Y[25] <= Mux2to1_48bit:inst7.Y[25]
Y[26] <= Mux2to1_48bit:inst7.Y[26]
Y[27] <= Mux2to1_48bit:inst7.Y[27]
Y[28] <= Mux2to1_48bit:inst7.Y[28]
Y[29] <= Mux2to1_48bit:inst7.Y[29]
Y[30] <= Mux2to1_48bit:inst7.Y[30]
Y[31] <= Mux2to1_48bit:inst7.Y[31]
Y[32] <= Mux2to1_48bit:inst7.Y[32]
Y[33] <= Mux2to1_48bit:inst7.Y[33]
Y[34] <= Mux2to1_48bit:inst7.Y[34]
Y[35] <= Mux2to1_48bit:inst7.Y[35]
Y[36] <= Mux2to1_48bit:inst7.Y[36]
Y[37] <= Mux2to1_48bit:inst7.Y[37]
Y[38] <= Mux2to1_48bit:inst7.Y[38]
Y[39] <= Mux2to1_48bit:inst7.Y[39]
Y[40] <= Mux2to1_48bit:inst7.Y[40]
Y[41] <= Mux2to1_48bit:inst7.Y[41]
Y[42] <= Mux2to1_48bit:inst7.Y[42]
Y[43] <= Mux2to1_48bit:inst7.Y[43]
Y[44] <= Mux2to1_48bit:inst7.Y[44]
Y[45] <= Mux2to1_48bit:inst7.Y[45]
Y[46] <= Mux2to1_48bit:inst7.Y[46]
Y[47] <= Mux2to1_48bit:inst7.Y[47]
AorB => Mux2to1_48bit:inst7.S
AorB => Mux21_24bit:inst1.S
I0[0] => Mux21_24bit:inst1.D0[0]
I0[1] => Mux21_24bit:inst1.D0[1]
I0[2] => Mux21_24bit:inst1.D0[2]
I0[3] => Mux21_24bit:inst1.D0[3]
I0[4] => Mux21_24bit:inst1.D0[4]
I0[5] => Mux21_24bit:inst1.D0[5]
I0[6] => Mux21_24bit:inst1.D0[6]
I0[7] => Mux21_24bit:inst1.D0[7]
I0[8] => Mux21_24bit:inst1.D0[8]
I0[9] => Mux21_24bit:inst1.D0[9]
I0[10] => Mux21_24bit:inst1.D0[10]
I0[11] => Mux21_24bit:inst1.D0[11]
I0[12] => Mux21_24bit:inst1.D0[12]
I0[13] => Mux21_24bit:inst1.D0[13]
I0[14] => Mux21_24bit:inst1.D0[14]
I0[15] => Mux21_24bit:inst1.D0[15]
I0[16] => Mux21_24bit:inst1.D0[16]
I0[17] => Mux21_24bit:inst1.D0[17]
I0[18] => Mux21_24bit:inst1.D0[18]
I0[19] => Mux21_24bit:inst1.D0[19]
I0[20] => Mux21_24bit:inst1.D0[20]
I0[21] => Mux21_24bit:inst1.D0[21]
I0[22] => Mux21_24bit:inst1.D0[22]
I1[0] => ShiftRight_Divisor:inst.DataIn[0]
I1[1] => ShiftRight_Divisor:inst.DataIn[1]
I1[2] => ShiftRight_Divisor:inst.DataIn[2]
I1[3] => ShiftRight_Divisor:inst.DataIn[3]
I1[4] => ShiftRight_Divisor:inst.DataIn[4]
I1[5] => ShiftRight_Divisor:inst.DataIn[5]
I1[6] => ShiftRight_Divisor:inst.DataIn[6]
I1[7] => ShiftRight_Divisor:inst.DataIn[7]
I1[8] => ShiftRight_Divisor:inst.DataIn[8]
I1[9] => ShiftRight_Divisor:inst.DataIn[9]
I1[10] => ShiftRight_Divisor:inst.DataIn[10]
I1[11] => ShiftRight_Divisor:inst.DataIn[11]
I1[12] => ShiftRight_Divisor:inst.DataIn[12]
I1[13] => ShiftRight_Divisor:inst.DataIn[13]
I1[14] => ShiftRight_Divisor:inst.DataIn[14]
I1[15] => ShiftRight_Divisor:inst.DataIn[15]
I1[16] => ShiftRight_Divisor:inst.DataIn[16]
I1[17] => ShiftRight_Divisor:inst.DataIn[17]
I1[18] => ShiftRight_Divisor:inst.DataIn[18]
I1[19] => ShiftRight_Divisor:inst.DataIn[19]
I1[20] => ShiftRight_Divisor:inst.DataIn[20]
I1[21] => ShiftRight_Divisor:inst.DataIn[21]
I1[22] => ShiftRight_Divisor:inst.DataIn[22]


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux2to1_48bit:inst7|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ExtendedSigned48bit:inst3
DataOut[0] <= DataIn[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataIn[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataIn[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataIn[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataIn[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataIn[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataIn[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataIn[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataIn[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataIn[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataIn[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataIn[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataIn[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataIn[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataIn[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataIn[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataIn[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataIn[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataIn[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataIn[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataIn[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataIn[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= <VCC>
DataOut[24] <= <GND>
DataOut[25] <= <GND>
DataOut[26] <= <GND>
DataOut[27] <= <GND>
DataOut[28] <= <GND>
DataOut[29] <= <GND>
DataOut[30] <= <GND>
DataOut[31] <= <GND>
DataOut[32] <= <GND>
DataOut[33] <= <GND>
DataOut[34] <= <GND>
DataOut[35] <= <GND>
DataOut[36] <= <GND>
DataOut[37] <= <GND>
DataOut[38] <= <GND>
DataOut[39] <= <GND>
DataOut[40] <= <GND>
DataOut[41] <= <GND>
DataOut[42] <= <GND>
DataOut[43] <= <GND>
DataOut[44] <= <GND>
DataOut[45] <= <GND>
DataOut[46] <= <GND>
DataOut[47] <= <GND>
DataIn[0] => DataOut[0].DATAIN
DataIn[1] => DataOut[1].DATAIN
DataIn[2] => DataOut[2].DATAIN
DataIn[3] => DataOut[3].DATAIN
DataIn[4] => DataOut[4].DATAIN
DataIn[5] => DataOut[5].DATAIN
DataIn[6] => DataOut[6].DATAIN
DataIn[7] => DataOut[7].DATAIN
DataIn[8] => DataOut[8].DATAIN
DataIn[9] => DataOut[9].DATAIN
DataIn[10] => DataOut[10].DATAIN
DataIn[11] => DataOut[11].DATAIN
DataIn[12] => DataOut[12].DATAIN
DataIn[13] => DataOut[13].DATAIN
DataIn[14] => DataOut[14].DATAIN
DataIn[15] => DataOut[15].DATAIN
DataIn[16] => DataOut[16].DATAIN
DataIn[17] => DataOut[17].DATAIN
DataIn[18] => DataOut[18].DATAIN
DataIn[19] => DataOut[19].DATAIN
DataIn[20] => DataOut[20].DATAIN
DataIn[21] => DataOut[21].DATAIN
DataIn[22] => DataOut[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Mux21_24bit:inst1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst
DataOut[0] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[0]
DataOut[1] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[1]
DataOut[2] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[2]
DataOut[3] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[3]
DataOut[4] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[4]
DataOut[5] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[5]
DataOut[6] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[6]
DataOut[7] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[7]
DataOut[8] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[8]
DataOut[9] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[9]
DataOut[10] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[10]
DataOut[11] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[11]
DataOut[12] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[12]
DataOut[13] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[13]
DataOut[14] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[14]
DataOut[15] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[15]
DataOut[16] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[16]
DataOut[17] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[17]
DataOut[18] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[18]
DataOut[19] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[19]
DataOut[20] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[20]
DataOut[21] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[21]
DataOut[22] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[22]
DataOut[23] <= ShifRight_1bit_24bit:SR_Divisor_22.DataOut[23]
DataIn[0] => ShifRight_1bit_24bit:SR_Divisor_0.S
DataIn[0] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[0]
DataIn[1] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[1]
DataIn[2] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[2]
DataIn[3] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[3]
DataIn[4] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[4]
DataIn[5] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[5]
DataIn[6] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[6]
DataIn[7] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[7]
DataIn[8] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[8]
DataIn[9] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[9]
DataIn[10] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[10]
DataIn[11] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[11]
DataIn[12] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[12]
DataIn[13] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[13]
DataIn[14] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[14]
DataIn[15] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[15]
DataIn[16] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[16]
DataIn[17] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[17]
DataIn[18] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[18]
DataIn[19] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[19]
DataIn[20] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[20]
DataIn[21] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[21]
DataIn[22] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[22]
DataIn[23] => ShifRight_1bit_24bit:SR_Divisor_0.DataIn[23]


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_22|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_21|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_20|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_19|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_18|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_17|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_16|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_15|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_14|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_13|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_12|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_11|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_10|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_9|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_8|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_7|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_6|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_5|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_4|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_3|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_2|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_1|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0
Data0 <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
S => Shifter24bit_not_0.IN0
DataIn[0] => Mux21_24bit:Shifter24bit_1.D0[0]
DataIn[1] => Mux21_24bit:Shifter24bit_1.D0[1]
DataIn[1] => ConvertBus24bit:Shifter24bit_0.In[0]
DataIn[2] => Mux21_24bit:Shifter24bit_1.D0[2]
DataIn[2] => ConvertBus24bit:Shifter24bit_0.In[1]
DataIn[3] => Mux21_24bit:Shifter24bit_1.D0[3]
DataIn[3] => ConvertBus24bit:Shifter24bit_0.In[2]
DataIn[4] => Mux21_24bit:Shifter24bit_1.D0[4]
DataIn[4] => ConvertBus24bit:Shifter24bit_0.In[3]
DataIn[5] => Mux21_24bit:Shifter24bit_1.D0[5]
DataIn[5] => ConvertBus24bit:Shifter24bit_0.In[4]
DataIn[6] => Mux21_24bit:Shifter24bit_1.D0[6]
DataIn[6] => ConvertBus24bit:Shifter24bit_0.In[5]
DataIn[7] => Mux21_24bit:Shifter24bit_1.D0[7]
DataIn[7] => ConvertBus24bit:Shifter24bit_0.In[6]
DataIn[8] => Mux21_24bit:Shifter24bit_1.D0[8]
DataIn[8] => ConvertBus24bit:Shifter24bit_0.In[7]
DataIn[9] => Mux21_24bit:Shifter24bit_1.D0[9]
DataIn[9] => ConvertBus24bit:Shifter24bit_0.In[8]
DataIn[10] => Mux21_24bit:Shifter24bit_1.D0[10]
DataIn[10] => ConvertBus24bit:Shifter24bit_0.In[9]
DataIn[11] => Mux21_24bit:Shifter24bit_1.D0[11]
DataIn[11] => ConvertBus24bit:Shifter24bit_0.In[10]
DataIn[12] => Mux21_24bit:Shifter24bit_1.D0[12]
DataIn[12] => ConvertBus24bit:Shifter24bit_0.In[11]
DataIn[13] => Mux21_24bit:Shifter24bit_1.D0[13]
DataIn[13] => ConvertBus24bit:Shifter24bit_0.In[12]
DataIn[14] => Mux21_24bit:Shifter24bit_1.D0[14]
DataIn[14] => ConvertBus24bit:Shifter24bit_0.In[13]
DataIn[15] => Mux21_24bit:Shifter24bit_1.D0[15]
DataIn[15] => ConvertBus24bit:Shifter24bit_0.In[14]
DataIn[16] => Mux21_24bit:Shifter24bit_1.D0[16]
DataIn[16] => ConvertBus24bit:Shifter24bit_0.In[15]
DataIn[17] => Mux21_24bit:Shifter24bit_1.D0[17]
DataIn[17] => ConvertBus24bit:Shifter24bit_0.In[16]
DataIn[18] => Mux21_24bit:Shifter24bit_1.D0[18]
DataIn[18] => ConvertBus24bit:Shifter24bit_0.In[17]
DataIn[19] => Mux21_24bit:Shifter24bit_1.D0[19]
DataIn[19] => ConvertBus24bit:Shifter24bit_0.In[18]
DataIn[20] => Mux21_24bit:Shifter24bit_1.D0[20]
DataIn[20] => ConvertBus24bit:Shifter24bit_0.In[19]
DataIn[21] => Mux21_24bit:Shifter24bit_1.D0[21]
DataIn[21] => ConvertBus24bit:Shifter24bit_0.In[20]
DataIn[22] => Mux21_24bit:Shifter24bit_1.D0[22]
DataIn[22] => ConvertBus24bit:Shifter24bit_0.In[21]
DataIn[23] => Mux21_24bit:Shifter24bit_1.D0[23]
DataIn[23] => ConvertBus24bit:Shifter24bit_0.In[22]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1
Z[0] <= Mux21_1bit:mux21_1bit_100.Z
Z[1] <= Mux21_1bit:mux21_1bit_101.Z
Z[2] <= Mux21_1bit:mux21_1bit_102.Z
Z[3] <= Mux21_1bit:mux21_1bit_103.Z
Z[4] <= Mux21_1bit:mux21_1bit_104.Z
Z[5] <= Mux21_1bit:mux21_1bit_105.Z
Z[6] <= Mux21_1bit:mux21_1bit_106.Z
Z[7] <= Mux21_1bit:mux21_1bit_107.Z
Z[8] <= Mux21_1bit:mux21_1bit_108.Z
Z[9] <= Mux21_1bit:mux21_1bit_109.Z
Z[10] <= Mux21_1bit:mux21_1bit_110.Z
Z[11] <= Mux21_1bit:mux21_1bit_111.Z
Z[12] <= Mux21_1bit:mux21_1bit_112.Z
Z[13] <= Mux21_1bit:mux21_1bit_113.Z
Z[14] <= Mux21_1bit:mux21_1bit_114.Z
Z[15] <= Mux21_1bit:mux21_1bit_115.Z
Z[16] <= Mux21_1bit:mux21_1bit_116.Z
Z[17] <= Mux21_1bit:mux21_1bit_117.Z
Z[18] <= Mux21_1bit:mux21_1bit_118.Z
Z[19] <= Mux21_1bit:mux21_1bit_119.Z
Z[20] <= Mux21_1bit:mux21_1bit_120.Z
Z[21] <= Mux21_1bit:mux21_1bit_121.Z
Z[22] <= Mux21_1bit:mux21_1bit_122.Z
Z[23] <= Mux21_1bit:mux21_1bit_123.Z
D0[0] => Mux21_1bit:mux21_1bit_100.A
D0[1] => Mux21_1bit:mux21_1bit_101.A
D0[2] => Mux21_1bit:mux21_1bit_102.A
D0[3] => Mux21_1bit:mux21_1bit_103.A
D0[4] => Mux21_1bit:mux21_1bit_104.A
D0[5] => Mux21_1bit:mux21_1bit_105.A
D0[6] => Mux21_1bit:mux21_1bit_106.A
D0[7] => Mux21_1bit:mux21_1bit_107.A
D0[8] => Mux21_1bit:mux21_1bit_108.A
D0[9] => Mux21_1bit:mux21_1bit_109.A
D0[10] => Mux21_1bit:mux21_1bit_110.A
D0[11] => Mux21_1bit:mux21_1bit_111.A
D0[12] => Mux21_1bit:mux21_1bit_112.A
D0[13] => Mux21_1bit:mux21_1bit_113.A
D0[14] => Mux21_1bit:mux21_1bit_114.A
D0[15] => Mux21_1bit:mux21_1bit_115.A
D0[16] => Mux21_1bit:mux21_1bit_116.A
D0[17] => Mux21_1bit:mux21_1bit_117.A
D0[18] => Mux21_1bit:mux21_1bit_118.A
D0[19] => Mux21_1bit:mux21_1bit_119.A
D0[20] => Mux21_1bit:mux21_1bit_120.A
D0[21] => Mux21_1bit:mux21_1bit_121.A
D0[22] => Mux21_1bit:mux21_1bit_122.A
D0[23] => Mux21_1bit:mux21_1bit_123.A
D1[0] => Mux21_1bit:mux21_1bit_100.B
D1[1] => Mux21_1bit:mux21_1bit_101.B
D1[2] => Mux21_1bit:mux21_1bit_102.B
D1[3] => Mux21_1bit:mux21_1bit_103.B
D1[4] => Mux21_1bit:mux21_1bit_104.B
D1[5] => Mux21_1bit:mux21_1bit_105.B
D1[6] => Mux21_1bit:mux21_1bit_106.B
D1[7] => Mux21_1bit:mux21_1bit_107.B
D1[8] => Mux21_1bit:mux21_1bit_108.B
D1[9] => Mux21_1bit:mux21_1bit_109.B
D1[10] => Mux21_1bit:mux21_1bit_110.B
D1[11] => Mux21_1bit:mux21_1bit_111.B
D1[12] => Mux21_1bit:mux21_1bit_112.B
D1[13] => Mux21_1bit:mux21_1bit_113.B
D1[14] => Mux21_1bit:mux21_1bit_114.B
D1[15] => Mux21_1bit:mux21_1bit_115.B
D1[16] => Mux21_1bit:mux21_1bit_116.B
D1[17] => Mux21_1bit:mux21_1bit_117.B
D1[18] => Mux21_1bit:mux21_1bit_118.B
D1[19] => Mux21_1bit:mux21_1bit_119.B
D1[20] => Mux21_1bit:mux21_1bit_120.B
D1[21] => Mux21_1bit:mux21_1bit_121.B
D1[22] => Mux21_1bit:mux21_1bit_122.B
D1[23] => Mux21_1bit:mux21_1bit_123.B
S => Mux21_1bit:mux21_1bit_100.S
S => Mux21_1bit:mux21_1bit_102.S
S => Mux21_1bit:mux21_1bit_103.S
S => Mux21_1bit:mux21_1bit_104.S
S => Mux21_1bit:mux21_1bit_105.S
S => Mux21_1bit:mux21_1bit_106.S
S => Mux21_1bit:mux21_1bit_107.S
S => Mux21_1bit:mux21_1bit_108.S
S => Mux21_1bit:mux21_1bit_111.S
S => Mux21_1bit:mux21_1bit_113.S
S => Mux21_1bit:mux21_1bit_114.S
S => Mux21_1bit:mux21_1bit_115.S
S => Mux21_1bit:mux21_1bit_109.S
S => Mux21_1bit:mux21_1bit_101.S
S => Mux21_1bit:mux21_1bit_116.S
S => Mux21_1bit:mux21_1bit_117.S
S => Mux21_1bit:mux21_1bit_118.S
S => Mux21_1bit:mux21_1bit_119.S
S => Mux21_1bit:mux21_1bit_120.S
S => Mux21_1bit:mux21_1bit_121.S
S => Mux21_1bit:mux21_1bit_122.S
S => Mux21_1bit:mux21_1bit_123.S
S => Mux21_1bit:mux21_1bit_110.S
S => Mux21_1bit:mux21_1bit_112.S


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_100
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_102
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_103
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_104
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_105
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_106
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_107
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_108
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_111
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_113
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_114
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_115
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_109
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_101
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_116
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_117
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_118
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_119
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_120
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_121
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_122
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_123
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_110
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|Mux21_24bit:Shifter24bit_1|Mux21_1bit:mux21_1bit_112
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|ShiftRight_Divisor:inst|ShifRight_1bit_24bit:SR_Divisor_0|ConvertBus24bit:Shifter24bit_0
Output23 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Output23.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN


|Exponent|Mantissa:inst5|MoRongBitChia:inst1|Extended_Divisor:inst5
DataOut[0] <= <GND>
DataOut[1] <= <GND>
DataOut[2] <= <GND>
DataOut[3] <= <GND>
DataOut[4] <= <GND>
DataOut[5] <= <GND>
DataOut[6] <= <GND>
DataOut[7] <= <GND>
DataOut[8] <= <GND>
DataOut[9] <= <GND>
DataOut[10] <= <GND>
DataOut[11] <= <GND>
DataOut[12] <= <GND>
DataOut[13] <= <GND>
DataOut[14] <= <GND>
DataOut[15] <= <GND>
DataOut[16] <= <GND>
DataOut[17] <= <GND>
DataOut[18] <= <GND>
DataOut[19] <= <GND>
DataOut[20] <= <GND>
DataOut[21] <= <GND>
DataOut[22] <= <GND>
DataOut[23] <= <GND>
DataOut[24] <= DataIn[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataIn[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataIn[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataIn[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataIn[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataIn[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataIn[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataIn[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= DataIn[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= DataIn[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= DataIn[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= DataIn[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= DataIn[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= DataIn[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= DataIn[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= DataIn[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= DataIn[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= DataIn[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= DataIn[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= DataIn[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= DataIn[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= DataIn[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= DataIn[23].DB_MAX_OUTPUT_PORT_TYPE
DataIn[0] => DataOut[24].DATAIN
DataIn[1] => DataOut[25].DATAIN
DataIn[2] => DataOut[26].DATAIN
DataIn[3] => DataOut[27].DATAIN
DataIn[4] => DataOut[28].DATAIN
DataIn[5] => DataOut[29].DATAIN
DataIn[6] => DataOut[30].DATAIN
DataIn[7] => DataOut[31].DATAIN
DataIn[8] => DataOut[32].DATAIN
DataIn[9] => DataOut[33].DATAIN
DataIn[10] => DataOut[34].DATAIN
DataIn[11] => DataOut[35].DATAIN
DataIn[12] => DataOut[36].DATAIN
DataIn[13] => DataOut[37].DATAIN
DataIn[14] => DataOut[38].DATAIN
DataIn[15] => DataOut[39].DATAIN
DataIn[16] => DataOut[40].DATAIN
DataIn[17] => DataOut[41].DATAIN
DataIn[18] => DataOut[42].DATAIN
DataIn[19] => DataOut[43].DATAIN
DataIn[20] => DataOut[44].DATAIN
DataIn[21] => DataOut[45].DATAIN
DataIn[22] => DataOut[46].DATAIN
DataIn[23] => DataOut[47].DATAIN


|Exponent|Mantissa:inst5|ConvertBus22bit:inst12
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Mux2to1_48bit:inst6|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4
Y[0] <= Mux2to1_48bit:Mantissa4.Y[0]
Y[1] <= Mux2to1_48bit:Mantissa4.Y[1]
Y[2] <= Mux2to1_48bit:Mantissa4.Y[2]
Y[3] <= Mux2to1_48bit:Mantissa4.Y[3]
Y[4] <= Mux2to1_48bit:Mantissa4.Y[4]
Y[5] <= Mux2to1_48bit:Mantissa4.Y[5]
Y[6] <= Mux2to1_48bit:Mantissa4.Y[6]
Y[7] <= Mux2to1_48bit:Mantissa4.Y[7]
Y[8] <= Mux2to1_48bit:Mantissa4.Y[8]
Y[9] <= Mux2to1_48bit:Mantissa4.Y[9]
Y[10] <= Mux2to1_48bit:Mantissa4.Y[10]
Y[11] <= Mux2to1_48bit:Mantissa4.Y[11]
Y[12] <= Mux2to1_48bit:Mantissa4.Y[12]
Y[13] <= Mux2to1_48bit:Mantissa4.Y[13]
Y[14] <= Mux2to1_48bit:Mantissa4.Y[14]
Y[15] <= Mux2to1_48bit:Mantissa4.Y[15]
Y[16] <= Mux2to1_48bit:Mantissa4.Y[16]
Y[17] <= Mux2to1_48bit:Mantissa4.Y[17]
Y[18] <= Mux2to1_48bit:Mantissa4.Y[18]
Y[19] <= Mux2to1_48bit:Mantissa4.Y[19]
Y[20] <= Mux2to1_48bit:Mantissa4.Y[20]
Y[21] <= Mux2to1_48bit:Mantissa4.Y[21]
Y[22] <= Mux2to1_48bit:Mantissa4.Y[22]
Y[23] <= Mux2to1_48bit:Mantissa4.Y[23]
Y[24] <= Mux2to1_48bit:Mantissa4.Y[24]
Y[25] <= Mux2to1_48bit:Mantissa4.Y[25]
Y[26] <= Mux2to1_48bit:Mantissa4.Y[26]
Y[27] <= Mux2to1_48bit:Mantissa4.Y[27]
Y[28] <= Mux2to1_48bit:Mantissa4.Y[28]
Y[29] <= Mux2to1_48bit:Mantissa4.Y[29]
Y[30] <= Mux2to1_48bit:Mantissa4.Y[30]
Y[31] <= Mux2to1_48bit:Mantissa4.Y[31]
Y[32] <= Mux2to1_48bit:Mantissa4.Y[32]
Y[33] <= Mux2to1_48bit:Mantissa4.Y[33]
Y[34] <= Mux2to1_48bit:Mantissa4.Y[34]
Y[35] <= Mux2to1_48bit:Mantissa4.Y[35]
Y[36] <= Mux2to1_48bit:Mantissa4.Y[36]
Y[37] <= Mux2to1_48bit:Mantissa4.Y[37]
Y[38] <= Mux2to1_48bit:Mantissa4.Y[38]
Y[39] <= Mux2to1_48bit:Mantissa4.Y[39]
Y[40] <= Mux2to1_48bit:Mantissa4.Y[40]
Y[41] <= Mux2to1_48bit:Mantissa4.Y[41]
Y[42] <= Mux2to1_48bit:Mantissa4.Y[42]
Y[43] <= Mux2to1_48bit:Mantissa4.Y[43]
Y[44] <= Mux2to1_48bit:Mantissa4.Y[44]
Y[45] <= Mux2to1_48bit:Mantissa4.Y[45]
Y[46] <= Mux2to1_48bit:Mantissa4.Y[46]
Y[47] <= Mux2to1_48bit:Mantissa4.Y[47]
Mul => Mux2to1_48bit:Mantissa4.S
D0[0] => Mux2to1_48bit:Mantissa4.D0[0]
D0[0] => Mux2to1_48bit:Mantissa3.D1[0]
D0[1] => Mux2to1_48bit:Mantissa4.D0[1]
D0[1] => Mux2to1_48bit:Mantissa3.D1[1]
D0[2] => Mux2to1_48bit:Mantissa4.D0[2]
D0[2] => Mux2to1_48bit:Mantissa3.D1[2]
D0[3] => Mux2to1_48bit:Mantissa4.D0[3]
D0[3] => Mux2to1_48bit:Mantissa3.D1[3]
D0[4] => Mux2to1_48bit:Mantissa4.D0[4]
D0[4] => Mux2to1_48bit:Mantissa3.D1[4]
D0[5] => Mux2to1_48bit:Mantissa4.D0[5]
D0[5] => Mux2to1_48bit:Mantissa3.D1[5]
D0[6] => Mux2to1_48bit:Mantissa4.D0[6]
D0[6] => Mux2to1_48bit:Mantissa3.D1[6]
D0[7] => Mux2to1_48bit:Mantissa4.D0[7]
D0[7] => Mux2to1_48bit:Mantissa3.D1[7]
D0[8] => Mux2to1_48bit:Mantissa4.D0[8]
D0[8] => Mux2to1_48bit:Mantissa3.D1[8]
D0[9] => Mux2to1_48bit:Mantissa4.D0[9]
D0[9] => Mux2to1_48bit:Mantissa3.D1[9]
D0[10] => Mux2to1_48bit:Mantissa4.D0[10]
D0[10] => Mux2to1_48bit:Mantissa3.D1[10]
D0[11] => Mux2to1_48bit:Mantissa4.D0[11]
D0[11] => Mux2to1_48bit:Mantissa3.D1[11]
D0[12] => Mux2to1_48bit:Mantissa4.D0[12]
D0[12] => Mux2to1_48bit:Mantissa3.D1[12]
D0[13] => Mux2to1_48bit:Mantissa4.D0[13]
D0[13] => Mux2to1_48bit:Mantissa3.D1[13]
D0[14] => Mux2to1_48bit:Mantissa4.D0[14]
D0[14] => Mux2to1_48bit:Mantissa3.D1[14]
D0[15] => Mux2to1_48bit:Mantissa4.D0[15]
D0[15] => Mux2to1_48bit:Mantissa3.D1[15]
D0[16] => Mux2to1_48bit:Mantissa4.D0[16]
D0[16] => Mux2to1_48bit:Mantissa3.D1[16]
D0[17] => Mux2to1_48bit:Mantissa4.D0[17]
D0[17] => Mux2to1_48bit:Mantissa3.D1[17]
D0[18] => Mux2to1_48bit:Mantissa4.D0[18]
D0[18] => Mux2to1_48bit:Mantissa3.D1[18]
D0[19] => Mux2to1_48bit:Mantissa4.D0[19]
D0[19] => Mux2to1_48bit:Mantissa3.D1[19]
D0[20] => Mux2to1_48bit:Mantissa4.D0[20]
D0[20] => Mux2to1_48bit:Mantissa3.D1[20]
D0[21] => Mux2to1_48bit:Mantissa4.D0[21]
D0[21] => Mux2to1_48bit:Mantissa3.D1[21]
D0[22] => Mux2to1_48bit:Mantissa4.D0[22]
D0[22] => Mux2to1_48bit:Mantissa3.D1[22]
D0[23] => Mux2to1_48bit:Mantissa4.D0[23]
D0[23] => Mux2to1_48bit:Mantissa3.D1[23]
D0[24] => Mux2to1_48bit:Mantissa4.D0[24]
D0[24] => Mux2to1_48bit:Mantissa3.D1[24]
D0[25] => Mux2to1_48bit:Mantissa4.D0[25]
D0[25] => Mux2to1_48bit:Mantissa3.D1[25]
D0[26] => Mux2to1_48bit:Mantissa4.D0[26]
D0[26] => Mux2to1_48bit:Mantissa3.D1[26]
D0[27] => Mux2to1_48bit:Mantissa4.D0[27]
D0[27] => Mux2to1_48bit:Mantissa3.D1[27]
D0[28] => Mux2to1_48bit:Mantissa4.D0[28]
D0[28] => Mux2to1_48bit:Mantissa3.D1[28]
D0[29] => Mux2to1_48bit:Mantissa4.D0[29]
D0[29] => Mux2to1_48bit:Mantissa3.D1[29]
D0[30] => Mux2to1_48bit:Mantissa4.D0[30]
D0[30] => Mux2to1_48bit:Mantissa3.D1[30]
D0[31] => Mux2to1_48bit:Mantissa4.D0[31]
D0[31] => Mux2to1_48bit:Mantissa3.D1[31]
D0[32] => Mux2to1_48bit:Mantissa4.D0[32]
D0[32] => Mux2to1_48bit:Mantissa3.D1[32]
D0[33] => Mux2to1_48bit:Mantissa4.D0[33]
D0[33] => Mux2to1_48bit:Mantissa3.D1[33]
D0[34] => Mux2to1_48bit:Mantissa4.D0[34]
D0[34] => Mux2to1_48bit:Mantissa3.D1[34]
D0[35] => Mux2to1_48bit:Mantissa4.D0[35]
D0[35] => Mux2to1_48bit:Mantissa3.D1[35]
D0[36] => Mux2to1_48bit:Mantissa4.D0[36]
D0[36] => Mux2to1_48bit:Mantissa3.D1[36]
D0[37] => Mux2to1_48bit:Mantissa4.D0[37]
D0[37] => Mux2to1_48bit:Mantissa3.D1[37]
D0[38] => Mux2to1_48bit:Mantissa4.D0[38]
D0[38] => Mux2to1_48bit:Mantissa3.D1[38]
D0[39] => Mux2to1_48bit:Mantissa4.D0[39]
D0[39] => Mux2to1_48bit:Mantissa3.D1[39]
D0[40] => Mux2to1_48bit:Mantissa4.D0[40]
D0[40] => Mux2to1_48bit:Mantissa3.D1[40]
D0[41] => Mux2to1_48bit:Mantissa4.D0[41]
D0[41] => Mux2to1_48bit:Mantissa3.D1[41]
D0[42] => Mux2to1_48bit:Mantissa4.D0[42]
D0[42] => Mux2to1_48bit:Mantissa3.D1[42]
D0[43] => Mux2to1_48bit:Mantissa4.D0[43]
D0[43] => Mux2to1_48bit:Mantissa3.D1[43]
D0[44] => Mux2to1_48bit:Mantissa4.D0[44]
D0[44] => Mux2to1_48bit:Mantissa3.D1[44]
D0[45] => Mux2to1_48bit:Mantissa4.D0[45]
D0[45] => Mux2to1_48bit:Mantissa3.D1[45]
D0[46] => Mux2to1_48bit:Mantissa4.D0[46]
D0[46] => Mux2to1_48bit:Mantissa3.D1[46]
D0[47] => Mux2to1_48bit:Mantissa4.D0[47]
D0[47] => Mux2to1_48bit:Mantissa3.D1[47]
D1[0] => Mux2to1_48bit:Mantissa3.S
D1[1] => ~NO_FANOUT~
D1[2] => ~NO_FANOUT~
D1[3] => ~NO_FANOUT~
D1[4] => ~NO_FANOUT~
D1[5] => ~NO_FANOUT~
D1[6] => ~NO_FANOUT~
D1[7] => ~NO_FANOUT~
D1[8] => ~NO_FANOUT~
D1[9] => ~NO_FANOUT~
D1[10] => ~NO_FANOUT~
D1[11] => ~NO_FANOUT~
D1[12] => ~NO_FANOUT~
D1[13] => ~NO_FANOUT~
D1[14] => ~NO_FANOUT~
D1[15] => ~NO_FANOUT~
D1[16] => ~NO_FANOUT~
D1[17] => ~NO_FANOUT~
D1[18] => ~NO_FANOUT~
D1[19] => ~NO_FANOUT~
D1[20] => ~NO_FANOUT~
D1[21] => ~NO_FANOUT~
D1[22] => ~NO_FANOUT~
D1[23] => ~NO_FANOUT~
D1[24] => ~NO_FANOUT~
D1[25] => ~NO_FANOUT~
D1[26] => ~NO_FANOUT~
D1[27] => ~NO_FANOUT~
D1[28] => ~NO_FANOUT~
D1[29] => ~NO_FANOUT~
D1[30] => ~NO_FANOUT~
D1[31] => ~NO_FANOUT~
D1[32] => ~NO_FANOUT~
D1[33] => ~NO_FANOUT~
D1[34] => ~NO_FANOUT~
D1[35] => ~NO_FANOUT~
D1[36] => ~NO_FANOUT~
D1[37] => ~NO_FANOUT~
D1[38] => ~NO_FANOUT~
D1[39] => ~NO_FANOUT~
D1[40] => ~NO_FANOUT~
D1[41] => ~NO_FANOUT~
D1[42] => ~NO_FANOUT~
D1[43] => ~NO_FANOUT~
D1[44] => ~NO_FANOUT~
D1[45] => ~NO_FANOUT~
D1[46] => ~NO_FANOUT~
D1[47] => ~NO_FANOUT~


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa4|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUNhan:inst4|Mux2to1_48bit:Mantissa3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8
Y[0] <= Mux2to1_48bit:inst2.Y[0]
Y[1] <= Mux2to1_48bit:inst2.Y[1]
Y[2] <= Mux2to1_48bit:inst2.Y[2]
Y[3] <= Mux2to1_48bit:inst2.Y[3]
Y[4] <= Mux2to1_48bit:inst2.Y[4]
Y[5] <= Mux2to1_48bit:inst2.Y[5]
Y[6] <= Mux2to1_48bit:inst2.Y[6]
Y[7] <= Mux2to1_48bit:inst2.Y[7]
Y[8] <= Mux2to1_48bit:inst2.Y[8]
Y[9] <= Mux2to1_48bit:inst2.Y[9]
Y[10] <= Mux2to1_48bit:inst2.Y[10]
Y[11] <= Mux2to1_48bit:inst2.Y[11]
Y[12] <= Mux2to1_48bit:inst2.Y[12]
Y[13] <= Mux2to1_48bit:inst2.Y[13]
Y[14] <= Mux2to1_48bit:inst2.Y[14]
Y[15] <= Mux2to1_48bit:inst2.Y[15]
Y[16] <= Mux2to1_48bit:inst2.Y[16]
Y[17] <= Mux2to1_48bit:inst2.Y[17]
Y[18] <= Mux2to1_48bit:inst2.Y[18]
Y[19] <= Mux2to1_48bit:inst2.Y[19]
Y[20] <= Mux2to1_48bit:inst2.Y[20]
Y[21] <= Mux2to1_48bit:inst2.Y[21]
Y[22] <= Mux2to1_48bit:inst2.Y[22]
Y[23] <= Mux2to1_48bit:inst2.Y[23]
Y[24] <= Mux2to1_48bit:inst2.Y[24]
Y[25] <= Mux2to1_48bit:inst2.Y[25]
Y[26] <= Mux2to1_48bit:inst2.Y[26]
Y[27] <= Mux2to1_48bit:inst2.Y[27]
Y[28] <= Mux2to1_48bit:inst2.Y[28]
Y[29] <= Mux2to1_48bit:inst2.Y[29]
Y[30] <= Mux2to1_48bit:inst2.Y[30]
Y[31] <= Mux2to1_48bit:inst2.Y[31]
Y[32] <= Mux2to1_48bit:inst2.Y[32]
Y[33] <= Mux2to1_48bit:inst2.Y[33]
Y[34] <= Mux2to1_48bit:inst2.Y[34]
Y[35] <= Mux2to1_48bit:inst2.Y[35]
Y[36] <= Mux2to1_48bit:inst2.Y[36]
Y[37] <= Mux2to1_48bit:inst2.Y[37]
Y[38] <= Mux2to1_48bit:inst2.Y[38]
Y[39] <= Mux2to1_48bit:inst2.Y[39]
Y[40] <= Mux2to1_48bit:inst2.Y[40]
Y[41] <= Mux2to1_48bit:inst2.Y[41]
Y[42] <= Mux2to1_48bit:inst2.Y[42]
Y[43] <= Mux2to1_48bit:inst2.Y[43]
Y[44] <= Mux2to1_48bit:inst2.Y[44]
Y[45] <= Mux2to1_48bit:inst2.Y[45]
Y[46] <= Mux2to1_48bit:inst2.Y[46]
Y[47] <= Mux2to1_48bit:inst2.Y[47]
DivSignal => Mux2to1_48bit:inst2.S
PlusSignal => Mux2to1_48bit:inst1.S
B[0] => Mux2to1_48bit:inst1.D0[0]
B[0] => Mux2to1_48bit:inst3.D1[0]
B[1] => Mux2to1_48bit:inst1.D0[1]
B[1] => Mux2to1_48bit:inst3.D1[1]
B[2] => Mux2to1_48bit:inst1.D0[2]
B[2] => Mux2to1_48bit:inst3.D1[2]
B[3] => Mux2to1_48bit:inst1.D0[3]
B[3] => Mux2to1_48bit:inst3.D1[3]
B[4] => Mux2to1_48bit:inst1.D0[4]
B[4] => Mux2to1_48bit:inst3.D1[4]
B[5] => Mux2to1_48bit:inst1.D0[5]
B[5] => Mux2to1_48bit:inst3.D1[5]
B[6] => Mux2to1_48bit:inst1.D0[6]
B[6] => Mux2to1_48bit:inst3.D1[6]
B[7] => Mux2to1_48bit:inst1.D0[7]
B[7] => Mux2to1_48bit:inst3.D1[7]
B[8] => Mux2to1_48bit:inst1.D0[8]
B[8] => Mux2to1_48bit:inst3.D1[8]
B[9] => Mux2to1_48bit:inst1.D0[9]
B[9] => Mux2to1_48bit:inst3.D1[9]
B[10] => Mux2to1_48bit:inst1.D0[10]
B[10] => Mux2to1_48bit:inst3.D1[10]
B[11] => Mux2to1_48bit:inst1.D0[11]
B[11] => Mux2to1_48bit:inst3.D1[11]
B[12] => Mux2to1_48bit:inst1.D0[12]
B[12] => Mux2to1_48bit:inst3.D1[12]
B[13] => Mux2to1_48bit:inst1.D0[13]
B[13] => Mux2to1_48bit:inst3.D1[13]
B[14] => Mux2to1_48bit:inst1.D0[14]
B[14] => Mux2to1_48bit:inst3.D1[14]
B[15] => Mux2to1_48bit:inst1.D0[15]
B[15] => Mux2to1_48bit:inst3.D1[15]
B[16] => Mux2to1_48bit:inst1.D0[16]
B[16] => Mux2to1_48bit:inst3.D1[16]
B[17] => Mux2to1_48bit:inst1.D0[17]
B[17] => Mux2to1_48bit:inst3.D1[17]
B[18] => Mux2to1_48bit:inst1.D0[18]
B[18] => Mux2to1_48bit:inst3.D1[18]
B[19] => Mux2to1_48bit:inst1.D0[19]
B[19] => Mux2to1_48bit:inst3.D1[19]
B[20] => Mux2to1_48bit:inst1.D0[20]
B[20] => Mux2to1_48bit:inst3.D1[20]
B[21] => Mux2to1_48bit:inst1.D0[21]
B[21] => Mux2to1_48bit:inst3.D1[21]
B[22] => Mux2to1_48bit:inst1.D0[22]
B[22] => Mux2to1_48bit:inst3.D1[22]
B[23] => Mux2to1_48bit:inst1.D0[23]
B[23] => Mux2to1_48bit:inst3.D1[23]
B[24] => Mux2to1_48bit:inst1.D0[24]
B[24] => Mux2to1_48bit:inst3.D1[24]
B[25] => Mux2to1_48bit:inst1.D0[25]
B[25] => Mux2to1_48bit:inst3.D1[25]
B[26] => Mux2to1_48bit:inst1.D0[26]
B[26] => Mux2to1_48bit:inst3.D1[26]
B[27] => Mux2to1_48bit:inst1.D0[27]
B[27] => Mux2to1_48bit:inst3.D1[27]
B[28] => Mux2to1_48bit:inst1.D0[28]
B[28] => Mux2to1_48bit:inst3.D1[28]
B[29] => Mux2to1_48bit:inst1.D0[29]
B[29] => Mux2to1_48bit:inst3.D1[29]
B[30] => Mux2to1_48bit:inst1.D0[30]
B[30] => Mux2to1_48bit:inst3.D1[30]
B[31] => Mux2to1_48bit:inst1.D0[31]
B[31] => Mux2to1_48bit:inst3.D1[31]
B[32] => Mux2to1_48bit:inst1.D0[32]
B[32] => Mux2to1_48bit:inst3.D1[32]
B[33] => Mux2to1_48bit:inst1.D0[33]
B[33] => Mux2to1_48bit:inst3.D1[33]
B[34] => Mux2to1_48bit:inst1.D0[34]
B[34] => Mux2to1_48bit:inst3.D1[34]
B[35] => Mux2to1_48bit:inst1.D0[35]
B[35] => Mux2to1_48bit:inst3.D1[35]
B[36] => Mux2to1_48bit:inst1.D0[36]
B[36] => Mux2to1_48bit:inst3.D1[36]
B[37] => Mux2to1_48bit:inst1.D0[37]
B[37] => Mux2to1_48bit:inst3.D1[37]
B[38] => Mux2to1_48bit:inst1.D0[38]
B[38] => Mux2to1_48bit:inst3.D1[38]
B[39] => Mux2to1_48bit:inst1.D0[39]
B[39] => Mux2to1_48bit:inst3.D1[39]
B[40] => Mux2to1_48bit:inst1.D0[40]
B[40] => Mux2to1_48bit:inst3.D1[40]
B[41] => Mux2to1_48bit:inst1.D0[41]
B[41] => Mux2to1_48bit:inst3.D1[41]
B[42] => Mux2to1_48bit:inst1.D0[42]
B[42] => Mux2to1_48bit:inst3.D1[42]
B[43] => Mux2to1_48bit:inst1.D0[43]
B[43] => Mux2to1_48bit:inst3.D1[43]
B[44] => Mux2to1_48bit:inst1.D0[44]
B[44] => Mux2to1_48bit:inst3.D1[44]
B[45] => Mux2to1_48bit:inst1.D0[45]
B[45] => Mux2to1_48bit:inst3.D1[45]
B[46] => Mux2to1_48bit:inst1.D0[46]
B[46] => Mux2to1_48bit:inst3.D1[46]
B[47] => Mux2to1_48bit:inst1.D0[47]
B[47] => Mux2to1_48bit:inst3.D1[47]
C[0] => ~NO_FANOUT~
C[1] => ~NO_FANOUT~
C[2] => ~NO_FANOUT~
C[3] => ~NO_FANOUT~
C[4] => ~NO_FANOUT~
C[5] => ~NO_FANOUT~
C[6] => ~NO_FANOUT~
C[7] => ~NO_FANOUT~
C[8] => ~NO_FANOUT~
C[9] => ~NO_FANOUT~
C[10] => ~NO_FANOUT~
C[11] => ~NO_FANOUT~
C[12] => ~NO_FANOUT~
C[13] => ~NO_FANOUT~
C[14] => ~NO_FANOUT~
C[15] => ~NO_FANOUT~
C[16] => ~NO_FANOUT~
C[17] => ~NO_FANOUT~
C[18] => ~NO_FANOUT~
C[19] => ~NO_FANOUT~
C[20] => ~NO_FANOUT~
C[21] => ~NO_FANOUT~
C[22] => ~NO_FANOUT~
C[23] => ~NO_FANOUT~
C[24] => ~NO_FANOUT~
C[25] => ~NO_FANOUT~
C[26] => ~NO_FANOUT~
C[27] => ~NO_FANOUT~
C[28] => ~NO_FANOUT~
C[29] => ~NO_FANOUT~
C[30] => ~NO_FANOUT~
C[31] => ~NO_FANOUT~
C[32] => ~NO_FANOUT~
C[33] => ~NO_FANOUT~
C[34] => ~NO_FANOUT~
C[35] => ~NO_FANOUT~
C[36] => ~NO_FANOUT~
C[37] => ~NO_FANOUT~
C[38] => ~NO_FANOUT~
C[39] => ~NO_FANOUT~
C[40] => ~NO_FANOUT~
C[41] => ~NO_FANOUT~
C[42] => ~NO_FANOUT~
C[43] => ~NO_FANOUT~
C[44] => ~NO_FANOUT~
C[45] => ~NO_FANOUT~
C[46] => ~NO_FANOUT~
C[47] => Mux2to1_48bit:inst3.S
C[47] => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst2|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst1|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3
Y[0] <= Mux2to1_16bit:inst2.Y[0]
Y[1] <= Mux2to1_16bit:inst2.Y[1]
Y[2] <= Mux2to1_16bit:inst2.Y[2]
Y[3] <= Mux2to1_16bit:inst2.Y[3]
Y[4] <= Mux2to1_16bit:inst2.Y[4]
Y[5] <= Mux2to1_16bit:inst2.Y[5]
Y[6] <= Mux2to1_16bit:inst2.Y[6]
Y[7] <= Mux2to1_16bit:inst2.Y[7]
Y[8] <= Mux2to1_16bit:inst2.Y[8]
Y[9] <= Mux2to1_16bit:inst2.Y[9]
Y[10] <= Mux2to1_16bit:inst2.Y[10]
Y[11] <= Mux2to1_16bit:inst2.Y[11]
Y[12] <= Mux2to1_16bit:inst2.Y[12]
Y[13] <= Mux2to1_16bit:inst2.Y[13]
Y[14] <= Mux2to1_16bit:inst2.Y[14]
Y[15] <= Mux2to1_16bit:inst2.Y[15]
Y[16] <= Mux2to1_16bit:inst1.Y[0]
Y[17] <= Mux2to1_16bit:inst1.Y[1]
Y[18] <= Mux2to1_16bit:inst1.Y[2]
Y[19] <= Mux2to1_16bit:inst1.Y[3]
Y[20] <= Mux2to1_16bit:inst1.Y[4]
Y[21] <= Mux2to1_16bit:inst1.Y[5]
Y[22] <= Mux2to1_16bit:inst1.Y[6]
Y[23] <= Mux2to1_16bit:inst1.Y[7]
Y[24] <= Mux2to1_16bit:inst1.Y[8]
Y[25] <= Mux2to1_16bit:inst1.Y[9]
Y[26] <= Mux2to1_16bit:inst1.Y[10]
Y[27] <= Mux2to1_16bit:inst1.Y[11]
Y[28] <= Mux2to1_16bit:inst1.Y[12]
Y[29] <= Mux2to1_16bit:inst1.Y[13]
Y[30] <= Mux2to1_16bit:inst1.Y[14]
Y[31] <= Mux2to1_16bit:inst1.Y[15]
Y[32] <= Mux2to1_16bit:inst.Y[0]
Y[33] <= Mux2to1_16bit:inst.Y[1]
Y[34] <= Mux2to1_16bit:inst.Y[2]
Y[35] <= Mux2to1_16bit:inst.Y[3]
Y[36] <= Mux2to1_16bit:inst.Y[4]
Y[37] <= Mux2to1_16bit:inst.Y[5]
Y[38] <= Mux2to1_16bit:inst.Y[6]
Y[39] <= Mux2to1_16bit:inst.Y[7]
Y[40] <= Mux2to1_16bit:inst.Y[8]
Y[41] <= Mux2to1_16bit:inst.Y[9]
Y[42] <= Mux2to1_16bit:inst.Y[10]
Y[43] <= Mux2to1_16bit:inst.Y[11]
Y[44] <= Mux2to1_16bit:inst.Y[12]
Y[45] <= Mux2to1_16bit:inst.Y[13]
Y[46] <= Mux2to1_16bit:inst.Y[14]
Y[47] <= Mux2to1_16bit:inst.Y[15]
S => Mux2to1_16bit:inst.S
S => Mux2to1_16bit:inst1.S
S => Mux2to1_16bit:inst2.S
D0[0] => Mux2to1_16bit:inst2.D0[0]
D0[1] => Mux2to1_16bit:inst2.D0[1]
D0[2] => Mux2to1_16bit:inst2.D0[2]
D0[3] => Mux2to1_16bit:inst2.D0[3]
D0[4] => Mux2to1_16bit:inst2.D0[4]
D0[5] => Mux2to1_16bit:inst2.D0[5]
D0[6] => Mux2to1_16bit:inst2.D0[6]
D0[7] => Mux2to1_16bit:inst2.D0[7]
D0[8] => Mux2to1_16bit:inst2.D0[8]
D0[9] => Mux2to1_16bit:inst2.D0[9]
D0[10] => Mux2to1_16bit:inst2.D0[10]
D0[11] => Mux2to1_16bit:inst2.D0[11]
D0[12] => Mux2to1_16bit:inst2.D0[12]
D0[13] => Mux2to1_16bit:inst2.D0[13]
D0[14] => Mux2to1_16bit:inst2.D0[14]
D0[15] => Mux2to1_16bit:inst2.D0[15]
D0[16] => Mux2to1_16bit:inst1.D0[0]
D0[17] => Mux2to1_16bit:inst1.D0[1]
D0[18] => Mux2to1_16bit:inst1.D0[2]
D0[19] => Mux2to1_16bit:inst1.D0[3]
D0[20] => Mux2to1_16bit:inst1.D0[4]
D0[21] => Mux2to1_16bit:inst1.D0[5]
D0[22] => Mux2to1_16bit:inst1.D0[6]
D0[23] => Mux2to1_16bit:inst1.D0[7]
D0[24] => Mux2to1_16bit:inst1.D0[8]
D0[25] => Mux2to1_16bit:inst1.D0[9]
D0[26] => Mux2to1_16bit:inst1.D0[10]
D0[27] => Mux2to1_16bit:inst1.D0[11]
D0[28] => Mux2to1_16bit:inst1.D0[12]
D0[29] => Mux2to1_16bit:inst1.D0[13]
D0[30] => Mux2to1_16bit:inst1.D0[14]
D0[31] => Mux2to1_16bit:inst1.D0[15]
D0[32] => Mux2to1_16bit:inst.D0[0]
D0[33] => Mux2to1_16bit:inst.D0[1]
D0[34] => Mux2to1_16bit:inst.D0[2]
D0[35] => Mux2to1_16bit:inst.D0[3]
D0[36] => Mux2to1_16bit:inst.D0[4]
D0[37] => Mux2to1_16bit:inst.D0[5]
D0[38] => Mux2to1_16bit:inst.D0[6]
D0[39] => Mux2to1_16bit:inst.D0[7]
D0[40] => Mux2to1_16bit:inst.D0[8]
D0[41] => Mux2to1_16bit:inst.D0[9]
D0[42] => Mux2to1_16bit:inst.D0[10]
D0[43] => Mux2to1_16bit:inst.D0[11]
D0[44] => Mux2to1_16bit:inst.D0[12]
D0[45] => Mux2to1_16bit:inst.D0[13]
D0[46] => Mux2to1_16bit:inst.D0[14]
D0[47] => Mux2to1_16bit:inst.D0[15]
D1[0] => Mux2to1_16bit:inst2.D1[0]
D1[1] => Mux2to1_16bit:inst2.D1[1]
D1[2] => Mux2to1_16bit:inst2.D1[2]
D1[3] => Mux2to1_16bit:inst2.D1[3]
D1[4] => Mux2to1_16bit:inst2.D1[4]
D1[5] => Mux2to1_16bit:inst2.D1[5]
D1[6] => Mux2to1_16bit:inst2.D1[6]
D1[7] => Mux2to1_16bit:inst2.D1[7]
D1[8] => Mux2to1_16bit:inst2.D1[8]
D1[9] => Mux2to1_16bit:inst2.D1[9]
D1[10] => Mux2to1_16bit:inst2.D1[10]
D1[11] => Mux2to1_16bit:inst2.D1[11]
D1[12] => Mux2to1_16bit:inst2.D1[12]
D1[13] => Mux2to1_16bit:inst2.D1[13]
D1[14] => Mux2to1_16bit:inst2.D1[14]
D1[15] => Mux2to1_16bit:inst2.D1[15]
D1[16] => Mux2to1_16bit:inst1.D1[0]
D1[17] => Mux2to1_16bit:inst1.D1[1]
D1[18] => Mux2to1_16bit:inst1.D1[2]
D1[19] => Mux2to1_16bit:inst1.D1[3]
D1[20] => Mux2to1_16bit:inst1.D1[4]
D1[21] => Mux2to1_16bit:inst1.D1[5]
D1[22] => Mux2to1_16bit:inst1.D1[6]
D1[23] => Mux2to1_16bit:inst1.D1[7]
D1[24] => Mux2to1_16bit:inst1.D1[8]
D1[25] => Mux2to1_16bit:inst1.D1[9]
D1[26] => Mux2to1_16bit:inst1.D1[10]
D1[27] => Mux2to1_16bit:inst1.D1[11]
D1[28] => Mux2to1_16bit:inst1.D1[12]
D1[29] => Mux2to1_16bit:inst1.D1[13]
D1[30] => Mux2to1_16bit:inst1.D1[14]
D1[31] => Mux2to1_16bit:inst1.D1[15]
D1[32] => Mux2to1_16bit:inst.D1[0]
D1[33] => Mux2to1_16bit:inst.D1[1]
D1[34] => Mux2to1_16bit:inst.D1[2]
D1[35] => Mux2to1_16bit:inst.D1[3]
D1[36] => Mux2to1_16bit:inst.D1[4]
D1[37] => Mux2to1_16bit:inst.D1[5]
D1[38] => Mux2to1_16bit:inst.D1[6]
D1[39] => Mux2to1_16bit:inst.D1[7]
D1[40] => Mux2to1_16bit:inst.D1[8]
D1[41] => Mux2to1_16bit:inst.D1[9]
D1[42] => Mux2to1_16bit:inst.D1[10]
D1[43] => Mux2to1_16bit:inst.D1[11]
D1[44] => Mux2to1_16bit:inst.D1[12]
D1[45] => Mux2to1_16bit:inst.D1[13]
D1[46] => Mux2to1_16bit:inst.D1[14]
D1[47] => Mux2to1_16bit:inst.D1[15]


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2
Y[0] <= Mux2to1_1bit:inst15.Y
Y[1] <= Mux2to1_1bit:inst14.Y
Y[2] <= Mux2to1_1bit:inst13.Y
Y[3] <= Mux2to1_1bit:inst12.Y
Y[4] <= Mux2to1_1bit:inst11.Y
Y[5] <= Mux2to1_1bit:inst10.Y
Y[6] <= Mux2to1_1bit:inst9.Y
Y[7] <= Mux2to1_1bit:inst8.Y
Y[8] <= Mux2to1_1bit:inst7.Y
Y[9] <= Mux2to1_1bit:inst6.Y
Y[10] <= Mux2to1_1bit:inst5.Y
Y[11] <= Mux2to1_1bit:inst4.Y
Y[12] <= Mux2to1_1bit:inst3.Y
Y[13] <= Mux2to1_1bit:inst2.Y
Y[14] <= Mux2to1_1bit:inst1.Y
Y[15] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst15.D0
D0[1] => Mux2to1_1bit:inst14.D0
D0[2] => Mux2to1_1bit:inst13.D0
D0[3] => Mux2to1_1bit:inst12.D0
D0[4] => Mux2to1_1bit:inst11.D0
D0[5] => Mux2to1_1bit:inst10.D0
D0[6] => Mux2to1_1bit:inst9.D0
D0[7] => Mux2to1_1bit:inst8.D0
D0[8] => Mux2to1_1bit:inst7.D0
D0[9] => Mux2to1_1bit:inst6.D0
D0[10] => Mux2to1_1bit:inst5.D0
D0[11] => Mux2to1_1bit:inst4.D0
D0[12] => Mux2to1_1bit:inst3.D0
D0[13] => Mux2to1_1bit:inst2.D0
D0[14] => Mux2to1_1bit:inst1.D0
D0[15] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst15.D1
D1[1] => Mux2to1_1bit:inst14.D1
D1[2] => Mux2to1_1bit:inst13.D1
D1[3] => Mux2to1_1bit:inst12.D1
D1[4] => Mux2to1_1bit:inst11.D1
D1[5] => Mux2to1_1bit:inst10.D1
D1[6] => Mux2to1_1bit:inst9.D1
D1[7] => Mux2to1_1bit:inst8.D1
D1[8] => Mux2to1_1bit:inst7.D1
D1[9] => Mux2to1_1bit:inst6.D1
D1[10] => Mux2to1_1bit:inst5.D1
D1[11] => Mux2to1_1bit:inst4.D1
D1[12] => Mux2to1_1bit:inst3.D1
D1[13] => Mux2to1_1bit:inst2.D1
D1[14] => Mux2to1_1bit:inst1.D1
D1[15] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst15.S
S => Mux2to1_1bit:inst14.S
S => Mux2to1_1bit:inst13.S
S => Mux2to1_1bit:inst12.S
S => Mux2to1_1bit:inst11.S
S => Mux2to1_1bit:inst10.S
S => Mux2to1_1bit:inst9.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst7.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst5.S
S => Mux2to1_1bit:inst4.S
S => Mux2to1_1bit:inst3.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst15
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst5
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_48bit:inst3|Mux2to1_16bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|ChonDauVaoALUChia:inst8|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|Register1bit:inst17
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => Mux2to1_1bit:inst.D1
Nap => Mux2to1_1bit:inst.S


|Exponent|Mantissa:inst5|Register1bit:inst17|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mantissa:inst5|SoSanhBang25:inst5
AbangB <= SoSanh8bit:inst11.AbangB
A[0] => SoSanh8bit:inst11.A[0]
A[1] => SoSanh8bit:inst11.A[1]
A[2] => SoSanh8bit:inst11.A[2]
A[3] => SoSanh8bit:inst11.A[3]
A[4] => SoSanh8bit:inst11.A[4]
A[5] => SoSanh8bit:inst11.A[5]
A[6] => SoSanh8bit:inst11.A[6]
A[7] => SoSanh8bit:inst11.A[7]
A[8] => SoSanh8bit:inst10.A[0]
A[9] => SoSanh8bit:inst10.A[1]
A[10] => SoSanh8bit:inst10.A[2]
A[11] => SoSanh8bit:inst10.A[3]
A[12] => SoSanh8bit:inst10.A[4]
A[13] => SoSanh8bit:inst10.A[5]
A[14] => SoSanh8bit:inst10.A[6]
A[15] => SoSanh8bit:inst10.A[7]
A[16] => SoSanh8bit:inst9.A[0]
A[17] => SoSanh8bit:inst9.A[1]
A[18] => SoSanh8bit:inst9.A[2]
A[19] => SoSanh8bit:inst9.A[3]
A[20] => SoSanh8bit:inst9.A[4]
A[21] => SoSanh8bit:inst9.A[5]
A[22] => SoSanh8bit:inst9.A[6]
A[23] => SoSanh8bit:inst9.A[7]
A[24] => SoSanh8bit:inst8.A[0]
A[25] => SoSanh8bit:inst8.A[1]
A[26] => SoSanh8bit:inst8.A[2]
A[27] => SoSanh8bit:inst8.A[3]
A[28] => SoSanh8bit:inst8.A[4]
A[29] => SoSanh8bit:inst8.A[5]
A[30] => SoSanh8bit:inst8.A[6]
A[31] => SoSanh8bit:inst8.A[7]
A[32] => SoSanh8bit:inst7.A[0]
A[33] => SoSanh8bit:inst7.A[1]
A[34] => SoSanh8bit:inst7.A[2]
A[35] => SoSanh8bit:inst7.A[3]
A[36] => SoSanh8bit:inst7.A[4]
A[37] => SoSanh8bit:inst7.A[5]
A[38] => SoSanh8bit:inst7.A[6]
A[39] => SoSanh8bit:inst7.A[7]
A[40] => SoSanh8bit:inst.A[0]
A[41] => SoSanh8bit:inst.A[1]
A[42] => SoSanh8bit:inst.A[2]
A[43] => SoSanh8bit:inst.A[3]
A[44] => SoSanh8bit:inst.A[4]
A[45] => SoSanh8bit:inst.A[5]
A[46] => SoSanh8bit:inst.A[6]
A[47] => SoSanh8bit:inst.A[7]


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst11
AbangB <= SoSanhBang1Bit:inst7.AbangB
G => SoSanhBang1Bit:inst.G
A[0] => SoSanhBang1Bit:inst7.A
A[1] => SoSanhBang1Bit:inst6.A
A[2] => SoSanhBang1Bit:inst5.A
A[3] => SoSanhBang1Bit:inst4.A
A[4] => SoSanhBang1Bit:inst3.A
A[5] => SoSanhBang1Bit:inst2.A
A[6] => SoSanhBang1Bit:inst1.A
A[7] => SoSanhBang1Bit:inst.A
B[0] => SoSanhBang1Bit:inst7.B
B[1] => SoSanhBang1Bit:inst6.B
B[2] => SoSanhBang1Bit:inst5.B
B[3] => SoSanhBang1Bit:inst4.B
B[4] => SoSanhBang1Bit:inst3.B
B[5] => SoSanhBang1Bit:inst2.B
B[6] => SoSanhBang1Bit:inst1.B
B[7] => SoSanhBang1Bit:inst.B


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst11|SoSanhBang1Bit:inst7
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst11|SoSanhBang1Bit:inst6
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst11|SoSanhBang1Bit:inst5
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst11|SoSanhBang1Bit:inst4
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst11|SoSanhBang1Bit:inst3
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst11|SoSanhBang1Bit:inst2
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst11|SoSanhBang1Bit:inst1
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst11|SoSanhBang1Bit:inst
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst10
AbangB <= SoSanhBang1Bit:inst7.AbangB
G => SoSanhBang1Bit:inst.G
A[0] => SoSanhBang1Bit:inst7.A
A[1] => SoSanhBang1Bit:inst6.A
A[2] => SoSanhBang1Bit:inst5.A
A[3] => SoSanhBang1Bit:inst4.A
A[4] => SoSanhBang1Bit:inst3.A
A[5] => SoSanhBang1Bit:inst2.A
A[6] => SoSanhBang1Bit:inst1.A
A[7] => SoSanhBang1Bit:inst.A
B[0] => SoSanhBang1Bit:inst7.B
B[1] => SoSanhBang1Bit:inst6.B
B[2] => SoSanhBang1Bit:inst5.B
B[3] => SoSanhBang1Bit:inst4.B
B[4] => SoSanhBang1Bit:inst3.B
B[5] => SoSanhBang1Bit:inst2.B
B[6] => SoSanhBang1Bit:inst1.B
B[7] => SoSanhBang1Bit:inst.B


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst10|SoSanhBang1Bit:inst7
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst10|SoSanhBang1Bit:inst6
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst10|SoSanhBang1Bit:inst5
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst10|SoSanhBang1Bit:inst4
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst10|SoSanhBang1Bit:inst3
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst10|SoSanhBang1Bit:inst2
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst10|SoSanhBang1Bit:inst1
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst10|SoSanhBang1Bit:inst
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst9
AbangB <= SoSanhBang1Bit:inst7.AbangB
G => SoSanhBang1Bit:inst.G
A[0] => SoSanhBang1Bit:inst7.A
A[1] => SoSanhBang1Bit:inst6.A
A[2] => SoSanhBang1Bit:inst5.A
A[3] => SoSanhBang1Bit:inst4.A
A[4] => SoSanhBang1Bit:inst3.A
A[5] => SoSanhBang1Bit:inst2.A
A[6] => SoSanhBang1Bit:inst1.A
A[7] => SoSanhBang1Bit:inst.A
B[0] => SoSanhBang1Bit:inst7.B
B[1] => SoSanhBang1Bit:inst6.B
B[2] => SoSanhBang1Bit:inst5.B
B[3] => SoSanhBang1Bit:inst4.B
B[4] => SoSanhBang1Bit:inst3.B
B[5] => SoSanhBang1Bit:inst2.B
B[6] => SoSanhBang1Bit:inst1.B
B[7] => SoSanhBang1Bit:inst.B


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst9|SoSanhBang1Bit:inst7
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst9|SoSanhBang1Bit:inst6
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst9|SoSanhBang1Bit:inst5
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst9|SoSanhBang1Bit:inst4
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst9|SoSanhBang1Bit:inst3
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst9|SoSanhBang1Bit:inst2
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst9|SoSanhBang1Bit:inst1
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst9|SoSanhBang1Bit:inst
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst8
AbangB <= SoSanhBang1Bit:inst7.AbangB
G => SoSanhBang1Bit:inst.G
A[0] => SoSanhBang1Bit:inst7.A
A[1] => SoSanhBang1Bit:inst6.A
A[2] => SoSanhBang1Bit:inst5.A
A[3] => SoSanhBang1Bit:inst4.A
A[4] => SoSanhBang1Bit:inst3.A
A[5] => SoSanhBang1Bit:inst2.A
A[6] => SoSanhBang1Bit:inst1.A
A[7] => SoSanhBang1Bit:inst.A
B[0] => SoSanhBang1Bit:inst7.B
B[1] => SoSanhBang1Bit:inst6.B
B[2] => SoSanhBang1Bit:inst5.B
B[3] => SoSanhBang1Bit:inst4.B
B[4] => SoSanhBang1Bit:inst3.B
B[5] => SoSanhBang1Bit:inst2.B
B[6] => SoSanhBang1Bit:inst1.B
B[7] => SoSanhBang1Bit:inst.B


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst8|SoSanhBang1Bit:inst7
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst8|SoSanhBang1Bit:inst6
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst8|SoSanhBang1Bit:inst5
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst8|SoSanhBang1Bit:inst4
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst8|SoSanhBang1Bit:inst3
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst8|SoSanhBang1Bit:inst2
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst8|SoSanhBang1Bit:inst1
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst8|SoSanhBang1Bit:inst
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst7
AbangB <= SoSanhBang1Bit:inst7.AbangB
G => SoSanhBang1Bit:inst.G
A[0] => SoSanhBang1Bit:inst7.A
A[1] => SoSanhBang1Bit:inst6.A
A[2] => SoSanhBang1Bit:inst5.A
A[3] => SoSanhBang1Bit:inst4.A
A[4] => SoSanhBang1Bit:inst3.A
A[5] => SoSanhBang1Bit:inst2.A
A[6] => SoSanhBang1Bit:inst1.A
A[7] => SoSanhBang1Bit:inst.A
B[0] => SoSanhBang1Bit:inst7.B
B[1] => SoSanhBang1Bit:inst6.B
B[2] => SoSanhBang1Bit:inst5.B
B[3] => SoSanhBang1Bit:inst4.B
B[4] => SoSanhBang1Bit:inst3.B
B[5] => SoSanhBang1Bit:inst2.B
B[6] => SoSanhBang1Bit:inst1.B
B[7] => SoSanhBang1Bit:inst.B


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst7|SoSanhBang1Bit:inst7
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst7|SoSanhBang1Bit:inst6
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst7|SoSanhBang1Bit:inst5
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst7|SoSanhBang1Bit:inst4
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst7|SoSanhBang1Bit:inst3
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst7|SoSanhBang1Bit:inst2
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst7|SoSanhBang1Bit:inst1
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst7|SoSanhBang1Bit:inst
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst
AbangB <= SoSanhBang1Bit:inst7.AbangB
G => SoSanhBang1Bit:inst.G
A[0] => SoSanhBang1Bit:inst7.A
A[1] => SoSanhBang1Bit:inst6.A
A[2] => SoSanhBang1Bit:inst5.A
A[3] => SoSanhBang1Bit:inst4.A
A[4] => SoSanhBang1Bit:inst3.A
A[5] => SoSanhBang1Bit:inst2.A
A[6] => SoSanhBang1Bit:inst1.A
A[7] => SoSanhBang1Bit:inst.A
B[0] => SoSanhBang1Bit:inst7.B
B[1] => SoSanhBang1Bit:inst6.B
B[2] => SoSanhBang1Bit:inst5.B
B[3] => SoSanhBang1Bit:inst4.B
B[4] => SoSanhBang1Bit:inst3.B
B[5] => SoSanhBang1Bit:inst2.B
B[6] => SoSanhBang1Bit:inst1.B
B[7] => SoSanhBang1Bit:inst.B


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst|SoSanhBang1Bit:inst7
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst|SoSanhBang1Bit:inst6
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst|SoSanhBang1Bit:inst5
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst|SoSanhBang1Bit:inst4
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst|SoSanhBang1Bit:inst3
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst|SoSanhBang1Bit:inst2
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst|SoSanhBang1Bit:inst1
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|SoSanhBang25:inst5|SoSanh8bit:inst|SoSanhBang1Bit:inst
AbangB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
G => inst4.IN0
B => inst2.IN0
A => inst2.IN1


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Mantissa:inst5|Mux21_48bit:Mantissa9|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|Register1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => Mux2to1_1bit:inst.D1
Nap => Mux2to1_1bit:inst.S


|Exponent|Register1bit:inst6|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9
Y[0] <= Register8bit:inst.Y[0]
Y[1] <= Register8bit:inst.Y[1]
Y[2] <= Register8bit:inst.Y[2]
Y[3] <= Register8bit:inst.Y[3]
Y[4] <= Register8bit:inst.Y[4]
Y[5] <= Register8bit:inst.Y[5]
Y[6] <= Register8bit:inst.Y[6]
Y[7] <= Register8bit:inst.Y[7]
Y[8] <= Register8bit:inst1.Y[0]
Y[9] <= Register8bit:inst1.Y[1]
Y[10] <= Register8bit:inst1.Y[2]
Y[11] <= Register8bit:inst1.Y[3]
Y[12] <= Register8bit:inst1.Y[4]
Y[13] <= Register8bit:inst1.Y[5]
Y[14] <= Register8bit:inst1.Y[6]
Y[15] <= Register8bit:inst1.Y[7]
Y[16] <= Register8bit:inst2.Y[0]
Y[17] <= Register8bit:inst2.Y[1]
Y[18] <= Register8bit:inst2.Y[2]
Y[19] <= Register8bit:inst2.Y[3]
Y[20] <= Register8bit:inst2.Y[4]
Y[21] <= Register8bit:inst2.Y[5]
Y[22] <= Register8bit:inst2.Y[6]
Y[23] <= Register8bit:inst2.Y[7]
Y[24] <= Register8bit:inst3.Y[0]
Y[25] <= Register8bit:inst3.Y[1]
Y[26] <= Register8bit:inst3.Y[2]
Y[27] <= Register8bit:inst3.Y[3]
Y[28] <= Register8bit:inst3.Y[4]
Y[29] <= Register8bit:inst3.Y[5]
Y[30] <= Register8bit:inst3.Y[6]
Y[31] <= Register8bit:inst3.Y[7]
Nap => Register8bit:inst.Nap
Nap => Register8bit:inst1.Nap
Nap => Register8bit:inst2.Nap
Nap => Register8bit:inst3.Nap
CLK => Register8bit:inst.CLK
CLK => Register8bit:inst1.CLK
CLK => Register8bit:inst2.CLK
CLK => Register8bit:inst3.CLK
I[0] => Register8bit:inst.I[0]
I[1] => Register8bit:inst.I[1]
I[2] => Register8bit:inst.I[2]
I[3] => Register8bit:inst.I[3]
I[4] => Register8bit:inst.I[4]
I[5] => Register8bit:inst.I[5]
I[6] => Register8bit:inst.I[6]
I[7] => Register8bit:inst.I[7]
I[8] => Register8bit:inst1.I[0]
I[9] => Register8bit:inst1.I[1]
I[10] => Register8bit:inst1.I[2]
I[11] => Register8bit:inst1.I[3]
I[12] => Register8bit:inst1.I[4]
I[13] => Register8bit:inst1.I[5]
I[14] => Register8bit:inst1.I[6]
I[15] => Register8bit:inst1.I[7]
I[16] => Register8bit:inst2.I[0]
I[17] => Register8bit:inst2.I[1]
I[18] => Register8bit:inst2.I[2]
I[19] => Register8bit:inst2.I[3]
I[20] => Register8bit:inst2.I[4]
I[21] => Register8bit:inst2.I[5]
I[22] => Register8bit:inst2.I[6]
I[23] => Register8bit:inst2.I[7]
I[24] => Register8bit:inst3.I[0]
I[25] => Register8bit:inst3.I[1]
I[26] => Register8bit:inst3.I[2]
I[27] => Register8bit:inst3.I[3]
I[28] => Register8bit:inst3.I[4]
I[29] => Register8bit:inst3.I[5]
I[30] => Register8bit:inst3.I[6]
I[31] => Register8bit:inst3.I[7]


|Exponent|Register32bit_Nap:inst9|Register8bit:inst
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst8.CLK
CLK => inst9.CLK
CLK => inst5.CLK
CLK => inst4.CLK
CLK => inst1.CLK
CLK => inst.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst34.S


|Exponent|Register32bit_Nap:inst9|Register8bit:inst|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst1
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst8.CLK
CLK => inst9.CLK
CLK => inst5.CLK
CLK => inst4.CLK
CLK => inst1.CLK
CLK => inst.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst34.S


|Exponent|Register32bit_Nap:inst9|Register8bit:inst1|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst1|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst1|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst1|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst1|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst1|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst1|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst1|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst2
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst8.CLK
CLK => inst9.CLK
CLK => inst5.CLK
CLK => inst4.CLK
CLK => inst1.CLK
CLK => inst.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst34.S


|Exponent|Register32bit_Nap:inst9|Register8bit:inst2|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst2|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst2|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst2|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst2|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst2|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst2|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst2|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst3
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst8.CLK
CLK => inst9.CLK
CLK => inst5.CLK
CLK => inst4.CLK
CLK => inst1.CLK
CLK => inst.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst34.S


|Exponent|Register32bit_Nap:inst9|Register8bit:inst3|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst3|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst3|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst3|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst3|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst3|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst3|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst9|Register8bit:inst3|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10
Y[0] <= Register8bit:inst.Y[0]
Y[1] <= Register8bit:inst.Y[1]
Y[2] <= Register8bit:inst.Y[2]
Y[3] <= Register8bit:inst.Y[3]
Y[4] <= Register8bit:inst.Y[4]
Y[5] <= Register8bit:inst.Y[5]
Y[6] <= Register8bit:inst.Y[6]
Y[7] <= Register8bit:inst.Y[7]
Y[8] <= Register8bit:inst1.Y[0]
Y[9] <= Register8bit:inst1.Y[1]
Y[10] <= Register8bit:inst1.Y[2]
Y[11] <= Register8bit:inst1.Y[3]
Y[12] <= Register8bit:inst1.Y[4]
Y[13] <= Register8bit:inst1.Y[5]
Y[14] <= Register8bit:inst1.Y[6]
Y[15] <= Register8bit:inst1.Y[7]
Y[16] <= Register8bit:inst2.Y[0]
Y[17] <= Register8bit:inst2.Y[1]
Y[18] <= Register8bit:inst2.Y[2]
Y[19] <= Register8bit:inst2.Y[3]
Y[20] <= Register8bit:inst2.Y[4]
Y[21] <= Register8bit:inst2.Y[5]
Y[22] <= Register8bit:inst2.Y[6]
Y[23] <= Register8bit:inst2.Y[7]
Y[24] <= Register8bit:inst3.Y[0]
Y[25] <= Register8bit:inst3.Y[1]
Y[26] <= Register8bit:inst3.Y[2]
Y[27] <= Register8bit:inst3.Y[3]
Y[28] <= Register8bit:inst3.Y[4]
Y[29] <= Register8bit:inst3.Y[5]
Y[30] <= Register8bit:inst3.Y[6]
Y[31] <= Register8bit:inst3.Y[7]
Nap => Register8bit:inst.Nap
Nap => Register8bit:inst1.Nap
Nap => Register8bit:inst2.Nap
Nap => Register8bit:inst3.Nap
CLK => Register8bit:inst.CLK
CLK => Register8bit:inst1.CLK
CLK => Register8bit:inst2.CLK
CLK => Register8bit:inst3.CLK
I[0] => Register8bit:inst.I[0]
I[1] => Register8bit:inst.I[1]
I[2] => Register8bit:inst.I[2]
I[3] => Register8bit:inst.I[3]
I[4] => Register8bit:inst.I[4]
I[5] => Register8bit:inst.I[5]
I[6] => Register8bit:inst.I[6]
I[7] => Register8bit:inst.I[7]
I[8] => Register8bit:inst1.I[0]
I[9] => Register8bit:inst1.I[1]
I[10] => Register8bit:inst1.I[2]
I[11] => Register8bit:inst1.I[3]
I[12] => Register8bit:inst1.I[4]
I[13] => Register8bit:inst1.I[5]
I[14] => Register8bit:inst1.I[6]
I[15] => Register8bit:inst1.I[7]
I[16] => Register8bit:inst2.I[0]
I[17] => Register8bit:inst2.I[1]
I[18] => Register8bit:inst2.I[2]
I[19] => Register8bit:inst2.I[3]
I[20] => Register8bit:inst2.I[4]
I[21] => Register8bit:inst2.I[5]
I[22] => Register8bit:inst2.I[6]
I[23] => Register8bit:inst2.I[7]
I[24] => Register8bit:inst3.I[0]
I[25] => Register8bit:inst3.I[1]
I[26] => Register8bit:inst3.I[2]
I[27] => Register8bit:inst3.I[3]
I[28] => Register8bit:inst3.I[4]
I[29] => Register8bit:inst3.I[5]
I[30] => Register8bit:inst3.I[6]
I[31] => Register8bit:inst3.I[7]


|Exponent|Register32bit_Nap:inst10|Register8bit:inst
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst8.CLK
CLK => inst9.CLK
CLK => inst5.CLK
CLK => inst4.CLK
CLK => inst1.CLK
CLK => inst.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst34.S


|Exponent|Register32bit_Nap:inst10|Register8bit:inst|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst1
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst8.CLK
CLK => inst9.CLK
CLK => inst5.CLK
CLK => inst4.CLK
CLK => inst1.CLK
CLK => inst.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst34.S


|Exponent|Register32bit_Nap:inst10|Register8bit:inst1|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst1|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst1|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst1|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst1|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst1|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst1|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst1|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst2
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst8.CLK
CLK => inst9.CLK
CLK => inst5.CLK
CLK => inst4.CLK
CLK => inst1.CLK
CLK => inst.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst34.S


|Exponent|Register32bit_Nap:inst10|Register8bit:inst2|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst2|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst2|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst2|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst2|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst2|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst2|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst2|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst3
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst8.CLK
CLK => inst9.CLK
CLK => inst5.CLK
CLK => inst4.CLK
CLK => inst1.CLK
CLK => inst.CLK
I[0] => Mux2to1_1bit:inst34.D1
I[1] => Mux2to1_1bit:inst38.D1
I[2] => Mux2to1_1bit:inst49.D1
I[3] => Mux2to1_1bit:inst48.D1
I[4] => Mux2to1_1bit:inst35.D1
I[5] => Mux2to1_1bit:inst39.D1
I[6] => Mux2to1_1bit:inst42.D1
I[7] => Mux2to1_1bit:inst47.D1
Nap => Mux2to1_1bit:inst47.S
Nap => Mux2to1_1bit:inst48.S
Nap => Mux2to1_1bit:inst42.S
Nap => Mux2to1_1bit:inst49.S
Nap => Mux2to1_1bit:inst39.S
Nap => Mux2to1_1bit:inst38.S
Nap => Mux2to1_1bit:inst35.S
Nap => Mux2to1_1bit:inst34.S


|Exponent|Register32bit_Nap:inst10|Register8bit:inst3|Mux2to1_1bit:inst47
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst3|Mux2to1_1bit:inst48
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst3|Mux2to1_1bit:inst42
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst3|Mux2to1_1bit:inst49
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst3|Mux2to1_1bit:inst39
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst3|Mux2to1_1bit:inst38
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst3|Mux2to1_1bit:inst35
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Register32bit_Nap:inst10|Register8bit:inst3|Mux2to1_1bit:inst34
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_8bit:inst18
O[0] <= Mux2to1_4bit:inst1.Y[0]
O[1] <= Mux2to1_4bit:inst1.Y[1]
O[2] <= Mux2to1_4bit:inst1.Y[2]
O[3] <= Mux2to1_4bit:inst1.Y[3]
O[4] <= Mux2to1_4bit:inst.Y[0]
O[5] <= Mux2to1_4bit:inst.Y[1]
O[6] <= Mux2to1_4bit:inst.Y[2]
O[7] <= Mux2to1_4bit:inst.Y[3]
S => Mux2to1_4bit:inst.S
S => Mux2to1_4bit:inst1.S
D0[0] => Mux2to1_4bit:inst1.D0[0]
D0[1] => Mux2to1_4bit:inst1.D0[1]
D0[2] => Mux2to1_4bit:inst1.D0[2]
D0[3] => Mux2to1_4bit:inst1.D0[3]
D0[4] => Mux2to1_4bit:inst.D0[0]
D0[5] => Mux2to1_4bit:inst.D0[1]
D0[6] => Mux2to1_4bit:inst.D0[2]
D0[7] => Mux2to1_4bit:inst.D0[3]
D1[0] => Mux2to1_4bit:inst1.D1[0]
D1[1] => Mux2to1_4bit:inst1.D1[1]
D1[2] => Mux2to1_4bit:inst1.D1[2]
D1[3] => Mux2to1_4bit:inst1.D1[3]
D1[4] => Mux2to1_4bit:inst.D1[0]
D1[5] => Mux2to1_4bit:inst.D1[1]
D1[6] => Mux2to1_4bit:inst.D1[2]
D1[7] => Mux2to1_4bit:inst.D1[3]


|Exponent|Mux2to1_8bit:inst18|Mux2to1_4bit:inst
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Mux2to1_8bit:inst18|Mux2to1_4bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_8bit:inst18|Mux2to1_4bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_8bit:inst18|Mux2to1_4bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_8bit:inst18|Mux2to1_4bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_8bit:inst18|Mux2to1_4bit:inst1
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Mux2to1_8bit:inst18|Mux2to1_4bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_8bit:inst18|Mux2to1_4bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_8bit:inst18|Mux2to1_4bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_8bit:inst18|Mux2to1_4bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8
E[0] <= FA_8bit:inst.S[0]
E[1] <= FA_8bit:inst.S[1]
E[2] <= FA_8bit:inst.S[2]
E[3] <= FA_8bit:inst.S[3]
E[4] <= FA_8bit:inst.S[4]
E[5] <= FA_8bit:inst.S[5]
E[6] <= FA_8bit:inst.S[6]
E[7] <= FA_8bit:inst.S[7]
48bit[0] => ~NO_FANOUT~
48bit[1] => ~NO_FANOUT~
48bit[2] => ~NO_FANOUT~
48bit[3] => ~NO_FANOUT~
48bit[4] => ~NO_FANOUT~
48bit[5] => ~NO_FANOUT~
48bit[6] => ~NO_FANOUT~
48bit[7] => ~NO_FANOUT~
48bit[8] => ~NO_FANOUT~
48bit[9] => ~NO_FANOUT~
48bit[10] => ~NO_FANOUT~
48bit[11] => ~NO_FANOUT~
48bit[12] => ~NO_FANOUT~
48bit[13] => ~NO_FANOUT~
48bit[14] => ~NO_FANOUT~
48bit[15] => ~NO_FANOUT~
48bit[16] => ~NO_FANOUT~
48bit[17] => ~NO_FANOUT~
48bit[18] => ~NO_FANOUT~
48bit[19] => ~NO_FANOUT~
48bit[20] => ~NO_FANOUT~
48bit[21] => ~NO_FANOUT~
48bit[22] => ~NO_FANOUT~
48bit[23] => Mux2to1_24bit:inst8.D0[0]
48bit[24] => Mux2to1_24bit:inst8.D0[1]
48bit[24] => Mux2to1_24bit:inst8.D1[0]
48bit[25] => Mux2to1_24bit:inst8.D0[2]
48bit[25] => Mux2to1_24bit:inst8.D1[1]
48bit[26] => Mux2to1_24bit:inst8.D0[3]
48bit[26] => Mux2to1_24bit:inst8.D1[2]
48bit[27] => Mux2to1_24bit:inst8.D0[4]
48bit[27] => Mux2to1_24bit:inst8.D1[3]
48bit[28] => Mux2to1_24bit:inst8.D0[5]
48bit[28] => Mux2to1_24bit:inst8.D1[4]
48bit[29] => Mux2to1_24bit:inst8.D0[6]
48bit[29] => Mux2to1_24bit:inst8.D1[5]
48bit[30] => Mux2to1_24bit:inst8.D0[7]
48bit[30] => Mux2to1_24bit:inst8.D1[6]
48bit[31] => Mux2to1_24bit:inst8.D0[8]
48bit[31] => Mux2to1_24bit:inst8.D1[7]
48bit[32] => Mux2to1_24bit:inst8.D0[9]
48bit[32] => Mux2to1_24bit:inst8.D1[8]
48bit[33] => Mux2to1_24bit:inst8.D0[10]
48bit[33] => Mux2to1_24bit:inst8.D1[9]
48bit[34] => Mux2to1_24bit:inst8.D0[11]
48bit[34] => Mux2to1_24bit:inst8.D1[10]
48bit[35] => Mux2to1_24bit:inst8.D0[12]
48bit[35] => Mux2to1_24bit:inst8.D1[11]
48bit[36] => Mux2to1_24bit:inst8.D0[13]
48bit[36] => Mux2to1_24bit:inst8.D1[12]
48bit[37] => Mux2to1_24bit:inst8.D0[14]
48bit[37] => Mux2to1_24bit:inst8.D1[13]
48bit[38] => Mux2to1_24bit:inst8.D0[15]
48bit[38] => Mux2to1_24bit:inst8.D1[14]
48bit[39] => Mux2to1_24bit:inst8.D0[16]
48bit[39] => Mux2to1_24bit:inst8.D1[15]
48bit[40] => Mux2to1_24bit:inst8.D0[17]
48bit[40] => Mux2to1_24bit:inst8.D1[16]
48bit[41] => Mux2to1_24bit:inst8.D0[18]
48bit[41] => Mux2to1_24bit:inst8.D1[17]
48bit[42] => Mux2to1_24bit:inst8.D0[19]
48bit[42] => Mux2to1_24bit:inst8.D1[18]
48bit[43] => Mux2to1_24bit:inst8.D0[20]
48bit[43] => Mux2to1_24bit:inst8.D1[19]
48bit[44] => Mux2to1_24bit:inst8.D0[21]
48bit[44] => Mux2to1_24bit:inst8.D1[20]
48bit[45] => Mux2to1_24bit:inst8.D0[22]
48bit[45] => Mux2to1_24bit:inst8.D1[21]
48bit[46] => Mux2to1_24bit:inst8.D1[22]
48bit[47] => Mux2to1_1bit:inst2.S
48bit[47] => Mux2to1_24bit:inst8.S
8bit[0] => FA_8bit:inst.B[0]
8bit[1] => FA_8bit:inst.B[1]
8bit[2] => FA_8bit:inst.B[2]
8bit[3] => FA_8bit:inst.B[3]
8bit[4] => FA_8bit:inst.B[4]
8bit[5] => FA_8bit:inst.B[5]
8bit[6] => FA_8bit:inst.B[6]
8bit[7] => FA_8bit:inst.B[7]
M[0] <= Mux2to1_24bit:inst8.Y[0]
M[1] <= Mux2to1_24bit:inst8.Y[1]
M[2] <= Mux2to1_24bit:inst8.Y[2]
M[3] <= Mux2to1_24bit:inst8.Y[3]
M[4] <= Mux2to1_24bit:inst8.Y[4]
M[5] <= Mux2to1_24bit:inst8.Y[5]
M[6] <= Mux2to1_24bit:inst8.Y[6]
M[7] <= Mux2to1_24bit:inst8.Y[7]
M[8] <= Mux2to1_24bit:inst8.Y[8]
M[9] <= Mux2to1_24bit:inst8.Y[9]
M[10] <= Mux2to1_24bit:inst8.Y[10]
M[11] <= Mux2to1_24bit:inst8.Y[11]
M[12] <= Mux2to1_24bit:inst8.Y[12]
M[13] <= Mux2to1_24bit:inst8.Y[13]
M[14] <= Mux2to1_24bit:inst8.Y[14]
M[15] <= Mux2to1_24bit:inst8.Y[15]
M[16] <= Mux2to1_24bit:inst8.Y[16]
M[17] <= Mux2to1_24bit:inst8.Y[17]
M[18] <= Mux2to1_24bit:inst8.Y[18]
M[19] <= Mux2to1_24bit:inst8.Y[19]
M[20] <= Mux2to1_24bit:inst8.Y[20]
M[21] <= Mux2to1_24bit:inst8.Y[21]
M[22] <= Mux2to1_24bit:inst8.Y[22]


|Exponent|Normalizer:inst8|FA_8bit:inst
Cout <= FA_1bit:FA_7_8b.Cout
A[0] => FA_1bit:FA_0_8b.A
A[1] => FA_1bit:FA_1_8b.A
A[2] => FA_1bit:FA_2_8b.A
A[3] => FA_1bit:FA_3_8b.A
A[4] => FA_1bit:FA_4_8b.A
A[5] => FA_1bit:FA_5_8b.A
A[6] => FA_1bit:FA_6_8b.A
A[7] => FA_1bit:FA_7_8b.A
B[0] => FA_1bit:FA_0_8b.B
B[1] => FA_1bit:FA_1_8b.B
B[2] => FA_1bit:FA_2_8b.B
B[3] => FA_1bit:FA_3_8b.B
B[4] => FA_1bit:FA_4_8b.B
B[5] => FA_1bit:FA_5_8b.B
B[6] => FA_1bit:FA_6_8b.B
B[7] => FA_1bit:FA_7_8b.B
Cin => FA_1bit:FA_0_8b.Cin
S[0] <= FA_1bit:FA_0_8b.S
S[1] <= FA_1bit:FA_1_8b.S
S[2] <= FA_1bit:FA_2_8b.S
S[3] <= FA_1bit:FA_3_8b.S
S[4] <= FA_1bit:FA_4_8b.S
S[5] <= FA_1bit:FA_5_8b.S
S[6] <= FA_1bit:FA_6_8b.S
S[7] <= FA_1bit:FA_7_8b.S


|Exponent|Normalizer:inst8|FA_8bit:inst|FA_1bit:FA_7_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Normalizer:inst8|FA_8bit:inst|FA_1bit:FA_6_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Normalizer:inst8|FA_8bit:inst|FA_1bit:FA_5_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Normalizer:inst8|FA_8bit:inst|FA_1bit:FA_4_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Normalizer:inst8|FA_8bit:inst|FA_1bit:FA_3_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Normalizer:inst8|FA_8bit:inst|FA_1bit:FA_2_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Normalizer:inst8|FA_8bit:inst|FA_1bit:FA_1_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Normalizer:inst8|FA_8bit:inst|FA_1bit:FA_0_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Normalizer:inst8|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8
Y[0] <= Mux2to1_4bit:inst.Y[0]
Y[1] <= Mux2to1_4bit:inst.Y[1]
Y[2] <= Mux2to1_4bit:inst.Y[2]
Y[3] <= Mux2to1_4bit:inst.Y[3]
Y[4] <= Mux2to1_4bit:inst3.Y[0]
Y[5] <= Mux2to1_4bit:inst3.Y[1]
Y[6] <= Mux2to1_4bit:inst3.Y[2]
Y[7] <= Mux2to1_4bit:inst3.Y[3]
Y[8] <= Mux2to1_4bit:inst1.Y[0]
Y[9] <= Mux2to1_4bit:inst1.Y[1]
Y[10] <= Mux2to1_4bit:inst1.Y[2]
Y[11] <= Mux2to1_4bit:inst1.Y[3]
Y[12] <= Mux2to1_4bit:inst4.Y[0]
Y[13] <= Mux2to1_4bit:inst4.Y[1]
Y[14] <= Mux2to1_4bit:inst4.Y[2]
Y[15] <= Mux2to1_4bit:inst4.Y[3]
Y[16] <= Mux2to1_4bit:inst2.Y[0]
Y[17] <= Mux2to1_4bit:inst2.Y[1]
Y[18] <= Mux2to1_4bit:inst2.Y[2]
Y[19] <= Mux2to1_4bit:inst2.Y[3]
Y[20] <= Mux2to1_1bit:inst6.Y
Y[21] <= Mux2to1_1bit:inst7.Y
Y[22] <= Mux2to1_1bit:inst8.Y
S => Mux2to1_4bit:inst2.S
S => Mux2to1_4bit:inst4.S
S => Mux2to1_4bit:inst1.S
S => Mux2to1_4bit:inst3.S
S => Mux2to1_4bit:inst.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst7.S
D0[0] => Mux2to1_4bit:inst.D0[0]
D0[1] => Mux2to1_4bit:inst.D0[1]
D0[2] => Mux2to1_4bit:inst.D0[2]
D0[3] => Mux2to1_4bit:inst.D0[3]
D0[4] => Mux2to1_4bit:inst3.D0[0]
D0[5] => Mux2to1_4bit:inst3.D0[1]
D0[6] => Mux2to1_4bit:inst3.D0[2]
D0[7] => Mux2to1_4bit:inst3.D0[3]
D0[8] => Mux2to1_4bit:inst1.D0[0]
D0[9] => Mux2to1_4bit:inst1.D0[1]
D0[10] => Mux2to1_4bit:inst1.D0[2]
D0[11] => Mux2to1_4bit:inst1.D0[3]
D0[12] => Mux2to1_4bit:inst4.D0[0]
D0[13] => Mux2to1_4bit:inst4.D0[1]
D0[14] => Mux2to1_4bit:inst4.D0[2]
D0[15] => Mux2to1_4bit:inst4.D0[3]
D0[16] => Mux2to1_4bit:inst2.D0[0]
D0[17] => Mux2to1_4bit:inst2.D0[1]
D0[18] => Mux2to1_4bit:inst2.D0[2]
D0[19] => Mux2to1_4bit:inst2.D0[3]
D0[20] => Mux2to1_1bit:inst6.D0
D0[21] => Mux2to1_1bit:inst7.D0
D0[22] => Mux2to1_1bit:inst8.D0
D1[0] => Mux2to1_4bit:inst.D1[0]
D1[1] => Mux2to1_4bit:inst.D1[1]
D1[2] => Mux2to1_4bit:inst.D1[2]
D1[3] => Mux2to1_4bit:inst.D1[3]
D1[4] => Mux2to1_4bit:inst3.D1[0]
D1[5] => Mux2to1_4bit:inst3.D1[1]
D1[6] => Mux2to1_4bit:inst3.D1[2]
D1[7] => Mux2to1_4bit:inst3.D1[3]
D1[8] => Mux2to1_4bit:inst1.D1[0]
D1[9] => Mux2to1_4bit:inst1.D1[1]
D1[10] => Mux2to1_4bit:inst1.D1[2]
D1[11] => Mux2to1_4bit:inst1.D1[3]
D1[12] => Mux2to1_4bit:inst4.D1[0]
D1[13] => Mux2to1_4bit:inst4.D1[1]
D1[14] => Mux2to1_4bit:inst4.D1[2]
D1[15] => Mux2to1_4bit:inst4.D1[3]
D1[16] => Mux2to1_4bit:inst2.D1[0]
D1[17] => Mux2to1_4bit:inst2.D1[1]
D1[18] => Mux2to1_4bit:inst2.D1[2]
D1[19] => Mux2to1_4bit:inst2.D1[3]
D1[20] => Mux2to1_1bit:inst6.D1
D1[21] => Mux2to1_1bit:inst7.D1
D1[22] => Mux2to1_1bit:inst8.D1


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst2
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst4
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst4|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst4|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst4|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst4|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst1
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst3
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst3|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst3|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst3|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst3|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_4bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Normalizer:inst8|Mux2to1_24bit:inst8|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|E:inst1
E_Chia[0] <= E_Division_Normalizer:inst.S[0]
E_Chia[1] <= E_Division_Normalizer:inst.S[1]
E_Chia[2] <= E_Division_Normalizer:inst.S[2]
E_Chia[3] <= E_Division_Normalizer:inst.S[3]
E_Chia[4] <= E_Division_Normalizer:inst.S[4]
E_Chia[5] <= E_Division_Normalizer:inst.S[5]
E_Chia[6] <= E_Division_Normalizer:inst.S[6]
E_Chia[7] <= E_Division_Normalizer:inst.S[7]
A7 => E_Division_Normalizer:inst.A7
A7 => E_Nhan:inst100.A[7]
A6 => E_Division_Normalizer:inst.A6
A6 => E_Nhan:inst100.A[6]
A5 => E_Division_Normalizer:inst.A5
A5 => E_Nhan:inst100.A[5]
A4 => E_Division_Normalizer:inst.A4
A4 => E_Nhan:inst100.A[4]
A3 => E_Division_Normalizer:inst.A3
A3 => E_Nhan:inst100.A[3]
A2 => E_Division_Normalizer:inst.A2
A2 => E_Nhan:inst100.A[2]
A1 => E_Division_Normalizer:inst.A1
A1 => E_Nhan:inst100.A[1]
A0 => E_Division_Normalizer:inst.A0
A0 => E_Nhan:inst100.A[0]
A122 => E_Division_Normalizer:inst.A122
A121 => E_Division_Normalizer:inst.A121
A120 => E_Division_Normalizer:inst.A120
A119 => E_Division_Normalizer:inst.A119
A118 => E_Division_Normalizer:inst.A118
A117 => E_Division_Normalizer:inst.A117
A116 => E_Division_Normalizer:inst.A116
A115 => E_Division_Normalizer:inst.A115
A114 => E_Division_Normalizer:inst.A114
A113 => E_Division_Normalizer:inst.A113
A112 => E_Division_Normalizer:inst.A112
A111 => E_Division_Normalizer:inst.A111
A110 => E_Division_Normalizer:inst.A110
A19 => E_Division_Normalizer:inst.A19
A18 => E_Division_Normalizer:inst.A18
A17 => E_Division_Normalizer:inst.A17
A16 => E_Division_Normalizer:inst.A16
A15 => E_Division_Normalizer:inst.A15
A14 => E_Division_Normalizer:inst.A14
A13 => E_Division_Normalizer:inst.A13
A12 => E_Division_Normalizer:inst.A12
A11 => E_Division_Normalizer:inst.A11
A10 => E_Division_Normalizer:inst.A10
B7 => E_Division_Normalizer:inst.B7
B7 => E_Nhan:inst100.B[7]
B6 => E_Division_Normalizer:inst.B6
B6 => E_Nhan:inst100.B[6]
B5 => E_Division_Normalizer:inst.B5
B5 => E_Nhan:inst100.B[5]
B4 => E_Division_Normalizer:inst.B4
B4 => E_Nhan:inst100.B[4]
B3 => E_Division_Normalizer:inst.B3
B3 => E_Nhan:inst100.B[3]
B2 => E_Division_Normalizer:inst.B2
B2 => E_Nhan:inst100.B[2]
B1 => E_Division_Normalizer:inst.B1
B1 => E_Nhan:inst100.B[1]
B0 => E_Division_Normalizer:inst.B0
B0 => E_Nhan:inst100.B[0]
B122 => E_Division_Normalizer:inst.B122
B121 => E_Division_Normalizer:inst.B121
B120 => E_Division_Normalizer:inst.B120
B119 => E_Division_Normalizer:inst.B119
B118 => E_Division_Normalizer:inst.B118
B117 => E_Division_Normalizer:inst.B117
B116 => E_Division_Normalizer:inst.B116
B115 => E_Division_Normalizer:inst.B115
B114 => E_Division_Normalizer:inst.B114
B113 => E_Division_Normalizer:inst.B113
B112 => E_Division_Normalizer:inst.B112
B111 => E_Division_Normalizer:inst.B111
B110 => E_Division_Normalizer:inst.B110
B19 => E_Division_Normalizer:inst.B19
B18 => E_Division_Normalizer:inst.B18
B17 => E_Division_Normalizer:inst.B17
B16 => E_Division_Normalizer:inst.B16
B15 => E_Division_Normalizer:inst.B15
B14 => E_Division_Normalizer:inst.B14
B13 => E_Division_Normalizer:inst.B13
B12 => E_Division_Normalizer:inst.B12
B11 => E_Division_Normalizer:inst.B11
B10 => E_Division_Normalizer:inst.B10
E_Nhan[0] <= E_Nhan:inst100.E[0]
E_Nhan[1] <= E_Nhan:inst100.E[1]
E_Nhan[2] <= E_Nhan:inst100.E[2]
E_Nhan[3] <= E_Nhan:inst100.E[3]
E_Nhan[4] <= E_Nhan:inst100.E[4]
E_Nhan[5] <= E_Nhan:inst100.E[5]
E_Nhan[6] <= E_Nhan:inst100.E[6]
E_Nhan[7] <= E_Nhan:inst100.E[7]
E_Nhan[8] <= E_Nhan:inst100.E[8]


|Exponent|E:inst1|E_Division_Normalizer:inst
S[0] <= E_Normalizer_Division:inst20.S[0]
S[1] <= E_Normalizer_Division:inst20.S[1]
S[2] <= E_Normalizer_Division:inst20.S[2]
S[3] <= E_Normalizer_Division:inst20.S[3]
S[4] <= E_Normalizer_Division:inst20.S[4]
S[5] <= E_Normalizer_Division:inst20.S[5]
S[6] <= E_Normalizer_Division:inst20.S[6]
S[7] <= E_Normalizer_Division:inst20.S[7]
A122 => Sub_24bit:inst29.A1[22]
A121 => Sub_24bit:inst29.A1[21]
A120 => Sub_24bit:inst29.A1[20]
A119 => Sub_24bit:inst29.A1[19]
A118 => Sub_24bit:inst29.A1[18]
A117 => Sub_24bit:inst29.A1[17]
A116 => Sub_24bit:inst29.A1[16]
A115 => Sub_24bit:inst29.A1[15]
A114 => Sub_24bit:inst29.A1[14]
A113 => Sub_24bit:inst29.A1[13]
A112 => Sub_24bit:inst29.A1[12]
A111 => Sub_24bit:inst29.A1[11]
A110 => Sub_24bit:inst29.A1[10]
A19 => Sub_24bit:inst29.A1[9]
A18 => Sub_24bit:inst29.A1[8]
A17 => Sub_24bit:inst29.A1[7]
A16 => Sub_24bit:inst29.A1[6]
A15 => Sub_24bit:inst29.A1[5]
A14 => Sub_24bit:inst29.A1[4]
A13 => Sub_24bit:inst29.A1[3]
A12 => Sub_24bit:inst29.A1[2]
A11 => Sub_24bit:inst29.A1[1]
A10 => Sub_24bit:inst29.A1[0]
B122 => Sub_24bit:inst29.B1[22]
B121 => Sub_24bit:inst29.B1[21]
B120 => Sub_24bit:inst29.B1[20]
B119 => Sub_24bit:inst29.B1[19]
B118 => Sub_24bit:inst29.B1[18]
B117 => Sub_24bit:inst29.B1[17]
B116 => Sub_24bit:inst29.B1[16]
B115 => Sub_24bit:inst29.B1[15]
B114 => Sub_24bit:inst29.B1[14]
B113 => Sub_24bit:inst29.B1[13]
B112 => Sub_24bit:inst29.B1[12]
B111 => Sub_24bit:inst29.B1[11]
B110 => Sub_24bit:inst29.B1[10]
B19 => Sub_24bit:inst29.B1[9]
B18 => Sub_24bit:inst29.B1[8]
B17 => Sub_24bit:inst29.B1[7]
B16 => Sub_24bit:inst29.B1[6]
B15 => Sub_24bit:inst29.B1[5]
B14 => Sub_24bit:inst29.B1[4]
B13 => Sub_24bit:inst29.B1[3]
B12 => Sub_24bit:inst29.B1[2]
B11 => Sub_24bit:inst29.B1[1]
B10 => Sub_24bit:inst29.B1[0]
A7 => E_Normalizer_Division:inst20.A[7]
A6 => E_Normalizer_Division:inst20.A[6]
A5 => E_Normalizer_Division:inst20.A[5]
A4 => E_Normalizer_Division:inst20.A[4]
A3 => E_Normalizer_Division:inst20.A[3]
A2 => E_Normalizer_Division:inst20.A[2]
A1 => E_Normalizer_Division:inst20.A[1]
A0 => E_Normalizer_Division:inst20.A[0]
B7 => E_Normalizer_Division:inst20.B[7]
B6 => E_Normalizer_Division:inst20.B[6]
B5 => E_Normalizer_Division:inst20.B[5]
B4 => E_Normalizer_Division:inst20.B[4]
B3 => E_Normalizer_Division:inst20.B[3]
B2 => E_Normalizer_Division:inst20.B[2]
B1 => E_Normalizer_Division:inst20.B[1]
B0 => E_Normalizer_Division:inst20.B[0]


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20
S[0] <= BoTru_8bit:inst11.S[0]
S[1] <= BoTru_8bit:inst11.S[1]
S[2] <= BoTru_8bit:inst11.S[2]
S[3] <= BoTru_8bit:inst11.S[3]
S[4] <= BoTru_8bit:inst11.S[4]
S[5] <= BoTru_8bit:inst11.S[5]
S[6] <= BoTru_8bit:inst11.S[6]
S[7] <= BoTru_8bit:inst11.S[7]
A7 => BoTru_8bit:inst.A[7]
A6 => BoTru_8bit:inst.A[6]
A5 => BoTru_8bit:inst.A[5]
A4 => BoTru_8bit:inst.A[4]
A3 => BoTru_8bit:inst.A[3]
A2 => BoTru_8bit:inst.A[2]
A1 => BoTru_8bit:inst.A[1]
A0 => BoTru_8bit:inst.A[0]
B7 => BoTru_8bit:inst.B[7]
B6 => BoTru_8bit:inst.B[6]
B5 => BoTru_8bit:inst.B[5]
B4 => BoTru_8bit:inst.B[4]
B3 => BoTru_8bit:inst.B[3]
B2 => BoTru_8bit:inst.B[2]
B1 => BoTru_8bit:inst.B[1]
B0 => BoTru_8bit:inst.B[0]
MaMb => Mux2to1_1bit:inst10.S


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst11
S[0] <= FA_8bit:FA_8b_tru.S[0]
S[1] <= FA_8bit:FA_8b_tru.S[1]
S[2] <= FA_8bit:FA_8b_tru.S[2]
S[3] <= FA_8bit:FA_8b_tru.S[3]
S[4] <= FA_8bit:FA_8b_tru.S[4]
S[5] <= FA_8bit:FA_8b_tru.S[5]
S[6] <= FA_8bit:FA_8b_tru.S[6]
S[7] <= FA_8bit:FA_8b_tru.S[7]
A[0] => FA_8bit:FA_8b_tru.A[0]
A[1] => FA_8bit:FA_8b_tru.A[1]
A[2] => FA_8bit:FA_8b_tru.A[2]
A[3] => FA_8bit:FA_8b_tru.A[3]
A[4] => FA_8bit:FA_8b_tru.A[4]
A[5] => FA_8bit:FA_8b_tru.A[5]
A[6] => FA_8bit:FA_8b_tru.A[6]
A[7] => FA_8bit:FA_8b_tru.A[7]
B[0] => inst1[0].IN0
B[1] => inst1[1].IN0
B[2] => inst1[2].IN0
B[3] => inst1[3].IN0
B[4] => inst1[4].IN0
B[5] => inst1[5].IN0
B[6] => inst1[6].IN0
B[7] => inst1[7].IN0


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst11|FA_8bit:FA_8b_tru
Cout <= FA_1bit:FA_7_8b.Cout
A[0] => FA_1bit:FA_0_8b.A
A[1] => FA_1bit:FA_1_8b.A
A[2] => FA_1bit:FA_2_8b.A
A[3] => FA_1bit:FA_3_8b.A
A[4] => FA_1bit:FA_4_8b.A
A[5] => FA_1bit:FA_5_8b.A
A[6] => FA_1bit:FA_6_8b.A
A[7] => FA_1bit:FA_7_8b.A
B[0] => FA_1bit:FA_0_8b.B
B[1] => FA_1bit:FA_1_8b.B
B[2] => FA_1bit:FA_2_8b.B
B[3] => FA_1bit:FA_3_8b.B
B[4] => FA_1bit:FA_4_8b.B
B[5] => FA_1bit:FA_5_8b.B
B[6] => FA_1bit:FA_6_8b.B
B[7] => FA_1bit:FA_7_8b.B
Cin => FA_1bit:FA_0_8b.Cin
S[0] <= FA_1bit:FA_0_8b.S
S[1] <= FA_1bit:FA_1_8b.S
S[2] <= FA_1bit:FA_2_8b.S
S[3] <= FA_1bit:FA_3_8b.S
S[4] <= FA_1bit:FA_4_8b.S
S[5] <= FA_1bit:FA_5_8b.S
S[6] <= FA_1bit:FA_6_8b.S
S[7] <= FA_1bit:FA_7_8b.S


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst11|FA_8bit:FA_8b_tru|FA_1bit:FA_7_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst11|FA_8bit:FA_8b_tru|FA_1bit:FA_6_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst11|FA_8bit:FA_8b_tru|FA_1bit:FA_5_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst11|FA_8bit:FA_8b_tru|FA_1bit:FA_4_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst11|FA_8bit:FA_8b_tru|FA_1bit:FA_3_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst11|FA_8bit:FA_8b_tru|FA_1bit:FA_2_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst11|FA_8bit:FA_8b_tru|FA_1bit:FA_1_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst11|FA_8bit:FA_8b_tru|FA_1bit:FA_0_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|FA_8bit:inst2
Cout <= FA_1bit:FA_7_8b.Cout
A[0] => FA_1bit:FA_0_8b.A
A[1] => FA_1bit:FA_1_8b.A
A[2] => FA_1bit:FA_2_8b.A
A[3] => FA_1bit:FA_3_8b.A
A[4] => FA_1bit:FA_4_8b.A
A[5] => FA_1bit:FA_5_8b.A
A[6] => FA_1bit:FA_6_8b.A
A[7] => FA_1bit:FA_7_8b.A
B[0] => FA_1bit:FA_0_8b.B
B[1] => FA_1bit:FA_1_8b.B
B[2] => FA_1bit:FA_2_8b.B
B[3] => FA_1bit:FA_3_8b.B
B[4] => FA_1bit:FA_4_8b.B
B[5] => FA_1bit:FA_5_8b.B
B[6] => FA_1bit:FA_6_8b.B
B[7] => FA_1bit:FA_7_8b.B
Cin => FA_1bit:FA_0_8b.Cin
S[0] <= FA_1bit:FA_0_8b.S
S[1] <= FA_1bit:FA_1_8b.S
S[2] <= FA_1bit:FA_2_8b.S
S[3] <= FA_1bit:FA_3_8b.S
S[4] <= FA_1bit:FA_4_8b.S
S[5] <= FA_1bit:FA_5_8b.S
S[6] <= FA_1bit:FA_6_8b.S
S[7] <= FA_1bit:FA_7_8b.S


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|FA_8bit:inst2|FA_1bit:FA_7_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|FA_8bit:inst2|FA_1bit:FA_6_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|FA_8bit:inst2|FA_1bit:FA_5_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|FA_8bit:inst2|FA_1bit:FA_4_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|FA_8bit:inst2|FA_1bit:FA_3_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|FA_8bit:inst2|FA_1bit:FA_2_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|FA_8bit:inst2|FA_1bit:FA_1_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|FA_8bit:inst2|FA_1bit:FA_0_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst
S[0] <= FA_8bit:FA_8b_tru.S[0]
S[1] <= FA_8bit:FA_8b_tru.S[1]
S[2] <= FA_8bit:FA_8b_tru.S[2]
S[3] <= FA_8bit:FA_8b_tru.S[3]
S[4] <= FA_8bit:FA_8b_tru.S[4]
S[5] <= FA_8bit:FA_8b_tru.S[5]
S[6] <= FA_8bit:FA_8b_tru.S[6]
S[7] <= FA_8bit:FA_8b_tru.S[7]
A[0] => FA_8bit:FA_8b_tru.A[0]
A[1] => FA_8bit:FA_8b_tru.A[1]
A[2] => FA_8bit:FA_8b_tru.A[2]
A[3] => FA_8bit:FA_8b_tru.A[3]
A[4] => FA_8bit:FA_8b_tru.A[4]
A[5] => FA_8bit:FA_8b_tru.A[5]
A[6] => FA_8bit:FA_8b_tru.A[6]
A[7] => FA_8bit:FA_8b_tru.A[7]
B[0] => inst1[0].IN0
B[1] => inst1[1].IN0
B[2] => inst1[2].IN0
B[3] => inst1[3].IN0
B[4] => inst1[4].IN0
B[5] => inst1[5].IN0
B[6] => inst1[6].IN0
B[7] => inst1[7].IN0


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst|FA_8bit:FA_8b_tru
Cout <= FA_1bit:FA_7_8b.Cout
A[0] => FA_1bit:FA_0_8b.A
A[1] => FA_1bit:FA_1_8b.A
A[2] => FA_1bit:FA_2_8b.A
A[3] => FA_1bit:FA_3_8b.A
A[4] => FA_1bit:FA_4_8b.A
A[5] => FA_1bit:FA_5_8b.A
A[6] => FA_1bit:FA_6_8b.A
A[7] => FA_1bit:FA_7_8b.A
B[0] => FA_1bit:FA_0_8b.B
B[1] => FA_1bit:FA_1_8b.B
B[2] => FA_1bit:FA_2_8b.B
B[3] => FA_1bit:FA_3_8b.B
B[4] => FA_1bit:FA_4_8b.B
B[5] => FA_1bit:FA_5_8b.B
B[6] => FA_1bit:FA_6_8b.B
B[7] => FA_1bit:FA_7_8b.B
Cin => FA_1bit:FA_0_8b.Cin
S[0] <= FA_1bit:FA_0_8b.S
S[1] <= FA_1bit:FA_1_8b.S
S[2] <= FA_1bit:FA_2_8b.S
S[3] <= FA_1bit:FA_3_8b.S
S[4] <= FA_1bit:FA_4_8b.S
S[5] <= FA_1bit:FA_5_8b.S
S[6] <= FA_1bit:FA_6_8b.S
S[7] <= FA_1bit:FA_7_8b.S


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst|FA_8bit:FA_8b_tru|FA_1bit:FA_7_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst|FA_8bit:FA_8b_tru|FA_1bit:FA_6_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst|FA_8bit:FA_8b_tru|FA_1bit:FA_5_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst|FA_8bit:FA_8b_tru|FA_1bit:FA_4_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst|FA_8bit:FA_8b_tru|FA_1bit:FA_3_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst|FA_8bit:FA_8b_tru|FA_1bit:FA_2_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst|FA_8bit:FA_8b_tru|FA_1bit:FA_1_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|BoTru_8bit:inst|FA_8bit:FA_8b_tru|FA_1bit:FA_0_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|E_Normalizer_Division:inst20|Mux2to1_1bit:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29
Sub[0] <= FA_8bit:inst2.S[0]
Sub[1] <= FA_8bit:inst2.S[1]
Sub[2] <= FA_8bit:inst2.S[2]
Sub[3] <= FA_8bit:inst2.S[3]
Sub[4] <= FA_8bit:inst2.S[4]
Sub[5] <= FA_8bit:inst2.S[5]
Sub[6] <= FA_8bit:inst2.S[6]
Sub[7] <= FA_8bit:inst2.S[7]
Sub[8] <= FA_8bit:inst1.S[0]
Sub[9] <= FA_8bit:inst1.S[1]
Sub[10] <= FA_8bit:inst1.S[2]
Sub[11] <= FA_8bit:inst1.S[3]
Sub[12] <= FA_8bit:inst1.S[4]
Sub[13] <= FA_8bit:inst1.S[5]
Sub[14] <= FA_8bit:inst1.S[6]
Sub[15] <= FA_8bit:inst1.S[7]
Sub[16] <= FA_8bit:inst.S[0]
Sub[17] <= FA_8bit:inst.S[1]
Sub[18] <= FA_8bit:inst.S[2]
Sub[19] <= FA_8bit:inst.S[3]
Sub[20] <= FA_8bit:inst.S[4]
Sub[21] <= FA_8bit:inst.S[5]
Sub[22] <= FA_8bit:inst.S[6]
Sub[23] <= FA_8bit:inst.S[7]
A1[0] => FA_8bit:inst2.A[0]
A1[1] => FA_8bit:inst2.A[1]
A1[2] => FA_8bit:inst2.A[2]
A1[3] => FA_8bit:inst2.A[3]
A1[4] => FA_8bit:inst2.A[4]
A1[5] => FA_8bit:inst2.A[5]
A1[6] => FA_8bit:inst2.A[6]
A1[7] => FA_8bit:inst2.A[7]
A1[8] => FA_8bit:inst1.A[0]
A1[9] => FA_8bit:inst1.A[1]
A1[10] => FA_8bit:inst1.A[2]
A1[11] => FA_8bit:inst1.A[3]
A1[12] => FA_8bit:inst1.A[4]
A1[13] => FA_8bit:inst1.A[5]
A1[14] => FA_8bit:inst1.A[6]
A1[15] => FA_8bit:inst1.A[7]
A1[16] => FA_8bit:inst.A[0]
A1[17] => FA_8bit:inst.A[1]
A1[18] => FA_8bit:inst.A[2]
A1[19] => FA_8bit:inst.A[3]
A1[20] => FA_8bit:inst.A[4]
A1[21] => FA_8bit:inst.A[5]
A1[22] => FA_8bit:inst.A[6]
B1[0] => inst4[0].IN0
B1[1] => inst4[1].IN0
B1[2] => inst4[2].IN0
B1[3] => inst4[3].IN0
B1[4] => inst4[4].IN0
B1[5] => inst4[5].IN0
B1[6] => inst4[6].IN0
B1[7] => inst4[7].IN0
B1[8] => inst4[8].IN0
B1[9] => inst4[9].IN0
B1[10] => inst4[10].IN0
B1[11] => inst4[11].IN0
B1[12] => inst4[12].IN0
B1[13] => inst4[13].IN0
B1[14] => inst4[14].IN0
B1[15] => inst4[15].IN0
B1[16] => inst4[16].IN0
B1[17] => inst4[17].IN0
B1[18] => inst4[18].IN0
B1[19] => inst4[19].IN0
B1[20] => inst4[20].IN0
B1[21] => inst4[21].IN0
B1[22] => inst4[22].IN0


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst1
Cout <= FA_1bit:FA_7_8b.Cout
A[0] => FA_1bit:FA_0_8b.A
A[1] => FA_1bit:FA_1_8b.A
A[2] => FA_1bit:FA_2_8b.A
A[3] => FA_1bit:FA_3_8b.A
A[4] => FA_1bit:FA_4_8b.A
A[5] => FA_1bit:FA_5_8b.A
A[6] => FA_1bit:FA_6_8b.A
A[7] => FA_1bit:FA_7_8b.A
B[0] => FA_1bit:FA_0_8b.B
B[1] => FA_1bit:FA_1_8b.B
B[2] => FA_1bit:FA_2_8b.B
B[3] => FA_1bit:FA_3_8b.B
B[4] => FA_1bit:FA_4_8b.B
B[5] => FA_1bit:FA_5_8b.B
B[6] => FA_1bit:FA_6_8b.B
B[7] => FA_1bit:FA_7_8b.B
Cin => FA_1bit:FA_0_8b.Cin
S[0] <= FA_1bit:FA_0_8b.S
S[1] <= FA_1bit:FA_1_8b.S
S[2] <= FA_1bit:FA_2_8b.S
S[3] <= FA_1bit:FA_3_8b.S
S[4] <= FA_1bit:FA_4_8b.S
S[5] <= FA_1bit:FA_5_8b.S
S[6] <= FA_1bit:FA_6_8b.S
S[7] <= FA_1bit:FA_7_8b.S


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst1|FA_1bit:FA_7_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst1|FA_1bit:FA_6_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst1|FA_1bit:FA_5_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst1|FA_1bit:FA_4_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst1|FA_1bit:FA_3_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst1|FA_1bit:FA_2_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst1|FA_1bit:FA_1_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst1|FA_1bit:FA_0_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst2
Cout <= FA_1bit:FA_7_8b.Cout
A[0] => FA_1bit:FA_0_8b.A
A[1] => FA_1bit:FA_1_8b.A
A[2] => FA_1bit:FA_2_8b.A
A[3] => FA_1bit:FA_3_8b.A
A[4] => FA_1bit:FA_4_8b.A
A[5] => FA_1bit:FA_5_8b.A
A[6] => FA_1bit:FA_6_8b.A
A[7] => FA_1bit:FA_7_8b.A
B[0] => FA_1bit:FA_0_8b.B
B[1] => FA_1bit:FA_1_8b.B
B[2] => FA_1bit:FA_2_8b.B
B[3] => FA_1bit:FA_3_8b.B
B[4] => FA_1bit:FA_4_8b.B
B[5] => FA_1bit:FA_5_8b.B
B[6] => FA_1bit:FA_6_8b.B
B[7] => FA_1bit:FA_7_8b.B
Cin => FA_1bit:FA_0_8b.Cin
S[0] <= FA_1bit:FA_0_8b.S
S[1] <= FA_1bit:FA_1_8b.S
S[2] <= FA_1bit:FA_2_8b.S
S[3] <= FA_1bit:FA_3_8b.S
S[4] <= FA_1bit:FA_4_8b.S
S[5] <= FA_1bit:FA_5_8b.S
S[6] <= FA_1bit:FA_6_8b.S
S[7] <= FA_1bit:FA_7_8b.S


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst2|FA_1bit:FA_7_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst2|FA_1bit:FA_6_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst2|FA_1bit:FA_5_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst2|FA_1bit:FA_4_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst2|FA_1bit:FA_3_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst2|FA_1bit:FA_2_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst2|FA_1bit:FA_1_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst2|FA_1bit:FA_0_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst
Cout <= FA_1bit:FA_7_8b.Cout
A[0] => FA_1bit:FA_0_8b.A
A[1] => FA_1bit:FA_1_8b.A
A[2] => FA_1bit:FA_2_8b.A
A[3] => FA_1bit:FA_3_8b.A
A[4] => FA_1bit:FA_4_8b.A
A[5] => FA_1bit:FA_5_8b.A
A[6] => FA_1bit:FA_6_8b.A
A[7] => FA_1bit:FA_7_8b.A
B[0] => FA_1bit:FA_0_8b.B
B[1] => FA_1bit:FA_1_8b.B
B[2] => FA_1bit:FA_2_8b.B
B[3] => FA_1bit:FA_3_8b.B
B[4] => FA_1bit:FA_4_8b.B
B[5] => FA_1bit:FA_5_8b.B
B[6] => FA_1bit:FA_6_8b.B
B[7] => FA_1bit:FA_7_8b.B
Cin => FA_1bit:FA_0_8b.Cin
S[0] <= FA_1bit:FA_0_8b.S
S[1] <= FA_1bit:FA_1_8b.S
S[2] <= FA_1bit:FA_2_8b.S
S[3] <= FA_1bit:FA_3_8b.S
S[4] <= FA_1bit:FA_4_8b.S
S[5] <= FA_1bit:FA_5_8b.S
S[6] <= FA_1bit:FA_6_8b.S
S[7] <= FA_1bit:FA_7_8b.S


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst|FA_1bit:FA_7_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst|FA_1bit:FA_6_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst|FA_1bit:FA_5_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst|FA_1bit:FA_4_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst|FA_1bit:FA_3_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst|FA_1bit:FA_2_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst|FA_1bit:FA_1_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Division_Normalizer:inst|Sub_24bit:inst29|FA_8bit:inst|FA_1bit:FA_0_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100
E[0] <= BoTru_9bit:inst.S[0]
E[1] <= BoTru_9bit:inst.S[1]
E[2] <= BoTru_9bit:inst.S[2]
E[3] <= BoTru_9bit:inst.S[3]
E[4] <= BoTru_9bit:inst.S[4]
E[5] <= BoTru_9bit:inst.S[5]
E[6] <= BoTru_9bit:inst.S[6]
E[7] <= BoTru_9bit:inst.S[7]
E[8] <= BoTru_9bit:inst.S[8]
A7 => FA_8bit:inst1.A[7]
A6 => FA_8bit:inst1.A[6]
A5 => FA_8bit:inst1.A[5]
A4 => FA_8bit:inst1.A[4]
A3 => FA_8bit:inst1.A[3]
A2 => FA_8bit:inst1.A[2]
A1 => FA_8bit:inst1.A[1]
A0 => FA_8bit:inst1.A[0]
B7 => FA_8bit:inst1.B[7]
B6 => FA_8bit:inst1.B[6]
B5 => FA_8bit:inst1.B[5]
B4 => FA_8bit:inst1.B[4]
B3 => FA_8bit:inst1.B[3]
B2 => FA_8bit:inst1.B[2]
B1 => FA_8bit:inst1.B[1]
B0 => FA_8bit:inst1.B[0]


|Exponent|E:inst1|E_Nhan:inst100|BoTru_9bit:inst
S[0] <= FA_9bit:Bo_tru_9bit.S[0]
S[1] <= FA_9bit:Bo_tru_9bit.S[1]
S[2] <= FA_9bit:Bo_tru_9bit.S[2]
S[3] <= FA_9bit:Bo_tru_9bit.S[3]
S[4] <= FA_9bit:Bo_tru_9bit.S[4]
S[5] <= FA_9bit:Bo_tru_9bit.S[5]
S[6] <= FA_9bit:Bo_tru_9bit.S[6]
S[7] <= FA_9bit:Bo_tru_9bit.S[7]
S[8] <= FA_9bit:Bo_tru_9bit.S[8]
A[0] => FA_9bit:Bo_tru_9bit.A[0]
A[1] => FA_9bit:Bo_tru_9bit.A[1]
A[2] => FA_9bit:Bo_tru_9bit.A[2]
A[3] => FA_9bit:Bo_tru_9bit.A[3]
A[4] => FA_9bit:Bo_tru_9bit.A[4]
A[5] => FA_9bit:Bo_tru_9bit.A[5]
A[6] => FA_9bit:Bo_tru_9bit.A[6]
A[7] => FA_9bit:Bo_tru_9bit.A[7]
A[8] => FA_9bit:Bo_tru_9bit.A[8]
B[0] => inst2[0].IN0
B[1] => inst2[1].IN0
B[2] => inst2[2].IN0
B[3] => inst2[3].IN0
B[4] => inst2[4].IN0
B[5] => inst2[5].IN0
B[6] => inst2[6].IN0
B[7] => inst2[7].IN0
B[8] => inst2[8].IN0


|Exponent|E:inst1|E_Nhan:inst100|BoTru_9bit:inst|FA_9bit:Bo_tru_9bit
Cout <= FA_1bit:FA_8_9b.Cout
A[0] => FA_1bit:FA_0_9b.A
A[1] => FA_1bit:FA_1_9b.A
A[2] => FA_1bit:FA_2_9b.A
A[3] => FA_1bit:FA_3_9b.A
A[4] => FA_1bit:FA_4_9b.A
A[5] => FA_1bit:FA_5_9b.A
A[6] => FA_1bit:FA_6_9b.A
A[7] => FA_1bit:FA_7_9b.A
A[8] => FA_1bit:FA_8_9b.A
B[0] => FA_1bit:FA_0_9b.B
B[1] => FA_1bit:FA_1_9b.B
B[2] => FA_1bit:FA_2_9b.B
B[3] => FA_1bit:FA_3_9b.B
B[4] => FA_1bit:FA_4_9b.B
B[5] => FA_1bit:FA_5_9b.B
B[6] => FA_1bit:FA_6_9b.B
B[7] => FA_1bit:FA_7_9b.B
B[8] => FA_1bit:FA_8_9b.B
Cin => FA_1bit:FA_0_9b.Cin
S[0] <= FA_1bit:FA_0_9b.S
S[1] <= FA_1bit:FA_1_9b.S
S[2] <= FA_1bit:FA_2_9b.S
S[3] <= FA_1bit:FA_3_9b.S
S[4] <= FA_1bit:FA_4_9b.S
S[5] <= FA_1bit:FA_5_9b.S
S[6] <= FA_1bit:FA_6_9b.S
S[7] <= FA_1bit:FA_7_9b.S
S[8] <= FA_1bit:FA_8_9b.S


|Exponent|E:inst1|E_Nhan:inst100|BoTru_9bit:inst|FA_9bit:Bo_tru_9bit|FA_1bit:FA_8_9b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|BoTru_9bit:inst|FA_9bit:Bo_tru_9bit|FA_1bit:FA_7_9b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|BoTru_9bit:inst|FA_9bit:Bo_tru_9bit|FA_1bit:FA_6_9b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|BoTru_9bit:inst|FA_9bit:Bo_tru_9bit|FA_1bit:FA_5_9b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|BoTru_9bit:inst|FA_9bit:Bo_tru_9bit|FA_1bit:FA_4_9b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|BoTru_9bit:inst|FA_9bit:Bo_tru_9bit|FA_1bit:FA_3_9b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|BoTru_9bit:inst|FA_9bit:Bo_tru_9bit|FA_1bit:FA_2_9b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|BoTru_9bit:inst|FA_9bit:Bo_tru_9bit|FA_1bit:FA_1_9b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|BoTru_9bit:inst|FA_9bit:Bo_tru_9bit|FA_1bit:FA_0_9b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|FA_8bit:inst1
Cout <= FA_1bit:FA_7_8b.Cout
A[0] => FA_1bit:FA_0_8b.A
A[1] => FA_1bit:FA_1_8b.A
A[2] => FA_1bit:FA_2_8b.A
A[3] => FA_1bit:FA_3_8b.A
A[4] => FA_1bit:FA_4_8b.A
A[5] => FA_1bit:FA_5_8b.A
A[6] => FA_1bit:FA_6_8b.A
A[7] => FA_1bit:FA_7_8b.A
B[0] => FA_1bit:FA_0_8b.B
B[1] => FA_1bit:FA_1_8b.B
B[2] => FA_1bit:FA_2_8b.B
B[3] => FA_1bit:FA_3_8b.B
B[4] => FA_1bit:FA_4_8b.B
B[5] => FA_1bit:FA_5_8b.B
B[6] => FA_1bit:FA_6_8b.B
B[7] => FA_1bit:FA_7_8b.B
Cin => FA_1bit:FA_0_8b.Cin
S[0] <= FA_1bit:FA_0_8b.S
S[1] <= FA_1bit:FA_1_8b.S
S[2] <= FA_1bit:FA_2_8b.S
S[3] <= FA_1bit:FA_3_8b.S
S[4] <= FA_1bit:FA_4_8b.S
S[5] <= FA_1bit:FA_5_8b.S
S[6] <= FA_1bit:FA_6_8b.S
S[7] <= FA_1bit:FA_7_8b.S


|Exponent|E:inst1|E_Nhan:inst100|FA_8bit:inst1|FA_1bit:FA_7_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|FA_8bit:inst1|FA_1bit:FA_6_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|FA_8bit:inst1|FA_1bit:FA_5_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|FA_8bit:inst1|FA_1bit:FA_4_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|FA_8bit:inst1|FA_1bit:FA_3_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|FA_8bit:inst1|FA_1bit:FA_2_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|FA_8bit:inst1|FA_1bit:FA_1_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|E:inst1|E_Nhan:inst100|FA_8bit:inst1|FA_1bit:FA_0_8b
S <= FA_xor3.DB_MAX_OUTPUT_PORT_TYPE
A => FA_xor1.IN0
A => Fa_and3.IN0
A => Fa_and1.IN0
B => FA_xor1.IN1
B => Fa_and2.IN1
B => Fa_and1.IN1
Cin => FA_xor3.IN1
Cin => Fa_and3.IN1
Cin => Fa_and2.IN0
Cout <= FA_or.DB_MAX_OUTPUT_PORT_TYPE


|Exponent|Mux2to1_24bit:inst2
Y[0] <= Mux2to1_4bit:inst.Y[0]
Y[1] <= Mux2to1_4bit:inst.Y[1]
Y[2] <= Mux2to1_4bit:inst.Y[2]
Y[3] <= Mux2to1_4bit:inst.Y[3]
Y[4] <= Mux2to1_4bit:inst3.Y[0]
Y[5] <= Mux2to1_4bit:inst3.Y[1]
Y[6] <= Mux2to1_4bit:inst3.Y[2]
Y[7] <= Mux2to1_4bit:inst3.Y[3]
Y[8] <= Mux2to1_4bit:inst1.Y[0]
Y[9] <= Mux2to1_4bit:inst1.Y[1]
Y[10] <= Mux2to1_4bit:inst1.Y[2]
Y[11] <= Mux2to1_4bit:inst1.Y[3]
Y[12] <= Mux2to1_4bit:inst4.Y[0]
Y[13] <= Mux2to1_4bit:inst4.Y[1]
Y[14] <= Mux2to1_4bit:inst4.Y[2]
Y[15] <= Mux2to1_4bit:inst4.Y[3]
Y[16] <= Mux2to1_4bit:inst2.Y[0]
Y[17] <= Mux2to1_4bit:inst2.Y[1]
Y[18] <= Mux2to1_4bit:inst2.Y[2]
Y[19] <= Mux2to1_4bit:inst2.Y[3]
Y[20] <= Mux2to1_1bit:inst6.Y
Y[21] <= Mux2to1_1bit:inst7.Y
Y[22] <= Mux2to1_1bit:inst8.Y
S => Mux2to1_4bit:inst2.S
S => Mux2to1_4bit:inst4.S
S => Mux2to1_4bit:inst1.S
S => Mux2to1_4bit:inst3.S
S => Mux2to1_4bit:inst.S
S => Mux2to1_1bit:inst8.S
S => Mux2to1_1bit:inst6.S
S => Mux2to1_1bit:inst7.S
D0[0] => Mux2to1_4bit:inst.D0[0]
D0[1] => Mux2to1_4bit:inst.D0[1]
D0[2] => Mux2to1_4bit:inst.D0[2]
D0[3] => Mux2to1_4bit:inst.D0[3]
D0[4] => Mux2to1_4bit:inst3.D0[0]
D0[5] => Mux2to1_4bit:inst3.D0[1]
D0[6] => Mux2to1_4bit:inst3.D0[2]
D0[7] => Mux2to1_4bit:inst3.D0[3]
D0[8] => Mux2to1_4bit:inst1.D0[0]
D0[9] => Mux2to1_4bit:inst1.D0[1]
D0[10] => Mux2to1_4bit:inst1.D0[2]
D0[11] => Mux2to1_4bit:inst1.D0[3]
D0[12] => Mux2to1_4bit:inst4.D0[0]
D0[13] => Mux2to1_4bit:inst4.D0[1]
D0[14] => Mux2to1_4bit:inst4.D0[2]
D0[15] => Mux2to1_4bit:inst4.D0[3]
D0[16] => Mux2to1_4bit:inst2.D0[0]
D0[17] => Mux2to1_4bit:inst2.D0[1]
D0[18] => Mux2to1_4bit:inst2.D0[2]
D0[19] => Mux2to1_4bit:inst2.D0[3]
D0[20] => Mux2to1_1bit:inst6.D0
D0[21] => Mux2to1_1bit:inst7.D0
D0[22] => Mux2to1_1bit:inst8.D0
D1[0] => Mux2to1_4bit:inst.D1[0]
D1[1] => Mux2to1_4bit:inst.D1[1]
D1[2] => Mux2to1_4bit:inst.D1[2]
D1[3] => Mux2to1_4bit:inst.D1[3]
D1[4] => Mux2to1_4bit:inst3.D1[0]
D1[5] => Mux2to1_4bit:inst3.D1[1]
D1[6] => Mux2to1_4bit:inst3.D1[2]
D1[7] => Mux2to1_4bit:inst3.D1[3]
D1[8] => Mux2to1_4bit:inst1.D1[0]
D1[9] => Mux2to1_4bit:inst1.D1[1]
D1[10] => Mux2to1_4bit:inst1.D1[2]
D1[11] => Mux2to1_4bit:inst1.D1[3]
D1[12] => Mux2to1_4bit:inst4.D1[0]
D1[13] => Mux2to1_4bit:inst4.D1[1]
D1[14] => Mux2to1_4bit:inst4.D1[2]
D1[15] => Mux2to1_4bit:inst4.D1[3]
D1[16] => Mux2to1_4bit:inst2.D1[0]
D1[17] => Mux2to1_4bit:inst2.D1[1]
D1[18] => Mux2to1_4bit:inst2.D1[2]
D1[19] => Mux2to1_4bit:inst2.D1[3]
D1[20] => Mux2to1_1bit:inst6.D1
D1[21] => Mux2to1_1bit:inst7.D1
D1[22] => Mux2to1_1bit:inst8.D1


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst2
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst2|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst2|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst2|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst2|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst4
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst4|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst4|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst4|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst4|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst1
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst1|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst1|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst1|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst1|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst3
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst3|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst3|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst3|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst3|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst
Y[0] <= Mux2to1_1bit:inst3.Y
Y[1] <= Mux2to1_1bit:inst2.Y
Y[2] <= Mux2to1_1bit:inst1.Y
Y[3] <= Mux2to1_1bit:inst.Y
D0[0] => Mux2to1_1bit:inst3.D0
D0[1] => Mux2to1_1bit:inst2.D0
D0[2] => Mux2to1_1bit:inst1.D0
D0[3] => Mux2to1_1bit:inst.D0
D1[0] => Mux2to1_1bit:inst3.D1
D1[1] => Mux2to1_1bit:inst2.D1
D1[2] => Mux2to1_1bit:inst1.D1
D1[3] => Mux2to1_1bit:inst.D1
S => Mux2to1_1bit:inst.S
S => Mux2to1_1bit:inst1.S
S => Mux2to1_1bit:inst2.S
S => Mux2to1_1bit:inst3.S


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst|Mux2to1_1bit:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst|Mux2to1_1bit:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst|Mux2to1_1bit:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_4bit:inst|Mux2to1_1bit:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_1bit:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_1bit:inst6
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|Mux2to1_24bit:inst2|Mux2to1_1bit:inst7
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst.IN0
D0 => inst1.IN0


|Exponent|ShiftLeft_Quotient2:inst19
DataOut[0] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[0]
DataOut[1] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[1]
DataOut[2] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[2]
DataOut[3] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[3]
DataOut[4] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[4]
DataOut[5] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[5]
DataOut[6] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[6]
DataOut[7] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[7]
DataOut[8] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[8]
DataOut[9] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[9]
DataOut[10] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[10]
DataOut[11] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[11]
DataOut[12] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[12]
DataOut[13] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[13]
DataOut[14] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[14]
DataOut[15] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[15]
DataOut[16] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[16]
DataOut[17] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[17]
DataOut[18] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[18]
DataOut[19] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[19]
DataOut[20] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[20]
DataOut[21] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[21]
DataOut[22] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[22]
DataOut[23] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[23]
DataOut[24] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[24]
DataOut[25] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[25]
DataOut[26] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[26]
DataOut[27] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[27]
DataOut[28] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[28]
DataOut[29] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[29]
DataOut[30] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[30]
DataOut[31] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[31]
DataOut[32] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[32]
DataOut[33] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[33]
DataOut[34] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[34]
DataOut[35] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[35]
DataOut[36] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[36]
DataOut[37] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[37]
DataOut[38] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[38]
DataOut[39] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[39]
DataOut[40] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[40]
DataOut[41] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[41]
DataOut[42] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[42]
DataOut[43] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[43]
DataOut[44] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[44]
DataOut[45] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[45]
DataOut[46] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[46]
DataOut[47] <= ShiftLeft_Quotient:SL_Quotient_47.DataOut[47]
DataIn[0] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[0]
DataIn[1] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[1]
DataIn[2] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[2]
DataIn[3] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[3]
DataIn[4] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[4]
DataIn[5] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[5]
DataIn[6] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[6]
DataIn[7] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[7]
DataIn[8] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[8]
DataIn[9] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[9]
DataIn[10] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[10]
DataIn[11] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[11]
DataIn[12] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[12]
DataIn[13] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[13]
DataIn[14] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[14]
DataIn[15] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[15]
DataIn[16] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[16]
DataIn[17] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[17]
DataIn[18] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[18]
DataIn[19] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[19]
DataIn[20] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[20]
DataIn[21] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[21]
DataIn[22] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[22]
DataIn[23] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[23]
DataIn[24] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[24]
DataIn[25] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[25]
DataIn[26] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[26]
DataIn[27] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[27]
DataIn[28] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[28]
DataIn[29] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[29]
DataIn[30] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[30]
DataIn[31] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[31]
DataIn[32] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[32]
DataIn[33] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[33]
DataIn[34] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[34]
DataIn[35] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[35]
DataIn[36] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[36]
DataIn[37] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[37]
DataIn[38] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[38]
DataIn[39] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[39]
DataIn[40] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[40]
DataIn[41] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[41]
DataIn[42] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[42]
DataIn[43] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[43]
DataIn[44] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[44]
DataIn[45] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[45]
DataIn[46] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[46]
DataIn[47] => ShiftLeft_Quotient:SL_Quotient_0.S
DataIn[47] => ShiftLeft_Quotient:SL_Quotient_0.DataIn[47]


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_47|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_46|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_45|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_44|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_43|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_42|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_41|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_40|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_39|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_38|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_37|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_36|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_35|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_34|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_33|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_32|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_31|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_30|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_29|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_28|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_27|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_26|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_25|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_24|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_23|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_22|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_21|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_20|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_19|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_18|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_17|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_16|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_15|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_14|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_13|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_12|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_11|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_10|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_9|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_8|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_7|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_6|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_5|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_4|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_3|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_2|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_1|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0
Data47 <= Z[47].DB_MAX_OUTPUT_PORT_TYPE
S => ShiftQuotient2.IN0
DataIn[0] => Mux21_48bit:ShiftQuotient1.D0[0]
DataIn[0] => ConvertBus48bit:ShiftQuotient0.In[0]
DataIn[1] => Mux21_48bit:ShiftQuotient1.D0[1]
DataIn[1] => ConvertBus48bit:ShiftQuotient0.In[1]
DataIn[2] => Mux21_48bit:ShiftQuotient1.D0[2]
DataIn[2] => ConvertBus48bit:ShiftQuotient0.In[2]
DataIn[3] => Mux21_48bit:ShiftQuotient1.D0[3]
DataIn[3] => ConvertBus48bit:ShiftQuotient0.In[3]
DataIn[4] => Mux21_48bit:ShiftQuotient1.D0[4]
DataIn[4] => ConvertBus48bit:ShiftQuotient0.In[4]
DataIn[5] => Mux21_48bit:ShiftQuotient1.D0[5]
DataIn[5] => ConvertBus48bit:ShiftQuotient0.In[5]
DataIn[6] => Mux21_48bit:ShiftQuotient1.D0[6]
DataIn[6] => ConvertBus48bit:ShiftQuotient0.In[6]
DataIn[7] => Mux21_48bit:ShiftQuotient1.D0[7]
DataIn[7] => ConvertBus48bit:ShiftQuotient0.In[7]
DataIn[8] => Mux21_48bit:ShiftQuotient1.D0[8]
DataIn[8] => ConvertBus48bit:ShiftQuotient0.In[8]
DataIn[9] => Mux21_48bit:ShiftQuotient1.D0[9]
DataIn[9] => ConvertBus48bit:ShiftQuotient0.In[9]
DataIn[10] => Mux21_48bit:ShiftQuotient1.D0[10]
DataIn[10] => ConvertBus48bit:ShiftQuotient0.In[10]
DataIn[11] => Mux21_48bit:ShiftQuotient1.D0[11]
DataIn[11] => ConvertBus48bit:ShiftQuotient0.In[11]
DataIn[12] => Mux21_48bit:ShiftQuotient1.D0[12]
DataIn[12] => ConvertBus48bit:ShiftQuotient0.In[12]
DataIn[13] => Mux21_48bit:ShiftQuotient1.D0[13]
DataIn[13] => ConvertBus48bit:ShiftQuotient0.In[13]
DataIn[14] => Mux21_48bit:ShiftQuotient1.D0[14]
DataIn[14] => ConvertBus48bit:ShiftQuotient0.In[14]
DataIn[15] => Mux21_48bit:ShiftQuotient1.D0[15]
DataIn[15] => ConvertBus48bit:ShiftQuotient0.In[15]
DataIn[16] => Mux21_48bit:ShiftQuotient1.D0[16]
DataIn[16] => ConvertBus48bit:ShiftQuotient0.In[16]
DataIn[17] => Mux21_48bit:ShiftQuotient1.D0[17]
DataIn[17] => ConvertBus48bit:ShiftQuotient0.In[17]
DataIn[18] => Mux21_48bit:ShiftQuotient1.D0[18]
DataIn[18] => ConvertBus48bit:ShiftQuotient0.In[18]
DataIn[19] => Mux21_48bit:ShiftQuotient1.D0[19]
DataIn[19] => ConvertBus48bit:ShiftQuotient0.In[19]
DataIn[20] => Mux21_48bit:ShiftQuotient1.D0[20]
DataIn[20] => ConvertBus48bit:ShiftQuotient0.In[20]
DataIn[21] => Mux21_48bit:ShiftQuotient1.D0[21]
DataIn[21] => ConvertBus48bit:ShiftQuotient0.In[21]
DataIn[22] => Mux21_48bit:ShiftQuotient1.D0[22]
DataIn[22] => ConvertBus48bit:ShiftQuotient0.In[22]
DataIn[23] => Mux21_48bit:ShiftQuotient1.D0[23]
DataIn[23] => ConvertBus48bit:ShiftQuotient0.In[23]
DataIn[24] => Mux21_48bit:ShiftQuotient1.D0[24]
DataIn[24] => ConvertBus48bit:ShiftQuotient0.In[24]
DataIn[25] => Mux21_48bit:ShiftQuotient1.D0[25]
DataIn[25] => ConvertBus48bit:ShiftQuotient0.In[25]
DataIn[26] => Mux21_48bit:ShiftQuotient1.D0[26]
DataIn[26] => ConvertBus48bit:ShiftQuotient0.In[26]
DataIn[27] => Mux21_48bit:ShiftQuotient1.D0[27]
DataIn[27] => ConvertBus48bit:ShiftQuotient0.In[27]
DataIn[28] => Mux21_48bit:ShiftQuotient1.D0[28]
DataIn[28] => ConvertBus48bit:ShiftQuotient0.In[28]
DataIn[29] => Mux21_48bit:ShiftQuotient1.D0[29]
DataIn[29] => ConvertBus48bit:ShiftQuotient0.In[29]
DataIn[30] => Mux21_48bit:ShiftQuotient1.D0[30]
DataIn[30] => ConvertBus48bit:ShiftQuotient0.In[30]
DataIn[31] => Mux21_48bit:ShiftQuotient1.D0[31]
DataIn[31] => ConvertBus48bit:ShiftQuotient0.In[31]
DataIn[32] => Mux21_48bit:ShiftQuotient1.D0[32]
DataIn[32] => ConvertBus48bit:ShiftQuotient0.In[32]
DataIn[33] => Mux21_48bit:ShiftQuotient1.D0[33]
DataIn[33] => ConvertBus48bit:ShiftQuotient0.In[33]
DataIn[34] => Mux21_48bit:ShiftQuotient1.D0[34]
DataIn[34] => ConvertBus48bit:ShiftQuotient0.In[34]
DataIn[35] => Mux21_48bit:ShiftQuotient1.D0[35]
DataIn[35] => ConvertBus48bit:ShiftQuotient0.In[35]
DataIn[36] => Mux21_48bit:ShiftQuotient1.D0[36]
DataIn[36] => ConvertBus48bit:ShiftQuotient0.In[36]
DataIn[37] => Mux21_48bit:ShiftQuotient1.D0[37]
DataIn[37] => ConvertBus48bit:ShiftQuotient0.In[37]
DataIn[38] => Mux21_48bit:ShiftQuotient1.D0[38]
DataIn[38] => ConvertBus48bit:ShiftQuotient0.In[38]
DataIn[39] => Mux21_48bit:ShiftQuotient1.D0[39]
DataIn[39] => ConvertBus48bit:ShiftQuotient0.In[39]
DataIn[40] => Mux21_48bit:ShiftQuotient1.D0[40]
DataIn[40] => ConvertBus48bit:ShiftQuotient0.In[40]
DataIn[41] => Mux21_48bit:ShiftQuotient1.D0[41]
DataIn[41] => ConvertBus48bit:ShiftQuotient0.In[41]
DataIn[42] => Mux21_48bit:ShiftQuotient1.D0[42]
DataIn[42] => ConvertBus48bit:ShiftQuotient0.In[42]
DataIn[43] => Mux21_48bit:ShiftQuotient1.D0[43]
DataIn[43] => ConvertBus48bit:ShiftQuotient0.In[43]
DataIn[44] => Mux21_48bit:ShiftQuotient1.D0[44]
DataIn[44] => ConvertBus48bit:ShiftQuotient0.In[44]
DataIn[45] => Mux21_48bit:ShiftQuotient1.D0[45]
DataIn[45] => ConvertBus48bit:ShiftQuotient0.In[45]
DataIn[46] => Mux21_48bit:ShiftQuotient1.D0[46]
DataIn[46] => ConvertBus48bit:ShiftQuotient0.In[46]
DataIn[47] => Mux21_48bit:ShiftQuotient1.D0[47]
DataOut[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= Z[32].DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= Z[33].DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= Z[34].DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= Z[35].DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= Z[36].DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= Z[37].DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= Z[38].DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= Z[39].DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= Z[40].DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= Z[41].DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= Z[42].DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= Z[43].DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= Z[44].DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= Z[45].DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= Z[46].DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= Z[47].DB_MAX_OUTPUT_PORT_TYPE


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1
Z[0] <= Mux21_1bit:mux21_1bit_0.Z
Z[1] <= Mux21_1bit:mux21_1bit_1.Z
Z[2] <= Mux21_1bit:mux21_1bit_2.Z
Z[3] <= Mux21_1bit:mux21_1bit_3.Z
Z[4] <= Mux21_1bit:mux21_1bit_4.Z
Z[5] <= Mux21_1bit:mux21_1bit_5.Z
Z[6] <= Mux21_1bit:mux21_1bit_6.Z
Z[7] <= Mux21_1bit:mux21_1bit_7.Z
Z[8] <= Mux21_1bit:mux21_1bit_8.Z
Z[9] <= Mux21_1bit:mux21_1bit_9.Z
Z[10] <= Mux21_1bit:mux21_1bit_10.Z
Z[11] <= Mux21_1bit:mux21_1bit_11.Z
Z[12] <= Mux21_1bit:mux21_1bit_12.Z
Z[13] <= Mux21_1bit:mux21_1bit_13.Z
Z[14] <= Mux21_1bit:mux21_1bit_14.Z
Z[15] <= Mux21_1bit:mux21_1bit_15.Z
Z[16] <= Mux21_1bit:mux21_1bit_16.Z
Z[17] <= Mux21_1bit:mux21_1bit_17.Z
Z[18] <= Mux21_1bit:mux21_1bit_18.Z
Z[19] <= Mux21_1bit:mux21_1bit_19.Z
Z[20] <= Mux21_1bit:mux21_1bit_20.Z
Z[21] <= Mux21_1bit:mux21_1bit_21.Z
Z[22] <= Mux21_1bit:mux21_1bit_22.Z
Z[23] <= Mux21_1bit:mux21_1bit_23.Z
Z[24] <= Mux21_1bit:mux21_1bit_24.Z
Z[25] <= Mux21_1bit:mux21_1bit_25.Z
Z[26] <= Mux21_1bit:mux21_1bit_26.Z
Z[27] <= Mux21_1bit:mux21_1bit_27.Z
Z[28] <= Mux21_1bit:mux21_1bit_28.Z
Z[29] <= Mux21_1bit:mux21_1bit_29.Z
Z[30] <= Mux21_1bit:mux21_1bit_30.Z
Z[31] <= Mux21_1bit:mux21_1bit_31.Z
Z[32] <= Mux21_1bit:mux21_1bit_32.Z
Z[33] <= Mux21_1bit:mux21_1bit_33.Z
Z[34] <= Mux21_1bit:mux21_1bit_34.Z
Z[35] <= Mux21_1bit:mux21_1bit_35.Z
Z[36] <= Mux21_1bit:mux21_1bit_36.Z
Z[37] <= Mux21_1bit:mux21_1bit_37.Z
Z[38] <= Mux21_1bit:mux21_1bit_38.Z
Z[39] <= Mux21_1bit:mux21_1bit_39.Z
Z[40] <= Mux21_1bit:mux21_1bit_40.Z
Z[41] <= Mux21_1bit:mux21_1bit_41.Z
Z[42] <= Mux21_1bit:mux21_1bit_42.Z
Z[43] <= Mux21_1bit:mux21_1bit_43.Z
Z[44] <= Mux21_1bit:mux21_1bit_44.Z
Z[45] <= Mux21_1bit:mux21_1bit_45.Z
Z[46] <= Mux21_1bit:mux21_1bit_46.Z
Z[47] <= Mux21_1bit:mux21_1bit_47.Z
D0[0] => Mux21_1bit:mux21_1bit_0.A
D0[1] => Mux21_1bit:mux21_1bit_1.A
D0[2] => Mux21_1bit:mux21_1bit_2.A
D0[3] => Mux21_1bit:mux21_1bit_3.A
D0[4] => Mux21_1bit:mux21_1bit_4.A
D0[5] => Mux21_1bit:mux21_1bit_5.A
D0[6] => Mux21_1bit:mux21_1bit_6.A
D0[7] => Mux21_1bit:mux21_1bit_7.A
D0[8] => Mux21_1bit:mux21_1bit_8.A
D0[9] => Mux21_1bit:mux21_1bit_9.A
D0[10] => Mux21_1bit:mux21_1bit_10.A
D0[11] => Mux21_1bit:mux21_1bit_11.A
D0[12] => Mux21_1bit:mux21_1bit_12.A
D0[13] => Mux21_1bit:mux21_1bit_13.A
D0[14] => Mux21_1bit:mux21_1bit_14.A
D0[15] => Mux21_1bit:mux21_1bit_15.A
D0[16] => Mux21_1bit:mux21_1bit_16.A
D0[17] => Mux21_1bit:mux21_1bit_17.A
D0[18] => Mux21_1bit:mux21_1bit_18.A
D0[19] => Mux21_1bit:mux21_1bit_19.A
D0[20] => Mux21_1bit:mux21_1bit_20.A
D0[21] => Mux21_1bit:mux21_1bit_21.A
D0[22] => Mux21_1bit:mux21_1bit_22.A
D0[23] => Mux21_1bit:mux21_1bit_23.A
D0[24] => Mux21_1bit:mux21_1bit_24.A
D0[25] => Mux21_1bit:mux21_1bit_25.A
D0[26] => Mux21_1bit:mux21_1bit_26.A
D0[27] => Mux21_1bit:mux21_1bit_27.A
D0[28] => Mux21_1bit:mux21_1bit_28.A
D0[29] => Mux21_1bit:mux21_1bit_29.A
D0[30] => Mux21_1bit:mux21_1bit_30.A
D0[31] => Mux21_1bit:mux21_1bit_31.A
D0[32] => Mux21_1bit:mux21_1bit_32.A
D0[33] => Mux21_1bit:mux21_1bit_33.A
D0[34] => Mux21_1bit:mux21_1bit_34.A
D0[35] => Mux21_1bit:mux21_1bit_35.A
D0[36] => Mux21_1bit:mux21_1bit_36.A
D0[37] => Mux21_1bit:mux21_1bit_37.A
D0[38] => Mux21_1bit:mux21_1bit_38.A
D0[39] => Mux21_1bit:mux21_1bit_39.A
D0[40] => Mux21_1bit:mux21_1bit_40.A
D0[41] => Mux21_1bit:mux21_1bit_41.A
D0[42] => Mux21_1bit:mux21_1bit_42.A
D0[43] => Mux21_1bit:mux21_1bit_43.A
D0[44] => Mux21_1bit:mux21_1bit_44.A
D0[45] => Mux21_1bit:mux21_1bit_45.A
D0[46] => Mux21_1bit:mux21_1bit_46.A
D0[47] => Mux21_1bit:mux21_1bit_47.A
D1[0] => Mux21_1bit:mux21_1bit_0.B
D1[1] => Mux21_1bit:mux21_1bit_1.B
D1[2] => Mux21_1bit:mux21_1bit_2.B
D1[3] => Mux21_1bit:mux21_1bit_3.B
D1[4] => Mux21_1bit:mux21_1bit_4.B
D1[5] => Mux21_1bit:mux21_1bit_5.B
D1[6] => Mux21_1bit:mux21_1bit_6.B
D1[7] => Mux21_1bit:mux21_1bit_7.B
D1[8] => Mux21_1bit:mux21_1bit_8.B
D1[9] => Mux21_1bit:mux21_1bit_9.B
D1[10] => Mux21_1bit:mux21_1bit_10.B
D1[11] => Mux21_1bit:mux21_1bit_11.B
D1[12] => Mux21_1bit:mux21_1bit_12.B
D1[13] => Mux21_1bit:mux21_1bit_13.B
D1[14] => Mux21_1bit:mux21_1bit_14.B
D1[15] => Mux21_1bit:mux21_1bit_15.B
D1[16] => Mux21_1bit:mux21_1bit_16.B
D1[17] => Mux21_1bit:mux21_1bit_17.B
D1[18] => Mux21_1bit:mux21_1bit_18.B
D1[19] => Mux21_1bit:mux21_1bit_19.B
D1[20] => Mux21_1bit:mux21_1bit_20.B
D1[21] => Mux21_1bit:mux21_1bit_21.B
D1[22] => Mux21_1bit:mux21_1bit_22.B
D1[23] => Mux21_1bit:mux21_1bit_23.B
D1[24] => Mux21_1bit:mux21_1bit_24.B
D1[25] => Mux21_1bit:mux21_1bit_25.B
D1[26] => Mux21_1bit:mux21_1bit_26.B
D1[27] => Mux21_1bit:mux21_1bit_27.B
D1[28] => Mux21_1bit:mux21_1bit_28.B
D1[29] => Mux21_1bit:mux21_1bit_29.B
D1[30] => Mux21_1bit:mux21_1bit_30.B
D1[31] => Mux21_1bit:mux21_1bit_31.B
D1[32] => Mux21_1bit:mux21_1bit_32.B
D1[33] => Mux21_1bit:mux21_1bit_33.B
D1[34] => Mux21_1bit:mux21_1bit_34.B
D1[35] => Mux21_1bit:mux21_1bit_35.B
D1[36] => Mux21_1bit:mux21_1bit_36.B
D1[37] => Mux21_1bit:mux21_1bit_37.B
D1[38] => Mux21_1bit:mux21_1bit_38.B
D1[39] => Mux21_1bit:mux21_1bit_39.B
D1[40] => Mux21_1bit:mux21_1bit_40.B
D1[41] => Mux21_1bit:mux21_1bit_41.B
D1[42] => Mux21_1bit:mux21_1bit_42.B
D1[43] => Mux21_1bit:mux21_1bit_43.B
D1[44] => Mux21_1bit:mux21_1bit_44.B
D1[45] => Mux21_1bit:mux21_1bit_45.B
D1[46] => Mux21_1bit:mux21_1bit_46.B
D1[47] => Mux21_1bit:mux21_1bit_47.B
S => Mux21_1bit:mux21_1bit_0.S
S => Mux21_1bit:mux21_1bit_2.S
S => Mux21_1bit:mux21_1bit_3.S
S => Mux21_1bit:mux21_1bit_4.S
S => Mux21_1bit:mux21_1bit_5.S
S => Mux21_1bit:mux21_1bit_6.S
S => Mux21_1bit:mux21_1bit_7.S
S => Mux21_1bit:mux21_1bit_8.S
S => Mux21_1bit:mux21_1bit_10.S
S => Mux21_1bit:mux21_1bit_11.S
S => Mux21_1bit:mux21_1bit_12.S
S => Mux21_1bit:mux21_1bit_13.S
S => Mux21_1bit:mux21_1bit_14.S
S => Mux21_1bit:mux21_1bit_15.S
S => Mux21_1bit:mux21_1bit_9.S
S => Mux21_1bit:mux21_1bit_1.S
S => Mux21_1bit:mux21_1bit_16.S
S => Mux21_1bit:mux21_1bit_17.S
S => Mux21_1bit:mux21_1bit_18.S
S => Mux21_1bit:mux21_1bit_19.S
S => Mux21_1bit:mux21_1bit_20.S
S => Mux21_1bit:mux21_1bit_21.S
S => Mux21_1bit:mux21_1bit_22.S
S => Mux21_1bit:mux21_1bit_23.S
S => Mux21_1bit:mux21_1bit_24.S
S => Mux21_1bit:mux21_1bit_25.S
S => Mux21_1bit:mux21_1bit_26.S
S => Mux21_1bit:mux21_1bit_27.S
S => Mux21_1bit:mux21_1bit_28.S
S => Mux21_1bit:mux21_1bit_29.S
S => Mux21_1bit:mux21_1bit_30.S
S => Mux21_1bit:mux21_1bit_31.S
S => Mux21_1bit:mux21_1bit_32.S
S => Mux21_1bit:mux21_1bit_33.S
S => Mux21_1bit:mux21_1bit_34.S
S => Mux21_1bit:mux21_1bit_35.S
S => Mux21_1bit:mux21_1bit_36.S
S => Mux21_1bit:mux21_1bit_37.S
S => Mux21_1bit:mux21_1bit_38.S
S => Mux21_1bit:mux21_1bit_39.S
S => Mux21_1bit:mux21_1bit_40.S
S => Mux21_1bit:mux21_1bit_41.S
S => Mux21_1bit:mux21_1bit_42.S
S => Mux21_1bit:mux21_1bit_43.S
S => Mux21_1bit:mux21_1bit_44.S
S => Mux21_1bit:mux21_1bit_45.S
S => Mux21_1bit:mux21_1bit_46.S
S => Mux21_1bit:mux21_1bit_47.S


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_0
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_2
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_3
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_4
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_5
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_6
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_7
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_8
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_10
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_11
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_12
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_13
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_14
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_15
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_9
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_1
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_16
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_17
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_18
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_19
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_20
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_21
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_22
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_23
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_24
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_25
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_26
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_27
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_28
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_29
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_30
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_31
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_32
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_33
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_34
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_35
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_36
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_37
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_38
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_39
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_40
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_41
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_42
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_43
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_44
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_45
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_46
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|Mux21_48bit:ShiftQuotient1|Mux21_1bit:mux21_1bit_47
Z <= or200.DB_MAX_OUTPUT_PORT_TYPE
B => and201.IN0
S => and201.IN1
S => not200.IN0
A => and200.IN0


|Exponent|ShiftLeft_Quotient2:inst19|ShiftLeft_Quotient:SL_Quotient_0|ConvertBus48bit:ShiftQuotient0
Output47 <= Input47.DB_MAX_OUTPUT_PORT_TYPE
Input47 => Output47.DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[16].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[17].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[18].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[19].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[20].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[21].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[22].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[23].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[24].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[25].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[26].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[27].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[28].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[29].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[30].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[31].DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= In[32].DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= In[33].DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= In[34].DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= In[35].DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= In[36].DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= In[37].DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= In[38].DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= In[39].DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= In[40].DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= In[41].DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= In[42].DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= In[43].DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= In[44].DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= In[45].DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= In[46].DB_MAX_OUTPUT_PORT_TYPE
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[16] => Out[16].DATAIN
In[17] => Out[17].DATAIN
In[18] => Out[18].DATAIN
In[19] => Out[19].DATAIN
In[20] => Out[20].DATAIN
In[21] => Out[21].DATAIN
In[22] => Out[22].DATAIN
In[23] => Out[23].DATAIN
In[24] => Out[24].DATAIN
In[25] => Out[25].DATAIN
In[26] => Out[26].DATAIN
In[27] => Out[27].DATAIN
In[28] => Out[28].DATAIN
In[29] => Out[29].DATAIN
In[30] => Out[30].DATAIN
In[31] => Out[31].DATAIN
In[32] => Out[32].DATAIN
In[33] => Out[33].DATAIN
In[34] => Out[34].DATAIN
In[35] => Out[35].DATAIN
In[36] => Out[36].DATAIN
In[37] => Out[37].DATAIN
In[38] => Out[38].DATAIN
In[39] => Out[39].DATAIN
In[40] => Out[40].DATAIN
In[41] => Out[41].DATAIN
In[42] => Out[42].DATAIN
In[43] => Out[43].DATAIN
In[44] => Out[44].DATAIN
In[45] => Out[45].DATAIN
In[46] => Out[46].DATAIN


