5 14 181 3 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mem6.vcd) 2 -o (mem6.cdd) 2 -v (mem6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mem6.v 9 30 1
2 1 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 30f000a 1 1 0 1 3 0 8 19 0 ff 0 f0 c0 f0 0 0
4 1 1 0 0 13
3 1 main.$u0 "main.$u0" 0 mem6.v 0 19 1
2 2 14 9000c 1 0 61004 0 0 4 16 0 0
2 3 14 30003 0 0 1400 0 0 32 48 0 0
2 4 14 10004 0 23 1410 0 3 4 18 0 f 0 0 0 0 a
2 5 14 1000c 1 38 16 2 4
2 6 15 20002 1 0 1008 0 0 32 48 5 0
2 7 15 10002 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 16 9000c 1 0 61008 0 0 4 16 c 0
2 9 16 30003 1 0 1404 0 0 32 48 0 0
2 10 16 10004 0 23 1410 0 9 4 18 0 f 0 0 0 0 a
2 11 16 1000c 1 38 1a 8 10
2 12 17 20002 1 0 1008 0 0 32 48 5 0
2 13 17 10002 2 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 18 9000c 1 0 61008 0 0 4 16 3 0
2 15 18 30003 1 0 1404 0 0 32 48 0 0
2 16 18 10004 0 23 1410 0 15 4 18 0 f 0 0 0 0 a
2 17 18 1000c 1 38 1a 14 16
4 17 0 0 0 18
4 13 0 17 0 17
4 11 0 13 13 16
4 7 0 11 0 15
4 5 11 7 7 14
3 1 main.$u1 "main.$u1" 0 mem6.v 0 28 1
