
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.48+5 (git sha1 4581f75b0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Running command `read_verilog reg16bit_synthesized.v; stat' --

1. Executing Verilog-2005 frontend: reg16bit_synthesized.v
Parsing Verilog input from `reg16bit_synthesized.v' to AST representation.
Generating RTLIL representation for module `\register_16bit'.
Successfully finished Verilog frontend.

2. Printing statistics.

=== register_16bit ===

   Number of wires:                  4
   Number of wire bits:             34
   Number of public wires:           4
   Number of public wire bits:      34
   Number of ports:                  4
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     sky130_fd_sc_hd__edfxtp_1      16

End of script. Logfile hash: 1905e76ed9, CPU: user 0.01s system 0.00s, MEM: 13.75 MB peak
Yosys 0.48+5 (git sha1 4581f75b0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 93% 2x read_verilog (0 sec), 6% 1x stat (0 sec)
