// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// endmodulemodule mux_4_1( input [1:0] in0, in1, in2, in3, input s1, s0, output [1:0] out );
//Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2020.2 (win64) Build 203
//Date Created: Wed Nov 25 2020 10:41:18 AM MST
//Host CPU: xc6slx9-3-lwg324-1
//Command: generate_target design_1.bd
//Design Name: design_1
//Purpose: 
//Reference:
//
//
//Design Top: design_1
//--------------------------------------------------------------------------------
`timescale 1ps/1ps

module mux_4_1( in0, in1, in2, in3, s1, sendmodule
