$date
	Sat Jul 01 12:16:02 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_test $end
$var wire 4 ! result [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module dut $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 4 & result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 &
b10 %
b1 $
b10 #
b1 "
b11 !
$end
#10
b100 #
b100 %
b111 !
b111 &
b11 "
b11 $
#20
