Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 30 19:14:25 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PmodACL_Demo_timing_summary_routed.rpt -pb PmodACL_Demo_timing_summary_routed.pb -rpx PmodACL_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodACL_Demo
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  211         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (211)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (511)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (211)
--------------------------
 There are 211 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (511)
--------------------------------------------------
 There are 511 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  518          inf        0.000                      0                  518           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           518 Endpoints
Min Delay           518 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_DOM/DDirection_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.704ns  (logic 4.028ns (60.080%)  route 2.676ns (39.920%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE                         0.000     0.000 r  LED_DOM/DDirection_reg[3]/C
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_DOM/DDirection_reg[3]/Q
                         net (fo=1, routed)           2.676     3.194    LED_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     6.704 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.704    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_DOM/DDirection_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.681ns  (logic 4.003ns (59.927%)  route 2.677ns (40.073%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE                         0.000     0.000 r  LED_DOM/DDirection_reg[2]/C
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_DOM/DDirection_reg[2]/Q
                         net (fo=1, routed)           2.677     3.195    LED_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     6.681 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.681    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/C1/sdo_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            SDO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 4.073ns (62.146%)  route 2.481ns (37.854%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDSE                         0.000     0.000 r  SPI/C1/sdo_reg/C
    SLICE_X41Y53         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  SPI/C1/sdo_reg/Q
                         net (fo=1, routed)           2.481     2.937    SDO_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.617     6.555 r  SDO_OBUF_inst/O
                         net (fo=0)                   0.000     6.555    SDO
    W15                                                               r  SDO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/C2/ss_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.410ns  (logic 4.080ns (63.652%)  route 2.330ns (36.348%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE                         0.000     0.000 r  SPI/C2/ss_reg/C
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  SPI/C2/ss_reg/Q
                         net (fo=1, routed)           2.330     2.786    SS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.624     6.410 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000     6.410    SS
    V15                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            SPI/C1/clk_edge_buffer_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.259ns  (logic 1.613ns (25.770%)  route 4.646ns (74.230%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=140, routed)         4.646     6.135    SPI/C1/RST_IBUF
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.259 r  SPI/C1/clk_edge_buffer_i_1/O
                         net (fo=1, routed)           0.000     6.259    SPI/C1/clk_edge_buffer_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  SPI/C1/clk_edge_buffer_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            SPI/C1/sck_buffer_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.249ns  (logic 1.613ns (25.812%)  route 4.636ns (74.188%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=140, routed)         4.636     6.125    SPI/C1/RST_IBUF
    SLICE_X38Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.249 r  SPI/C1/sck_buffer_i_1/O
                         net (fo=1, routed)           0.000     6.249    SPI/C1/sck_buffer_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  SPI/C1/sck_buffer_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/C1/sck_buffer_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.061ns  (logic 4.130ns (68.140%)  route 1.931ns (31.860%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE                         0.000     0.000 r  SPI/C1/sck_buffer_reg/C
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SPI/C1/sck_buffer_reg/Q
                         net (fo=9, routed)           1.931     2.449    SCLK_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.612     6.061 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     6.061    SCLK
    T10                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            SPI/C1/clk_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.983ns  (logic 1.613ns (26.956%)  route 4.371ns (73.044%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=140, routed)         3.690     5.178    SPI/C1/RST_IBUF
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124     5.302 r  SPI/C1/clk_count[7]_i_1/O
                         net (fo=8, routed)           0.681     5.983    SPI/C1/clk_count[7]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  SPI/C1/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            SPI/C1/sdo_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.954ns  (logic 1.613ns (27.090%)  route 4.341ns (72.910%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=140, routed)         3.842     5.331    SPI/C1/RST_IBUF
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.455 r  SPI/C1/sdo_i_1/O
                         net (fo=1, routed)           0.498     5.954    SPI/C1/sdo_i_1_n_0
    SLICE_X41Y53         FDSE                                         r  SPI/C1/sdo_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_DOM/DDirection_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.929ns  (logic 4.057ns (68.433%)  route 1.871ns (31.567%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE                         0.000     0.000 r  LED_DOM/DDirection_reg[1]/C
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_DOM/DDirection_reg[1]/Q
                         net (fo=1, routed)           1.871     2.389    LED_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.929 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.929    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI/C0/z_axis_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_DOM/zAxisABS_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.244%)  route 0.108ns (45.756%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE                         0.000     0.000 r  SPI/C0/z_axis_data_reg[7]/C
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SPI/C0/z_axis_data_reg[7]/Q
                         net (fo=1, routed)           0.108     0.236    LED_DOM/D[7]
    SLICE_X43Y58         FDRE                                         r  LED_DOM/zAxisABS_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/C0/z_axis_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_DOM/zAxisABS_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (53.938%)  route 0.109ns (46.062%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE                         0.000     0.000 r  SPI/C0/z_axis_data_reg[5]/C
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SPI/C0/z_axis_data_reg[5]/Q
                         net (fo=1, routed)           0.109     0.237    LED_DOM/D[5]
    SLICE_X43Y58         FDRE                                         r  LED_DOM/zAxisABS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/C0/x_axis_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_DOM/xAxisABS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  SPI/C0/x_axis_data_reg[3]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPI/C0/x_axis_data_reg[3]/Q
                         net (fo=1, routed)           0.107     0.248    LED_DOM/xAxisABS_reg[8]_0[3]
    SLICE_X43Y58         FDRE                                         r  LED_DOM/xAxisABS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/C1/rx_shift_register_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI/C0/x_axis_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.027%)  route 0.123ns (48.972%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE                         0.000     0.000 r  SPI/C1/rx_shift_register_reg[6]/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SPI/C1/rx_shift_register_reg[6]/Q
                         net (fo=4, routed)           0.123     0.251    SPI/C0/z_axis_data_reg[7]_0[6]
    SLICE_X41Y57         FDRE                                         r  SPI/C0/x_axis_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/C0/x_axis_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_DOM/xAxisABS_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  SPI/C0/x_axis_data_reg[7]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPI/C0/x_axis_data_reg[7]/Q
                         net (fo=1, routed)           0.112     0.253    LED_DOM/xAxisABS_reg[8]_0[7]
    SLICE_X42Y59         FDRE                                         r  LED_DOM/xAxisABS_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/C1/rx_shift_register_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI/C0/x_axis_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE                         0.000     0.000 r  SPI/C1/rx_shift_register_reg[2]/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPI/C1/rx_shift_register_reg[2]/Q
                         net (fo=4, routed)           0.112     0.253    SPI/C0/z_axis_data_reg[7]_0[2]
    SLICE_X41Y57         FDRE                                         r  SPI/C0/x_axis_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/C1/rx_shift_register_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI/C1/rx_shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE                         0.000     0.000 r  SPI/C1/rx_shift_register_reg[0]/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPI/C1/rx_shift_register_reg[0]/Q
                         net (fo=7, routed)           0.116     0.257    SPI/C1/Q[0]
    SLICE_X43Y57         FDRE                                         r  SPI/C1/rx_shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/C0/z_axis_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_DOM/zAxisABS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE                         0.000     0.000 r  SPI/C0/z_axis_data_reg[3]/C
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPI/C0/z_axis_data_reg[3]/Q
                         net (fo=1, routed)           0.118     0.259    LED_DOM/D[3]
    SLICE_X40Y59         FDRE                                         r  LED_DOM/zAxisABS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_DOM/CurrentDominant_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_DOM/DDirection_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.725%)  route 0.121ns (46.275%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE                         0.000     0.000 r  LED_DOM/CurrentDominant_reg[0]/C
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_DOM/CurrentDominant_reg[0]/Q
                         net (fo=4, routed)           0.121     0.262    LED_DOM/CurrentDominant[0]
    SLICE_X42Y60         FDRE                                         r  LED_DOM/DDirection_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/C1/rx_shift_register_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI/C1/rx_shift_register_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE                         0.000     0.000 r  SPI/C1/rx_shift_register_reg[4]/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SPI/C1/rx_shift_register_reg[4]/Q
                         net (fo=4, routed)           0.135     0.263    SPI/C1/Q[4]
    SLICE_X43Y57         FDRE                                         r  SPI/C1/rx_shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------





