
RTC_using_layers_common_i2c_6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003910  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000810  08003aa0  08003aa0  00013aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042b0  080042b0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080042b0  080042b0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080042b0  080042b0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042b0  080042b0  000142b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042b4  080042b4  000142b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080042b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  20000070  08004328  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08004328  00020318  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc34  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021e6  00000000  00000000  0002bcd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae8  00000000  00000000  0002dec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b8  00000000  00000000  0002e9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020a68  00000000  00000000  0002f360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dec4  00000000  00000000  0004fdc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000be573  00000000  00000000  0005dc8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011c1ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e08  00000000  00000000  0011c250  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003a88 	.word	0x08003a88

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003a88 	.word	0x08003a88

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <bcdToDec>:
	return (uint8_t)( (val/10*16) + (val%10) );
}

//Convert binary coded decimal to normal decimal numbers
int bcdToDec(uint8_t val)
{
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	4603      	mov	r3, r0
 8000278:	71fb      	strb	r3, [r7, #7]
	return (int)( (val/16*10) + (val%16) );
 800027a:	79fb      	ldrb	r3, [r7, #7]
 800027c:	091b      	lsrs	r3, r3, #4
 800027e:	b2db      	uxtb	r3, r3
 8000280:	461a      	mov	r2, r3
 8000282:	4613      	mov	r3, r2
 8000284:	009b      	lsls	r3, r3, #2
 8000286:	4413      	add	r3, r2
 8000288:	005b      	lsls	r3, r3, #1
 800028a:	461a      	mov	r2, r3
 800028c:	79fb      	ldrb	r3, [r7, #7]
 800028e:	f003 030f 	and.w	r3, r3, #15
 8000292:	4413      	add	r3, r2
}
 8000294:	4618      	mov	r0, r3
 8000296:	370c      	adds	r7, #12
 8000298:	46bd      	mov	sp, r7
 800029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029e:	4770      	bx	lr

080002a0 <Get_Time>:
      I2C_Write(&hi2c1, DS3107_ADDRESS, 0x00, 1, set_time, 7, 1000);


}
void Get_Time (void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
	uint8_t get_time[7];

	I2C_read(get_time);
 80002a6:	463b      	mov	r3, r7
 80002a8:	4618      	mov	r0, r3
 80002aa:	f000 f94f 	bl	800054c <I2C_read>

	time.seconds 	= bcdToDec(get_time[0]);
 80002ae:	783b      	ldrb	r3, [r7, #0]
 80002b0:	4618      	mov	r0, r3
 80002b2:	f7ff ffdd 	bl	8000270 <bcdToDec>
 80002b6:	4603      	mov	r3, r0
 80002b8:	b2da      	uxtb	r2, r3
 80002ba:	4b1b      	ldr	r3, [pc, #108]	; (8000328 <Get_Time+0x88>)
 80002bc:	701a      	strb	r2, [r3, #0]
    time.minutes 	= bcdToDec(get_time[1]);
 80002be:	787b      	ldrb	r3, [r7, #1]
 80002c0:	4618      	mov	r0, r3
 80002c2:	f7ff ffd5 	bl	8000270 <bcdToDec>
 80002c6:	4603      	mov	r3, r0
 80002c8:	b2da      	uxtb	r2, r3
 80002ca:	4b17      	ldr	r3, [pc, #92]	; (8000328 <Get_Time+0x88>)
 80002cc:	705a      	strb	r2, [r3, #1]
	time.hour 		= bcdToDec(get_time[2]);
 80002ce:	78bb      	ldrb	r3, [r7, #2]
 80002d0:	4618      	mov	r0, r3
 80002d2:	f7ff ffcd 	bl	8000270 <bcdToDec>
 80002d6:	4603      	mov	r3, r0
 80002d8:	b2da      	uxtb	r2, r3
 80002da:	4b13      	ldr	r3, [pc, #76]	; (8000328 <Get_Time+0x88>)
 80002dc:	709a      	strb	r2, [r3, #2]
	time.dayofweek  = bcdToDec(get_time[3]);
 80002de:	78fb      	ldrb	r3, [r7, #3]
 80002e0:	4618      	mov	r0, r3
 80002e2:	f7ff ffc5 	bl	8000270 <bcdToDec>
 80002e6:	4603      	mov	r3, r0
 80002e8:	b2da      	uxtb	r2, r3
 80002ea:	4b0f      	ldr	r3, [pc, #60]	; (8000328 <Get_Time+0x88>)
 80002ec:	70da      	strb	r2, [r3, #3]
	time.dayofmonth = bcdToDec(get_time[4]);
 80002ee:	793b      	ldrb	r3, [r7, #4]
 80002f0:	4618      	mov	r0, r3
 80002f2:	f7ff ffbd 	bl	8000270 <bcdToDec>
 80002f6:	4603      	mov	r3, r0
 80002f8:	b2da      	uxtb	r2, r3
 80002fa:	4b0b      	ldr	r3, [pc, #44]	; (8000328 <Get_Time+0x88>)
 80002fc:	711a      	strb	r2, [r3, #4]
	time.month 		= bcdToDec(get_time[5]);
 80002fe:	797b      	ldrb	r3, [r7, #5]
 8000300:	4618      	mov	r0, r3
 8000302:	f7ff ffb5 	bl	8000270 <bcdToDec>
 8000306:	4603      	mov	r3, r0
 8000308:	b2da      	uxtb	r2, r3
 800030a:	4b07      	ldr	r3, [pc, #28]	; (8000328 <Get_Time+0x88>)
 800030c:	715a      	strb	r2, [r3, #5]
	time.year 		= bcdToDec(get_time[6]);
 800030e:	79bb      	ldrb	r3, [r7, #6]
 8000310:	4618      	mov	r0, r3
 8000312:	f7ff ffad 	bl	8000270 <bcdToDec>
 8000316:	4603      	mov	r3, r0
 8000318:	b2da      	uxtb	r2, r3
 800031a:	4b03      	ldr	r3, [pc, #12]	; (8000328 <Get_Time+0x88>)
 800031c:	719a      	strb	r2, [r3, #6]
}
 800031e:	bf00      	nop
 8000320:	3708      	adds	r7, #8
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	2000008c 	.word	0x2000008c

0800032c <app>:
/**
  * @brief  The application entry point.
  * @retval int
  */
void app(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af02      	add	r7, sp, #8
//  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Get_Time();
 8000332:	f7ff ffb5 	bl	80002a0 <Get_Time>
	  	  sprintf(buffer, "%02d:%02d:%02d", time.hour, time.minutes, time.seconds);
 8000336:	4b1e      	ldr	r3, [pc, #120]	; (80003b0 <app+0x84>)
 8000338:	789b      	ldrb	r3, [r3, #2]
 800033a:	461a      	mov	r2, r3
 800033c:	4b1c      	ldr	r3, [pc, #112]	; (80003b0 <app+0x84>)
 800033e:	785b      	ldrb	r3, [r3, #1]
 8000340:	4619      	mov	r1, r3
 8000342:	4b1b      	ldr	r3, [pc, #108]	; (80003b0 <app+0x84>)
 8000344:	781b      	ldrb	r3, [r3, #0]
 8000346:	9300      	str	r3, [sp, #0]
 8000348:	460b      	mov	r3, r1
 800034a:	491a      	ldr	r1, [pc, #104]	; (80003b4 <app+0x88>)
 800034c:	481a      	ldr	r0, [pc, #104]	; (80003b8 <app+0x8c>)
 800034e:	f002 ff3b 	bl	80031c8 <siprintf>


	  	  ssd1306_SetCursor(5, 5);
 8000352:	2105      	movs	r1, #5
 8000354:	2005      	movs	r0, #5
 8000356:	f000 faff 	bl	8000958 <ssd1306_SetCursor>
	  	  ssd1306_WriteString(buffer, Font_7x10, White);
 800035a:	4b18      	ldr	r3, [pc, #96]	; (80003bc <app+0x90>)
 800035c:	2201      	movs	r2, #1
 800035e:	9200      	str	r2, [sp, #0]
 8000360:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000362:	4815      	ldr	r0, [pc, #84]	; (80003b8 <app+0x8c>)
 8000364:	f000 fad2 	bl	800090c <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 8000368:	f000 f9c2 	bl	80006f0 <ssd1306_UpdateScreen>


	  	  sprintf(buffer, "%02d-%02d-20%02d", time.dayofmonth, time.month, time.year);
 800036c:	4b10      	ldr	r3, [pc, #64]	; (80003b0 <app+0x84>)
 800036e:	791b      	ldrb	r3, [r3, #4]
 8000370:	461a      	mov	r2, r3
 8000372:	4b0f      	ldr	r3, [pc, #60]	; (80003b0 <app+0x84>)
 8000374:	795b      	ldrb	r3, [r3, #5]
 8000376:	4619      	mov	r1, r3
 8000378:	4b0d      	ldr	r3, [pc, #52]	; (80003b0 <app+0x84>)
 800037a:	799b      	ldrb	r3, [r3, #6]
 800037c:	9300      	str	r3, [sp, #0]
 800037e:	460b      	mov	r3, r1
 8000380:	490f      	ldr	r1, [pc, #60]	; (80003c0 <app+0x94>)
 8000382:	480d      	ldr	r0, [pc, #52]	; (80003b8 <app+0x8c>)
 8000384:	f002 ff20 	bl	80031c8 <siprintf>

	  	  ssd1306_SetCursor(7, 20);
 8000388:	2114      	movs	r1, #20
 800038a:	2007      	movs	r0, #7
 800038c:	f000 fae4 	bl	8000958 <ssd1306_SetCursor>
	  	  ssd1306_WriteString(buffer, Font_7x10, White);
 8000390:	4b0a      	ldr	r3, [pc, #40]	; (80003bc <app+0x90>)
 8000392:	2201      	movs	r2, #1
 8000394:	9200      	str	r2, [sp, #0]
 8000396:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000398:	4807      	ldr	r0, [pc, #28]	; (80003b8 <app+0x8c>)
 800039a:	f000 fab7 	bl	800090c <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 800039e:	f000 f9a7 	bl	80006f0 <ssd1306_UpdateScreen>

	  	  HAL_Delay(500);
 80003a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003a6:	f000 fcf3 	bl	8000d90 <HAL_Delay>
  }
 80003aa:	bf00      	nop
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	2000008c 	.word	0x2000008c
 80003b4:	08003aa0 	.word	0x08003aa0
 80003b8:	20000094 	.word	0x20000094
 80003bc:	08004230 	.word	0x08004230
 80003c0:	08003ab0 	.word	0x08003ab0

080003c4 <User_SystemClock_Config>:
#include "application.h"
#include "ssd1306.h"
extern I2C_HandleTypeDef hi2c1;

void User_SystemClock_Config(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b096      	sub	sp, #88	; 0x58
 80003c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ca:	f107 0314 	add.w	r3, r7, #20
 80003ce:	2244      	movs	r2, #68	; 0x44
 80003d0:	2100      	movs	r1, #0
 80003d2:	4618      	mov	r0, r3
 80003d4:	f002 fef0 	bl	80031b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003d8:	463b      	mov	r3, r7
 80003da:	2200      	movs	r2, #0
 80003dc:	601a      	str	r2, [r3, #0]
 80003de:	605a      	str	r2, [r3, #4]
 80003e0:	609a      	str	r2, [r3, #8]
 80003e2:	60da      	str	r2, [r3, #12]
 80003e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80003e6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80003ea:	f001 fd5f 	bl	8001eac <HAL_PWREx_ControlVoltageScaling>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d001      	beq.n	80003f8 <User_SystemClock_Config+0x34>
  {
    Error_Handler();
 80003f4:	f000 fb3a 	bl	8000a6c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80003f8:	f001 fd3a 	bl	8001e70 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80003fc:	4b21      	ldr	r3, [pc, #132]	; (8000484 <User_SystemClock_Config+0xc0>)
 80003fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000402:	4a20      	ldr	r2, [pc, #128]	; (8000484 <User_SystemClock_Config+0xc0>)
 8000404:	f023 0318 	bic.w	r3, r3, #24
 8000408:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800040c:	2314      	movs	r3, #20
 800040e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000410:	2301      	movs	r3, #1
 8000412:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000414:	2301      	movs	r3, #1
 8000416:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000418:	2300      	movs	r3, #0
 800041a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800041c:	2360      	movs	r3, #96	; 0x60
 800041e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000420:	2302      	movs	r3, #2
 8000422:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000424:	2301      	movs	r3, #1
 8000426:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000428:	2301      	movs	r3, #1
 800042a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 800042c:	2310      	movs	r3, #16
 800042e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000430:	2307      	movs	r3, #7
 8000432:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000434:	2302      	movs	r3, #2
 8000436:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000438:	2302      	movs	r3, #2
 800043a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800043c:	f107 0314 	add.w	r3, r7, #20
 8000440:	4618      	mov	r0, r3
 8000442:	f001 fd89 	bl	8001f58 <HAL_RCC_OscConfig>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <User_SystemClock_Config+0x8c>
  {
    Error_Handler();
 800044c:	f000 fb0e 	bl	8000a6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000450:	230f      	movs	r3, #15
 8000452:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000454:	2303      	movs	r3, #3
 8000456:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000458:	2300      	movs	r3, #0
 800045a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800045c:	2300      	movs	r3, #0
 800045e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000460:	2300      	movs	r3, #0
 8000462:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000464:	463b      	mov	r3, r7
 8000466:	2101      	movs	r1, #1
 8000468:	4618      	mov	r0, r3
 800046a:	f002 f989 	bl	8002780 <HAL_RCC_ClockConfig>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	d001      	beq.n	8000478 <User_SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000474:	f000 fafa 	bl	8000a6c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000478:	f002 fd64 	bl	8002f44 <HAL_RCCEx_EnableMSIPLLMode>
}
 800047c:	bf00      	nop
 800047e:	3758      	adds	r7, #88	; 0x58
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40021000 	.word	0x40021000

08000488 <USER_I2C1_Init>:


void USER_I2C1_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800048c:	4b1b      	ldr	r3, [pc, #108]	; (80004fc <USER_I2C1_Init+0x74>)
 800048e:	4a1c      	ldr	r2, [pc, #112]	; (8000500 <USER_I2C1_Init+0x78>)
 8000490:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8000492:	4b1a      	ldr	r3, [pc, #104]	; (80004fc <USER_I2C1_Init+0x74>)
 8000494:	4a1b      	ldr	r2, [pc, #108]	; (8000504 <USER_I2C1_Init+0x7c>)
 8000496:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000498:	4b18      	ldr	r3, [pc, #96]	; (80004fc <USER_I2C1_Init+0x74>)
 800049a:	2200      	movs	r2, #0
 800049c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800049e:	4b17      	ldr	r3, [pc, #92]	; (80004fc <USER_I2C1_Init+0x74>)
 80004a0:	2201      	movs	r2, #1
 80004a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004a4:	4b15      	ldr	r3, [pc, #84]	; (80004fc <USER_I2C1_Init+0x74>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80004aa:	4b14      	ldr	r3, [pc, #80]	; (80004fc <USER_I2C1_Init+0x74>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80004b0:	4b12      	ldr	r3, [pc, #72]	; (80004fc <USER_I2C1_Init+0x74>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004b6:	4b11      	ldr	r3, [pc, #68]	; (80004fc <USER_I2C1_Init+0x74>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004bc:	4b0f      	ldr	r3, [pc, #60]	; (80004fc <USER_I2C1_Init+0x74>)
 80004be:	2200      	movs	r2, #0
 80004c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004c2:	480e      	ldr	r0, [pc, #56]	; (80004fc <USER_I2C1_Init+0x74>)
 80004c4:	f000 fed8 	bl	8001278 <HAL_I2C_Init>
 80004c8:	4603      	mov	r3, r0
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <USER_I2C1_Init+0x4a>
  {
    Error_Handler();
 80004ce:	f000 facd 	bl	8000a6c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004d2:	2100      	movs	r1, #0
 80004d4:	4809      	ldr	r0, [pc, #36]	; (80004fc <USER_I2C1_Init+0x74>)
 80004d6:	f001 fc33 	bl	8001d40 <HAL_I2CEx_ConfigAnalogFilter>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <USER_I2C1_Init+0x5c>
  {
    Error_Handler();
 80004e0:	f000 fac4 	bl	8000a6c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80004e4:	2100      	movs	r1, #0
 80004e6:	4805      	ldr	r0, [pc, #20]	; (80004fc <USER_I2C1_Init+0x74>)
 80004e8:	f001 fc75 	bl	8001dd6 <HAL_I2CEx_ConfigDigitalFilter>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <USER_I2C1_Init+0x6e>
  {
    Error_Handler();
 80004f2:	f000 fabb 	bl	8000a6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004f6:	bf00      	nop
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	200002ac 	.word	0x200002ac
 8000500:	40005400 	.word	0x40005400
 8000504:	00707cbb 	.word	0x00707cbb

08000508 <I2C_Write>:


// Generic I2C write function
void I2C_Write(I2C_HandleTypeDef *hi2c, uint16_t device_address, uint16_t mem_address, uint8_t mem_address_size, uint8_t *data, size_t data_size, uint32_t timeout)
{
 8000508:	b590      	push	{r4, r7, lr}
 800050a:	b089      	sub	sp, #36	; 0x24
 800050c:	af04      	add	r7, sp, #16
 800050e:	60f8      	str	r0, [r7, #12]
 8000510:	4608      	mov	r0, r1
 8000512:	4611      	mov	r1, r2
 8000514:	461a      	mov	r2, r3
 8000516:	4603      	mov	r3, r0
 8000518:	817b      	strh	r3, [r7, #10]
 800051a:	460b      	mov	r3, r1
 800051c:	813b      	strh	r3, [r7, #8]
 800051e:	4613      	mov	r3, r2
 8000520:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(hi2c, device_address, mem_address, mem_address_size, data, data_size, timeout);
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	b29c      	uxth	r4, r3
 8000526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000528:	b29b      	uxth	r3, r3
 800052a:	8938      	ldrh	r0, [r7, #8]
 800052c:	8979      	ldrh	r1, [r7, #10]
 800052e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000530:	9202      	str	r2, [sp, #8]
 8000532:	9301      	str	r3, [sp, #4]
 8000534:	6a3b      	ldr	r3, [r7, #32]
 8000536:	9300      	str	r3, [sp, #0]
 8000538:	4623      	mov	r3, r4
 800053a:	4602      	mov	r2, r0
 800053c:	68f8      	ldr	r0, [r7, #12]
 800053e:	f000 ff2b 	bl	8001398 <HAL_I2C_Mem_Write>
}
 8000542:	bf00      	nop
 8000544:	3714      	adds	r7, #20
 8000546:	46bd      	mov	sp, r7
 8000548:	bd90      	pop	{r4, r7, pc}
	...

0800054c <I2C_read>:

//read function for RTC
void I2C_read(uint8_t *data)
   {
 800054c:	b580      	push	{r7, lr}
 800054e:	b086      	sub	sp, #24
 8000550:	af04      	add	r7, sp, #16
 8000552:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read(&hi2c1, DS3107_ADDRESS, 0x00, 1, data, 7, 1000);
 8000554:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000558:	9302      	str	r3, [sp, #8]
 800055a:	2307      	movs	r3, #7
 800055c:	9301      	str	r3, [sp, #4]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	9300      	str	r3, [sp, #0]
 8000562:	2301      	movs	r3, #1
 8000564:	2200      	movs	r2, #0
 8000566:	21d0      	movs	r1, #208	; 0xd0
 8000568:	4803      	ldr	r0, [pc, #12]	; (8000578 <I2C_read+0x2c>)
 800056a:	f001 f829 	bl	80015c0 <HAL_I2C_Mem_Read>
   }
 800056e:	bf00      	nop
 8000570:	3708      	adds	r7, #8
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	200002ac 	.word	0x200002ac

0800057c <ssd1306_Reset>:
#include "common.h"


#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
	...

0800058c <ssd1306_WriteCommand>:

 //Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af04      	add	r7, sp, #16
 8000592:	4603      	mov	r3, r0
 8000594:	71fb      	strb	r3, [r7, #7]
    I2C_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000596:	f04f 33ff 	mov.w	r3, #4294967295
 800059a:	9302      	str	r3, [sp, #8]
 800059c:	2301      	movs	r3, #1
 800059e:	9301      	str	r3, [sp, #4]
 80005a0:	1dfb      	adds	r3, r7, #7
 80005a2:	9300      	str	r3, [sp, #0]
 80005a4:	2301      	movs	r3, #1
 80005a6:	2200      	movs	r2, #0
 80005a8:	2178      	movs	r1, #120	; 0x78
 80005aa:	4803      	ldr	r0, [pc, #12]	; (80005b8 <ssd1306_WriteCommand+0x2c>)
 80005ac:	f7ff ffac 	bl	8000508 <I2C_Write>
}
 80005b0:	bf00      	nop
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	200002ac 	.word	0x200002ac

080005bc <ssd1306_WriteData>:


// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af04      	add	r7, sp, #16
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	6039      	str	r1, [r7, #0]
    I2C_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80005c6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ca:	9302      	str	r3, [sp, #8]
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	9301      	str	r3, [sp, #4]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	9300      	str	r3, [sp, #0]
 80005d4:	2301      	movs	r3, #1
 80005d6:	2240      	movs	r2, #64	; 0x40
 80005d8:	2178      	movs	r1, #120	; 0x78
 80005da:	4803      	ldr	r0, [pc, #12]	; (80005e8 <ssd1306_WriteData+0x2c>)
 80005dc:	f7ff ff94 	bl	8000508 <I2C_Write>
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	200002ac 	.word	0x200002ac

080005ec <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80005f0:	f7ff ffc4 	bl	800057c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80005f4:	2064      	movs	r0, #100	; 0x64
 80005f6:	f000 fbcb 	bl	8000d90 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80005fa:	2000      	movs	r0, #0
 80005fc:	f000 f9d8 	bl	80009b0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000600:	2020      	movs	r0, #32
 8000602:	f7ff ffc3 	bl	800058c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000606:	2000      	movs	r0, #0
 8000608:	f7ff ffc0 	bl	800058c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800060c:	20b0      	movs	r0, #176	; 0xb0
 800060e:	f7ff ffbd 	bl	800058c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000612:	20c8      	movs	r0, #200	; 0xc8
 8000614:	f7ff ffba 	bl	800058c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000618:	2000      	movs	r0, #0
 800061a:	f7ff ffb7 	bl	800058c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800061e:	2010      	movs	r0, #16
 8000620:	f7ff ffb4 	bl	800058c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8000624:	2040      	movs	r0, #64	; 0x40
 8000626:	f7ff ffb1 	bl	800058c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800062a:	20ff      	movs	r0, #255	; 0xff
 800062c:	f000 f9ac 	bl	8000988 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000630:	20a1      	movs	r0, #161	; 0xa1
 8000632:	f7ff ffab 	bl	800058c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8000636:	20a6      	movs	r0, #166	; 0xa6
 8000638:	f7ff ffa8 	bl	800058c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800063c:	20a8      	movs	r0, #168	; 0xa8
 800063e:	f7ff ffa5 	bl	800058c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 8000642:	201f      	movs	r0, #31
 8000644:	f7ff ffa2 	bl	800058c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000648:	20a4      	movs	r0, #164	; 0xa4
 800064a:	f7ff ff9f 	bl	800058c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800064e:	20d3      	movs	r0, #211	; 0xd3
 8000650:	f7ff ff9c 	bl	800058c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8000654:	2000      	movs	r0, #0
 8000656:	f7ff ff99 	bl	800058c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800065a:	20d5      	movs	r0, #213	; 0xd5
 800065c:	f7ff ff96 	bl	800058c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000660:	20f0      	movs	r0, #240	; 0xf0
 8000662:	f7ff ff93 	bl	800058c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8000666:	20d9      	movs	r0, #217	; 0xd9
 8000668:	f7ff ff90 	bl	800058c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800066c:	2022      	movs	r0, #34	; 0x22
 800066e:	f7ff ff8d 	bl	800058c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8000672:	20da      	movs	r0, #218	; 0xda
 8000674:	f7ff ff8a 	bl	800058c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8000678:	2002      	movs	r0, #2
 800067a:	f7ff ff87 	bl	800058c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800067e:	20db      	movs	r0, #219	; 0xdb
 8000680:	f7ff ff84 	bl	800058c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8000684:	2020      	movs	r0, #32
 8000686:	f7ff ff81 	bl	800058c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800068a:	208d      	movs	r0, #141	; 0x8d
 800068c:	f7ff ff7e 	bl	800058c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8000690:	2014      	movs	r0, #20
 8000692:	f7ff ff7b 	bl	800058c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8000696:	2001      	movs	r0, #1
 8000698:	f000 f98a 	bl	80009b0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800069c:	2000      	movs	r0, #0
 800069e:	f000 f80f 	bl	80006c0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80006a2:	f000 f825 	bl	80006f0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80006a6:	4b05      	ldr	r3, [pc, #20]	; (80006bc <ssd1306_Init+0xd0>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80006ac:	4b03      	ldr	r3, [pc, #12]	; (80006bc <ssd1306_Init+0xd0>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80006b2:	4b02      	ldr	r3, [pc, #8]	; (80006bc <ssd1306_Init+0xd0>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	711a      	strb	r2, [r3, #4]
}
 80006b8:	bf00      	nop
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	200002a4 	.word	0x200002a4

080006c0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	4603      	mov	r3, r0
 80006c8:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d101      	bne.n	80006d4 <ssd1306_Fill+0x14>
 80006d0:	2300      	movs	r3, #0
 80006d2:	e000      	b.n	80006d6 <ssd1306_Fill+0x16>
 80006d4:	23ff      	movs	r3, #255	; 0xff
 80006d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006da:	4619      	mov	r1, r3
 80006dc:	4803      	ldr	r0, [pc, #12]	; (80006ec <ssd1306_Fill+0x2c>)
 80006de:	f002 fd6b 	bl	80031b8 <memset>
}
 80006e2:	bf00      	nop
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	200000a4 	.word	0x200000a4

080006f0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80006f6:	2300      	movs	r3, #0
 80006f8:	71fb      	strb	r3, [r7, #7]
 80006fa:	e016      	b.n	800072a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80006fc:	79fb      	ldrb	r3, [r7, #7]
 80006fe:	3b50      	subs	r3, #80	; 0x50
 8000700:	b2db      	uxtb	r3, r3
 8000702:	4618      	mov	r0, r3
 8000704:	f7ff ff42 	bl	800058c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8000708:	2000      	movs	r0, #0
 800070a:	f7ff ff3f 	bl	800058c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800070e:	2010      	movs	r0, #16
 8000710:	f7ff ff3c 	bl	800058c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	01db      	lsls	r3, r3, #7
 8000718:	4a08      	ldr	r2, [pc, #32]	; (800073c <ssd1306_UpdateScreen+0x4c>)
 800071a:	4413      	add	r3, r2
 800071c:	2180      	movs	r1, #128	; 0x80
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ff4c 	bl	80005bc <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	3301      	adds	r3, #1
 8000728:	71fb      	strb	r3, [r7, #7]
 800072a:	79fb      	ldrb	r3, [r7, #7]
 800072c:	2b03      	cmp	r3, #3
 800072e:	d9e5      	bls.n	80006fc <ssd1306_UpdateScreen+0xc>
    }
}
 8000730:	bf00      	nop
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	200000a4 	.word	0x200000a4

08000740 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	71fb      	strb	r3, [r7, #7]
 800074a:	460b      	mov	r3, r1
 800074c:	71bb      	strb	r3, [r7, #6]
 800074e:	4613      	mov	r3, r2
 8000750:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000756:	2b00      	cmp	r3, #0
 8000758:	db3d      	blt.n	80007d6 <ssd1306_DrawPixel+0x96>
 800075a:	79bb      	ldrb	r3, [r7, #6]
 800075c:	2b1f      	cmp	r3, #31
 800075e:	d83a      	bhi.n	80007d6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 8000760:	797b      	ldrb	r3, [r7, #5]
 8000762:	2b01      	cmp	r3, #1
 8000764:	d11a      	bne.n	800079c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000766:	79fa      	ldrb	r2, [r7, #7]
 8000768:	79bb      	ldrb	r3, [r7, #6]
 800076a:	08db      	lsrs	r3, r3, #3
 800076c:	b2d8      	uxtb	r0, r3
 800076e:	4603      	mov	r3, r0
 8000770:	01db      	lsls	r3, r3, #7
 8000772:	4413      	add	r3, r2
 8000774:	4a1b      	ldr	r2, [pc, #108]	; (80007e4 <ssd1306_DrawPixel+0xa4>)
 8000776:	5cd3      	ldrb	r3, [r2, r3]
 8000778:	b25a      	sxtb	r2, r3
 800077a:	79bb      	ldrb	r3, [r7, #6]
 800077c:	f003 0307 	and.w	r3, r3, #7
 8000780:	2101      	movs	r1, #1
 8000782:	fa01 f303 	lsl.w	r3, r1, r3
 8000786:	b25b      	sxtb	r3, r3
 8000788:	4313      	orrs	r3, r2
 800078a:	b259      	sxtb	r1, r3
 800078c:	79fa      	ldrb	r2, [r7, #7]
 800078e:	4603      	mov	r3, r0
 8000790:	01db      	lsls	r3, r3, #7
 8000792:	4413      	add	r3, r2
 8000794:	b2c9      	uxtb	r1, r1
 8000796:	4a13      	ldr	r2, [pc, #76]	; (80007e4 <ssd1306_DrawPixel+0xa4>)
 8000798:	54d1      	strb	r1, [r2, r3]
 800079a:	e01d      	b.n	80007d8 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800079c:	79fa      	ldrb	r2, [r7, #7]
 800079e:	79bb      	ldrb	r3, [r7, #6]
 80007a0:	08db      	lsrs	r3, r3, #3
 80007a2:	b2d8      	uxtb	r0, r3
 80007a4:	4603      	mov	r3, r0
 80007a6:	01db      	lsls	r3, r3, #7
 80007a8:	4413      	add	r3, r2
 80007aa:	4a0e      	ldr	r2, [pc, #56]	; (80007e4 <ssd1306_DrawPixel+0xa4>)
 80007ac:	5cd3      	ldrb	r3, [r2, r3]
 80007ae:	b25a      	sxtb	r2, r3
 80007b0:	79bb      	ldrb	r3, [r7, #6]
 80007b2:	f003 0307 	and.w	r3, r3, #7
 80007b6:	2101      	movs	r1, #1
 80007b8:	fa01 f303 	lsl.w	r3, r1, r3
 80007bc:	b25b      	sxtb	r3, r3
 80007be:	43db      	mvns	r3, r3
 80007c0:	b25b      	sxtb	r3, r3
 80007c2:	4013      	ands	r3, r2
 80007c4:	b259      	sxtb	r1, r3
 80007c6:	79fa      	ldrb	r2, [r7, #7]
 80007c8:	4603      	mov	r3, r0
 80007ca:	01db      	lsls	r3, r3, #7
 80007cc:	4413      	add	r3, r2
 80007ce:	b2c9      	uxtb	r1, r1
 80007d0:	4a04      	ldr	r2, [pc, #16]	; (80007e4 <ssd1306_DrawPixel+0xa4>)
 80007d2:	54d1      	strb	r1, [r2, r3]
 80007d4:	e000      	b.n	80007d8 <ssd1306_DrawPixel+0x98>
        return;
 80007d6:	bf00      	nop
    }
}
 80007d8:	370c      	adds	r7, #12
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	200000a4 	.word	0x200000a4

080007e8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80007e8:	b590      	push	{r4, r7, lr}
 80007ea:	b089      	sub	sp, #36	; 0x24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4604      	mov	r4, r0
 80007f0:	4638      	mov	r0, r7
 80007f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80007f6:	4623      	mov	r3, r4
 80007f8:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80007fa:	7bfb      	ldrb	r3, [r7, #15]
 80007fc:	2b1f      	cmp	r3, #31
 80007fe:	d902      	bls.n	8000806 <ssd1306_WriteChar+0x1e>
 8000800:	7bfb      	ldrb	r3, [r7, #15]
 8000802:	2b7e      	cmp	r3, #126	; 0x7e
 8000804:	d901      	bls.n	800080a <ssd1306_WriteChar+0x22>
        return 0;
 8000806:	2300      	movs	r3, #0
 8000808:	e079      	b.n	80008fe <ssd1306_WriteChar+0x116>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 800080a:	4b3f      	ldr	r3, [pc, #252]	; (8000908 <ssd1306_WriteChar+0x120>)
 800080c:	881b      	ldrh	r3, [r3, #0]
 800080e:	461a      	mov	r2, r3
 8000810:	783b      	ldrb	r3, [r7, #0]
 8000812:	4413      	add	r3, r2
 8000814:	2b80      	cmp	r3, #128	; 0x80
 8000816:	dc06      	bgt.n	8000826 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8000818:	4b3b      	ldr	r3, [pc, #236]	; (8000908 <ssd1306_WriteChar+0x120>)
 800081a:	885b      	ldrh	r3, [r3, #2]
 800081c:	461a      	mov	r2, r3
 800081e:	787b      	ldrb	r3, [r7, #1]
 8000820:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8000822:	2b20      	cmp	r3, #32
 8000824:	dd01      	ble.n	800082a <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8000826:	2300      	movs	r3, #0
 8000828:	e069      	b.n	80008fe <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
 800082e:	e04e      	b.n	80008ce <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8000830:	687a      	ldr	r2, [r7, #4]
 8000832:	7bfb      	ldrb	r3, [r7, #15]
 8000834:	3b20      	subs	r3, #32
 8000836:	7879      	ldrb	r1, [r7, #1]
 8000838:	fb01 f303 	mul.w	r3, r1, r3
 800083c:	4619      	mov	r1, r3
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	440b      	add	r3, r1
 8000842:	005b      	lsls	r3, r3, #1
 8000844:	4413      	add	r3, r2
 8000846:	881b      	ldrh	r3, [r3, #0]
 8000848:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 800084a:	2300      	movs	r3, #0
 800084c:	61bb      	str	r3, [r7, #24]
 800084e:	e036      	b.n	80008be <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8000850:	697a      	ldr	r2, [r7, #20]
 8000852:	69bb      	ldr	r3, [r7, #24]
 8000854:	fa02 f303 	lsl.w	r3, r2, r3
 8000858:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800085c:	2b00      	cmp	r3, #0
 800085e:	d013      	beq.n	8000888 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8000860:	4b29      	ldr	r3, [pc, #164]	; (8000908 <ssd1306_WriteChar+0x120>)
 8000862:	881b      	ldrh	r3, [r3, #0]
 8000864:	b2da      	uxtb	r2, r3
 8000866:	69bb      	ldr	r3, [r7, #24]
 8000868:	b2db      	uxtb	r3, r3
 800086a:	4413      	add	r3, r2
 800086c:	b2d8      	uxtb	r0, r3
 800086e:	4b26      	ldr	r3, [pc, #152]	; (8000908 <ssd1306_WriteChar+0x120>)
 8000870:	885b      	ldrh	r3, [r3, #2]
 8000872:	b2da      	uxtb	r2, r3
 8000874:	69fb      	ldr	r3, [r7, #28]
 8000876:	b2db      	uxtb	r3, r3
 8000878:	4413      	add	r3, r2
 800087a:	b2db      	uxtb	r3, r3
 800087c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000880:	4619      	mov	r1, r3
 8000882:	f7ff ff5d 	bl	8000740 <ssd1306_DrawPixel>
 8000886:	e017      	b.n	80008b8 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8000888:	4b1f      	ldr	r3, [pc, #124]	; (8000908 <ssd1306_WriteChar+0x120>)
 800088a:	881b      	ldrh	r3, [r3, #0]
 800088c:	b2da      	uxtb	r2, r3
 800088e:	69bb      	ldr	r3, [r7, #24]
 8000890:	b2db      	uxtb	r3, r3
 8000892:	4413      	add	r3, r2
 8000894:	b2d8      	uxtb	r0, r3
 8000896:	4b1c      	ldr	r3, [pc, #112]	; (8000908 <ssd1306_WriteChar+0x120>)
 8000898:	885b      	ldrh	r3, [r3, #2]
 800089a:	b2da      	uxtb	r2, r3
 800089c:	69fb      	ldr	r3, [r7, #28]
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	4413      	add	r3, r2
 80008a2:	b2d9      	uxtb	r1, r3
 80008a4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	bf0c      	ite	eq
 80008ac:	2301      	moveq	r3, #1
 80008ae:	2300      	movne	r3, #0
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	461a      	mov	r2, r3
 80008b4:	f7ff ff44 	bl	8000740 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 80008b8:	69bb      	ldr	r3, [r7, #24]
 80008ba:	3301      	adds	r3, #1
 80008bc:	61bb      	str	r3, [r7, #24]
 80008be:	783b      	ldrb	r3, [r7, #0]
 80008c0:	461a      	mov	r2, r3
 80008c2:	69bb      	ldr	r3, [r7, #24]
 80008c4:	4293      	cmp	r3, r2
 80008c6:	d3c3      	bcc.n	8000850 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 80008c8:	69fb      	ldr	r3, [r7, #28]
 80008ca:	3301      	adds	r3, #1
 80008cc:	61fb      	str	r3, [r7, #28]
 80008ce:	787b      	ldrb	r3, [r7, #1]
 80008d0:	461a      	mov	r2, r3
 80008d2:	69fb      	ldr	r3, [r7, #28]
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d3ab      	bcc.n	8000830 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 80008d8:	4b0b      	ldr	r3, [pc, #44]	; (8000908 <ssd1306_WriteChar+0x120>)
 80008da:	881a      	ldrh	r2, [r3, #0]
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d006      	beq.n	80008f0 <ssd1306_WriteChar+0x108>
 80008e2:	68b9      	ldr	r1, [r7, #8]
 80008e4:	7bfb      	ldrb	r3, [r7, #15]
 80008e6:	3b20      	subs	r3, #32
 80008e8:	440b      	add	r3, r1
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	b29b      	uxth	r3, r3
 80008ee:	e001      	b.n	80008f4 <ssd1306_WriteChar+0x10c>
 80008f0:	783b      	ldrb	r3, [r7, #0]
 80008f2:	b29b      	uxth	r3, r3
 80008f4:	4413      	add	r3, r2
 80008f6:	b29a      	uxth	r2, r3
 80008f8:	4b03      	ldr	r3, [pc, #12]	; (8000908 <ssd1306_WriteChar+0x120>)
 80008fa:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80008fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3724      	adds	r7, #36	; 0x24
 8000902:	46bd      	mov	sp, r7
 8000904:	bd90      	pop	{r4, r7, pc}
 8000906:	bf00      	nop
 8000908:	200002a4 	.word	0x200002a4

0800090c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b086      	sub	sp, #24
 8000910:	af02      	add	r7, sp, #8
 8000912:	60f8      	str	r0, [r7, #12]
 8000914:	4638      	mov	r0, r7
 8000916:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800091a:	e013      	b.n	8000944 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	7818      	ldrb	r0, [r3, #0]
 8000920:	7e3b      	ldrb	r3, [r7, #24]
 8000922:	9300      	str	r3, [sp, #0]
 8000924:	463b      	mov	r3, r7
 8000926:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000928:	f7ff ff5e 	bl	80007e8 <ssd1306_WriteChar>
 800092c:	4603      	mov	r3, r0
 800092e:	461a      	mov	r2, r3
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	429a      	cmp	r2, r3
 8000936:	d002      	beq.n	800093e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	e008      	b.n	8000950 <ssd1306_WriteString+0x44>
        }
        str++;
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	3301      	adds	r3, #1
 8000942:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d1e7      	bne.n	800091c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	781b      	ldrb	r3, [r3, #0]
}
 8000950:	4618      	mov	r0, r3
 8000952:	3710      	adds	r7, #16
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	460a      	mov	r2, r1
 8000962:	71fb      	strb	r3, [r7, #7]
 8000964:	4613      	mov	r3, r2
 8000966:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8000968:	79fb      	ldrb	r3, [r7, #7]
 800096a:	b29a      	uxth	r2, r3
 800096c:	4b05      	ldr	r3, [pc, #20]	; (8000984 <ssd1306_SetCursor+0x2c>)
 800096e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8000970:	79bb      	ldrb	r3, [r7, #6]
 8000972:	b29a      	uxth	r2, r3
 8000974:	4b03      	ldr	r3, [pc, #12]	; (8000984 <ssd1306_SetCursor+0x2c>)
 8000976:	805a      	strh	r2, [r3, #2]
}
 8000978:	bf00      	nop
 800097a:	370c      	adds	r7, #12
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr
 8000984:	200002a4 	.word	0x200002a4

08000988 <ssd1306_SetContrast>:
//        }
//    }
//    return;
//}

void ssd1306_SetContrast(const uint8_t value) {
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8000992:	2381      	movs	r3, #129	; 0x81
 8000994:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8000996:	7bfb      	ldrb	r3, [r7, #15]
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff fdf7 	bl	800058c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff fdf3 	bl	800058c <ssd1306_WriteCommand>
}
 80009a6:	bf00      	nop
 80009a8:	3710      	adds	r7, #16
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b084      	sub	sp, #16
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	4603      	mov	r3, r0
 80009b8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80009ba:	79fb      	ldrb	r3, [r7, #7]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d005      	beq.n	80009cc <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80009c0:	23af      	movs	r3, #175	; 0xaf
 80009c2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80009c4:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <ssd1306_SetDisplayOn+0x38>)
 80009c6:	2201      	movs	r2, #1
 80009c8:	715a      	strb	r2, [r3, #5]
 80009ca:	e004      	b.n	80009d6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80009cc:	23ae      	movs	r3, #174	; 0xae
 80009ce:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80009d0:	4b05      	ldr	r3, [pc, #20]	; (80009e8 <ssd1306_SetDisplayOn+0x38>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80009d6:	7bfb      	ldrb	r3, [r7, #15]
 80009d8:	4618      	mov	r0, r3
 80009da:	f7ff fdd7 	bl	800058c <ssd1306_WriteCommand>
}
 80009de:	bf00      	nop
 80009e0:	3710      	adds	r7, #16
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	200002a4 	.word	0x200002a4

080009ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009f0:	f000 f959 	bl	8000ca6 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009f4:	f000 f80a 	bl	8000a0c <MX_GPIO_Init>
  //MX_I2C1_Init();
  /* USER CODE BEGIN 2 */

  USER_I2C1_Init();
 80009f8:	f7ff fd46 	bl	8000488 <USER_I2C1_Init>
  ssd1306_Init();
 80009fc:	f7ff fdf6 	bl	80005ec <ssd1306_Init>
  User_SystemClock_Config();
 8000a00:	f7ff fce0 	bl	80003c4 <User_SystemClock_Config>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  app();
 8000a04:	f7ff fc92 	bl	800032c <app>
 8000a08:	e7fc      	b.n	8000a04 <main+0x18>
	...

08000a0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a12:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <MX_GPIO_Init+0x5c>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a16:	4a14      	ldr	r2, [pc, #80]	; (8000a68 <MX_GPIO_Init+0x5c>)
 8000a18:	f043 0304 	orr.w	r3, r3, #4
 8000a1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a1e:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <MX_GPIO_Init+0x5c>)
 8000a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a22:	f003 0304 	and.w	r3, r3, #4
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	; (8000a68 <MX_GPIO_Init+0x5c>)
 8000a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a2e:	4a0e      	ldr	r2, [pc, #56]	; (8000a68 <MX_GPIO_Init+0x5c>)
 8000a30:	f043 0301 	orr.w	r3, r3, #1
 8000a34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a36:	4b0c      	ldr	r3, [pc, #48]	; (8000a68 <MX_GPIO_Init+0x5c>)
 8000a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	60bb      	str	r3, [r7, #8]
 8000a40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a42:	4b09      	ldr	r3, [pc, #36]	; (8000a68 <MX_GPIO_Init+0x5c>)
 8000a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a46:	4a08      	ldr	r2, [pc, #32]	; (8000a68 <MX_GPIO_Init+0x5c>)
 8000a48:	f043 0302 	orr.w	r3, r3, #2
 8000a4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a4e:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <MX_GPIO_Init+0x5c>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a52:	f003 0302 	and.w	r3, r3, #2
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a5a:	bf00      	nop
 8000a5c:	3714      	adds	r7, #20
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	40021000 	.word	0x40021000

08000a6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a70:	b672      	cpsid	i
}
 8000a72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a74:	e7fe      	b.n	8000a74 <Error_Handler+0x8>
	...

08000a78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a7e:	4b0f      	ldr	r3, [pc, #60]	; (8000abc <HAL_MspInit+0x44>)
 8000a80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a82:	4a0e      	ldr	r2, [pc, #56]	; (8000abc <HAL_MspInit+0x44>)
 8000a84:	f043 0301 	orr.w	r3, r3, #1
 8000a88:	6613      	str	r3, [r2, #96]	; 0x60
 8000a8a:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <HAL_MspInit+0x44>)
 8000a8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a8e:	f003 0301 	and.w	r3, r3, #1
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a96:	4b09      	ldr	r3, [pc, #36]	; (8000abc <HAL_MspInit+0x44>)
 8000a98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a9a:	4a08      	ldr	r2, [pc, #32]	; (8000abc <HAL_MspInit+0x44>)
 8000a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aa0:	6593      	str	r3, [r2, #88]	; 0x58
 8000aa2:	4b06      	ldr	r3, [pc, #24]	; (8000abc <HAL_MspInit+0x44>)
 8000aa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aaa:	603b      	str	r3, [r7, #0]
 8000aac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	40021000 	.word	0x40021000

08000ac0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b09e      	sub	sp, #120	; 0x78
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	605a      	str	r2, [r3, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
 8000ad4:	60da      	str	r2, [r3, #12]
 8000ad6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ad8:	f107 0310 	add.w	r3, r7, #16
 8000adc:	2254      	movs	r2, #84	; 0x54
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f002 fb69 	bl	80031b8 <memset>
  if(hi2c->Instance==I2C1)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a1e      	ldr	r2, [pc, #120]	; (8000b64 <HAL_I2C_MspInit+0xa4>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d135      	bne.n	8000b5c <HAL_I2C_MspInit+0x9c>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000af0:	2340      	movs	r3, #64	; 0x40
 8000af2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000af4:	2300      	movs	r3, #0
 8000af6:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000af8:	f107 0310 	add.w	r3, r7, #16
 8000afc:	4618      	mov	r0, r3
 8000afe:	f002 f82b 	bl	8002b58 <HAL_RCCEx_PeriphCLKConfig>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000b08:	f7ff ffb0 	bl	8000a6c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0c:	4b16      	ldr	r3, [pc, #88]	; (8000b68 <HAL_I2C_MspInit+0xa8>)
 8000b0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b10:	4a15      	ldr	r2, [pc, #84]	; (8000b68 <HAL_I2C_MspInit+0xa8>)
 8000b12:	f043 0302 	orr.w	r3, r3, #2
 8000b16:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b18:	4b13      	ldr	r3, [pc, #76]	; (8000b68 <HAL_I2C_MspInit+0xa8>)
 8000b1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1c:	f003 0302 	and.w	r3, r3, #2
 8000b20:	60fb      	str	r3, [r7, #12]
 8000b22:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b24:	23c0      	movs	r3, #192	; 0xc0
 8000b26:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b28:	2312      	movs	r3, #18
 8000b2a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b30:	2303      	movs	r3, #3
 8000b32:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b34:	2304      	movs	r3, #4
 8000b36:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b38:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	480b      	ldr	r0, [pc, #44]	; (8000b6c <HAL_I2C_MspInit+0xac>)
 8000b40:	f000 fa30 	bl	8000fa4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b44:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <HAL_I2C_MspInit+0xa8>)
 8000b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b48:	4a07      	ldr	r2, [pc, #28]	; (8000b68 <HAL_I2C_MspInit+0xa8>)
 8000b4a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b4e:	6593      	str	r3, [r2, #88]	; 0x58
 8000b50:	4b05      	ldr	r3, [pc, #20]	; (8000b68 <HAL_I2C_MspInit+0xa8>)
 8000b52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b58:	60bb      	str	r3, [r7, #8]
 8000b5a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b5c:	bf00      	nop
 8000b5e:	3778      	adds	r7, #120	; 0x78
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40005400 	.word	0x40005400
 8000b68:	40021000 	.word	0x40021000
 8000b6c:	48000400 	.word	0x48000400

08000b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b74:	e7fe      	b.n	8000b74 <NMI_Handler+0x4>

08000b76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b7a:	e7fe      	b.n	8000b7a <HardFault_Handler+0x4>

08000b7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <MemManage_Handler+0x4>

08000b82 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b86:	e7fe      	b.n	8000b86 <BusFault_Handler+0x4>

08000b88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <UsageFault_Handler+0x4>

08000b8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr

08000b9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bbc:	f000 f8c8 	bl	8000d50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc0:	bf00      	nop
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bcc:	4a14      	ldr	r2, [pc, #80]	; (8000c20 <_sbrk+0x5c>)
 8000bce:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <_sbrk+0x60>)
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bd8:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <_sbrk+0x64>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d102      	bne.n	8000be6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <_sbrk+0x64>)
 8000be2:	4a12      	ldr	r2, [pc, #72]	; (8000c2c <_sbrk+0x68>)
 8000be4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <_sbrk+0x64>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4413      	add	r3, r2
 8000bee:	693a      	ldr	r2, [r7, #16]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d207      	bcs.n	8000c04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bf4:	f002 faa8 	bl	8003148 <__errno>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	220c      	movs	r2, #12
 8000bfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000c02:	e009      	b.n	8000c18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c04:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <_sbrk+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c0a:	4b07      	ldr	r3, [pc, #28]	; (8000c28 <_sbrk+0x64>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4413      	add	r3, r2
 8000c12:	4a05      	ldr	r2, [pc, #20]	; (8000c28 <_sbrk+0x64>)
 8000c14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c16:	68fb      	ldr	r3, [r7, #12]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3718      	adds	r7, #24
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20010000 	.word	0x20010000
 8000c24:	00000400 	.word	0x00000400
 8000c28:	20000300 	.word	0x20000300
 8000c2c:	20000318 	.word	0x20000318

08000c30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c34:	4b06      	ldr	r3, [pc, #24]	; (8000c50 <SystemInit+0x20>)
 8000c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c3a:	4a05      	ldr	r2, [pc, #20]	; (8000c50 <SystemInit+0x20>)
 8000c3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c8c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c58:	f7ff ffea 	bl	8000c30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c5c:	480c      	ldr	r0, [pc, #48]	; (8000c90 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c5e:	490d      	ldr	r1, [pc, #52]	; (8000c94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c60:	4a0d      	ldr	r2, [pc, #52]	; (8000c98 <LoopForever+0xe>)
  movs r3, #0
 8000c62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c64:	e002      	b.n	8000c6c <LoopCopyDataInit>

08000c66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c6a:	3304      	adds	r3, #4

08000c6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c70:	d3f9      	bcc.n	8000c66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c72:	4a0a      	ldr	r2, [pc, #40]	; (8000c9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c74:	4c0a      	ldr	r4, [pc, #40]	; (8000ca0 <LoopForever+0x16>)
  movs r3, #0
 8000c76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c78:	e001      	b.n	8000c7e <LoopFillZerobss>

08000c7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c7c:	3204      	adds	r2, #4

08000c7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c80:	d3fb      	bcc.n	8000c7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c82:	f002 fa67 	bl	8003154 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c86:	f7ff feb1 	bl	80009ec <main>

08000c8a <LoopForever>:

LoopForever:
    b LoopForever
 8000c8a:	e7fe      	b.n	8000c8a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c8c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c94:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000c98:	080042b8 	.word	0x080042b8
  ldr r2, =_sbss
 8000c9c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000ca0:	20000318 	.word	0x20000318

08000ca4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ca4:	e7fe      	b.n	8000ca4 <ADC1_IRQHandler>

08000ca6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b082      	sub	sp, #8
 8000caa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cac:	2300      	movs	r3, #0
 8000cae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb0:	2003      	movs	r0, #3
 8000cb2:	f000 f943 	bl	8000f3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f000 f80e 	bl	8000cd8 <HAL_InitTick>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d002      	beq.n	8000cc8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	71fb      	strb	r3, [r7, #7]
 8000cc6:	e001      	b.n	8000ccc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cc8:	f7ff fed6 	bl	8000a78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ccc:	79fb      	ldrb	r3, [r7, #7]
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
	...

08000cd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ce4:	4b17      	ldr	r3, [pc, #92]	; (8000d44 <HAL_InitTick+0x6c>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d023      	beq.n	8000d34 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000cec:	4b16      	ldr	r3, [pc, #88]	; (8000d48 <HAL_InitTick+0x70>)
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	4b14      	ldr	r3, [pc, #80]	; (8000d44 <HAL_InitTick+0x6c>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d02:	4618      	mov	r0, r3
 8000d04:	f000 f941 	bl	8000f8a <HAL_SYSTICK_Config>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d10f      	bne.n	8000d2e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2b0f      	cmp	r3, #15
 8000d12:	d809      	bhi.n	8000d28 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d14:	2200      	movs	r2, #0
 8000d16:	6879      	ldr	r1, [r7, #4]
 8000d18:	f04f 30ff 	mov.w	r0, #4294967295
 8000d1c:	f000 f919 	bl	8000f52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d20:	4a0a      	ldr	r2, [pc, #40]	; (8000d4c <HAL_InitTick+0x74>)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6013      	str	r3, [r2, #0]
 8000d26:	e007      	b.n	8000d38 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	73fb      	strb	r3, [r7, #15]
 8000d2c:	e004      	b.n	8000d38 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	73fb      	strb	r3, [r7, #15]
 8000d32:	e001      	b.n	8000d38 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d34:	2301      	movs	r3, #1
 8000d36:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3710      	adds	r7, #16
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	20000008 	.word	0x20000008
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	20000004 	.word	0x20000004

08000d50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d54:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <HAL_IncTick+0x20>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <HAL_IncTick+0x24>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4413      	add	r3, r2
 8000d60:	4a04      	ldr	r2, [pc, #16]	; (8000d74 <HAL_IncTick+0x24>)
 8000d62:	6013      	str	r3, [r2, #0]
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	20000008 	.word	0x20000008
 8000d74:	20000304 	.word	0x20000304

08000d78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d7c:	4b03      	ldr	r3, [pc, #12]	; (8000d8c <HAL_GetTick+0x14>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	20000304 	.word	0x20000304

08000d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d98:	f7ff ffee 	bl	8000d78 <HAL_GetTick>
 8000d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000da8:	d005      	beq.n	8000db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000daa:	4b0a      	ldr	r3, [pc, #40]	; (8000dd4 <HAL_Delay+0x44>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	461a      	mov	r2, r3
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	4413      	add	r3, r2
 8000db4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000db6:	bf00      	nop
 8000db8:	f7ff ffde 	bl	8000d78 <HAL_GetTick>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	68fa      	ldr	r2, [r7, #12]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d8f7      	bhi.n	8000db8 <HAL_Delay+0x28>
  {
  }
}
 8000dc8:	bf00      	nop
 8000dca:	bf00      	nop
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000008 	.word	0x20000008

08000dd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000de8:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <__NVIC_SetPriorityGrouping+0x44>)
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dee:	68ba      	ldr	r2, [r7, #8]
 8000df0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000df4:	4013      	ands	r3, r2
 8000df6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e0a:	4a04      	ldr	r2, [pc, #16]	; (8000e1c <__NVIC_SetPriorityGrouping+0x44>)
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	60d3      	str	r3, [r2, #12]
}
 8000e10:	bf00      	nop
 8000e12:	3714      	adds	r7, #20
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e24:	4b04      	ldr	r3, [pc, #16]	; (8000e38 <__NVIC_GetPriorityGrouping+0x18>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	0a1b      	lsrs	r3, r3, #8
 8000e2a:	f003 0307 	and.w	r3, r3, #7
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	6039      	str	r1, [r7, #0]
 8000e46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	db0a      	blt.n	8000e66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	b2da      	uxtb	r2, r3
 8000e54:	490c      	ldr	r1, [pc, #48]	; (8000e88 <__NVIC_SetPriority+0x4c>)
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	0112      	lsls	r2, r2, #4
 8000e5c:	b2d2      	uxtb	r2, r2
 8000e5e:	440b      	add	r3, r1
 8000e60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e64:	e00a      	b.n	8000e7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	4908      	ldr	r1, [pc, #32]	; (8000e8c <__NVIC_SetPriority+0x50>)
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	f003 030f 	and.w	r3, r3, #15
 8000e72:	3b04      	subs	r3, #4
 8000e74:	0112      	lsls	r2, r2, #4
 8000e76:	b2d2      	uxtb	r2, r2
 8000e78:	440b      	add	r3, r1
 8000e7a:	761a      	strb	r2, [r3, #24]
}
 8000e7c:	bf00      	nop
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	e000e100 	.word	0xe000e100
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b089      	sub	sp, #36	; 0x24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f003 0307 	and.w	r3, r3, #7
 8000ea2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	f1c3 0307 	rsb	r3, r3, #7
 8000eaa:	2b04      	cmp	r3, #4
 8000eac:	bf28      	it	cs
 8000eae:	2304      	movcs	r3, #4
 8000eb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	3304      	adds	r3, #4
 8000eb6:	2b06      	cmp	r3, #6
 8000eb8:	d902      	bls.n	8000ec0 <NVIC_EncodePriority+0x30>
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	3b03      	subs	r3, #3
 8000ebe:	e000      	b.n	8000ec2 <NVIC_EncodePriority+0x32>
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	43da      	mvns	r2, r3
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	401a      	ands	r2, r3
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee2:	43d9      	mvns	r1, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	4313      	orrs	r3, r2
         );
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3724      	adds	r7, #36	; 0x24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
	...

08000ef8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	3b01      	subs	r3, #1
 8000f04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f08:	d301      	bcc.n	8000f0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e00f      	b.n	8000f2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f0e:	4a0a      	ldr	r2, [pc, #40]	; (8000f38 <SysTick_Config+0x40>)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3b01      	subs	r3, #1
 8000f14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f16:	210f      	movs	r1, #15
 8000f18:	f04f 30ff 	mov.w	r0, #4294967295
 8000f1c:	f7ff ff8e 	bl	8000e3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <SysTick_Config+0x40>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f26:	4b04      	ldr	r3, [pc, #16]	; (8000f38 <SysTick_Config+0x40>)
 8000f28:	2207      	movs	r2, #7
 8000f2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	e000e010 	.word	0xe000e010

08000f3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f7ff ff47 	bl	8000dd8 <__NVIC_SetPriorityGrouping>
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b086      	sub	sp, #24
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	4603      	mov	r3, r0
 8000f5a:	60b9      	str	r1, [r7, #8]
 8000f5c:	607a      	str	r2, [r7, #4]
 8000f5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f64:	f7ff ff5c 	bl	8000e20 <__NVIC_GetPriorityGrouping>
 8000f68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	68b9      	ldr	r1, [r7, #8]
 8000f6e:	6978      	ldr	r0, [r7, #20]
 8000f70:	f7ff ff8e 	bl	8000e90 <NVIC_EncodePriority>
 8000f74:	4602      	mov	r2, r0
 8000f76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff ff5d 	bl	8000e3c <__NVIC_SetPriority>
}
 8000f82:	bf00      	nop
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b082      	sub	sp, #8
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f7ff ffb0 	bl	8000ef8 <SysTick_Config>
 8000f98:	4603      	mov	r3, r0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
	...

08000fa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b087      	sub	sp, #28
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fb2:	e148      	b.n	8001246 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	2101      	movs	r1, #1
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	f000 813a 	beq.w	8001240 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f003 0303 	and.w	r3, r3, #3
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d005      	beq.n	8000fe4 <HAL_GPIO_Init+0x40>
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f003 0303 	and.w	r3, r3, #3
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d130      	bne.n	8001046 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	2203      	movs	r2, #3
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	68da      	ldr	r2, [r3, #12]
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	4313      	orrs	r3, r2
 800100c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800101a:	2201      	movs	r2, #1
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	43db      	mvns	r3, r3
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	4013      	ands	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	091b      	lsrs	r3, r3, #4
 8001030:	f003 0201 	and.w	r2, r3, #1
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4313      	orrs	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f003 0303 	and.w	r3, r3, #3
 800104e:	2b03      	cmp	r3, #3
 8001050:	d017      	beq.n	8001082 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	005b      	lsls	r3, r3, #1
 800105c:	2203      	movs	r2, #3
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	43db      	mvns	r3, r3
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	4013      	ands	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	689a      	ldr	r2, [r3, #8]
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	fa02 f303 	lsl.w	r3, r2, r3
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	4313      	orrs	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f003 0303 	and.w	r3, r3, #3
 800108a:	2b02      	cmp	r3, #2
 800108c:	d123      	bne.n	80010d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	08da      	lsrs	r2, r3, #3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3208      	adds	r2, #8
 8001096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800109a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	220f      	movs	r2, #15
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	43db      	mvns	r3, r3
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	4013      	ands	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	691a      	ldr	r2, [r3, #16]
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	f003 0307 	and.w	r3, r3, #7
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	08da      	lsrs	r2, r3, #3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	3208      	adds	r2, #8
 80010d0:	6939      	ldr	r1, [r7, #16]
 80010d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	2203      	movs	r2, #3
 80010e2:	fa02 f303 	lsl.w	r3, r2, r3
 80010e6:	43db      	mvns	r3, r3
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	4013      	ands	r3, r2
 80010ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f003 0203 	and.w	r2, r3, #3
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	4313      	orrs	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001112:	2b00      	cmp	r3, #0
 8001114:	f000 8094 	beq.w	8001240 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001118:	4b52      	ldr	r3, [pc, #328]	; (8001264 <HAL_GPIO_Init+0x2c0>)
 800111a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800111c:	4a51      	ldr	r2, [pc, #324]	; (8001264 <HAL_GPIO_Init+0x2c0>)
 800111e:	f043 0301 	orr.w	r3, r3, #1
 8001122:	6613      	str	r3, [r2, #96]	; 0x60
 8001124:	4b4f      	ldr	r3, [pc, #316]	; (8001264 <HAL_GPIO_Init+0x2c0>)
 8001126:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001128:	f003 0301 	and.w	r3, r3, #1
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001130:	4a4d      	ldr	r2, [pc, #308]	; (8001268 <HAL_GPIO_Init+0x2c4>)
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	089b      	lsrs	r3, r3, #2
 8001136:	3302      	adds	r3, #2
 8001138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800113c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	f003 0303 	and.w	r3, r3, #3
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	220f      	movs	r2, #15
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	43db      	mvns	r3, r3
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	4013      	ands	r3, r2
 8001152:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800115a:	d00d      	beq.n	8001178 <HAL_GPIO_Init+0x1d4>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a43      	ldr	r2, [pc, #268]	; (800126c <HAL_GPIO_Init+0x2c8>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d007      	beq.n	8001174 <HAL_GPIO_Init+0x1d0>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	4a42      	ldr	r2, [pc, #264]	; (8001270 <HAL_GPIO_Init+0x2cc>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d101      	bne.n	8001170 <HAL_GPIO_Init+0x1cc>
 800116c:	2302      	movs	r3, #2
 800116e:	e004      	b.n	800117a <HAL_GPIO_Init+0x1d6>
 8001170:	2307      	movs	r3, #7
 8001172:	e002      	b.n	800117a <HAL_GPIO_Init+0x1d6>
 8001174:	2301      	movs	r3, #1
 8001176:	e000      	b.n	800117a <HAL_GPIO_Init+0x1d6>
 8001178:	2300      	movs	r3, #0
 800117a:	697a      	ldr	r2, [r7, #20]
 800117c:	f002 0203 	and.w	r2, r2, #3
 8001180:	0092      	lsls	r2, r2, #2
 8001182:	4093      	lsls	r3, r2
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	4313      	orrs	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800118a:	4937      	ldr	r1, [pc, #220]	; (8001268 <HAL_GPIO_Init+0x2c4>)
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	089b      	lsrs	r3, r3, #2
 8001190:	3302      	adds	r3, #2
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001198:	4b36      	ldr	r3, [pc, #216]	; (8001274 <HAL_GPIO_Init+0x2d0>)
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	43db      	mvns	r3, r3
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	4013      	ands	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d003      	beq.n	80011bc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80011b4:	693a      	ldr	r2, [r7, #16]
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011bc:	4a2d      	ldr	r2, [pc, #180]	; (8001274 <HAL_GPIO_Init+0x2d0>)
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80011c2:	4b2c      	ldr	r3, [pc, #176]	; (8001274 <HAL_GPIO_Init+0x2d0>)
 80011c4:	68db      	ldr	r3, [r3, #12]
 80011c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	43db      	mvns	r3, r3
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	4013      	ands	r3, r2
 80011d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d003      	beq.n	80011e6 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011e6:	4a23      	ldr	r2, [pc, #140]	; (8001274 <HAL_GPIO_Init+0x2d0>)
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80011ec:	4b21      	ldr	r3, [pc, #132]	; (8001274 <HAL_GPIO_Init+0x2d0>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	43db      	mvns	r3, r3
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	4013      	ands	r3, r2
 80011fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001204:	2b00      	cmp	r3, #0
 8001206:	d003      	beq.n	8001210 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001208:	693a      	ldr	r2, [r7, #16]
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	4313      	orrs	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001210:	4a18      	ldr	r2, [pc, #96]	; (8001274 <HAL_GPIO_Init+0x2d0>)
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001216:	4b17      	ldr	r3, [pc, #92]	; (8001274 <HAL_GPIO_Init+0x2d0>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	43db      	mvns	r3, r3
 8001220:	693a      	ldr	r2, [r7, #16]
 8001222:	4013      	ands	r3, r2
 8001224:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d003      	beq.n	800123a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4313      	orrs	r3, r2
 8001238:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800123a:	4a0e      	ldr	r2, [pc, #56]	; (8001274 <HAL_GPIO_Init+0x2d0>)
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	3301      	adds	r3, #1
 8001244:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	fa22 f303 	lsr.w	r3, r2, r3
 8001250:	2b00      	cmp	r3, #0
 8001252:	f47f aeaf 	bne.w	8000fb4 <HAL_GPIO_Init+0x10>
  }
}
 8001256:	bf00      	nop
 8001258:	bf00      	nop
 800125a:	371c      	adds	r7, #28
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	40021000 	.word	0x40021000
 8001268:	40010000 	.word	0x40010000
 800126c:	48000400 	.word	0x48000400
 8001270:	48000800 	.word	0x48000800
 8001274:	40010400 	.word	0x40010400

08001278 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d101      	bne.n	800128a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e081      	b.n	800138e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2b00      	cmp	r3, #0
 8001294:	d106      	bne.n	80012a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff fc0e 	bl	8000ac0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2224      	movs	r2, #36	; 0x24
 80012a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f022 0201 	bic.w	r2, r2, #1
 80012ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	685a      	ldr	r2, [r3, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80012c8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	689a      	ldr	r2, [r3, #8]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80012d8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d107      	bne.n	80012f2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	689a      	ldr	r2, [r3, #8]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	e006      	b.n	8001300 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	689a      	ldr	r2, [r3, #8]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80012fe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	2b02      	cmp	r3, #2
 8001306:	d104      	bne.n	8001312 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001310:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	6812      	ldr	r2, [r2, #0]
 800131c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001320:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001324:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001334:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	691a      	ldr	r2, [r3, #16]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	695b      	ldr	r3, [r3, #20]
 800133e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	699b      	ldr	r3, [r3, #24]
 8001346:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	430a      	orrs	r2, r1
 800134e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	69d9      	ldr	r1, [r3, #28]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6a1a      	ldr	r2, [r3, #32]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	430a      	orrs	r2, r1
 800135e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f042 0201 	orr.w	r2, r2, #1
 800136e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2220      	movs	r2, #32
 800137a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2200      	movs	r2, #0
 8001388:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
	...

08001398 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b088      	sub	sp, #32
 800139c:	af02      	add	r7, sp, #8
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	4608      	mov	r0, r1
 80013a2:	4611      	mov	r1, r2
 80013a4:	461a      	mov	r2, r3
 80013a6:	4603      	mov	r3, r0
 80013a8:	817b      	strh	r3, [r7, #10]
 80013aa:	460b      	mov	r3, r1
 80013ac:	813b      	strh	r3, [r7, #8]
 80013ae:	4613      	mov	r3, r2
 80013b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	2b20      	cmp	r3, #32
 80013bc:	f040 80f9 	bne.w	80015b2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80013c0:	6a3b      	ldr	r3, [r7, #32]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d002      	beq.n	80013cc <HAL_I2C_Mem_Write+0x34>
 80013c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d105      	bne.n	80013d8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013d2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80013d4:	2301      	movs	r3, #1
 80013d6:	e0ed      	b.n	80015b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d101      	bne.n	80013e6 <HAL_I2C_Mem_Write+0x4e>
 80013e2:	2302      	movs	r3, #2
 80013e4:	e0e6      	b.n	80015b4 <HAL_I2C_Mem_Write+0x21c>
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	2201      	movs	r2, #1
 80013ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80013ee:	f7ff fcc3 	bl	8000d78 <HAL_GetTick>
 80013f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	2319      	movs	r3, #25
 80013fa:	2201      	movs	r2, #1
 80013fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001400:	68f8      	ldr	r0, [r7, #12]
 8001402:	f000 fac3 	bl	800198c <I2C_WaitOnFlagUntilTimeout>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e0d1      	b.n	80015b4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	2221      	movs	r2, #33	; 0x21
 8001414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	2240      	movs	r2, #64	; 0x40
 800141c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	2200      	movs	r2, #0
 8001424:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	6a3a      	ldr	r2, [r7, #32]
 800142a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001430:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2200      	movs	r2, #0
 8001436:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001438:	88f8      	ldrh	r0, [r7, #6]
 800143a:	893a      	ldrh	r2, [r7, #8]
 800143c:	8979      	ldrh	r1, [r7, #10]
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	9301      	str	r3, [sp, #4]
 8001442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	4603      	mov	r3, r0
 8001448:	68f8      	ldr	r0, [r7, #12]
 800144a:	f000 f9d3 	bl	80017f4 <I2C_RequestMemoryWrite>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d005      	beq.n	8001460 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	2200      	movs	r2, #0
 8001458:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	e0a9      	b.n	80015b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001464:	b29b      	uxth	r3, r3
 8001466:	2bff      	cmp	r3, #255	; 0xff
 8001468:	d90e      	bls.n	8001488 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	22ff      	movs	r2, #255	; 0xff
 800146e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001474:	b2da      	uxtb	r2, r3
 8001476:	8979      	ldrh	r1, [r7, #10]
 8001478:	2300      	movs	r3, #0
 800147a:	9300      	str	r3, [sp, #0]
 800147c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001480:	68f8      	ldr	r0, [r7, #12]
 8001482:	f000 fc2b 	bl	8001cdc <I2C_TransferConfig>
 8001486:	e00f      	b.n	80014a8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800148c:	b29a      	uxth	r2, r3
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001496:	b2da      	uxtb	r2, r3
 8001498:	8979      	ldrh	r1, [r7, #10]
 800149a:	2300      	movs	r3, #0
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80014a2:	68f8      	ldr	r0, [r7, #12]
 80014a4:	f000 fc1a 	bl	8001cdc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014a8:	697a      	ldr	r2, [r7, #20]
 80014aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014ac:	68f8      	ldr	r0, [r7, #12]
 80014ae:	f000 faad 	bl	8001a0c <I2C_WaitOnTXISFlagUntilTimeout>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	e07b      	b.n	80015b4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c0:	781a      	ldrb	r2, [r3, #0]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014cc:	1c5a      	adds	r2, r3, #1
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	3b01      	subs	r3, #1
 80014da:	b29a      	uxth	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014e4:	3b01      	subs	r3, #1
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d034      	beq.n	8001560 <HAL_I2C_Mem_Write+0x1c8>
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d130      	bne.n	8001560 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001504:	2200      	movs	r2, #0
 8001506:	2180      	movs	r1, #128	; 0x80
 8001508:	68f8      	ldr	r0, [r7, #12]
 800150a:	f000 fa3f 	bl	800198c <I2C_WaitOnFlagUntilTimeout>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e04d      	b.n	80015b4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800151c:	b29b      	uxth	r3, r3
 800151e:	2bff      	cmp	r3, #255	; 0xff
 8001520:	d90e      	bls.n	8001540 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	22ff      	movs	r2, #255	; 0xff
 8001526:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800152c:	b2da      	uxtb	r2, r3
 800152e:	8979      	ldrh	r1, [r7, #10]
 8001530:	2300      	movs	r3, #0
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001538:	68f8      	ldr	r0, [r7, #12]
 800153a:	f000 fbcf 	bl	8001cdc <I2C_TransferConfig>
 800153e:	e00f      	b.n	8001560 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001544:	b29a      	uxth	r2, r3
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800154e:	b2da      	uxtb	r2, r3
 8001550:	8979      	ldrh	r1, [r7, #10]
 8001552:	2300      	movs	r3, #0
 8001554:	9300      	str	r3, [sp, #0]
 8001556:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800155a:	68f8      	ldr	r0, [r7, #12]
 800155c:	f000 fbbe 	bl	8001cdc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001564:	b29b      	uxth	r3, r3
 8001566:	2b00      	cmp	r3, #0
 8001568:	d19e      	bne.n	80014a8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800156a:	697a      	ldr	r2, [r7, #20]
 800156c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800156e:	68f8      	ldr	r0, [r7, #12]
 8001570:	f000 fa8c 	bl	8001a8c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e01a      	b.n	80015b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2220      	movs	r2, #32
 8001584:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	6859      	ldr	r1, [r3, #4]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	4b0a      	ldr	r3, [pc, #40]	; (80015bc <HAL_I2C_Mem_Write+0x224>)
 8001592:	400b      	ands	r3, r1
 8001594:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2220      	movs	r2, #32
 800159a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	2200      	movs	r2, #0
 80015a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2200      	movs	r2, #0
 80015aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80015ae:	2300      	movs	r3, #0
 80015b0:	e000      	b.n	80015b4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80015b2:	2302      	movs	r3, #2
  }
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3718      	adds	r7, #24
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	fe00e800 	.word	0xfe00e800

080015c0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b088      	sub	sp, #32
 80015c4:	af02      	add	r7, sp, #8
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	4608      	mov	r0, r1
 80015ca:	4611      	mov	r1, r2
 80015cc:	461a      	mov	r2, r3
 80015ce:	4603      	mov	r3, r0
 80015d0:	817b      	strh	r3, [r7, #10]
 80015d2:	460b      	mov	r3, r1
 80015d4:	813b      	strh	r3, [r7, #8]
 80015d6:	4613      	mov	r3, r2
 80015d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b20      	cmp	r3, #32
 80015e4:	f040 80fd 	bne.w	80017e2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80015e8:	6a3b      	ldr	r3, [r7, #32]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d002      	beq.n	80015f4 <HAL_I2C_Mem_Read+0x34>
 80015ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d105      	bne.n	8001600 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015fa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e0f1      	b.n	80017e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001606:	2b01      	cmp	r3, #1
 8001608:	d101      	bne.n	800160e <HAL_I2C_Mem_Read+0x4e>
 800160a:	2302      	movs	r3, #2
 800160c:	e0ea      	b.n	80017e4 <HAL_I2C_Mem_Read+0x224>
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	2201      	movs	r2, #1
 8001612:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001616:	f7ff fbaf 	bl	8000d78 <HAL_GetTick>
 800161a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	2319      	movs	r3, #25
 8001622:	2201      	movs	r2, #1
 8001624:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001628:	68f8      	ldr	r0, [r7, #12]
 800162a:	f000 f9af 	bl	800198c <I2C_WaitOnFlagUntilTimeout>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	e0d5      	b.n	80017e4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2222      	movs	r2, #34	; 0x22
 800163c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	2240      	movs	r2, #64	; 0x40
 8001644:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2200      	movs	r2, #0
 800164c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	6a3a      	ldr	r2, [r7, #32]
 8001652:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001658:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	2200      	movs	r2, #0
 800165e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001660:	88f8      	ldrh	r0, [r7, #6]
 8001662:	893a      	ldrh	r2, [r7, #8]
 8001664:	8979      	ldrh	r1, [r7, #10]
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	9301      	str	r3, [sp, #4]
 800166a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	4603      	mov	r3, r0
 8001670:	68f8      	ldr	r0, [r7, #12]
 8001672:	f000 f913 	bl	800189c <I2C_RequestMemoryRead>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d005      	beq.n	8001688 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e0ad      	b.n	80017e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800168c:	b29b      	uxth	r3, r3
 800168e:	2bff      	cmp	r3, #255	; 0xff
 8001690:	d90e      	bls.n	80016b0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	22ff      	movs	r2, #255	; 0xff
 8001696:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800169c:	b2da      	uxtb	r2, r3
 800169e:	8979      	ldrh	r1, [r7, #10]
 80016a0:	4b52      	ldr	r3, [pc, #328]	; (80017ec <HAL_I2C_Mem_Read+0x22c>)
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80016a8:	68f8      	ldr	r0, [r7, #12]
 80016aa:	f000 fb17 	bl	8001cdc <I2C_TransferConfig>
 80016ae:	e00f      	b.n	80016d0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016b4:	b29a      	uxth	r2, r3
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016be:	b2da      	uxtb	r2, r3
 80016c0:	8979      	ldrh	r1, [r7, #10]
 80016c2:	4b4a      	ldr	r3, [pc, #296]	; (80017ec <HAL_I2C_Mem_Read+0x22c>)
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016ca:	68f8      	ldr	r0, [r7, #12]
 80016cc:	f000 fb06 	bl	8001cdc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	9300      	str	r3, [sp, #0]
 80016d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016d6:	2200      	movs	r2, #0
 80016d8:	2104      	movs	r1, #4
 80016da:	68f8      	ldr	r0, [r7, #12]
 80016dc:	f000 f956 	bl	800198c <I2C_WaitOnFlagUntilTimeout>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e07c      	b.n	80017e4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fc:	1c5a      	adds	r2, r3, #1
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001706:	3b01      	subs	r3, #1
 8001708:	b29a      	uxth	r2, r3
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001712:	b29b      	uxth	r3, r3
 8001714:	3b01      	subs	r3, #1
 8001716:	b29a      	uxth	r2, r3
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001720:	b29b      	uxth	r3, r3
 8001722:	2b00      	cmp	r3, #0
 8001724:	d034      	beq.n	8001790 <HAL_I2C_Mem_Read+0x1d0>
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800172a:	2b00      	cmp	r3, #0
 800172c:	d130      	bne.n	8001790 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001734:	2200      	movs	r2, #0
 8001736:	2180      	movs	r1, #128	; 0x80
 8001738:	68f8      	ldr	r0, [r7, #12]
 800173a:	f000 f927 	bl	800198c <I2C_WaitOnFlagUntilTimeout>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e04d      	b.n	80017e4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800174c:	b29b      	uxth	r3, r3
 800174e:	2bff      	cmp	r3, #255	; 0xff
 8001750:	d90e      	bls.n	8001770 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	22ff      	movs	r2, #255	; 0xff
 8001756:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800175c:	b2da      	uxtb	r2, r3
 800175e:	8979      	ldrh	r1, [r7, #10]
 8001760:	2300      	movs	r3, #0
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001768:	68f8      	ldr	r0, [r7, #12]
 800176a:	f000 fab7 	bl	8001cdc <I2C_TransferConfig>
 800176e:	e00f      	b.n	8001790 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001774:	b29a      	uxth	r2, r3
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800177e:	b2da      	uxtb	r2, r3
 8001780:	8979      	ldrh	r1, [r7, #10]
 8001782:	2300      	movs	r3, #0
 8001784:	9300      	str	r3, [sp, #0]
 8001786:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800178a:	68f8      	ldr	r0, [r7, #12]
 800178c:	f000 faa6 	bl	8001cdc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001794:	b29b      	uxth	r3, r3
 8001796:	2b00      	cmp	r3, #0
 8001798:	d19a      	bne.n	80016d0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800179a:	697a      	ldr	r2, [r7, #20]
 800179c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800179e:	68f8      	ldr	r0, [r7, #12]
 80017a0:	f000 f974 	bl	8001a8c <I2C_WaitOnSTOPFlagUntilTimeout>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e01a      	b.n	80017e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2220      	movs	r2, #32
 80017b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	6859      	ldr	r1, [r3, #4]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4b0b      	ldr	r3, [pc, #44]	; (80017f0 <HAL_I2C_Mem_Read+0x230>)
 80017c2:	400b      	ands	r3, r1
 80017c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	2220      	movs	r2, #32
 80017ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2200      	movs	r2, #0
 80017da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80017de:	2300      	movs	r3, #0
 80017e0:	e000      	b.n	80017e4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80017e2:	2302      	movs	r3, #2
  }
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	80002400 	.word	0x80002400
 80017f0:	fe00e800 	.word	0xfe00e800

080017f4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af02      	add	r7, sp, #8
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	4608      	mov	r0, r1
 80017fe:	4611      	mov	r1, r2
 8001800:	461a      	mov	r2, r3
 8001802:	4603      	mov	r3, r0
 8001804:	817b      	strh	r3, [r7, #10]
 8001806:	460b      	mov	r3, r1
 8001808:	813b      	strh	r3, [r7, #8]
 800180a:	4613      	mov	r3, r2
 800180c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800180e:	88fb      	ldrh	r3, [r7, #6]
 8001810:	b2da      	uxtb	r2, r3
 8001812:	8979      	ldrh	r1, [r7, #10]
 8001814:	4b20      	ldr	r3, [pc, #128]	; (8001898 <I2C_RequestMemoryWrite+0xa4>)
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800181c:	68f8      	ldr	r0, [r7, #12]
 800181e:	f000 fa5d 	bl	8001cdc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001822:	69fa      	ldr	r2, [r7, #28]
 8001824:	69b9      	ldr	r1, [r7, #24]
 8001826:	68f8      	ldr	r0, [r7, #12]
 8001828:	f000 f8f0 	bl	8001a0c <I2C_WaitOnTXISFlagUntilTimeout>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e02c      	b.n	8001890 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001836:	88fb      	ldrh	r3, [r7, #6]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d105      	bne.n	8001848 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800183c:	893b      	ldrh	r3, [r7, #8]
 800183e:	b2da      	uxtb	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	629a      	str	r2, [r3, #40]	; 0x28
 8001846:	e015      	b.n	8001874 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001848:	893b      	ldrh	r3, [r7, #8]
 800184a:	0a1b      	lsrs	r3, r3, #8
 800184c:	b29b      	uxth	r3, r3
 800184e:	b2da      	uxtb	r2, r3
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001856:	69fa      	ldr	r2, [r7, #28]
 8001858:	69b9      	ldr	r1, [r7, #24]
 800185a:	68f8      	ldr	r0, [r7, #12]
 800185c:	f000 f8d6 	bl	8001a0c <I2C_WaitOnTXISFlagUntilTimeout>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e012      	b.n	8001890 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800186a:	893b      	ldrh	r3, [r7, #8]
 800186c:	b2da      	uxtb	r2, r3
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	9300      	str	r3, [sp, #0]
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	2200      	movs	r2, #0
 800187c:	2180      	movs	r1, #128	; 0x80
 800187e:	68f8      	ldr	r0, [r7, #12]
 8001880:	f000 f884 	bl	800198c <I2C_WaitOnFlagUntilTimeout>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e000      	b.n	8001890 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800188e:	2300      	movs	r3, #0
}
 8001890:	4618      	mov	r0, r3
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	80002000 	.word	0x80002000

0800189c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af02      	add	r7, sp, #8
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	4608      	mov	r0, r1
 80018a6:	4611      	mov	r1, r2
 80018a8:	461a      	mov	r2, r3
 80018aa:	4603      	mov	r3, r0
 80018ac:	817b      	strh	r3, [r7, #10]
 80018ae:	460b      	mov	r3, r1
 80018b0:	813b      	strh	r3, [r7, #8]
 80018b2:	4613      	mov	r3, r2
 80018b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80018b6:	88fb      	ldrh	r3, [r7, #6]
 80018b8:	b2da      	uxtb	r2, r3
 80018ba:	8979      	ldrh	r1, [r7, #10]
 80018bc:	4b20      	ldr	r3, [pc, #128]	; (8001940 <I2C_RequestMemoryRead+0xa4>)
 80018be:	9300      	str	r3, [sp, #0]
 80018c0:	2300      	movs	r3, #0
 80018c2:	68f8      	ldr	r0, [r7, #12]
 80018c4:	f000 fa0a 	bl	8001cdc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018c8:	69fa      	ldr	r2, [r7, #28]
 80018ca:	69b9      	ldr	r1, [r7, #24]
 80018cc:	68f8      	ldr	r0, [r7, #12]
 80018ce:	f000 f89d 	bl	8001a0c <I2C_WaitOnTXISFlagUntilTimeout>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e02c      	b.n	8001936 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80018dc:	88fb      	ldrh	r3, [r7, #6]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d105      	bne.n	80018ee <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80018e2:	893b      	ldrh	r3, [r7, #8]
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	629a      	str	r2, [r3, #40]	; 0x28
 80018ec:	e015      	b.n	800191a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80018ee:	893b      	ldrh	r3, [r7, #8]
 80018f0:	0a1b      	lsrs	r3, r3, #8
 80018f2:	b29b      	uxth	r3, r3
 80018f4:	b2da      	uxtb	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018fc:	69fa      	ldr	r2, [r7, #28]
 80018fe:	69b9      	ldr	r1, [r7, #24]
 8001900:	68f8      	ldr	r0, [r7, #12]
 8001902:	f000 f883 	bl	8001a0c <I2C_WaitOnTXISFlagUntilTimeout>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e012      	b.n	8001936 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001910:	893b      	ldrh	r3, [r7, #8]
 8001912:	b2da      	uxtb	r2, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	9300      	str	r3, [sp, #0]
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	2200      	movs	r2, #0
 8001922:	2140      	movs	r1, #64	; 0x40
 8001924:	68f8      	ldr	r0, [r7, #12]
 8001926:	f000 f831 	bl	800198c <I2C_WaitOnFlagUntilTimeout>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e000      	b.n	8001936 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	80002000 	.word	0x80002000

08001944 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	f003 0302 	and.w	r3, r3, #2
 8001956:	2b02      	cmp	r3, #2
 8001958:	d103      	bne.n	8001962 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2200      	movs	r2, #0
 8001960:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	f003 0301 	and.w	r3, r3, #1
 800196c:	2b01      	cmp	r3, #1
 800196e:	d007      	beq.n	8001980 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	699a      	ldr	r2, [r3, #24]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f042 0201 	orr.w	r2, r2, #1
 800197e:	619a      	str	r2, [r3, #24]
  }
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	603b      	str	r3, [r7, #0]
 8001998:	4613      	mov	r3, r2
 800199a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800199c:	e022      	b.n	80019e4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019a4:	d01e      	beq.n	80019e4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019a6:	f7ff f9e7 	bl	8000d78 <HAL_GetTick>
 80019aa:	4602      	mov	r2, r0
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d302      	bcc.n	80019bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d113      	bne.n	80019e4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c0:	f043 0220 	orr.w	r2, r3, #32
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2220      	movs	r2, #32
 80019cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2200      	movs	r2, #0
 80019d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2200      	movs	r2, #0
 80019dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e00f      	b.n	8001a04 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	699a      	ldr	r2, [r3, #24]
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	4013      	ands	r3, r2
 80019ee:	68ba      	ldr	r2, [r7, #8]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	bf0c      	ite	eq
 80019f4:	2301      	moveq	r3, #1
 80019f6:	2300      	movne	r3, #0
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	461a      	mov	r2, r3
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d0cd      	beq.n	800199e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001a18:	e02c      	b.n	8001a74 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	68b9      	ldr	r1, [r7, #8]
 8001a1e:	68f8      	ldr	r0, [r7, #12]
 8001a20:	f000 f870 	bl	8001b04 <I2C_IsErrorOccurred>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e02a      	b.n	8001a84 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a34:	d01e      	beq.n	8001a74 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a36:	f7ff f99f 	bl	8000d78 <HAL_GetTick>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	68ba      	ldr	r2, [r7, #8]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d302      	bcc.n	8001a4c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d113      	bne.n	8001a74 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a50:	f043 0220 	orr.w	r2, r3, #32
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2220      	movs	r2, #32
 8001a5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e007      	b.n	8001a84 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	699b      	ldr	r3, [r3, #24]
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d1cb      	bne.n	8001a1a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3710      	adds	r7, #16
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	60f8      	str	r0, [r7, #12]
 8001a94:	60b9      	str	r1, [r7, #8]
 8001a96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a98:	e028      	b.n	8001aec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	68b9      	ldr	r1, [r7, #8]
 8001a9e:	68f8      	ldr	r0, [r7, #12]
 8001aa0:	f000 f830 	bl	8001b04 <I2C_IsErrorOccurred>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e026      	b.n	8001afc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001aae:	f7ff f963 	bl	8000d78 <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	68ba      	ldr	r2, [r7, #8]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d302      	bcc.n	8001ac4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d113      	bne.n	8001aec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac8:	f043 0220 	orr.w	r2, r3, #32
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2220      	movs	r2, #32
 8001ad4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2200      	movs	r2, #0
 8001adc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e007      	b.n	8001afc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	699b      	ldr	r3, [r3, #24]
 8001af2:	f003 0320 	and.w	r3, r3, #32
 8001af6:	2b20      	cmp	r3, #32
 8001af8:	d1cf      	bne.n	8001a9a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3710      	adds	r7, #16
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	; 0x28
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b10:	2300      	movs	r3, #0
 8001b12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001b26:	69bb      	ldr	r3, [r7, #24]
 8001b28:	f003 0310 	and.w	r3, r3, #16
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d075      	beq.n	8001c1c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2210      	movs	r2, #16
 8001b36:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001b38:	e056      	b.n	8001be8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b40:	d052      	beq.n	8001be8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001b42:	f7ff f919 	bl	8000d78 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	68ba      	ldr	r2, [r7, #8]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d302      	bcc.n	8001b58 <I2C_IsErrorOccurred+0x54>
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d147      	bne.n	8001be8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b62:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b6a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b7a:	d12e      	bne.n	8001bda <I2C_IsErrorOccurred+0xd6>
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001b82:	d02a      	beq.n	8001bda <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8001b84:	7cfb      	ldrb	r3, [r7, #19]
 8001b86:	2b20      	cmp	r3, #32
 8001b88:	d027      	beq.n	8001bda <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b98:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001b9a:	f7ff f8ed 	bl	8000d78 <HAL_GetTick>
 8001b9e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ba0:	e01b      	b.n	8001bda <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001ba2:	f7ff f8e9 	bl	8000d78 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b19      	cmp	r3, #25
 8001bae:	d914      	bls.n	8001bda <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb4:	f043 0220 	orr.w	r2, r3, #32
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2220      	movs	r2, #32
 8001bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	f003 0320 	and.w	r3, r3, #32
 8001be4:	2b20      	cmp	r3, #32
 8001be6:	d1dc      	bne.n	8001ba2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	f003 0320 	and.w	r3, r3, #32
 8001bf2:	2b20      	cmp	r3, #32
 8001bf4:	d003      	beq.n	8001bfe <I2C_IsErrorOccurred+0xfa>
 8001bf6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d09d      	beq.n	8001b3a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001bfe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d103      	bne.n	8001c0e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2220      	movs	r2, #32
 8001c0c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001c0e:	6a3b      	ldr	r3, [r7, #32]
 8001c10:	f043 0304 	orr.w	r3, r3, #4
 8001c14:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d00b      	beq.n	8001c46 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001c2e:	6a3b      	ldr	r3, [r7, #32]
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c3e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d00b      	beq.n	8001c68 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001c50:	6a3b      	ldr	r3, [r7, #32]
 8001c52:	f043 0308 	orr.w	r3, r3, #8
 8001c56:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c60:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d00b      	beq.n	8001c8a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001c72:	6a3b      	ldr	r3, [r7, #32]
 8001c74:	f043 0302 	orr.w	r3, r3, #2
 8001c78:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c82:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8001c8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d01c      	beq.n	8001ccc <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001c92:	68f8      	ldr	r0, [r7, #12]
 8001c94:	f7ff fe56 	bl	8001944 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6859      	ldr	r1, [r3, #4]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	4b0d      	ldr	r3, [pc, #52]	; (8001cd8 <I2C_IsErrorOccurred+0x1d4>)
 8001ca4:	400b      	ands	r3, r1
 8001ca6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001cac:	6a3b      	ldr	r3, [r7, #32]
 8001cae:	431a      	orrs	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2220      	movs	r2, #32
 8001cb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8001ccc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3728      	adds	r7, #40	; 0x28
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	fe00e800 	.word	0xfe00e800

08001cdc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b087      	sub	sp, #28
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	607b      	str	r3, [r7, #4]
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	817b      	strh	r3, [r7, #10]
 8001cea:	4613      	mov	r3, r2
 8001cec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001cee:	897b      	ldrh	r3, [r7, #10]
 8001cf0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001cf4:	7a7b      	ldrb	r3, [r7, #9]
 8001cf6:	041b      	lsls	r3, r3, #16
 8001cf8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001cfc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001d02:	6a3b      	ldr	r3, [r7, #32]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d0a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	685a      	ldr	r2, [r3, #4]
 8001d12:	6a3b      	ldr	r3, [r7, #32]
 8001d14:	0d5b      	lsrs	r3, r3, #21
 8001d16:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001d1a:	4b08      	ldr	r3, [pc, #32]	; (8001d3c <I2C_TransferConfig+0x60>)
 8001d1c:	430b      	orrs	r3, r1
 8001d1e:	43db      	mvns	r3, r3
 8001d20:	ea02 0103 	and.w	r1, r2, r3
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	697a      	ldr	r2, [r7, #20]
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001d2e:	bf00      	nop
 8001d30:	371c      	adds	r7, #28
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	03ff63ff 	.word	0x03ff63ff

08001d40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2b20      	cmp	r3, #32
 8001d54:	d138      	bne.n	8001dc8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d101      	bne.n	8001d64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001d60:	2302      	movs	r3, #2
 8001d62:	e032      	b.n	8001dca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2224      	movs	r2, #36	; 0x24
 8001d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f022 0201 	bic.w	r2, r2, #1
 8001d82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001d92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	6819      	ldr	r1, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	683a      	ldr	r2, [r7, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f042 0201 	orr.w	r2, r2, #1
 8001db2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2220      	movs	r2, #32
 8001db8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	e000      	b.n	8001dca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001dc8:	2302      	movs	r3, #2
  }
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b085      	sub	sp, #20
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
 8001dde:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	2b20      	cmp	r3, #32
 8001dea:	d139      	bne.n	8001e60 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d101      	bne.n	8001dfa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001df6:	2302      	movs	r3, #2
 8001df8:	e033      	b.n	8001e62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2224      	movs	r2, #36	; 0x24
 8001e06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f022 0201 	bic.w	r2, r2, #1
 8001e18:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001e28:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	021b      	lsls	r3, r3, #8
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68fa      	ldr	r2, [r7, #12]
 8001e3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f042 0201 	orr.w	r2, r2, #1
 8001e4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2220      	movs	r2, #32
 8001e50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	e000      	b.n	8001e62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001e60:	2302      	movs	r3, #2
  }
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
	...

08001e70 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e74:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a04      	ldr	r2, [pc, #16]	; (8001e8c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001e7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e7e:	6013      	str	r3, [r2, #0]
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	40007000 	.word	0x40007000

08001e90 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001e94:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <HAL_PWREx_GetVoltageRange+0x18>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	40007000 	.word	0x40007000

08001eac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001eba:	d130      	bne.n	8001f1e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ebc:	4b23      	ldr	r3, [pc, #140]	; (8001f4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001ec4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ec8:	d038      	beq.n	8001f3c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eca:	4b20      	ldr	r3, [pc, #128]	; (8001f4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ed2:	4a1e      	ldr	r2, [pc, #120]	; (8001f4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ed4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ed8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001eda:	4b1d      	ldr	r3, [pc, #116]	; (8001f50 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2232      	movs	r2, #50	; 0x32
 8001ee0:	fb02 f303 	mul.w	r3, r2, r3
 8001ee4:	4a1b      	ldr	r2, [pc, #108]	; (8001f54 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eea:	0c9b      	lsrs	r3, r3, #18
 8001eec:	3301      	adds	r3, #1
 8001eee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ef0:	e002      	b.n	8001ef8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	3b01      	subs	r3, #1
 8001ef6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ef8:	4b14      	ldr	r3, [pc, #80]	; (8001f4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001efa:	695b      	ldr	r3, [r3, #20]
 8001efc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f04:	d102      	bne.n	8001f0c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1f2      	bne.n	8001ef2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f0c:	4b0f      	ldr	r3, [pc, #60]	; (8001f4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f0e:	695b      	ldr	r3, [r3, #20]
 8001f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f18:	d110      	bne.n	8001f3c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e00f      	b.n	8001f3e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f1e:	4b0b      	ldr	r3, [pc, #44]	; (8001f4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f2a:	d007      	beq.n	8001f3c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f2c:	4b07      	ldr	r3, [pc, #28]	; (8001f4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f34:	4a05      	ldr	r2, [pc, #20]	; (8001f4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f3a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3714      	adds	r7, #20
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	40007000 	.word	0x40007000
 8001f50:	20000000 	.word	0x20000000
 8001f54:	431bde83 	.word	0x431bde83

08001f58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b088      	sub	sp, #32
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d102      	bne.n	8001f6c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	f000 bc02 	b.w	8002770 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f6c:	4b96      	ldr	r3, [pc, #600]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f003 030c 	and.w	r3, r3, #12
 8001f74:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f76:	4b94      	ldr	r3, [pc, #592]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	f003 0303 	and.w	r3, r3, #3
 8001f7e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0310 	and.w	r3, r3, #16
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f000 80e4 	beq.w	8002156 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d007      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x4c>
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	2b0c      	cmp	r3, #12
 8001f98:	f040 808b 	bne.w	80020b2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	f040 8087 	bne.w	80020b2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fa4:	4b88      	ldr	r3, [pc, #544]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0302 	and.w	r3, r3, #2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d005      	beq.n	8001fbc <HAL_RCC_OscConfig+0x64>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d101      	bne.n	8001fbc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e3d9      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a1a      	ldr	r2, [r3, #32]
 8001fc0:	4b81      	ldr	r3, [pc, #516]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0308 	and.w	r3, r3, #8
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d004      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x7e>
 8001fcc:	4b7e      	ldr	r3, [pc, #504]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fd4:	e005      	b.n	8001fe2 <HAL_RCC_OscConfig+0x8a>
 8001fd6:	4b7c      	ldr	r3, [pc, #496]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8001fd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fdc:	091b      	lsrs	r3, r3, #4
 8001fde:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d223      	bcs.n	800202e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a1b      	ldr	r3, [r3, #32]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f000 fd54 	bl	8002a98 <RCC_SetFlashLatencyFromMSIRange>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e3ba      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ffa:	4b73      	ldr	r3, [pc, #460]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a72      	ldr	r2, [pc, #456]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002000:	f043 0308 	orr.w	r3, r3, #8
 8002004:	6013      	str	r3, [r2, #0]
 8002006:	4b70      	ldr	r3, [pc, #448]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	496d      	ldr	r1, [pc, #436]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002014:	4313      	orrs	r3, r2
 8002016:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002018:	4b6b      	ldr	r3, [pc, #428]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	69db      	ldr	r3, [r3, #28]
 8002024:	021b      	lsls	r3, r3, #8
 8002026:	4968      	ldr	r1, [pc, #416]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002028:	4313      	orrs	r3, r2
 800202a:	604b      	str	r3, [r1, #4]
 800202c:	e025      	b.n	800207a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800202e:	4b66      	ldr	r3, [pc, #408]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a65      	ldr	r2, [pc, #404]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002034:	f043 0308 	orr.w	r3, r3, #8
 8002038:	6013      	str	r3, [r2, #0]
 800203a:	4b63      	ldr	r3, [pc, #396]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a1b      	ldr	r3, [r3, #32]
 8002046:	4960      	ldr	r1, [pc, #384]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002048:	4313      	orrs	r3, r2
 800204a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800204c:	4b5e      	ldr	r3, [pc, #376]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	69db      	ldr	r3, [r3, #28]
 8002058:	021b      	lsls	r3, r3, #8
 800205a:	495b      	ldr	r1, [pc, #364]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 800205c:	4313      	orrs	r3, r2
 800205e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d109      	bne.n	800207a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6a1b      	ldr	r3, [r3, #32]
 800206a:	4618      	mov	r0, r3
 800206c:	f000 fd14 	bl	8002a98 <RCC_SetFlashLatencyFromMSIRange>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e37a      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800207a:	f000 fc81 	bl	8002980 <HAL_RCC_GetSysClockFreq>
 800207e:	4602      	mov	r2, r0
 8002080:	4b51      	ldr	r3, [pc, #324]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	091b      	lsrs	r3, r3, #4
 8002086:	f003 030f 	and.w	r3, r3, #15
 800208a:	4950      	ldr	r1, [pc, #320]	; (80021cc <HAL_RCC_OscConfig+0x274>)
 800208c:	5ccb      	ldrb	r3, [r1, r3]
 800208e:	f003 031f 	and.w	r3, r3, #31
 8002092:	fa22 f303 	lsr.w	r3, r2, r3
 8002096:	4a4e      	ldr	r2, [pc, #312]	; (80021d0 <HAL_RCC_OscConfig+0x278>)
 8002098:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800209a:	4b4e      	ldr	r3, [pc, #312]	; (80021d4 <HAL_RCC_OscConfig+0x27c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4618      	mov	r0, r3
 80020a0:	f7fe fe1a 	bl	8000cd8 <HAL_InitTick>
 80020a4:	4603      	mov	r3, r0
 80020a6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d052      	beq.n	8002154 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	e35e      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d032      	beq.n	8002120 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020ba:	4b43      	ldr	r3, [pc, #268]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a42      	ldr	r2, [pc, #264]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020c6:	f7fe fe57 	bl	8000d78 <HAL_GetTick>
 80020ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020cc:	e008      	b.n	80020e0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020ce:	f7fe fe53 	bl	8000d78 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d901      	bls.n	80020e0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e347      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020e0:	4b39      	ldr	r3, [pc, #228]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0f0      	beq.n	80020ce <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020ec:	4b36      	ldr	r3, [pc, #216]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a35      	ldr	r2, [pc, #212]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 80020f2:	f043 0308 	orr.w	r3, r3, #8
 80020f6:	6013      	str	r3, [r2, #0]
 80020f8:	4b33      	ldr	r3, [pc, #204]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	4930      	ldr	r1, [pc, #192]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002106:	4313      	orrs	r3, r2
 8002108:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800210a:	4b2f      	ldr	r3, [pc, #188]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	021b      	lsls	r3, r3, #8
 8002118:	492b      	ldr	r1, [pc, #172]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 800211a:	4313      	orrs	r3, r2
 800211c:	604b      	str	r3, [r1, #4]
 800211e:	e01a      	b.n	8002156 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002120:	4b29      	ldr	r3, [pc, #164]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a28      	ldr	r2, [pc, #160]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002126:	f023 0301 	bic.w	r3, r3, #1
 800212a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800212c:	f7fe fe24 	bl	8000d78 <HAL_GetTick>
 8002130:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002132:	e008      	b.n	8002146 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002134:	f7fe fe20 	bl	8000d78 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b02      	cmp	r3, #2
 8002140:	d901      	bls.n	8002146 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e314      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002146:	4b20      	ldr	r3, [pc, #128]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d1f0      	bne.n	8002134 <HAL_RCC_OscConfig+0x1dc>
 8002152:	e000      	b.n	8002156 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002154:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b00      	cmp	r3, #0
 8002160:	d073      	beq.n	800224a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	2b08      	cmp	r3, #8
 8002166:	d005      	beq.n	8002174 <HAL_RCC_OscConfig+0x21c>
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	2b0c      	cmp	r3, #12
 800216c:	d10e      	bne.n	800218c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	2b03      	cmp	r3, #3
 8002172:	d10b      	bne.n	800218c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002174:	4b14      	ldr	r3, [pc, #80]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d063      	beq.n	8002248 <HAL_RCC_OscConfig+0x2f0>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d15f      	bne.n	8002248 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e2f1      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002194:	d106      	bne.n	80021a4 <HAL_RCC_OscConfig+0x24c>
 8002196:	4b0c      	ldr	r3, [pc, #48]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a0b      	ldr	r2, [pc, #44]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 800219c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021a0:	6013      	str	r3, [r2, #0]
 80021a2:	e025      	b.n	80021f0 <HAL_RCC_OscConfig+0x298>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021ac:	d114      	bne.n	80021d8 <HAL_RCC_OscConfig+0x280>
 80021ae:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a05      	ldr	r2, [pc, #20]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 80021b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021b8:	6013      	str	r3, [r2, #0]
 80021ba:	4b03      	ldr	r3, [pc, #12]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a02      	ldr	r2, [pc, #8]	; (80021c8 <HAL_RCC_OscConfig+0x270>)
 80021c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021c4:	6013      	str	r3, [r2, #0]
 80021c6:	e013      	b.n	80021f0 <HAL_RCC_OscConfig+0x298>
 80021c8:	40021000 	.word	0x40021000
 80021cc:	0800423c 	.word	0x0800423c
 80021d0:	20000000 	.word	0x20000000
 80021d4:	20000004 	.word	0x20000004
 80021d8:	4ba0      	ldr	r3, [pc, #640]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a9f      	ldr	r2, [pc, #636]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80021de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021e2:	6013      	str	r3, [r2, #0]
 80021e4:	4b9d      	ldr	r3, [pc, #628]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a9c      	ldr	r2, [pc, #624]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80021ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d013      	beq.n	8002220 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f8:	f7fe fdbe 	bl	8000d78 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002200:	f7fe fdba 	bl	8000d78 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b64      	cmp	r3, #100	; 0x64
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e2ae      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002212:	4b92      	ldr	r3, [pc, #584]	; (800245c <HAL_RCC_OscConfig+0x504>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0f0      	beq.n	8002200 <HAL_RCC_OscConfig+0x2a8>
 800221e:	e014      	b.n	800224a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002220:	f7fe fdaa 	bl	8000d78 <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002228:	f7fe fda6 	bl	8000d78 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b64      	cmp	r3, #100	; 0x64
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e29a      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800223a:	4b88      	ldr	r3, [pc, #544]	; (800245c <HAL_RCC_OscConfig+0x504>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d1f0      	bne.n	8002228 <HAL_RCC_OscConfig+0x2d0>
 8002246:	e000      	b.n	800224a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002248:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d060      	beq.n	8002318 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	2b04      	cmp	r3, #4
 800225a:	d005      	beq.n	8002268 <HAL_RCC_OscConfig+0x310>
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	2b0c      	cmp	r3, #12
 8002260:	d119      	bne.n	8002296 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	2b02      	cmp	r3, #2
 8002266:	d116      	bne.n	8002296 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002268:	4b7c      	ldr	r3, [pc, #496]	; (800245c <HAL_RCC_OscConfig+0x504>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002270:	2b00      	cmp	r3, #0
 8002272:	d005      	beq.n	8002280 <HAL_RCC_OscConfig+0x328>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d101      	bne.n	8002280 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e277      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002280:	4b76      	ldr	r3, [pc, #472]	; (800245c <HAL_RCC_OscConfig+0x504>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	691b      	ldr	r3, [r3, #16]
 800228c:	061b      	lsls	r3, r3, #24
 800228e:	4973      	ldr	r1, [pc, #460]	; (800245c <HAL_RCC_OscConfig+0x504>)
 8002290:	4313      	orrs	r3, r2
 8002292:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002294:	e040      	b.n	8002318 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d023      	beq.n	80022e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800229e:	4b6f      	ldr	r3, [pc, #444]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a6e      	ldr	r2, [pc, #440]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80022a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022aa:	f7fe fd65 	bl	8000d78 <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022b2:	f7fe fd61 	bl	8000d78 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e255      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022c4:	4b65      	ldr	r3, [pc, #404]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d0f0      	beq.n	80022b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d0:	4b62      	ldr	r3, [pc, #392]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	061b      	lsls	r3, r3, #24
 80022de:	495f      	ldr	r1, [pc, #380]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	604b      	str	r3, [r1, #4]
 80022e4:	e018      	b.n	8002318 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022e6:	4b5d      	ldr	r3, [pc, #372]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a5c      	ldr	r2, [pc, #368]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80022ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f2:	f7fe fd41 	bl	8000d78 <HAL_GetTick>
 80022f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022f8:	e008      	b.n	800230c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022fa:	f7fe fd3d 	bl	8000d78 <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	2b02      	cmp	r3, #2
 8002306:	d901      	bls.n	800230c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e231      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800230c:	4b53      	ldr	r3, [pc, #332]	; (800245c <HAL_RCC_OscConfig+0x504>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002314:	2b00      	cmp	r3, #0
 8002316:	d1f0      	bne.n	80022fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0308 	and.w	r3, r3, #8
 8002320:	2b00      	cmp	r3, #0
 8002322:	d03c      	beq.n	800239e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	695b      	ldr	r3, [r3, #20]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d01c      	beq.n	8002366 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800232c:	4b4b      	ldr	r3, [pc, #300]	; (800245c <HAL_RCC_OscConfig+0x504>)
 800232e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002332:	4a4a      	ldr	r2, [pc, #296]	; (800245c <HAL_RCC_OscConfig+0x504>)
 8002334:	f043 0301 	orr.w	r3, r3, #1
 8002338:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800233c:	f7fe fd1c 	bl	8000d78 <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002344:	f7fe fd18 	bl	8000d78 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e20c      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002356:	4b41      	ldr	r3, [pc, #260]	; (800245c <HAL_RCC_OscConfig+0x504>)
 8002358:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d0ef      	beq.n	8002344 <HAL_RCC_OscConfig+0x3ec>
 8002364:	e01b      	b.n	800239e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002366:	4b3d      	ldr	r3, [pc, #244]	; (800245c <HAL_RCC_OscConfig+0x504>)
 8002368:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800236c:	4a3b      	ldr	r2, [pc, #236]	; (800245c <HAL_RCC_OscConfig+0x504>)
 800236e:	f023 0301 	bic.w	r3, r3, #1
 8002372:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002376:	f7fe fcff 	bl	8000d78 <HAL_GetTick>
 800237a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800237c:	e008      	b.n	8002390 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800237e:	f7fe fcfb 	bl	8000d78 <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	2b02      	cmp	r3, #2
 800238a:	d901      	bls.n	8002390 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e1ef      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002390:	4b32      	ldr	r3, [pc, #200]	; (800245c <HAL_RCC_OscConfig+0x504>)
 8002392:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1ef      	bne.n	800237e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0304 	and.w	r3, r3, #4
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	f000 80a6 	beq.w	80024f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ac:	2300      	movs	r3, #0
 80023ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80023b0:	4b2a      	ldr	r3, [pc, #168]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80023b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d10d      	bne.n	80023d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023bc:	4b27      	ldr	r3, [pc, #156]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80023be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023c0:	4a26      	ldr	r2, [pc, #152]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80023c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023c6:	6593      	str	r3, [r2, #88]	; 0x58
 80023c8:	4b24      	ldr	r3, [pc, #144]	; (800245c <HAL_RCC_OscConfig+0x504>)
 80023ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d0:	60bb      	str	r3, [r7, #8]
 80023d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023d4:	2301      	movs	r3, #1
 80023d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023d8:	4b21      	ldr	r3, [pc, #132]	; (8002460 <HAL_RCC_OscConfig+0x508>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d118      	bne.n	8002416 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023e4:	4b1e      	ldr	r3, [pc, #120]	; (8002460 <HAL_RCC_OscConfig+0x508>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a1d      	ldr	r2, [pc, #116]	; (8002460 <HAL_RCC_OscConfig+0x508>)
 80023ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023f0:	f7fe fcc2 	bl	8000d78 <HAL_GetTick>
 80023f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023f8:	f7fe fcbe 	bl	8000d78 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b02      	cmp	r3, #2
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e1b2      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800240a:	4b15      	ldr	r3, [pc, #84]	; (8002460 <HAL_RCC_OscConfig+0x508>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002412:	2b00      	cmp	r3, #0
 8002414:	d0f0      	beq.n	80023f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d108      	bne.n	8002430 <HAL_RCC_OscConfig+0x4d8>
 800241e:	4b0f      	ldr	r3, [pc, #60]	; (800245c <HAL_RCC_OscConfig+0x504>)
 8002420:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002424:	4a0d      	ldr	r2, [pc, #52]	; (800245c <HAL_RCC_OscConfig+0x504>)
 8002426:	f043 0301 	orr.w	r3, r3, #1
 800242a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800242e:	e029      	b.n	8002484 <HAL_RCC_OscConfig+0x52c>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	2b05      	cmp	r3, #5
 8002436:	d115      	bne.n	8002464 <HAL_RCC_OscConfig+0x50c>
 8002438:	4b08      	ldr	r3, [pc, #32]	; (800245c <HAL_RCC_OscConfig+0x504>)
 800243a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800243e:	4a07      	ldr	r2, [pc, #28]	; (800245c <HAL_RCC_OscConfig+0x504>)
 8002440:	f043 0304 	orr.w	r3, r3, #4
 8002444:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002448:	4b04      	ldr	r3, [pc, #16]	; (800245c <HAL_RCC_OscConfig+0x504>)
 800244a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800244e:	4a03      	ldr	r2, [pc, #12]	; (800245c <HAL_RCC_OscConfig+0x504>)
 8002450:	f043 0301 	orr.w	r3, r3, #1
 8002454:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002458:	e014      	b.n	8002484 <HAL_RCC_OscConfig+0x52c>
 800245a:	bf00      	nop
 800245c:	40021000 	.word	0x40021000
 8002460:	40007000 	.word	0x40007000
 8002464:	4b9a      	ldr	r3, [pc, #616]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 8002466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800246a:	4a99      	ldr	r2, [pc, #612]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 800246c:	f023 0301 	bic.w	r3, r3, #1
 8002470:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002474:	4b96      	ldr	r3, [pc, #600]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 8002476:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800247a:	4a95      	ldr	r2, [pc, #596]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 800247c:	f023 0304 	bic.w	r3, r3, #4
 8002480:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d016      	beq.n	80024ba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800248c:	f7fe fc74 	bl	8000d78 <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002492:	e00a      	b.n	80024aa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002494:	f7fe fc70 	bl	8000d78 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	f241 3288 	movw	r2, #5000	; 0x1388
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e162      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024aa:	4b89      	ldr	r3, [pc, #548]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 80024ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024b0:	f003 0302 	and.w	r3, r3, #2
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d0ed      	beq.n	8002494 <HAL_RCC_OscConfig+0x53c>
 80024b8:	e015      	b.n	80024e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ba:	f7fe fc5d 	bl	8000d78 <HAL_GetTick>
 80024be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024c0:	e00a      	b.n	80024d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024c2:	f7fe fc59 	bl	8000d78 <HAL_GetTick>
 80024c6:	4602      	mov	r2, r0
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d901      	bls.n	80024d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e14b      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024d8:	4b7d      	ldr	r3, [pc, #500]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 80024da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024de:	f003 0302 	and.w	r3, r3, #2
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d1ed      	bne.n	80024c2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024e6:	7ffb      	ldrb	r3, [r7, #31]
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d105      	bne.n	80024f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024ec:	4b78      	ldr	r3, [pc, #480]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 80024ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024f0:	4a77      	ldr	r2, [pc, #476]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 80024f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024f6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0320 	and.w	r3, r3, #32
 8002500:	2b00      	cmp	r3, #0
 8002502:	d03c      	beq.n	800257e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002508:	2b00      	cmp	r3, #0
 800250a:	d01c      	beq.n	8002546 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800250c:	4b70      	ldr	r3, [pc, #448]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 800250e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002512:	4a6f      	ldr	r2, [pc, #444]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 8002514:	f043 0301 	orr.w	r3, r3, #1
 8002518:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800251c:	f7fe fc2c 	bl	8000d78 <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002522:	e008      	b.n	8002536 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002524:	f7fe fc28 	bl	8000d78 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b02      	cmp	r3, #2
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e11c      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002536:	4b66      	ldr	r3, [pc, #408]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 8002538:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800253c:	f003 0302 	and.w	r3, r3, #2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d0ef      	beq.n	8002524 <HAL_RCC_OscConfig+0x5cc>
 8002544:	e01b      	b.n	800257e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002546:	4b62      	ldr	r3, [pc, #392]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 8002548:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800254c:	4a60      	ldr	r2, [pc, #384]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 800254e:	f023 0301 	bic.w	r3, r3, #1
 8002552:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002556:	f7fe fc0f 	bl	8000d78 <HAL_GetTick>
 800255a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800255c:	e008      	b.n	8002570 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800255e:	f7fe fc0b 	bl	8000d78 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	2b02      	cmp	r3, #2
 800256a:	d901      	bls.n	8002570 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e0ff      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002570:	4b57      	ldr	r3, [pc, #348]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 8002572:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1ef      	bne.n	800255e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002582:	2b00      	cmp	r3, #0
 8002584:	f000 80f3 	beq.w	800276e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800258c:	2b02      	cmp	r3, #2
 800258e:	f040 80c9 	bne.w	8002724 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002592:	4b4f      	ldr	r3, [pc, #316]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	f003 0203 	and.w	r2, r3, #3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d12c      	bne.n	8002600 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b0:	3b01      	subs	r3, #1
 80025b2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d123      	bne.n	8002600 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d11b      	bne.n	8002600 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025d2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d113      	bne.n	8002600 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025e2:	085b      	lsrs	r3, r3, #1
 80025e4:	3b01      	subs	r3, #1
 80025e6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d109      	bne.n	8002600 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f6:	085b      	lsrs	r3, r3, #1
 80025f8:	3b01      	subs	r3, #1
 80025fa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d06b      	beq.n	80026d8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	2b0c      	cmp	r3, #12
 8002604:	d062      	beq.n	80026cc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002606:	4b32      	ldr	r3, [pc, #200]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e0ac      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002616:	4b2e      	ldr	r3, [pc, #184]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a2d      	ldr	r2, [pc, #180]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 800261c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002620:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002622:	f7fe fba9 	bl	8000d78 <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002628:	e008      	b.n	800263c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800262a:	f7fe fba5 	bl	8000d78 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d901      	bls.n	800263c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e099      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800263c:	4b24      	ldr	r3, [pc, #144]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d1f0      	bne.n	800262a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002648:	4b21      	ldr	r3, [pc, #132]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 800264a:	68da      	ldr	r2, [r3, #12]
 800264c:	4b21      	ldr	r3, [pc, #132]	; (80026d4 <HAL_RCC_OscConfig+0x77c>)
 800264e:	4013      	ands	r3, r2
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002658:	3a01      	subs	r2, #1
 800265a:	0112      	lsls	r2, r2, #4
 800265c:	4311      	orrs	r1, r2
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002662:	0212      	lsls	r2, r2, #8
 8002664:	4311      	orrs	r1, r2
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800266a:	0852      	lsrs	r2, r2, #1
 800266c:	3a01      	subs	r2, #1
 800266e:	0552      	lsls	r2, r2, #21
 8002670:	4311      	orrs	r1, r2
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002676:	0852      	lsrs	r2, r2, #1
 8002678:	3a01      	subs	r2, #1
 800267a:	0652      	lsls	r2, r2, #25
 800267c:	4311      	orrs	r1, r2
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002682:	06d2      	lsls	r2, r2, #27
 8002684:	430a      	orrs	r2, r1
 8002686:	4912      	ldr	r1, [pc, #72]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 8002688:	4313      	orrs	r3, r2
 800268a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800268c:	4b10      	ldr	r3, [pc, #64]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a0f      	ldr	r2, [pc, #60]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 8002692:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002696:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002698:	4b0d      	ldr	r3, [pc, #52]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	4a0c      	ldr	r2, [pc, #48]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 800269e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80026a4:	f7fe fb68 	bl	8000d78 <HAL_GetTick>
 80026a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026aa:	e008      	b.n	80026be <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ac:	f7fe fb64 	bl	8000d78 <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d901      	bls.n	80026be <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e058      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026be:	4b04      	ldr	r3, [pc, #16]	; (80026d0 <HAL_RCC_OscConfig+0x778>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d0f0      	beq.n	80026ac <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026ca:	e050      	b.n	800276e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e04f      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
 80026d0:	40021000 	.word	0x40021000
 80026d4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026d8:	4b27      	ldr	r3, [pc, #156]	; (8002778 <HAL_RCC_OscConfig+0x820>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d144      	bne.n	800276e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80026e4:	4b24      	ldr	r3, [pc, #144]	; (8002778 <HAL_RCC_OscConfig+0x820>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a23      	ldr	r2, [pc, #140]	; (8002778 <HAL_RCC_OscConfig+0x820>)
 80026ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026f0:	4b21      	ldr	r3, [pc, #132]	; (8002778 <HAL_RCC_OscConfig+0x820>)
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	4a20      	ldr	r2, [pc, #128]	; (8002778 <HAL_RCC_OscConfig+0x820>)
 80026f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80026fc:	f7fe fb3c 	bl	8000d78 <HAL_GetTick>
 8002700:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002704:	f7fe fb38 	bl	8000d78 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e02c      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002716:	4b18      	ldr	r3, [pc, #96]	; (8002778 <HAL_RCC_OscConfig+0x820>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d0f0      	beq.n	8002704 <HAL_RCC_OscConfig+0x7ac>
 8002722:	e024      	b.n	800276e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	2b0c      	cmp	r3, #12
 8002728:	d01f      	beq.n	800276a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800272a:	4b13      	ldr	r3, [pc, #76]	; (8002778 <HAL_RCC_OscConfig+0x820>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a12      	ldr	r2, [pc, #72]	; (8002778 <HAL_RCC_OscConfig+0x820>)
 8002730:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002734:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002736:	f7fe fb1f 	bl	8000d78 <HAL_GetTick>
 800273a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800273c:	e008      	b.n	8002750 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800273e:	f7fe fb1b 	bl	8000d78 <HAL_GetTick>
 8002742:	4602      	mov	r2, r0
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	2b02      	cmp	r3, #2
 800274a:	d901      	bls.n	8002750 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e00f      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002750:	4b09      	ldr	r3, [pc, #36]	; (8002778 <HAL_RCC_OscConfig+0x820>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d1f0      	bne.n	800273e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800275c:	4b06      	ldr	r3, [pc, #24]	; (8002778 <HAL_RCC_OscConfig+0x820>)
 800275e:	68da      	ldr	r2, [r3, #12]
 8002760:	4905      	ldr	r1, [pc, #20]	; (8002778 <HAL_RCC_OscConfig+0x820>)
 8002762:	4b06      	ldr	r3, [pc, #24]	; (800277c <HAL_RCC_OscConfig+0x824>)
 8002764:	4013      	ands	r3, r2
 8002766:	60cb      	str	r3, [r1, #12]
 8002768:	e001      	b.n	800276e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e000      	b.n	8002770 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3720      	adds	r7, #32
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	40021000 	.word	0x40021000
 800277c:	feeefffc 	.word	0xfeeefffc

08002780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d101      	bne.n	8002794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e0e7      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002794:	4b75      	ldr	r3, [pc, #468]	; (800296c <HAL_RCC_ClockConfig+0x1ec>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0307 	and.w	r3, r3, #7
 800279c:	683a      	ldr	r2, [r7, #0]
 800279e:	429a      	cmp	r2, r3
 80027a0:	d910      	bls.n	80027c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027a2:	4b72      	ldr	r3, [pc, #456]	; (800296c <HAL_RCC_ClockConfig+0x1ec>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f023 0207 	bic.w	r2, r3, #7
 80027aa:	4970      	ldr	r1, [pc, #448]	; (800296c <HAL_RCC_ClockConfig+0x1ec>)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027b2:	4b6e      	ldr	r3, [pc, #440]	; (800296c <HAL_RCC_ClockConfig+0x1ec>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0307 	and.w	r3, r3, #7
 80027ba:	683a      	ldr	r2, [r7, #0]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d001      	beq.n	80027c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e0cf      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0302 	and.w	r3, r3, #2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d010      	beq.n	80027f2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	4b66      	ldr	r3, [pc, #408]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027dc:	429a      	cmp	r2, r3
 80027de:	d908      	bls.n	80027f2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027e0:	4b63      	ldr	r3, [pc, #396]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	4960      	ldr	r1, [pc, #384]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d04c      	beq.n	8002898 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b03      	cmp	r3, #3
 8002804:	d107      	bne.n	8002816 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002806:	4b5a      	ldr	r3, [pc, #360]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d121      	bne.n	8002856 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e0a6      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	2b02      	cmp	r3, #2
 800281c:	d107      	bne.n	800282e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800281e:	4b54      	ldr	r3, [pc, #336]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d115      	bne.n	8002856 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e09a      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d107      	bne.n	8002846 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002836:	4b4e      	ldr	r3, [pc, #312]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0302 	and.w	r3, r3, #2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d109      	bne.n	8002856 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e08e      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002846:	4b4a      	ldr	r3, [pc, #296]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e086      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002856:	4b46      	ldr	r3, [pc, #280]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f023 0203 	bic.w	r2, r3, #3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	4943      	ldr	r1, [pc, #268]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 8002864:	4313      	orrs	r3, r2
 8002866:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002868:	f7fe fa86 	bl	8000d78 <HAL_GetTick>
 800286c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800286e:	e00a      	b.n	8002886 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002870:	f7fe fa82 	bl	8000d78 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	f241 3288 	movw	r2, #5000	; 0x1388
 800287e:	4293      	cmp	r3, r2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e06e      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002886:	4b3a      	ldr	r3, [pc, #232]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f003 020c 	and.w	r2, r3, #12
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	429a      	cmp	r2, r3
 8002896:	d1eb      	bne.n	8002870 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d010      	beq.n	80028c6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689a      	ldr	r2, [r3, #8]
 80028a8:	4b31      	ldr	r3, [pc, #196]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d208      	bcs.n	80028c6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028b4:	4b2e      	ldr	r3, [pc, #184]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	492b      	ldr	r1, [pc, #172]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 80028c2:	4313      	orrs	r3, r2
 80028c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028c6:	4b29      	ldr	r3, [pc, #164]	; (800296c <HAL_RCC_ClockConfig+0x1ec>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0307 	and.w	r3, r3, #7
 80028ce:	683a      	ldr	r2, [r7, #0]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d210      	bcs.n	80028f6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028d4:	4b25      	ldr	r3, [pc, #148]	; (800296c <HAL_RCC_ClockConfig+0x1ec>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f023 0207 	bic.w	r2, r3, #7
 80028dc:	4923      	ldr	r1, [pc, #140]	; (800296c <HAL_RCC_ClockConfig+0x1ec>)
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028e4:	4b21      	ldr	r3, [pc, #132]	; (800296c <HAL_RCC_ClockConfig+0x1ec>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d001      	beq.n	80028f6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e036      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0304 	and.w	r3, r3, #4
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d008      	beq.n	8002914 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002902:	4b1b      	ldr	r3, [pc, #108]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	4918      	ldr	r1, [pc, #96]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 8002910:	4313      	orrs	r3, r2
 8002912:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0308 	and.w	r3, r3, #8
 800291c:	2b00      	cmp	r3, #0
 800291e:	d009      	beq.n	8002934 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002920:	4b13      	ldr	r3, [pc, #76]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	691b      	ldr	r3, [r3, #16]
 800292c:	00db      	lsls	r3, r3, #3
 800292e:	4910      	ldr	r1, [pc, #64]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 8002930:	4313      	orrs	r3, r2
 8002932:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002934:	f000 f824 	bl	8002980 <HAL_RCC_GetSysClockFreq>
 8002938:	4602      	mov	r2, r0
 800293a:	4b0d      	ldr	r3, [pc, #52]	; (8002970 <HAL_RCC_ClockConfig+0x1f0>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	091b      	lsrs	r3, r3, #4
 8002940:	f003 030f 	and.w	r3, r3, #15
 8002944:	490b      	ldr	r1, [pc, #44]	; (8002974 <HAL_RCC_ClockConfig+0x1f4>)
 8002946:	5ccb      	ldrb	r3, [r1, r3]
 8002948:	f003 031f 	and.w	r3, r3, #31
 800294c:	fa22 f303 	lsr.w	r3, r2, r3
 8002950:	4a09      	ldr	r2, [pc, #36]	; (8002978 <HAL_RCC_ClockConfig+0x1f8>)
 8002952:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002954:	4b09      	ldr	r3, [pc, #36]	; (800297c <HAL_RCC_ClockConfig+0x1fc>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f7fe f9bd 	bl	8000cd8 <HAL_InitTick>
 800295e:	4603      	mov	r3, r0
 8002960:	72fb      	strb	r3, [r7, #11]

  return status;
 8002962:	7afb      	ldrb	r3, [r7, #11]
}
 8002964:	4618      	mov	r0, r3
 8002966:	3710      	adds	r7, #16
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	40022000 	.word	0x40022000
 8002970:	40021000 	.word	0x40021000
 8002974:	0800423c 	.word	0x0800423c
 8002978:	20000000 	.word	0x20000000
 800297c:	20000004 	.word	0x20000004

08002980 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002980:	b480      	push	{r7}
 8002982:	b089      	sub	sp, #36	; 0x24
 8002984:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002986:	2300      	movs	r3, #0
 8002988:	61fb      	str	r3, [r7, #28]
 800298a:	2300      	movs	r3, #0
 800298c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800298e:	4b3e      	ldr	r3, [pc, #248]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f003 030c 	and.w	r3, r3, #12
 8002996:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002998:	4b3b      	ldr	r3, [pc, #236]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x108>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	f003 0303 	and.w	r3, r3, #3
 80029a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d005      	beq.n	80029b4 <HAL_RCC_GetSysClockFreq+0x34>
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	2b0c      	cmp	r3, #12
 80029ac:	d121      	bne.n	80029f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d11e      	bne.n	80029f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80029b4:	4b34      	ldr	r3, [pc, #208]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x108>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0308 	and.w	r3, r3, #8
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d107      	bne.n	80029d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80029c0:	4b31      	ldr	r3, [pc, #196]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x108>)
 80029c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029c6:	0a1b      	lsrs	r3, r3, #8
 80029c8:	f003 030f 	and.w	r3, r3, #15
 80029cc:	61fb      	str	r3, [r7, #28]
 80029ce:	e005      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80029d0:	4b2d      	ldr	r3, [pc, #180]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x108>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	091b      	lsrs	r3, r3, #4
 80029d6:	f003 030f 	and.w	r3, r3, #15
 80029da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80029dc:	4a2b      	ldr	r2, [pc, #172]	; (8002a8c <HAL_RCC_GetSysClockFreq+0x10c>)
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d10d      	bne.n	8002a08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029f0:	e00a      	b.n	8002a08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	2b04      	cmp	r3, #4
 80029f6:	d102      	bne.n	80029fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80029f8:	4b25      	ldr	r3, [pc, #148]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x110>)
 80029fa:	61bb      	str	r3, [r7, #24]
 80029fc:	e004      	b.n	8002a08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	2b08      	cmp	r3, #8
 8002a02:	d101      	bne.n	8002a08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a04:	4b23      	ldr	r3, [pc, #140]	; (8002a94 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	2b0c      	cmp	r3, #12
 8002a0c:	d134      	bne.n	8002a78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a0e:	4b1e      	ldr	r3, [pc, #120]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	f003 0303 	and.w	r3, r3, #3
 8002a16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d003      	beq.n	8002a26 <HAL_RCC_GetSysClockFreq+0xa6>
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	2b03      	cmp	r3, #3
 8002a22:	d003      	beq.n	8002a2c <HAL_RCC_GetSysClockFreq+0xac>
 8002a24:	e005      	b.n	8002a32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002a26:	4b1a      	ldr	r3, [pc, #104]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a28:	617b      	str	r3, [r7, #20]
      break;
 8002a2a:	e005      	b.n	8002a38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002a2c:	4b19      	ldr	r3, [pc, #100]	; (8002a94 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a2e:	617b      	str	r3, [r7, #20]
      break;
 8002a30:	e002      	b.n	8002a38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	617b      	str	r3, [r7, #20]
      break;
 8002a36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a38:	4b13      	ldr	r3, [pc, #76]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	091b      	lsrs	r3, r3, #4
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	3301      	adds	r3, #1
 8002a44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002a46:	4b10      	ldr	r3, [pc, #64]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	0a1b      	lsrs	r3, r3, #8
 8002a4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a50:	697a      	ldr	r2, [r7, #20]
 8002a52:	fb03 f202 	mul.w	r2, r3, r2
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a5e:	4b0a      	ldr	r3, [pc, #40]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	0e5b      	lsrs	r3, r3, #25
 8002a64:	f003 0303 	and.w	r3, r3, #3
 8002a68:	3301      	adds	r3, #1
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a78:	69bb      	ldr	r3, [r7, #24]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3724      	adds	r7, #36	; 0x24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	0800424c 	.word	0x0800424c
 8002a90:	00f42400 	.word	0x00f42400
 8002a94:	007a1200 	.word	0x007a1200

08002a98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002aa4:	4b2a      	ldr	r3, [pc, #168]	; (8002b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ab0:	f7ff f9ee 	bl	8001e90 <HAL_PWREx_GetVoltageRange>
 8002ab4:	6178      	str	r0, [r7, #20]
 8002ab6:	e014      	b.n	8002ae2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ab8:	4b25      	ldr	r3, [pc, #148]	; (8002b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002abc:	4a24      	ldr	r2, [pc, #144]	; (8002b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002abe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ac2:	6593      	str	r3, [r2, #88]	; 0x58
 8002ac4:	4b22      	ldr	r3, [pc, #136]	; (8002b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002acc:	60fb      	str	r3, [r7, #12]
 8002ace:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002ad0:	f7ff f9de 	bl	8001e90 <HAL_PWREx_GetVoltageRange>
 8002ad4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002ad6:	4b1e      	ldr	r3, [pc, #120]	; (8002b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ada:	4a1d      	ldr	r2, [pc, #116]	; (8002b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002adc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ae0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ae8:	d10b      	bne.n	8002b02 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2b80      	cmp	r3, #128	; 0x80
 8002aee:	d919      	bls.n	8002b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2ba0      	cmp	r3, #160	; 0xa0
 8002af4:	d902      	bls.n	8002afc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002af6:	2302      	movs	r3, #2
 8002af8:	613b      	str	r3, [r7, #16]
 8002afa:	e013      	b.n	8002b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002afc:	2301      	movs	r3, #1
 8002afe:	613b      	str	r3, [r7, #16]
 8002b00:	e010      	b.n	8002b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2b80      	cmp	r3, #128	; 0x80
 8002b06:	d902      	bls.n	8002b0e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002b08:	2303      	movs	r3, #3
 8002b0a:	613b      	str	r3, [r7, #16]
 8002b0c:	e00a      	b.n	8002b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2b80      	cmp	r3, #128	; 0x80
 8002b12:	d102      	bne.n	8002b1a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b14:	2302      	movs	r3, #2
 8002b16:	613b      	str	r3, [r7, #16]
 8002b18:	e004      	b.n	8002b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b70      	cmp	r3, #112	; 0x70
 8002b1e:	d101      	bne.n	8002b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b20:	2301      	movs	r3, #1
 8002b22:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b24:	4b0b      	ldr	r3, [pc, #44]	; (8002b54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f023 0207 	bic.w	r2, r3, #7
 8002b2c:	4909      	ldr	r1, [pc, #36]	; (8002b54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002b34:	4b07      	ldr	r3, [pc, #28]	; (8002b54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0307 	and.w	r3, r3, #7
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d001      	beq.n	8002b46 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e000      	b.n	8002b48 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002b46:	2300      	movs	r3, #0
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3718      	adds	r7, #24
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	40021000 	.word	0x40021000
 8002b54:	40022000 	.word	0x40022000

08002b58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b60:	2300      	movs	r3, #0
 8002b62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b64:	2300      	movs	r3, #0
 8002b66:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d031      	beq.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b78:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b7c:	d01a      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002b7e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b82:	d814      	bhi.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d009      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002b88:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002b8c:	d10f      	bne.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002b8e:	4b5d      	ldr	r3, [pc, #372]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	4a5c      	ldr	r2, [pc, #368]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b98:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b9a:	e00c      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3304      	adds	r3, #4
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f000 f9de 	bl	8002f64 <RCCEx_PLLSAI1_Config>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bac:	e003      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	74fb      	strb	r3, [r7, #19]
      break;
 8002bb2:	e000      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002bb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bb6:	7cfb      	ldrb	r3, [r7, #19]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d10b      	bne.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bbc:	4b51      	ldr	r3, [pc, #324]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bc2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bca:	494e      	ldr	r1, [pc, #312]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002bd2:	e001      	b.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bd4:	7cfb      	ldrb	r3, [r7, #19]
 8002bd6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f000 809e 	beq.w	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002be6:	2300      	movs	r3, #0
 8002be8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002bea:	4b46      	ldr	r3, [pc, #280]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e000      	b.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d00d      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c00:	4b40      	ldr	r3, [pc, #256]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c04:	4a3f      	ldr	r2, [pc, #252]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c0a:	6593      	str	r3, [r2, #88]	; 0x58
 8002c0c:	4b3d      	ldr	r3, [pc, #244]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c14:	60bb      	str	r3, [r7, #8]
 8002c16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c1c:	4b3a      	ldr	r3, [pc, #232]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a39      	ldr	r2, [pc, #228]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002c22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c26:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c28:	f7fe f8a6 	bl	8000d78 <HAL_GetTick>
 8002c2c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c2e:	e009      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c30:	f7fe f8a2 	bl	8000d78 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d902      	bls.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	74fb      	strb	r3, [r7, #19]
        break;
 8002c42:	e005      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c44:	4b30      	ldr	r3, [pc, #192]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d0ef      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002c50:	7cfb      	ldrb	r3, [r7, #19]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d15a      	bne.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c56:	4b2b      	ldr	r3, [pc, #172]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c60:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d01e      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c6c:	697a      	ldr	r2, [r7, #20]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d019      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c72:	4b24      	ldr	r3, [pc, #144]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c7c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c7e:	4b21      	ldr	r3, [pc, #132]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c84:	4a1f      	ldr	r2, [pc, #124]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c8e:	4b1d      	ldr	r3, [pc, #116]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c94:	4a1b      	ldr	r2, [pc, #108]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c9e:	4a19      	ldr	r2, [pc, #100]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d016      	beq.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb0:	f7fe f862 	bl	8000d78 <HAL_GetTick>
 8002cb4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cb6:	e00b      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb8:	f7fe f85e 	bl	8000d78 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d902      	bls.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	74fb      	strb	r3, [r7, #19]
            break;
 8002cce:	e006      	b.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cd0:	4b0c      	ldr	r3, [pc, #48]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d0ec      	beq.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002cde:	7cfb      	ldrb	r3, [r7, #19]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d10b      	bne.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ce4:	4b07      	ldr	r3, [pc, #28]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cf2:	4904      	ldr	r1, [pc, #16]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002cfa:	e009      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002cfc:	7cfb      	ldrb	r3, [r7, #19]
 8002cfe:	74bb      	strb	r3, [r7, #18]
 8002d00:	e006      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002d02:	bf00      	nop
 8002d04:	40021000 	.word	0x40021000
 8002d08:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d0c:	7cfb      	ldrb	r3, [r7, #19]
 8002d0e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d10:	7c7b      	ldrb	r3, [r7, #17]
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d105      	bne.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d16:	4b8a      	ldr	r3, [pc, #552]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d1a:	4a89      	ldr	r2, [pc, #548]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d20:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d00a      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d2e:	4b84      	ldr	r3, [pc, #528]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d34:	f023 0203 	bic.w	r2, r3, #3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	4980      	ldr	r1, [pc, #512]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d00a      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d50:	4b7b      	ldr	r3, [pc, #492]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d56:	f023 020c 	bic.w	r2, r3, #12
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5e:	4978      	ldr	r1, [pc, #480]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0320 	and.w	r3, r3, #32
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d00a      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d72:	4b73      	ldr	r3, [pc, #460]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d78:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d80:	496f      	ldr	r1, [pc, #444]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00a      	beq.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d94:	4b6a      	ldr	r3, [pc, #424]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d9a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002da2:	4967      	ldr	r1, [pc, #412]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002da4:	4313      	orrs	r3, r2
 8002da6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d00a      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002db6:	4b62      	ldr	r3, [pc, #392]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dbc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc4:	495e      	ldr	r1, [pc, #376]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00a      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002dd8:	4b59      	ldr	r3, [pc, #356]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dde:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de6:	4956      	ldr	r1, [pc, #344]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00a      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002dfa:	4b51      	ldr	r3, [pc, #324]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e00:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e08:	494d      	ldr	r1, [pc, #308]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d028      	beq.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e1c:	4b48      	ldr	r3, [pc, #288]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e22:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2a:	4945      	ldr	r1, [pc, #276]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e3a:	d106      	bne.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e3c:	4b40      	ldr	r3, [pc, #256]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	4a3f      	ldr	r2, [pc, #252]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e46:	60d3      	str	r3, [r2, #12]
 8002e48:	e011      	b.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e52:	d10c      	bne.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	3304      	adds	r3, #4
 8002e58:	2101      	movs	r1, #1
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f000 f882 	bl	8002f64 <RCCEx_PLLSAI1_Config>
 8002e60:	4603      	mov	r3, r0
 8002e62:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002e64:	7cfb      	ldrb	r3, [r7, #19]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8002e6a:	7cfb      	ldrb	r3, [r7, #19]
 8002e6c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d028      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e7a:	4b31      	ldr	r3, [pc, #196]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e80:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e88:	492d      	ldr	r1, [pc, #180]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e94:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e98:	d106      	bne.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e9a:	4b29      	ldr	r3, [pc, #164]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e9c:	68db      	ldr	r3, [r3, #12]
 8002e9e:	4a28      	ldr	r2, [pc, #160]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ea0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ea4:	60d3      	str	r3, [r2, #12]
 8002ea6:	e011      	b.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002eb0:	d10c      	bne.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	3304      	adds	r3, #4
 8002eb6:	2101      	movs	r1, #1
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f000 f853 	bl	8002f64 <RCCEx_PLLSAI1_Config>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ec2:	7cfb      	ldrb	r3, [r7, #19]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8002ec8:	7cfb      	ldrb	r3, [r7, #19]
 8002eca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d01c      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ed8:	4b19      	ldr	r3, [pc, #100]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ede:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ee6:	4916      	ldr	r1, [pc, #88]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ef2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ef6:	d10c      	bne.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	3304      	adds	r3, #4
 8002efc:	2102      	movs	r1, #2
 8002efe:	4618      	mov	r0, r3
 8002f00:	f000 f830 	bl	8002f64 <RCCEx_PLLSAI1_Config>
 8002f04:	4603      	mov	r3, r0
 8002f06:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f08:	7cfb      	ldrb	r3, [r7, #19]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8002f0e:	7cfb      	ldrb	r3, [r7, #19]
 8002f10:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00a      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002f1e:	4b08      	ldr	r3, [pc, #32]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f24:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f2c:	4904      	ldr	r1, [pc, #16]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002f34:	7cbb      	ldrb	r3, [r7, #18]
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3718      	adds	r7, #24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	40021000 	.word	0x40021000

08002f44 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002f48:	4b05      	ldr	r3, [pc, #20]	; (8002f60 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a04      	ldr	r2, [pc, #16]	; (8002f60 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002f4e:	f043 0304 	orr.w	r3, r3, #4
 8002f52:	6013      	str	r3, [r2, #0]
}
 8002f54:	bf00      	nop
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	40021000 	.word	0x40021000

08002f64 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f72:	4b74      	ldr	r3, [pc, #464]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	f003 0303 	and.w	r3, r3, #3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d018      	beq.n	8002fb0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002f7e:	4b71      	ldr	r3, [pc, #452]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	f003 0203 	and.w	r2, r3, #3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d10d      	bne.n	8002faa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
       ||
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d009      	beq.n	8002faa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f96:	4b6b      	ldr	r3, [pc, #428]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	091b      	lsrs	r3, r3, #4
 8002f9c:	f003 0307 	and.w	r3, r3, #7
 8002fa0:	1c5a      	adds	r2, r3, #1
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
       ||
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d047      	beq.n	800303a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	73fb      	strb	r3, [r7, #15]
 8002fae:	e044      	b.n	800303a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2b03      	cmp	r3, #3
 8002fb6:	d018      	beq.n	8002fea <RCCEx_PLLSAI1_Config+0x86>
 8002fb8:	2b03      	cmp	r3, #3
 8002fba:	d825      	bhi.n	8003008 <RCCEx_PLLSAI1_Config+0xa4>
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d002      	beq.n	8002fc6 <RCCEx_PLLSAI1_Config+0x62>
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d009      	beq.n	8002fd8 <RCCEx_PLLSAI1_Config+0x74>
 8002fc4:	e020      	b.n	8003008 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002fc6:	4b5f      	ldr	r3, [pc, #380]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0302 	and.w	r3, r3, #2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d11d      	bne.n	800300e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fd6:	e01a      	b.n	800300e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002fd8:	4b5a      	ldr	r3, [pc, #360]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d116      	bne.n	8003012 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fe8:	e013      	b.n	8003012 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002fea:	4b56      	ldr	r3, [pc, #344]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d10f      	bne.n	8003016 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002ff6:	4b53      	ldr	r3, [pc, #332]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d109      	bne.n	8003016 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003006:	e006      	b.n	8003016 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	73fb      	strb	r3, [r7, #15]
      break;
 800300c:	e004      	b.n	8003018 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800300e:	bf00      	nop
 8003010:	e002      	b.n	8003018 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003012:	bf00      	nop
 8003014:	e000      	b.n	8003018 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003016:	bf00      	nop
    }

    if(status == HAL_OK)
 8003018:	7bfb      	ldrb	r3, [r7, #15]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d10d      	bne.n	800303a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800301e:	4b49      	ldr	r3, [pc, #292]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6819      	ldr	r1, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	3b01      	subs	r3, #1
 8003030:	011b      	lsls	r3, r3, #4
 8003032:	430b      	orrs	r3, r1
 8003034:	4943      	ldr	r1, [pc, #268]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003036:	4313      	orrs	r3, r2
 8003038:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800303a:	7bfb      	ldrb	r3, [r7, #15]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d17c      	bne.n	800313a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003040:	4b40      	ldr	r3, [pc, #256]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a3f      	ldr	r2, [pc, #252]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003046:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800304a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800304c:	f7fd fe94 	bl	8000d78 <HAL_GetTick>
 8003050:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003052:	e009      	b.n	8003068 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003054:	f7fd fe90 	bl	8000d78 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b02      	cmp	r3, #2
 8003060:	d902      	bls.n	8003068 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	73fb      	strb	r3, [r7, #15]
        break;
 8003066:	e005      	b.n	8003074 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003068:	4b36      	ldr	r3, [pc, #216]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d1ef      	bne.n	8003054 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003074:	7bfb      	ldrb	r3, [r7, #15]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d15f      	bne.n	800313a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d110      	bne.n	80030a2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003080:	4b30      	ldr	r3, [pc, #192]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003088:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6892      	ldr	r2, [r2, #8]
 8003090:	0211      	lsls	r1, r2, #8
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	68d2      	ldr	r2, [r2, #12]
 8003096:	06d2      	lsls	r2, r2, #27
 8003098:	430a      	orrs	r2, r1
 800309a:	492a      	ldr	r1, [pc, #168]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800309c:	4313      	orrs	r3, r2
 800309e:	610b      	str	r3, [r1, #16]
 80030a0:	e027      	b.n	80030f2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d112      	bne.n	80030ce <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030a8:	4b26      	ldr	r3, [pc, #152]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80030b0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6892      	ldr	r2, [r2, #8]
 80030b8:	0211      	lsls	r1, r2, #8
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	6912      	ldr	r2, [r2, #16]
 80030be:	0852      	lsrs	r2, r2, #1
 80030c0:	3a01      	subs	r2, #1
 80030c2:	0552      	lsls	r2, r2, #21
 80030c4:	430a      	orrs	r2, r1
 80030c6:	491f      	ldr	r1, [pc, #124]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	610b      	str	r3, [r1, #16]
 80030cc:	e011      	b.n	80030f2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030ce:	4b1d      	ldr	r3, [pc, #116]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030d0:	691b      	ldr	r3, [r3, #16]
 80030d2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80030d6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	6892      	ldr	r2, [r2, #8]
 80030de:	0211      	lsls	r1, r2, #8
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	6952      	ldr	r2, [r2, #20]
 80030e4:	0852      	lsrs	r2, r2, #1
 80030e6:	3a01      	subs	r2, #1
 80030e8:	0652      	lsls	r2, r2, #25
 80030ea:	430a      	orrs	r2, r1
 80030ec:	4915      	ldr	r1, [pc, #84]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80030f2:	4b14      	ldr	r3, [pc, #80]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a13      	ldr	r2, [pc, #76]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030f8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80030fc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030fe:	f7fd fe3b 	bl	8000d78 <HAL_GetTick>
 8003102:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003104:	e009      	b.n	800311a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003106:	f7fd fe37 	bl	8000d78 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	2b02      	cmp	r3, #2
 8003112:	d902      	bls.n	800311a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	73fb      	strb	r3, [r7, #15]
          break;
 8003118:	e005      	b.n	8003126 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800311a:	4b0a      	ldr	r3, [pc, #40]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d0ef      	beq.n	8003106 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003126:	7bfb      	ldrb	r3, [r7, #15]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d106      	bne.n	800313a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800312c:	4b05      	ldr	r3, [pc, #20]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800312e:	691a      	ldr	r2, [r3, #16]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	699b      	ldr	r3, [r3, #24]
 8003134:	4903      	ldr	r1, [pc, #12]	; (8003144 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003136:	4313      	orrs	r3, r2
 8003138:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800313a:	7bfb      	ldrb	r3, [r7, #15]
}
 800313c:	4618      	mov	r0, r3
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	40021000 	.word	0x40021000

08003148 <__errno>:
 8003148:	4b01      	ldr	r3, [pc, #4]	; (8003150 <__errno+0x8>)
 800314a:	6818      	ldr	r0, [r3, #0]
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	2000000c 	.word	0x2000000c

08003154 <__libc_init_array>:
 8003154:	b570      	push	{r4, r5, r6, lr}
 8003156:	4d0d      	ldr	r5, [pc, #52]	; (800318c <__libc_init_array+0x38>)
 8003158:	4c0d      	ldr	r4, [pc, #52]	; (8003190 <__libc_init_array+0x3c>)
 800315a:	1b64      	subs	r4, r4, r5
 800315c:	10a4      	asrs	r4, r4, #2
 800315e:	2600      	movs	r6, #0
 8003160:	42a6      	cmp	r6, r4
 8003162:	d109      	bne.n	8003178 <__libc_init_array+0x24>
 8003164:	4d0b      	ldr	r5, [pc, #44]	; (8003194 <__libc_init_array+0x40>)
 8003166:	4c0c      	ldr	r4, [pc, #48]	; (8003198 <__libc_init_array+0x44>)
 8003168:	f000 fc8e 	bl	8003a88 <_init>
 800316c:	1b64      	subs	r4, r4, r5
 800316e:	10a4      	asrs	r4, r4, #2
 8003170:	2600      	movs	r6, #0
 8003172:	42a6      	cmp	r6, r4
 8003174:	d105      	bne.n	8003182 <__libc_init_array+0x2e>
 8003176:	bd70      	pop	{r4, r5, r6, pc}
 8003178:	f855 3b04 	ldr.w	r3, [r5], #4
 800317c:	4798      	blx	r3
 800317e:	3601      	adds	r6, #1
 8003180:	e7ee      	b.n	8003160 <__libc_init_array+0xc>
 8003182:	f855 3b04 	ldr.w	r3, [r5], #4
 8003186:	4798      	blx	r3
 8003188:	3601      	adds	r6, #1
 800318a:	e7f2      	b.n	8003172 <__libc_init_array+0x1e>
 800318c:	080042b0 	.word	0x080042b0
 8003190:	080042b0 	.word	0x080042b0
 8003194:	080042b0 	.word	0x080042b0
 8003198:	080042b4 	.word	0x080042b4

0800319c <memcpy>:
 800319c:	440a      	add	r2, r1
 800319e:	4291      	cmp	r1, r2
 80031a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80031a4:	d100      	bne.n	80031a8 <memcpy+0xc>
 80031a6:	4770      	bx	lr
 80031a8:	b510      	push	{r4, lr}
 80031aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031b2:	4291      	cmp	r1, r2
 80031b4:	d1f9      	bne.n	80031aa <memcpy+0xe>
 80031b6:	bd10      	pop	{r4, pc}

080031b8 <memset>:
 80031b8:	4402      	add	r2, r0
 80031ba:	4603      	mov	r3, r0
 80031bc:	4293      	cmp	r3, r2
 80031be:	d100      	bne.n	80031c2 <memset+0xa>
 80031c0:	4770      	bx	lr
 80031c2:	f803 1b01 	strb.w	r1, [r3], #1
 80031c6:	e7f9      	b.n	80031bc <memset+0x4>

080031c8 <siprintf>:
 80031c8:	b40e      	push	{r1, r2, r3}
 80031ca:	b500      	push	{lr}
 80031cc:	b09c      	sub	sp, #112	; 0x70
 80031ce:	ab1d      	add	r3, sp, #116	; 0x74
 80031d0:	9002      	str	r0, [sp, #8]
 80031d2:	9006      	str	r0, [sp, #24]
 80031d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80031d8:	4809      	ldr	r0, [pc, #36]	; (8003200 <siprintf+0x38>)
 80031da:	9107      	str	r1, [sp, #28]
 80031dc:	9104      	str	r1, [sp, #16]
 80031de:	4909      	ldr	r1, [pc, #36]	; (8003204 <siprintf+0x3c>)
 80031e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80031e4:	9105      	str	r1, [sp, #20]
 80031e6:	6800      	ldr	r0, [r0, #0]
 80031e8:	9301      	str	r3, [sp, #4]
 80031ea:	a902      	add	r1, sp, #8
 80031ec:	f000 f868 	bl	80032c0 <_svfiprintf_r>
 80031f0:	9b02      	ldr	r3, [sp, #8]
 80031f2:	2200      	movs	r2, #0
 80031f4:	701a      	strb	r2, [r3, #0]
 80031f6:	b01c      	add	sp, #112	; 0x70
 80031f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80031fc:	b003      	add	sp, #12
 80031fe:	4770      	bx	lr
 8003200:	2000000c 	.word	0x2000000c
 8003204:	ffff0208 	.word	0xffff0208

08003208 <__ssputs_r>:
 8003208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800320c:	688e      	ldr	r6, [r1, #8]
 800320e:	429e      	cmp	r6, r3
 8003210:	4682      	mov	sl, r0
 8003212:	460c      	mov	r4, r1
 8003214:	4690      	mov	r8, r2
 8003216:	461f      	mov	r7, r3
 8003218:	d838      	bhi.n	800328c <__ssputs_r+0x84>
 800321a:	898a      	ldrh	r2, [r1, #12]
 800321c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003220:	d032      	beq.n	8003288 <__ssputs_r+0x80>
 8003222:	6825      	ldr	r5, [r4, #0]
 8003224:	6909      	ldr	r1, [r1, #16]
 8003226:	eba5 0901 	sub.w	r9, r5, r1
 800322a:	6965      	ldr	r5, [r4, #20]
 800322c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003230:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003234:	3301      	adds	r3, #1
 8003236:	444b      	add	r3, r9
 8003238:	106d      	asrs	r5, r5, #1
 800323a:	429d      	cmp	r5, r3
 800323c:	bf38      	it	cc
 800323e:	461d      	movcc	r5, r3
 8003240:	0553      	lsls	r3, r2, #21
 8003242:	d531      	bpl.n	80032a8 <__ssputs_r+0xa0>
 8003244:	4629      	mov	r1, r5
 8003246:	f000 fb55 	bl	80038f4 <_malloc_r>
 800324a:	4606      	mov	r6, r0
 800324c:	b950      	cbnz	r0, 8003264 <__ssputs_r+0x5c>
 800324e:	230c      	movs	r3, #12
 8003250:	f8ca 3000 	str.w	r3, [sl]
 8003254:	89a3      	ldrh	r3, [r4, #12]
 8003256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800325a:	81a3      	strh	r3, [r4, #12]
 800325c:	f04f 30ff 	mov.w	r0, #4294967295
 8003260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003264:	6921      	ldr	r1, [r4, #16]
 8003266:	464a      	mov	r2, r9
 8003268:	f7ff ff98 	bl	800319c <memcpy>
 800326c:	89a3      	ldrh	r3, [r4, #12]
 800326e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003276:	81a3      	strh	r3, [r4, #12]
 8003278:	6126      	str	r6, [r4, #16]
 800327a:	6165      	str	r5, [r4, #20]
 800327c:	444e      	add	r6, r9
 800327e:	eba5 0509 	sub.w	r5, r5, r9
 8003282:	6026      	str	r6, [r4, #0]
 8003284:	60a5      	str	r5, [r4, #8]
 8003286:	463e      	mov	r6, r7
 8003288:	42be      	cmp	r6, r7
 800328a:	d900      	bls.n	800328e <__ssputs_r+0x86>
 800328c:	463e      	mov	r6, r7
 800328e:	6820      	ldr	r0, [r4, #0]
 8003290:	4632      	mov	r2, r6
 8003292:	4641      	mov	r1, r8
 8003294:	f000 faa8 	bl	80037e8 <memmove>
 8003298:	68a3      	ldr	r3, [r4, #8]
 800329a:	1b9b      	subs	r3, r3, r6
 800329c:	60a3      	str	r3, [r4, #8]
 800329e:	6823      	ldr	r3, [r4, #0]
 80032a0:	4433      	add	r3, r6
 80032a2:	6023      	str	r3, [r4, #0]
 80032a4:	2000      	movs	r0, #0
 80032a6:	e7db      	b.n	8003260 <__ssputs_r+0x58>
 80032a8:	462a      	mov	r2, r5
 80032aa:	f000 fb97 	bl	80039dc <_realloc_r>
 80032ae:	4606      	mov	r6, r0
 80032b0:	2800      	cmp	r0, #0
 80032b2:	d1e1      	bne.n	8003278 <__ssputs_r+0x70>
 80032b4:	6921      	ldr	r1, [r4, #16]
 80032b6:	4650      	mov	r0, sl
 80032b8:	f000 fab0 	bl	800381c <_free_r>
 80032bc:	e7c7      	b.n	800324e <__ssputs_r+0x46>
	...

080032c0 <_svfiprintf_r>:
 80032c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032c4:	4698      	mov	r8, r3
 80032c6:	898b      	ldrh	r3, [r1, #12]
 80032c8:	061b      	lsls	r3, r3, #24
 80032ca:	b09d      	sub	sp, #116	; 0x74
 80032cc:	4607      	mov	r7, r0
 80032ce:	460d      	mov	r5, r1
 80032d0:	4614      	mov	r4, r2
 80032d2:	d50e      	bpl.n	80032f2 <_svfiprintf_r+0x32>
 80032d4:	690b      	ldr	r3, [r1, #16]
 80032d6:	b963      	cbnz	r3, 80032f2 <_svfiprintf_r+0x32>
 80032d8:	2140      	movs	r1, #64	; 0x40
 80032da:	f000 fb0b 	bl	80038f4 <_malloc_r>
 80032de:	6028      	str	r0, [r5, #0]
 80032e0:	6128      	str	r0, [r5, #16]
 80032e2:	b920      	cbnz	r0, 80032ee <_svfiprintf_r+0x2e>
 80032e4:	230c      	movs	r3, #12
 80032e6:	603b      	str	r3, [r7, #0]
 80032e8:	f04f 30ff 	mov.w	r0, #4294967295
 80032ec:	e0d1      	b.n	8003492 <_svfiprintf_r+0x1d2>
 80032ee:	2340      	movs	r3, #64	; 0x40
 80032f0:	616b      	str	r3, [r5, #20]
 80032f2:	2300      	movs	r3, #0
 80032f4:	9309      	str	r3, [sp, #36]	; 0x24
 80032f6:	2320      	movs	r3, #32
 80032f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80032fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8003300:	2330      	movs	r3, #48	; 0x30
 8003302:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80034ac <_svfiprintf_r+0x1ec>
 8003306:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800330a:	f04f 0901 	mov.w	r9, #1
 800330e:	4623      	mov	r3, r4
 8003310:	469a      	mov	sl, r3
 8003312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003316:	b10a      	cbz	r2, 800331c <_svfiprintf_r+0x5c>
 8003318:	2a25      	cmp	r2, #37	; 0x25
 800331a:	d1f9      	bne.n	8003310 <_svfiprintf_r+0x50>
 800331c:	ebba 0b04 	subs.w	fp, sl, r4
 8003320:	d00b      	beq.n	800333a <_svfiprintf_r+0x7a>
 8003322:	465b      	mov	r3, fp
 8003324:	4622      	mov	r2, r4
 8003326:	4629      	mov	r1, r5
 8003328:	4638      	mov	r0, r7
 800332a:	f7ff ff6d 	bl	8003208 <__ssputs_r>
 800332e:	3001      	adds	r0, #1
 8003330:	f000 80aa 	beq.w	8003488 <_svfiprintf_r+0x1c8>
 8003334:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003336:	445a      	add	r2, fp
 8003338:	9209      	str	r2, [sp, #36]	; 0x24
 800333a:	f89a 3000 	ldrb.w	r3, [sl]
 800333e:	2b00      	cmp	r3, #0
 8003340:	f000 80a2 	beq.w	8003488 <_svfiprintf_r+0x1c8>
 8003344:	2300      	movs	r3, #0
 8003346:	f04f 32ff 	mov.w	r2, #4294967295
 800334a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800334e:	f10a 0a01 	add.w	sl, sl, #1
 8003352:	9304      	str	r3, [sp, #16]
 8003354:	9307      	str	r3, [sp, #28]
 8003356:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800335a:	931a      	str	r3, [sp, #104]	; 0x68
 800335c:	4654      	mov	r4, sl
 800335e:	2205      	movs	r2, #5
 8003360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003364:	4851      	ldr	r0, [pc, #324]	; (80034ac <_svfiprintf_r+0x1ec>)
 8003366:	f7fc ff33 	bl	80001d0 <memchr>
 800336a:	9a04      	ldr	r2, [sp, #16]
 800336c:	b9d8      	cbnz	r0, 80033a6 <_svfiprintf_r+0xe6>
 800336e:	06d0      	lsls	r0, r2, #27
 8003370:	bf44      	itt	mi
 8003372:	2320      	movmi	r3, #32
 8003374:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003378:	0711      	lsls	r1, r2, #28
 800337a:	bf44      	itt	mi
 800337c:	232b      	movmi	r3, #43	; 0x2b
 800337e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003382:	f89a 3000 	ldrb.w	r3, [sl]
 8003386:	2b2a      	cmp	r3, #42	; 0x2a
 8003388:	d015      	beq.n	80033b6 <_svfiprintf_r+0xf6>
 800338a:	9a07      	ldr	r2, [sp, #28]
 800338c:	4654      	mov	r4, sl
 800338e:	2000      	movs	r0, #0
 8003390:	f04f 0c0a 	mov.w	ip, #10
 8003394:	4621      	mov	r1, r4
 8003396:	f811 3b01 	ldrb.w	r3, [r1], #1
 800339a:	3b30      	subs	r3, #48	; 0x30
 800339c:	2b09      	cmp	r3, #9
 800339e:	d94e      	bls.n	800343e <_svfiprintf_r+0x17e>
 80033a0:	b1b0      	cbz	r0, 80033d0 <_svfiprintf_r+0x110>
 80033a2:	9207      	str	r2, [sp, #28]
 80033a4:	e014      	b.n	80033d0 <_svfiprintf_r+0x110>
 80033a6:	eba0 0308 	sub.w	r3, r0, r8
 80033aa:	fa09 f303 	lsl.w	r3, r9, r3
 80033ae:	4313      	orrs	r3, r2
 80033b0:	9304      	str	r3, [sp, #16]
 80033b2:	46a2      	mov	sl, r4
 80033b4:	e7d2      	b.n	800335c <_svfiprintf_r+0x9c>
 80033b6:	9b03      	ldr	r3, [sp, #12]
 80033b8:	1d19      	adds	r1, r3, #4
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	9103      	str	r1, [sp, #12]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	bfbb      	ittet	lt
 80033c2:	425b      	neglt	r3, r3
 80033c4:	f042 0202 	orrlt.w	r2, r2, #2
 80033c8:	9307      	strge	r3, [sp, #28]
 80033ca:	9307      	strlt	r3, [sp, #28]
 80033cc:	bfb8      	it	lt
 80033ce:	9204      	strlt	r2, [sp, #16]
 80033d0:	7823      	ldrb	r3, [r4, #0]
 80033d2:	2b2e      	cmp	r3, #46	; 0x2e
 80033d4:	d10c      	bne.n	80033f0 <_svfiprintf_r+0x130>
 80033d6:	7863      	ldrb	r3, [r4, #1]
 80033d8:	2b2a      	cmp	r3, #42	; 0x2a
 80033da:	d135      	bne.n	8003448 <_svfiprintf_r+0x188>
 80033dc:	9b03      	ldr	r3, [sp, #12]
 80033de:	1d1a      	adds	r2, r3, #4
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	9203      	str	r2, [sp, #12]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	bfb8      	it	lt
 80033e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80033ec:	3402      	adds	r4, #2
 80033ee:	9305      	str	r3, [sp, #20]
 80033f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80034bc <_svfiprintf_r+0x1fc>
 80033f4:	7821      	ldrb	r1, [r4, #0]
 80033f6:	2203      	movs	r2, #3
 80033f8:	4650      	mov	r0, sl
 80033fa:	f7fc fee9 	bl	80001d0 <memchr>
 80033fe:	b140      	cbz	r0, 8003412 <_svfiprintf_r+0x152>
 8003400:	2340      	movs	r3, #64	; 0x40
 8003402:	eba0 000a 	sub.w	r0, r0, sl
 8003406:	fa03 f000 	lsl.w	r0, r3, r0
 800340a:	9b04      	ldr	r3, [sp, #16]
 800340c:	4303      	orrs	r3, r0
 800340e:	3401      	adds	r4, #1
 8003410:	9304      	str	r3, [sp, #16]
 8003412:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003416:	4826      	ldr	r0, [pc, #152]	; (80034b0 <_svfiprintf_r+0x1f0>)
 8003418:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800341c:	2206      	movs	r2, #6
 800341e:	f7fc fed7 	bl	80001d0 <memchr>
 8003422:	2800      	cmp	r0, #0
 8003424:	d038      	beq.n	8003498 <_svfiprintf_r+0x1d8>
 8003426:	4b23      	ldr	r3, [pc, #140]	; (80034b4 <_svfiprintf_r+0x1f4>)
 8003428:	bb1b      	cbnz	r3, 8003472 <_svfiprintf_r+0x1b2>
 800342a:	9b03      	ldr	r3, [sp, #12]
 800342c:	3307      	adds	r3, #7
 800342e:	f023 0307 	bic.w	r3, r3, #7
 8003432:	3308      	adds	r3, #8
 8003434:	9303      	str	r3, [sp, #12]
 8003436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003438:	4433      	add	r3, r6
 800343a:	9309      	str	r3, [sp, #36]	; 0x24
 800343c:	e767      	b.n	800330e <_svfiprintf_r+0x4e>
 800343e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003442:	460c      	mov	r4, r1
 8003444:	2001      	movs	r0, #1
 8003446:	e7a5      	b.n	8003394 <_svfiprintf_r+0xd4>
 8003448:	2300      	movs	r3, #0
 800344a:	3401      	adds	r4, #1
 800344c:	9305      	str	r3, [sp, #20]
 800344e:	4619      	mov	r1, r3
 8003450:	f04f 0c0a 	mov.w	ip, #10
 8003454:	4620      	mov	r0, r4
 8003456:	f810 2b01 	ldrb.w	r2, [r0], #1
 800345a:	3a30      	subs	r2, #48	; 0x30
 800345c:	2a09      	cmp	r2, #9
 800345e:	d903      	bls.n	8003468 <_svfiprintf_r+0x1a8>
 8003460:	2b00      	cmp	r3, #0
 8003462:	d0c5      	beq.n	80033f0 <_svfiprintf_r+0x130>
 8003464:	9105      	str	r1, [sp, #20]
 8003466:	e7c3      	b.n	80033f0 <_svfiprintf_r+0x130>
 8003468:	fb0c 2101 	mla	r1, ip, r1, r2
 800346c:	4604      	mov	r4, r0
 800346e:	2301      	movs	r3, #1
 8003470:	e7f0      	b.n	8003454 <_svfiprintf_r+0x194>
 8003472:	ab03      	add	r3, sp, #12
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	462a      	mov	r2, r5
 8003478:	4b0f      	ldr	r3, [pc, #60]	; (80034b8 <_svfiprintf_r+0x1f8>)
 800347a:	a904      	add	r1, sp, #16
 800347c:	4638      	mov	r0, r7
 800347e:	f3af 8000 	nop.w
 8003482:	1c42      	adds	r2, r0, #1
 8003484:	4606      	mov	r6, r0
 8003486:	d1d6      	bne.n	8003436 <_svfiprintf_r+0x176>
 8003488:	89ab      	ldrh	r3, [r5, #12]
 800348a:	065b      	lsls	r3, r3, #25
 800348c:	f53f af2c 	bmi.w	80032e8 <_svfiprintf_r+0x28>
 8003490:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003492:	b01d      	add	sp, #116	; 0x74
 8003494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003498:	ab03      	add	r3, sp, #12
 800349a:	9300      	str	r3, [sp, #0]
 800349c:	462a      	mov	r2, r5
 800349e:	4b06      	ldr	r3, [pc, #24]	; (80034b8 <_svfiprintf_r+0x1f8>)
 80034a0:	a904      	add	r1, sp, #16
 80034a2:	4638      	mov	r0, r7
 80034a4:	f000 f87a 	bl	800359c <_printf_i>
 80034a8:	e7eb      	b.n	8003482 <_svfiprintf_r+0x1c2>
 80034aa:	bf00      	nop
 80034ac:	0800427c 	.word	0x0800427c
 80034b0:	08004286 	.word	0x08004286
 80034b4:	00000000 	.word	0x00000000
 80034b8:	08003209 	.word	0x08003209
 80034bc:	08004282 	.word	0x08004282

080034c0 <_printf_common>:
 80034c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034c4:	4616      	mov	r6, r2
 80034c6:	4699      	mov	r9, r3
 80034c8:	688a      	ldr	r2, [r1, #8]
 80034ca:	690b      	ldr	r3, [r1, #16]
 80034cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034d0:	4293      	cmp	r3, r2
 80034d2:	bfb8      	it	lt
 80034d4:	4613      	movlt	r3, r2
 80034d6:	6033      	str	r3, [r6, #0]
 80034d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80034dc:	4607      	mov	r7, r0
 80034de:	460c      	mov	r4, r1
 80034e0:	b10a      	cbz	r2, 80034e6 <_printf_common+0x26>
 80034e2:	3301      	adds	r3, #1
 80034e4:	6033      	str	r3, [r6, #0]
 80034e6:	6823      	ldr	r3, [r4, #0]
 80034e8:	0699      	lsls	r1, r3, #26
 80034ea:	bf42      	ittt	mi
 80034ec:	6833      	ldrmi	r3, [r6, #0]
 80034ee:	3302      	addmi	r3, #2
 80034f0:	6033      	strmi	r3, [r6, #0]
 80034f2:	6825      	ldr	r5, [r4, #0]
 80034f4:	f015 0506 	ands.w	r5, r5, #6
 80034f8:	d106      	bne.n	8003508 <_printf_common+0x48>
 80034fa:	f104 0a19 	add.w	sl, r4, #25
 80034fe:	68e3      	ldr	r3, [r4, #12]
 8003500:	6832      	ldr	r2, [r6, #0]
 8003502:	1a9b      	subs	r3, r3, r2
 8003504:	42ab      	cmp	r3, r5
 8003506:	dc26      	bgt.n	8003556 <_printf_common+0x96>
 8003508:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800350c:	1e13      	subs	r3, r2, #0
 800350e:	6822      	ldr	r2, [r4, #0]
 8003510:	bf18      	it	ne
 8003512:	2301      	movne	r3, #1
 8003514:	0692      	lsls	r2, r2, #26
 8003516:	d42b      	bmi.n	8003570 <_printf_common+0xb0>
 8003518:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800351c:	4649      	mov	r1, r9
 800351e:	4638      	mov	r0, r7
 8003520:	47c0      	blx	r8
 8003522:	3001      	adds	r0, #1
 8003524:	d01e      	beq.n	8003564 <_printf_common+0xa4>
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	68e5      	ldr	r5, [r4, #12]
 800352a:	6832      	ldr	r2, [r6, #0]
 800352c:	f003 0306 	and.w	r3, r3, #6
 8003530:	2b04      	cmp	r3, #4
 8003532:	bf08      	it	eq
 8003534:	1aad      	subeq	r5, r5, r2
 8003536:	68a3      	ldr	r3, [r4, #8]
 8003538:	6922      	ldr	r2, [r4, #16]
 800353a:	bf0c      	ite	eq
 800353c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003540:	2500      	movne	r5, #0
 8003542:	4293      	cmp	r3, r2
 8003544:	bfc4      	itt	gt
 8003546:	1a9b      	subgt	r3, r3, r2
 8003548:	18ed      	addgt	r5, r5, r3
 800354a:	2600      	movs	r6, #0
 800354c:	341a      	adds	r4, #26
 800354e:	42b5      	cmp	r5, r6
 8003550:	d11a      	bne.n	8003588 <_printf_common+0xc8>
 8003552:	2000      	movs	r0, #0
 8003554:	e008      	b.n	8003568 <_printf_common+0xa8>
 8003556:	2301      	movs	r3, #1
 8003558:	4652      	mov	r2, sl
 800355a:	4649      	mov	r1, r9
 800355c:	4638      	mov	r0, r7
 800355e:	47c0      	blx	r8
 8003560:	3001      	adds	r0, #1
 8003562:	d103      	bne.n	800356c <_printf_common+0xac>
 8003564:	f04f 30ff 	mov.w	r0, #4294967295
 8003568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800356c:	3501      	adds	r5, #1
 800356e:	e7c6      	b.n	80034fe <_printf_common+0x3e>
 8003570:	18e1      	adds	r1, r4, r3
 8003572:	1c5a      	adds	r2, r3, #1
 8003574:	2030      	movs	r0, #48	; 0x30
 8003576:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800357a:	4422      	add	r2, r4
 800357c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003580:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003584:	3302      	adds	r3, #2
 8003586:	e7c7      	b.n	8003518 <_printf_common+0x58>
 8003588:	2301      	movs	r3, #1
 800358a:	4622      	mov	r2, r4
 800358c:	4649      	mov	r1, r9
 800358e:	4638      	mov	r0, r7
 8003590:	47c0      	blx	r8
 8003592:	3001      	adds	r0, #1
 8003594:	d0e6      	beq.n	8003564 <_printf_common+0xa4>
 8003596:	3601      	adds	r6, #1
 8003598:	e7d9      	b.n	800354e <_printf_common+0x8e>
	...

0800359c <_printf_i>:
 800359c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80035a0:	7e0f      	ldrb	r7, [r1, #24]
 80035a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80035a4:	2f78      	cmp	r7, #120	; 0x78
 80035a6:	4691      	mov	r9, r2
 80035a8:	4680      	mov	r8, r0
 80035aa:	460c      	mov	r4, r1
 80035ac:	469a      	mov	sl, r3
 80035ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80035b2:	d807      	bhi.n	80035c4 <_printf_i+0x28>
 80035b4:	2f62      	cmp	r7, #98	; 0x62
 80035b6:	d80a      	bhi.n	80035ce <_printf_i+0x32>
 80035b8:	2f00      	cmp	r7, #0
 80035ba:	f000 80d8 	beq.w	800376e <_printf_i+0x1d2>
 80035be:	2f58      	cmp	r7, #88	; 0x58
 80035c0:	f000 80a3 	beq.w	800370a <_printf_i+0x16e>
 80035c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80035cc:	e03a      	b.n	8003644 <_printf_i+0xa8>
 80035ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80035d2:	2b15      	cmp	r3, #21
 80035d4:	d8f6      	bhi.n	80035c4 <_printf_i+0x28>
 80035d6:	a101      	add	r1, pc, #4	; (adr r1, 80035dc <_printf_i+0x40>)
 80035d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80035dc:	08003635 	.word	0x08003635
 80035e0:	08003649 	.word	0x08003649
 80035e4:	080035c5 	.word	0x080035c5
 80035e8:	080035c5 	.word	0x080035c5
 80035ec:	080035c5 	.word	0x080035c5
 80035f0:	080035c5 	.word	0x080035c5
 80035f4:	08003649 	.word	0x08003649
 80035f8:	080035c5 	.word	0x080035c5
 80035fc:	080035c5 	.word	0x080035c5
 8003600:	080035c5 	.word	0x080035c5
 8003604:	080035c5 	.word	0x080035c5
 8003608:	08003755 	.word	0x08003755
 800360c:	08003679 	.word	0x08003679
 8003610:	08003737 	.word	0x08003737
 8003614:	080035c5 	.word	0x080035c5
 8003618:	080035c5 	.word	0x080035c5
 800361c:	08003777 	.word	0x08003777
 8003620:	080035c5 	.word	0x080035c5
 8003624:	08003679 	.word	0x08003679
 8003628:	080035c5 	.word	0x080035c5
 800362c:	080035c5 	.word	0x080035c5
 8003630:	0800373f 	.word	0x0800373f
 8003634:	682b      	ldr	r3, [r5, #0]
 8003636:	1d1a      	adds	r2, r3, #4
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	602a      	str	r2, [r5, #0]
 800363c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003640:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003644:	2301      	movs	r3, #1
 8003646:	e0a3      	b.n	8003790 <_printf_i+0x1f4>
 8003648:	6820      	ldr	r0, [r4, #0]
 800364a:	6829      	ldr	r1, [r5, #0]
 800364c:	0606      	lsls	r6, r0, #24
 800364e:	f101 0304 	add.w	r3, r1, #4
 8003652:	d50a      	bpl.n	800366a <_printf_i+0xce>
 8003654:	680e      	ldr	r6, [r1, #0]
 8003656:	602b      	str	r3, [r5, #0]
 8003658:	2e00      	cmp	r6, #0
 800365a:	da03      	bge.n	8003664 <_printf_i+0xc8>
 800365c:	232d      	movs	r3, #45	; 0x2d
 800365e:	4276      	negs	r6, r6
 8003660:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003664:	485e      	ldr	r0, [pc, #376]	; (80037e0 <_printf_i+0x244>)
 8003666:	230a      	movs	r3, #10
 8003668:	e019      	b.n	800369e <_printf_i+0x102>
 800366a:	680e      	ldr	r6, [r1, #0]
 800366c:	602b      	str	r3, [r5, #0]
 800366e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003672:	bf18      	it	ne
 8003674:	b236      	sxthne	r6, r6
 8003676:	e7ef      	b.n	8003658 <_printf_i+0xbc>
 8003678:	682b      	ldr	r3, [r5, #0]
 800367a:	6820      	ldr	r0, [r4, #0]
 800367c:	1d19      	adds	r1, r3, #4
 800367e:	6029      	str	r1, [r5, #0]
 8003680:	0601      	lsls	r1, r0, #24
 8003682:	d501      	bpl.n	8003688 <_printf_i+0xec>
 8003684:	681e      	ldr	r6, [r3, #0]
 8003686:	e002      	b.n	800368e <_printf_i+0xf2>
 8003688:	0646      	lsls	r6, r0, #25
 800368a:	d5fb      	bpl.n	8003684 <_printf_i+0xe8>
 800368c:	881e      	ldrh	r6, [r3, #0]
 800368e:	4854      	ldr	r0, [pc, #336]	; (80037e0 <_printf_i+0x244>)
 8003690:	2f6f      	cmp	r7, #111	; 0x6f
 8003692:	bf0c      	ite	eq
 8003694:	2308      	moveq	r3, #8
 8003696:	230a      	movne	r3, #10
 8003698:	2100      	movs	r1, #0
 800369a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800369e:	6865      	ldr	r5, [r4, #4]
 80036a0:	60a5      	str	r5, [r4, #8]
 80036a2:	2d00      	cmp	r5, #0
 80036a4:	bfa2      	ittt	ge
 80036a6:	6821      	ldrge	r1, [r4, #0]
 80036a8:	f021 0104 	bicge.w	r1, r1, #4
 80036ac:	6021      	strge	r1, [r4, #0]
 80036ae:	b90e      	cbnz	r6, 80036b4 <_printf_i+0x118>
 80036b0:	2d00      	cmp	r5, #0
 80036b2:	d04d      	beq.n	8003750 <_printf_i+0x1b4>
 80036b4:	4615      	mov	r5, r2
 80036b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80036ba:	fb03 6711 	mls	r7, r3, r1, r6
 80036be:	5dc7      	ldrb	r7, [r0, r7]
 80036c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80036c4:	4637      	mov	r7, r6
 80036c6:	42bb      	cmp	r3, r7
 80036c8:	460e      	mov	r6, r1
 80036ca:	d9f4      	bls.n	80036b6 <_printf_i+0x11a>
 80036cc:	2b08      	cmp	r3, #8
 80036ce:	d10b      	bne.n	80036e8 <_printf_i+0x14c>
 80036d0:	6823      	ldr	r3, [r4, #0]
 80036d2:	07de      	lsls	r6, r3, #31
 80036d4:	d508      	bpl.n	80036e8 <_printf_i+0x14c>
 80036d6:	6923      	ldr	r3, [r4, #16]
 80036d8:	6861      	ldr	r1, [r4, #4]
 80036da:	4299      	cmp	r1, r3
 80036dc:	bfde      	ittt	le
 80036de:	2330      	movle	r3, #48	; 0x30
 80036e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80036e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80036e8:	1b52      	subs	r2, r2, r5
 80036ea:	6122      	str	r2, [r4, #16]
 80036ec:	f8cd a000 	str.w	sl, [sp]
 80036f0:	464b      	mov	r3, r9
 80036f2:	aa03      	add	r2, sp, #12
 80036f4:	4621      	mov	r1, r4
 80036f6:	4640      	mov	r0, r8
 80036f8:	f7ff fee2 	bl	80034c0 <_printf_common>
 80036fc:	3001      	adds	r0, #1
 80036fe:	d14c      	bne.n	800379a <_printf_i+0x1fe>
 8003700:	f04f 30ff 	mov.w	r0, #4294967295
 8003704:	b004      	add	sp, #16
 8003706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800370a:	4835      	ldr	r0, [pc, #212]	; (80037e0 <_printf_i+0x244>)
 800370c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003710:	6829      	ldr	r1, [r5, #0]
 8003712:	6823      	ldr	r3, [r4, #0]
 8003714:	f851 6b04 	ldr.w	r6, [r1], #4
 8003718:	6029      	str	r1, [r5, #0]
 800371a:	061d      	lsls	r5, r3, #24
 800371c:	d514      	bpl.n	8003748 <_printf_i+0x1ac>
 800371e:	07df      	lsls	r7, r3, #31
 8003720:	bf44      	itt	mi
 8003722:	f043 0320 	orrmi.w	r3, r3, #32
 8003726:	6023      	strmi	r3, [r4, #0]
 8003728:	b91e      	cbnz	r6, 8003732 <_printf_i+0x196>
 800372a:	6823      	ldr	r3, [r4, #0]
 800372c:	f023 0320 	bic.w	r3, r3, #32
 8003730:	6023      	str	r3, [r4, #0]
 8003732:	2310      	movs	r3, #16
 8003734:	e7b0      	b.n	8003698 <_printf_i+0xfc>
 8003736:	6823      	ldr	r3, [r4, #0]
 8003738:	f043 0320 	orr.w	r3, r3, #32
 800373c:	6023      	str	r3, [r4, #0]
 800373e:	2378      	movs	r3, #120	; 0x78
 8003740:	4828      	ldr	r0, [pc, #160]	; (80037e4 <_printf_i+0x248>)
 8003742:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003746:	e7e3      	b.n	8003710 <_printf_i+0x174>
 8003748:	0659      	lsls	r1, r3, #25
 800374a:	bf48      	it	mi
 800374c:	b2b6      	uxthmi	r6, r6
 800374e:	e7e6      	b.n	800371e <_printf_i+0x182>
 8003750:	4615      	mov	r5, r2
 8003752:	e7bb      	b.n	80036cc <_printf_i+0x130>
 8003754:	682b      	ldr	r3, [r5, #0]
 8003756:	6826      	ldr	r6, [r4, #0]
 8003758:	6961      	ldr	r1, [r4, #20]
 800375a:	1d18      	adds	r0, r3, #4
 800375c:	6028      	str	r0, [r5, #0]
 800375e:	0635      	lsls	r5, r6, #24
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	d501      	bpl.n	8003768 <_printf_i+0x1cc>
 8003764:	6019      	str	r1, [r3, #0]
 8003766:	e002      	b.n	800376e <_printf_i+0x1d2>
 8003768:	0670      	lsls	r0, r6, #25
 800376a:	d5fb      	bpl.n	8003764 <_printf_i+0x1c8>
 800376c:	8019      	strh	r1, [r3, #0]
 800376e:	2300      	movs	r3, #0
 8003770:	6123      	str	r3, [r4, #16]
 8003772:	4615      	mov	r5, r2
 8003774:	e7ba      	b.n	80036ec <_printf_i+0x150>
 8003776:	682b      	ldr	r3, [r5, #0]
 8003778:	1d1a      	adds	r2, r3, #4
 800377a:	602a      	str	r2, [r5, #0]
 800377c:	681d      	ldr	r5, [r3, #0]
 800377e:	6862      	ldr	r2, [r4, #4]
 8003780:	2100      	movs	r1, #0
 8003782:	4628      	mov	r0, r5
 8003784:	f7fc fd24 	bl	80001d0 <memchr>
 8003788:	b108      	cbz	r0, 800378e <_printf_i+0x1f2>
 800378a:	1b40      	subs	r0, r0, r5
 800378c:	6060      	str	r0, [r4, #4]
 800378e:	6863      	ldr	r3, [r4, #4]
 8003790:	6123      	str	r3, [r4, #16]
 8003792:	2300      	movs	r3, #0
 8003794:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003798:	e7a8      	b.n	80036ec <_printf_i+0x150>
 800379a:	6923      	ldr	r3, [r4, #16]
 800379c:	462a      	mov	r2, r5
 800379e:	4649      	mov	r1, r9
 80037a0:	4640      	mov	r0, r8
 80037a2:	47d0      	blx	sl
 80037a4:	3001      	adds	r0, #1
 80037a6:	d0ab      	beq.n	8003700 <_printf_i+0x164>
 80037a8:	6823      	ldr	r3, [r4, #0]
 80037aa:	079b      	lsls	r3, r3, #30
 80037ac:	d413      	bmi.n	80037d6 <_printf_i+0x23a>
 80037ae:	68e0      	ldr	r0, [r4, #12]
 80037b0:	9b03      	ldr	r3, [sp, #12]
 80037b2:	4298      	cmp	r0, r3
 80037b4:	bfb8      	it	lt
 80037b6:	4618      	movlt	r0, r3
 80037b8:	e7a4      	b.n	8003704 <_printf_i+0x168>
 80037ba:	2301      	movs	r3, #1
 80037bc:	4632      	mov	r2, r6
 80037be:	4649      	mov	r1, r9
 80037c0:	4640      	mov	r0, r8
 80037c2:	47d0      	blx	sl
 80037c4:	3001      	adds	r0, #1
 80037c6:	d09b      	beq.n	8003700 <_printf_i+0x164>
 80037c8:	3501      	adds	r5, #1
 80037ca:	68e3      	ldr	r3, [r4, #12]
 80037cc:	9903      	ldr	r1, [sp, #12]
 80037ce:	1a5b      	subs	r3, r3, r1
 80037d0:	42ab      	cmp	r3, r5
 80037d2:	dcf2      	bgt.n	80037ba <_printf_i+0x21e>
 80037d4:	e7eb      	b.n	80037ae <_printf_i+0x212>
 80037d6:	2500      	movs	r5, #0
 80037d8:	f104 0619 	add.w	r6, r4, #25
 80037dc:	e7f5      	b.n	80037ca <_printf_i+0x22e>
 80037de:	bf00      	nop
 80037e0:	0800428d 	.word	0x0800428d
 80037e4:	0800429e 	.word	0x0800429e

080037e8 <memmove>:
 80037e8:	4288      	cmp	r0, r1
 80037ea:	b510      	push	{r4, lr}
 80037ec:	eb01 0402 	add.w	r4, r1, r2
 80037f0:	d902      	bls.n	80037f8 <memmove+0x10>
 80037f2:	4284      	cmp	r4, r0
 80037f4:	4623      	mov	r3, r4
 80037f6:	d807      	bhi.n	8003808 <memmove+0x20>
 80037f8:	1e43      	subs	r3, r0, #1
 80037fa:	42a1      	cmp	r1, r4
 80037fc:	d008      	beq.n	8003810 <memmove+0x28>
 80037fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003802:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003806:	e7f8      	b.n	80037fa <memmove+0x12>
 8003808:	4402      	add	r2, r0
 800380a:	4601      	mov	r1, r0
 800380c:	428a      	cmp	r2, r1
 800380e:	d100      	bne.n	8003812 <memmove+0x2a>
 8003810:	bd10      	pop	{r4, pc}
 8003812:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003816:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800381a:	e7f7      	b.n	800380c <memmove+0x24>

0800381c <_free_r>:
 800381c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800381e:	2900      	cmp	r1, #0
 8003820:	d044      	beq.n	80038ac <_free_r+0x90>
 8003822:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003826:	9001      	str	r0, [sp, #4]
 8003828:	2b00      	cmp	r3, #0
 800382a:	f1a1 0404 	sub.w	r4, r1, #4
 800382e:	bfb8      	it	lt
 8003830:	18e4      	addlt	r4, r4, r3
 8003832:	f000 f913 	bl	8003a5c <__malloc_lock>
 8003836:	4a1e      	ldr	r2, [pc, #120]	; (80038b0 <_free_r+0x94>)
 8003838:	9801      	ldr	r0, [sp, #4]
 800383a:	6813      	ldr	r3, [r2, #0]
 800383c:	b933      	cbnz	r3, 800384c <_free_r+0x30>
 800383e:	6063      	str	r3, [r4, #4]
 8003840:	6014      	str	r4, [r2, #0]
 8003842:	b003      	add	sp, #12
 8003844:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003848:	f000 b90e 	b.w	8003a68 <__malloc_unlock>
 800384c:	42a3      	cmp	r3, r4
 800384e:	d908      	bls.n	8003862 <_free_r+0x46>
 8003850:	6825      	ldr	r5, [r4, #0]
 8003852:	1961      	adds	r1, r4, r5
 8003854:	428b      	cmp	r3, r1
 8003856:	bf01      	itttt	eq
 8003858:	6819      	ldreq	r1, [r3, #0]
 800385a:	685b      	ldreq	r3, [r3, #4]
 800385c:	1949      	addeq	r1, r1, r5
 800385e:	6021      	streq	r1, [r4, #0]
 8003860:	e7ed      	b.n	800383e <_free_r+0x22>
 8003862:	461a      	mov	r2, r3
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	b10b      	cbz	r3, 800386c <_free_r+0x50>
 8003868:	42a3      	cmp	r3, r4
 800386a:	d9fa      	bls.n	8003862 <_free_r+0x46>
 800386c:	6811      	ldr	r1, [r2, #0]
 800386e:	1855      	adds	r5, r2, r1
 8003870:	42a5      	cmp	r5, r4
 8003872:	d10b      	bne.n	800388c <_free_r+0x70>
 8003874:	6824      	ldr	r4, [r4, #0]
 8003876:	4421      	add	r1, r4
 8003878:	1854      	adds	r4, r2, r1
 800387a:	42a3      	cmp	r3, r4
 800387c:	6011      	str	r1, [r2, #0]
 800387e:	d1e0      	bne.n	8003842 <_free_r+0x26>
 8003880:	681c      	ldr	r4, [r3, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	6053      	str	r3, [r2, #4]
 8003886:	4421      	add	r1, r4
 8003888:	6011      	str	r1, [r2, #0]
 800388a:	e7da      	b.n	8003842 <_free_r+0x26>
 800388c:	d902      	bls.n	8003894 <_free_r+0x78>
 800388e:	230c      	movs	r3, #12
 8003890:	6003      	str	r3, [r0, #0]
 8003892:	e7d6      	b.n	8003842 <_free_r+0x26>
 8003894:	6825      	ldr	r5, [r4, #0]
 8003896:	1961      	adds	r1, r4, r5
 8003898:	428b      	cmp	r3, r1
 800389a:	bf04      	itt	eq
 800389c:	6819      	ldreq	r1, [r3, #0]
 800389e:	685b      	ldreq	r3, [r3, #4]
 80038a0:	6063      	str	r3, [r4, #4]
 80038a2:	bf04      	itt	eq
 80038a4:	1949      	addeq	r1, r1, r5
 80038a6:	6021      	streq	r1, [r4, #0]
 80038a8:	6054      	str	r4, [r2, #4]
 80038aa:	e7ca      	b.n	8003842 <_free_r+0x26>
 80038ac:	b003      	add	sp, #12
 80038ae:	bd30      	pop	{r4, r5, pc}
 80038b0:	20000308 	.word	0x20000308

080038b4 <sbrk_aligned>:
 80038b4:	b570      	push	{r4, r5, r6, lr}
 80038b6:	4e0e      	ldr	r6, [pc, #56]	; (80038f0 <sbrk_aligned+0x3c>)
 80038b8:	460c      	mov	r4, r1
 80038ba:	6831      	ldr	r1, [r6, #0]
 80038bc:	4605      	mov	r5, r0
 80038be:	b911      	cbnz	r1, 80038c6 <sbrk_aligned+0x12>
 80038c0:	f000 f8bc 	bl	8003a3c <_sbrk_r>
 80038c4:	6030      	str	r0, [r6, #0]
 80038c6:	4621      	mov	r1, r4
 80038c8:	4628      	mov	r0, r5
 80038ca:	f000 f8b7 	bl	8003a3c <_sbrk_r>
 80038ce:	1c43      	adds	r3, r0, #1
 80038d0:	d00a      	beq.n	80038e8 <sbrk_aligned+0x34>
 80038d2:	1cc4      	adds	r4, r0, #3
 80038d4:	f024 0403 	bic.w	r4, r4, #3
 80038d8:	42a0      	cmp	r0, r4
 80038da:	d007      	beq.n	80038ec <sbrk_aligned+0x38>
 80038dc:	1a21      	subs	r1, r4, r0
 80038de:	4628      	mov	r0, r5
 80038e0:	f000 f8ac 	bl	8003a3c <_sbrk_r>
 80038e4:	3001      	adds	r0, #1
 80038e6:	d101      	bne.n	80038ec <sbrk_aligned+0x38>
 80038e8:	f04f 34ff 	mov.w	r4, #4294967295
 80038ec:	4620      	mov	r0, r4
 80038ee:	bd70      	pop	{r4, r5, r6, pc}
 80038f0:	2000030c 	.word	0x2000030c

080038f4 <_malloc_r>:
 80038f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038f8:	1ccd      	adds	r5, r1, #3
 80038fa:	f025 0503 	bic.w	r5, r5, #3
 80038fe:	3508      	adds	r5, #8
 8003900:	2d0c      	cmp	r5, #12
 8003902:	bf38      	it	cc
 8003904:	250c      	movcc	r5, #12
 8003906:	2d00      	cmp	r5, #0
 8003908:	4607      	mov	r7, r0
 800390a:	db01      	blt.n	8003910 <_malloc_r+0x1c>
 800390c:	42a9      	cmp	r1, r5
 800390e:	d905      	bls.n	800391c <_malloc_r+0x28>
 8003910:	230c      	movs	r3, #12
 8003912:	603b      	str	r3, [r7, #0]
 8003914:	2600      	movs	r6, #0
 8003916:	4630      	mov	r0, r6
 8003918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800391c:	4e2e      	ldr	r6, [pc, #184]	; (80039d8 <_malloc_r+0xe4>)
 800391e:	f000 f89d 	bl	8003a5c <__malloc_lock>
 8003922:	6833      	ldr	r3, [r6, #0]
 8003924:	461c      	mov	r4, r3
 8003926:	bb34      	cbnz	r4, 8003976 <_malloc_r+0x82>
 8003928:	4629      	mov	r1, r5
 800392a:	4638      	mov	r0, r7
 800392c:	f7ff ffc2 	bl	80038b4 <sbrk_aligned>
 8003930:	1c43      	adds	r3, r0, #1
 8003932:	4604      	mov	r4, r0
 8003934:	d14d      	bne.n	80039d2 <_malloc_r+0xde>
 8003936:	6834      	ldr	r4, [r6, #0]
 8003938:	4626      	mov	r6, r4
 800393a:	2e00      	cmp	r6, #0
 800393c:	d140      	bne.n	80039c0 <_malloc_r+0xcc>
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	4631      	mov	r1, r6
 8003942:	4638      	mov	r0, r7
 8003944:	eb04 0803 	add.w	r8, r4, r3
 8003948:	f000 f878 	bl	8003a3c <_sbrk_r>
 800394c:	4580      	cmp	r8, r0
 800394e:	d13a      	bne.n	80039c6 <_malloc_r+0xd2>
 8003950:	6821      	ldr	r1, [r4, #0]
 8003952:	3503      	adds	r5, #3
 8003954:	1a6d      	subs	r5, r5, r1
 8003956:	f025 0503 	bic.w	r5, r5, #3
 800395a:	3508      	adds	r5, #8
 800395c:	2d0c      	cmp	r5, #12
 800395e:	bf38      	it	cc
 8003960:	250c      	movcc	r5, #12
 8003962:	4629      	mov	r1, r5
 8003964:	4638      	mov	r0, r7
 8003966:	f7ff ffa5 	bl	80038b4 <sbrk_aligned>
 800396a:	3001      	adds	r0, #1
 800396c:	d02b      	beq.n	80039c6 <_malloc_r+0xd2>
 800396e:	6823      	ldr	r3, [r4, #0]
 8003970:	442b      	add	r3, r5
 8003972:	6023      	str	r3, [r4, #0]
 8003974:	e00e      	b.n	8003994 <_malloc_r+0xa0>
 8003976:	6822      	ldr	r2, [r4, #0]
 8003978:	1b52      	subs	r2, r2, r5
 800397a:	d41e      	bmi.n	80039ba <_malloc_r+0xc6>
 800397c:	2a0b      	cmp	r2, #11
 800397e:	d916      	bls.n	80039ae <_malloc_r+0xba>
 8003980:	1961      	adds	r1, r4, r5
 8003982:	42a3      	cmp	r3, r4
 8003984:	6025      	str	r5, [r4, #0]
 8003986:	bf18      	it	ne
 8003988:	6059      	strne	r1, [r3, #4]
 800398a:	6863      	ldr	r3, [r4, #4]
 800398c:	bf08      	it	eq
 800398e:	6031      	streq	r1, [r6, #0]
 8003990:	5162      	str	r2, [r4, r5]
 8003992:	604b      	str	r3, [r1, #4]
 8003994:	4638      	mov	r0, r7
 8003996:	f104 060b 	add.w	r6, r4, #11
 800399a:	f000 f865 	bl	8003a68 <__malloc_unlock>
 800399e:	f026 0607 	bic.w	r6, r6, #7
 80039a2:	1d23      	adds	r3, r4, #4
 80039a4:	1af2      	subs	r2, r6, r3
 80039a6:	d0b6      	beq.n	8003916 <_malloc_r+0x22>
 80039a8:	1b9b      	subs	r3, r3, r6
 80039aa:	50a3      	str	r3, [r4, r2]
 80039ac:	e7b3      	b.n	8003916 <_malloc_r+0x22>
 80039ae:	6862      	ldr	r2, [r4, #4]
 80039b0:	42a3      	cmp	r3, r4
 80039b2:	bf0c      	ite	eq
 80039b4:	6032      	streq	r2, [r6, #0]
 80039b6:	605a      	strne	r2, [r3, #4]
 80039b8:	e7ec      	b.n	8003994 <_malloc_r+0xa0>
 80039ba:	4623      	mov	r3, r4
 80039bc:	6864      	ldr	r4, [r4, #4]
 80039be:	e7b2      	b.n	8003926 <_malloc_r+0x32>
 80039c0:	4634      	mov	r4, r6
 80039c2:	6876      	ldr	r6, [r6, #4]
 80039c4:	e7b9      	b.n	800393a <_malloc_r+0x46>
 80039c6:	230c      	movs	r3, #12
 80039c8:	603b      	str	r3, [r7, #0]
 80039ca:	4638      	mov	r0, r7
 80039cc:	f000 f84c 	bl	8003a68 <__malloc_unlock>
 80039d0:	e7a1      	b.n	8003916 <_malloc_r+0x22>
 80039d2:	6025      	str	r5, [r4, #0]
 80039d4:	e7de      	b.n	8003994 <_malloc_r+0xa0>
 80039d6:	bf00      	nop
 80039d8:	20000308 	.word	0x20000308

080039dc <_realloc_r>:
 80039dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039e0:	4680      	mov	r8, r0
 80039e2:	4614      	mov	r4, r2
 80039e4:	460e      	mov	r6, r1
 80039e6:	b921      	cbnz	r1, 80039f2 <_realloc_r+0x16>
 80039e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039ec:	4611      	mov	r1, r2
 80039ee:	f7ff bf81 	b.w	80038f4 <_malloc_r>
 80039f2:	b92a      	cbnz	r2, 8003a00 <_realloc_r+0x24>
 80039f4:	f7ff ff12 	bl	800381c <_free_r>
 80039f8:	4625      	mov	r5, r4
 80039fa:	4628      	mov	r0, r5
 80039fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a00:	f000 f838 	bl	8003a74 <_malloc_usable_size_r>
 8003a04:	4284      	cmp	r4, r0
 8003a06:	4607      	mov	r7, r0
 8003a08:	d802      	bhi.n	8003a10 <_realloc_r+0x34>
 8003a0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003a0e:	d812      	bhi.n	8003a36 <_realloc_r+0x5a>
 8003a10:	4621      	mov	r1, r4
 8003a12:	4640      	mov	r0, r8
 8003a14:	f7ff ff6e 	bl	80038f4 <_malloc_r>
 8003a18:	4605      	mov	r5, r0
 8003a1a:	2800      	cmp	r0, #0
 8003a1c:	d0ed      	beq.n	80039fa <_realloc_r+0x1e>
 8003a1e:	42bc      	cmp	r4, r7
 8003a20:	4622      	mov	r2, r4
 8003a22:	4631      	mov	r1, r6
 8003a24:	bf28      	it	cs
 8003a26:	463a      	movcs	r2, r7
 8003a28:	f7ff fbb8 	bl	800319c <memcpy>
 8003a2c:	4631      	mov	r1, r6
 8003a2e:	4640      	mov	r0, r8
 8003a30:	f7ff fef4 	bl	800381c <_free_r>
 8003a34:	e7e1      	b.n	80039fa <_realloc_r+0x1e>
 8003a36:	4635      	mov	r5, r6
 8003a38:	e7df      	b.n	80039fa <_realloc_r+0x1e>
	...

08003a3c <_sbrk_r>:
 8003a3c:	b538      	push	{r3, r4, r5, lr}
 8003a3e:	4d06      	ldr	r5, [pc, #24]	; (8003a58 <_sbrk_r+0x1c>)
 8003a40:	2300      	movs	r3, #0
 8003a42:	4604      	mov	r4, r0
 8003a44:	4608      	mov	r0, r1
 8003a46:	602b      	str	r3, [r5, #0]
 8003a48:	f7fd f8bc 	bl	8000bc4 <_sbrk>
 8003a4c:	1c43      	adds	r3, r0, #1
 8003a4e:	d102      	bne.n	8003a56 <_sbrk_r+0x1a>
 8003a50:	682b      	ldr	r3, [r5, #0]
 8003a52:	b103      	cbz	r3, 8003a56 <_sbrk_r+0x1a>
 8003a54:	6023      	str	r3, [r4, #0]
 8003a56:	bd38      	pop	{r3, r4, r5, pc}
 8003a58:	20000310 	.word	0x20000310

08003a5c <__malloc_lock>:
 8003a5c:	4801      	ldr	r0, [pc, #4]	; (8003a64 <__malloc_lock+0x8>)
 8003a5e:	f000 b811 	b.w	8003a84 <__retarget_lock_acquire_recursive>
 8003a62:	bf00      	nop
 8003a64:	20000314 	.word	0x20000314

08003a68 <__malloc_unlock>:
 8003a68:	4801      	ldr	r0, [pc, #4]	; (8003a70 <__malloc_unlock+0x8>)
 8003a6a:	f000 b80c 	b.w	8003a86 <__retarget_lock_release_recursive>
 8003a6e:	bf00      	nop
 8003a70:	20000314 	.word	0x20000314

08003a74 <_malloc_usable_size_r>:
 8003a74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a78:	1f18      	subs	r0, r3, #4
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	bfbc      	itt	lt
 8003a7e:	580b      	ldrlt	r3, [r1, r0]
 8003a80:	18c0      	addlt	r0, r0, r3
 8003a82:	4770      	bx	lr

08003a84 <__retarget_lock_acquire_recursive>:
 8003a84:	4770      	bx	lr

08003a86 <__retarget_lock_release_recursive>:
 8003a86:	4770      	bx	lr

08003a88 <_init>:
 8003a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a8a:	bf00      	nop
 8003a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a8e:	bc08      	pop	{r3}
 8003a90:	469e      	mov	lr, r3
 8003a92:	4770      	bx	lr

08003a94 <_fini>:
 8003a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a96:	bf00      	nop
 8003a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a9a:	bc08      	pop	{r3}
 8003a9c:	469e      	mov	lr, r3
 8003a9e:	4770      	bx	lr
