.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* WDT_Interrupt */
.set WDT_Interrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set WDT_Interrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set WDT_Interrupt__INTC_MASK, 0x100
.set WDT_Interrupt__INTC_NUMBER, 8
.set WDT_Interrupt__INTC_PRIOR_MASK, 0xC0
.set WDT_Interrupt__INTC_PRIOR_NUM, 3
.set WDT_Interrupt__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set WDT_Interrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set WDT_Interrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_tx */
.set UART_tx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_tx__0__HSIOM_MASK, 0x00F00000
.set UART_tx__0__HSIOM_SHIFT, 20
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_tx__0__MASK, 0x20
.set UART_tx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_tx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_tx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_tx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_tx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_tx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_tx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_tx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_tx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_tx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_tx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_tx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_tx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_tx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_tx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_tx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_tx__0__PORT, 1
.set UART_tx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_tx__0__SHIFT, 5
.set UART_tx__DR, CYREG_GPIO_PRT1_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_tx__MASK, 0x20
.set UART_tx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_tx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_tx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_tx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_tx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_tx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_tx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_tx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_tx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_tx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_tx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_tx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_tx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_tx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_tx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_tx__PC, CYREG_GPIO_PRT1_PC
.set UART_tx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_tx__PORT, 1
.set UART_tx__PS, CYREG_GPIO_PRT1_PS
.set UART_tx__SHIFT, 5

/* Timer_cy_m0s8_tcpwm_1 */
.set Timer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set Timer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set Timer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set Timer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set Timer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set Timer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set Timer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set Timer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set Timer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set Timer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set Timer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set Timer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set Timer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* motor */
.set motor__0__DR, CYREG_GPIO_PRT2_DR
.set motor__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set motor__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set motor__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set motor__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set motor__0__HSIOM_MASK, 0x000000F0
.set motor__0__HSIOM_SHIFT, 4
.set motor__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set motor__0__INTR, CYREG_GPIO_PRT2_INTR
.set motor__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set motor__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set motor__0__MASK, 0x02
.set motor__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set motor__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set motor__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set motor__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set motor__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set motor__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set motor__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set motor__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set motor__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set motor__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set motor__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set motor__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set motor__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set motor__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set motor__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set motor__0__PC, CYREG_GPIO_PRT2_PC
.set motor__0__PC2, CYREG_GPIO_PRT2_PC2
.set motor__0__PORT, 2
.set motor__0__PS, CYREG_GPIO_PRT2_PS
.set motor__0__SHIFT, 1
.set motor__DR, CYREG_GPIO_PRT2_DR
.set motor__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set motor__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set motor__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set motor__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set motor__INTR, CYREG_GPIO_PRT2_INTR
.set motor__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set motor__INTSTAT, CYREG_GPIO_PRT2_INTR
.set motor__MASK, 0x02
.set motor__PA__CFG0, CYREG_UDB_PA2_CFG0
.set motor__PA__CFG1, CYREG_UDB_PA2_CFG1
.set motor__PA__CFG10, CYREG_UDB_PA2_CFG10
.set motor__PA__CFG11, CYREG_UDB_PA2_CFG11
.set motor__PA__CFG12, CYREG_UDB_PA2_CFG12
.set motor__PA__CFG13, CYREG_UDB_PA2_CFG13
.set motor__PA__CFG14, CYREG_UDB_PA2_CFG14
.set motor__PA__CFG2, CYREG_UDB_PA2_CFG2
.set motor__PA__CFG3, CYREG_UDB_PA2_CFG3
.set motor__PA__CFG4, CYREG_UDB_PA2_CFG4
.set motor__PA__CFG5, CYREG_UDB_PA2_CFG5
.set motor__PA__CFG6, CYREG_UDB_PA2_CFG6
.set motor__PA__CFG7, CYREG_UDB_PA2_CFG7
.set motor__PA__CFG8, CYREG_UDB_PA2_CFG8
.set motor__PA__CFG9, CYREG_UDB_PA2_CFG9
.set motor__PC, CYREG_GPIO_PRT2_PC
.set motor__PC2, CYREG_GPIO_PRT2_PC2
.set motor__PORT, 2
.set motor__PS, CYREG_GPIO_PRT2_PS
.set motor__SHIFT, 1

/* PGA_CS */
.set PGA_CS__0__DR, CYREG_GPIO_PRT1_DR
.set PGA_CS__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set PGA_CS__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set PGA_CS__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set PGA_CS__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set PGA_CS__0__HSIOM_MASK, 0xF0000000
.set PGA_CS__0__HSIOM_SHIFT, 28
.set PGA_CS__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set PGA_CS__0__INTR, CYREG_GPIO_PRT1_INTR
.set PGA_CS__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set PGA_CS__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set PGA_CS__0__MASK, 0x80
.set PGA_CS__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PGA_CS__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PGA_CS__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PGA_CS__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PGA_CS__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PGA_CS__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PGA_CS__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PGA_CS__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PGA_CS__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PGA_CS__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PGA_CS__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PGA_CS__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PGA_CS__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PGA_CS__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PGA_CS__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PGA_CS__0__PC, CYREG_GPIO_PRT1_PC
.set PGA_CS__0__PC2, CYREG_GPIO_PRT1_PC2
.set PGA_CS__0__PORT, 1
.set PGA_CS__0__PS, CYREG_GPIO_PRT1_PS
.set PGA_CS__0__SHIFT, 7
.set PGA_CS__DR, CYREG_GPIO_PRT1_DR
.set PGA_CS__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set PGA_CS__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set PGA_CS__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set PGA_CS__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set PGA_CS__INTR, CYREG_GPIO_PRT1_INTR
.set PGA_CS__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set PGA_CS__INTSTAT, CYREG_GPIO_PRT1_INTR
.set PGA_CS__MASK, 0x80
.set PGA_CS__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PGA_CS__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PGA_CS__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PGA_CS__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PGA_CS__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PGA_CS__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PGA_CS__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PGA_CS__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PGA_CS__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PGA_CS__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PGA_CS__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PGA_CS__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PGA_CS__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PGA_CS__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PGA_CS__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PGA_CS__PC, CYREG_GPIO_PRT1_PC
.set PGA_CS__PC2, CYREG_GPIO_PRT1_PC2
.set PGA_CS__PORT, 1
.set PGA_CS__PS, CYREG_GPIO_PRT1_PS
.set PGA_CS__SHIFT, 7

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL8
.set Clock_1__DIV_ID, 0x00000081
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_5_CTL1
.set Clock_1__FRAC_MASK, 0x000000F8
.set Clock_1__PA_DIV_ID, 0x000000FF

/* LED_RED */
.set LED_RED__0__DR, CYREG_GPIO_PRT2_DR
.set LED_RED__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_RED__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_RED__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_RED__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_RED__0__HSIOM_MASK, 0x0000F000
.set LED_RED__0__HSIOM_SHIFT, 12
.set LED_RED__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_RED__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED_RED__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_RED__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_RED__0__MASK, 0x08
.set LED_RED__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_RED__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_RED__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_RED__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_RED__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_RED__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_RED__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_RED__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_RED__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_RED__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_RED__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_RED__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_RED__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_RED__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_RED__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_RED__0__PC, CYREG_GPIO_PRT2_PC
.set LED_RED__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED_RED__0__PORT, 2
.set LED_RED__0__PS, CYREG_GPIO_PRT2_PS
.set LED_RED__0__SHIFT, 3
.set LED_RED__DR, CYREG_GPIO_PRT2_DR
.set LED_RED__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_RED__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_RED__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_RED__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_RED__INTR, CYREG_GPIO_PRT2_INTR
.set LED_RED__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_RED__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_RED__MASK, 0x08
.set LED_RED__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_RED__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_RED__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_RED__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_RED__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_RED__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_RED__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_RED__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_RED__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_RED__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_RED__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_RED__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_RED__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_RED__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_RED__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_RED__PC, CYREG_GPIO_PRT2_PC
.set LED_RED__PC2, CYREG_GPIO_PRT2_PC2
.set LED_RED__PORT, 2
.set LED_RED__PS, CYREG_GPIO_PRT2_PS
.set LED_RED__SHIFT, 3

/* PGA_INC */
.set PGA_INC__0__DR, CYREG_GPIO_PRT1_DR
.set PGA_INC__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set PGA_INC__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set PGA_INC__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set PGA_INC__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set PGA_INC__0__HSIOM_MASK, 0x000000F0
.set PGA_INC__0__HSIOM_SHIFT, 4
.set PGA_INC__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set PGA_INC__0__INTR, CYREG_GPIO_PRT1_INTR
.set PGA_INC__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set PGA_INC__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set PGA_INC__0__MASK, 0x02
.set PGA_INC__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PGA_INC__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PGA_INC__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PGA_INC__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PGA_INC__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PGA_INC__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PGA_INC__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PGA_INC__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PGA_INC__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PGA_INC__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PGA_INC__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PGA_INC__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PGA_INC__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PGA_INC__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PGA_INC__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PGA_INC__0__PC, CYREG_GPIO_PRT1_PC
.set PGA_INC__0__PC2, CYREG_GPIO_PRT1_PC2
.set PGA_INC__0__PORT, 1
.set PGA_INC__0__PS, CYREG_GPIO_PRT1_PS
.set PGA_INC__0__SHIFT, 1
.set PGA_INC__DR, CYREG_GPIO_PRT1_DR
.set PGA_INC__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set PGA_INC__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set PGA_INC__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set PGA_INC__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set PGA_INC__INTR, CYREG_GPIO_PRT1_INTR
.set PGA_INC__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set PGA_INC__INTSTAT, CYREG_GPIO_PRT1_INTR
.set PGA_INC__MASK, 0x02
.set PGA_INC__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PGA_INC__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PGA_INC__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PGA_INC__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PGA_INC__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PGA_INC__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PGA_INC__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PGA_INC__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PGA_INC__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PGA_INC__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PGA_INC__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PGA_INC__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PGA_INC__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PGA_INC__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PGA_INC__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PGA_INC__PC, CYREG_GPIO_PRT1_PC
.set PGA_INC__PC2, CYREG_GPIO_PRT1_PC2
.set PGA_INC__PORT, 1
.set PGA_INC__PS, CYREG_GPIO_PRT1_PS
.set PGA_INC__SHIFT, 1

/* LED_BLUE */
.set LED_BLUE__0__DR, CYREG_GPIO_PRT2_DR
.set LED_BLUE__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_BLUE__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_BLUE__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_BLUE__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_BLUE__0__HSIOM_MASK, 0x000F0000
.set LED_BLUE__0__HSIOM_SHIFT, 16
.set LED_BLUE__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_BLUE__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED_BLUE__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_BLUE__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_BLUE__0__MASK, 0x10
.set LED_BLUE__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_BLUE__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_BLUE__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_BLUE__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_BLUE__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_BLUE__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_BLUE__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_BLUE__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_BLUE__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_BLUE__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_BLUE__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_BLUE__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_BLUE__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_BLUE__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_BLUE__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_BLUE__0__PC, CYREG_GPIO_PRT2_PC
.set LED_BLUE__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED_BLUE__0__PORT, 2
.set LED_BLUE__0__PS, CYREG_GPIO_PRT2_PS
.set LED_BLUE__0__SHIFT, 4
.set LED_BLUE__DR, CYREG_GPIO_PRT2_DR
.set LED_BLUE__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_BLUE__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_BLUE__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_BLUE__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_BLUE__INTR, CYREG_GPIO_PRT2_INTR
.set LED_BLUE__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_BLUE__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_BLUE__MASK, 0x10
.set LED_BLUE__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_BLUE__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_BLUE__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_BLUE__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_BLUE__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_BLUE__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_BLUE__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_BLUE__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_BLUE__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_BLUE__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_BLUE__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_BLUE__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_BLUE__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_BLUE__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_BLUE__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_BLUE__PC, CYREG_GPIO_PRT2_PC
.set LED_BLUE__PC2, CYREG_GPIO_PRT2_PC2
.set LED_BLUE__PORT, 2
.set LED_BLUE__PS, CYREG_GPIO_PRT2_PS
.set LED_BLUE__SHIFT, 4

/* Low_Peak */
.set Low_Peak__0__DR, CYREG_GPIO_PRT3_DR
.set Low_Peak__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Low_Peak__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Low_Peak__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Low_Peak__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Low_Peak__0__HSIOM_MASK, 0x000F0000
.set Low_Peak__0__HSIOM_SHIFT, 16
.set Low_Peak__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Low_Peak__0__INTR, CYREG_GPIO_PRT3_INTR
.set Low_Peak__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Low_Peak__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Low_Peak__0__MASK, 0x10
.set Low_Peak__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Low_Peak__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Low_Peak__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Low_Peak__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Low_Peak__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Low_Peak__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Low_Peak__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Low_Peak__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Low_Peak__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Low_Peak__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Low_Peak__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Low_Peak__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Low_Peak__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Low_Peak__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Low_Peak__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Low_Peak__0__PC, CYREG_GPIO_PRT3_PC
.set Low_Peak__0__PC2, CYREG_GPIO_PRT3_PC2
.set Low_Peak__0__PORT, 3
.set Low_Peak__0__PS, CYREG_GPIO_PRT3_PS
.set Low_Peak__0__SHIFT, 4
.set Low_Peak__DR, CYREG_GPIO_PRT3_DR
.set Low_Peak__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Low_Peak__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Low_Peak__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Low_Peak__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Low_Peak__INTR, CYREG_GPIO_PRT3_INTR
.set Low_Peak__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Low_Peak__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Low_Peak__MASK, 0x10
.set Low_Peak__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Low_Peak__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Low_Peak__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Low_Peak__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Low_Peak__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Low_Peak__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Low_Peak__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Low_Peak__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Low_Peak__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Low_Peak__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Low_Peak__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Low_Peak__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Low_Peak__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Low_Peak__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Low_Peak__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Low_Peak__PC, CYREG_GPIO_PRT3_PC
.set Low_Peak__PC2, CYREG_GPIO_PRT3_PC2
.set Low_Peak__PORT, 3
.set Low_Peak__PS, CYREG_GPIO_PRT3_PS
.set Low_Peak__SHIFT, 4

/* Mid_Peak */
.set Mid_Peak__0__DR, CYREG_GPIO_PRT3_DR
.set Mid_Peak__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Mid_Peak__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Mid_Peak__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Mid_Peak__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Mid_Peak__0__HSIOM_MASK, 0x00F00000
.set Mid_Peak__0__HSIOM_SHIFT, 20
.set Mid_Peak__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Mid_Peak__0__INTR, CYREG_GPIO_PRT3_INTR
.set Mid_Peak__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Mid_Peak__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Mid_Peak__0__MASK, 0x20
.set Mid_Peak__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Mid_Peak__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Mid_Peak__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Mid_Peak__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Mid_Peak__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Mid_Peak__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Mid_Peak__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Mid_Peak__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Mid_Peak__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Mid_Peak__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Mid_Peak__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Mid_Peak__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Mid_Peak__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Mid_Peak__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Mid_Peak__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Mid_Peak__0__PC, CYREG_GPIO_PRT3_PC
.set Mid_Peak__0__PC2, CYREG_GPIO_PRT3_PC2
.set Mid_Peak__0__PORT, 3
.set Mid_Peak__0__PS, CYREG_GPIO_PRT3_PS
.set Mid_Peak__0__SHIFT, 5
.set Mid_Peak__DR, CYREG_GPIO_PRT3_DR
.set Mid_Peak__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Mid_Peak__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Mid_Peak__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Mid_Peak__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Mid_Peak__INTR, CYREG_GPIO_PRT3_INTR
.set Mid_Peak__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Mid_Peak__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Mid_Peak__MASK, 0x20
.set Mid_Peak__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Mid_Peak__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Mid_Peak__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Mid_Peak__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Mid_Peak__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Mid_Peak__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Mid_Peak__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Mid_Peak__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Mid_Peak__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Mid_Peak__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Mid_Peak__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Mid_Peak__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Mid_Peak__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Mid_Peak__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Mid_Peak__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Mid_Peak__PC, CYREG_GPIO_PRT3_PC
.set Mid_Peak__PC2, CYREG_GPIO_PRT3_PC2
.set Mid_Peak__PORT, 3
.set Mid_Peak__PS, CYREG_GPIO_PRT3_PS
.set Mid_Peak__SHIFT, 5

/* PGA_U_Db */
.set PGA_U_Db__0__DR, CYREG_GPIO_PRT1_DR
.set PGA_U_Db__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set PGA_U_Db__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set PGA_U_Db__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set PGA_U_Db__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set PGA_U_Db__0__HSIOM_MASK, 0x0000F000
.set PGA_U_Db__0__HSIOM_SHIFT, 12
.set PGA_U_Db__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set PGA_U_Db__0__INTR, CYREG_GPIO_PRT1_INTR
.set PGA_U_Db__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set PGA_U_Db__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set PGA_U_Db__0__MASK, 0x08
.set PGA_U_Db__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PGA_U_Db__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PGA_U_Db__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PGA_U_Db__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PGA_U_Db__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PGA_U_Db__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PGA_U_Db__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PGA_U_Db__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PGA_U_Db__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PGA_U_Db__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PGA_U_Db__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PGA_U_Db__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PGA_U_Db__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PGA_U_Db__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PGA_U_Db__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PGA_U_Db__0__PC, CYREG_GPIO_PRT1_PC
.set PGA_U_Db__0__PC2, CYREG_GPIO_PRT1_PC2
.set PGA_U_Db__0__PORT, 1
.set PGA_U_Db__0__PS, CYREG_GPIO_PRT1_PS
.set PGA_U_Db__0__SHIFT, 3
.set PGA_U_Db__DR, CYREG_GPIO_PRT1_DR
.set PGA_U_Db__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set PGA_U_Db__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set PGA_U_Db__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set PGA_U_Db__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set PGA_U_Db__INTR, CYREG_GPIO_PRT1_INTR
.set PGA_U_Db__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set PGA_U_Db__INTSTAT, CYREG_GPIO_PRT1_INTR
.set PGA_U_Db__MASK, 0x08
.set PGA_U_Db__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PGA_U_Db__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PGA_U_Db__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PGA_U_Db__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PGA_U_Db__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PGA_U_Db__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PGA_U_Db__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PGA_U_Db__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PGA_U_Db__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PGA_U_Db__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PGA_U_Db__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PGA_U_Db__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PGA_U_Db__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PGA_U_Db__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PGA_U_Db__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PGA_U_Db__PC, CYREG_GPIO_PRT1_PC
.set PGA_U_Db__PC2, CYREG_GPIO_PRT1_PC2
.set PGA_U_Db__PORT, 1
.set PGA_U_Db__PS, CYREG_GPIO_PRT1_PS
.set PGA_U_Db__SHIFT, 3

/* Clock_PWM */
.set Clock_PWM__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set Clock_PWM__DIV_ID, 0x00000080
.set Clock_PWM__DIV_REGISTER, CYREG_PERI_DIV_16_5_CTL0
.set Clock_PWM__FRAC_MASK, 0x000000F8
.set Clock_PWM__PA_DIV_ID, 0x000000FF

/* Fire_Peak */
.set Fire_Peak__0__DR, CYREG_GPIO_PRT3_DR
.set Fire_Peak__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Fire_Peak__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Fire_Peak__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Fire_Peak__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Fire_Peak__0__HSIOM_MASK, 0xF0000000
.set Fire_Peak__0__HSIOM_SHIFT, 28
.set Fire_Peak__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Fire_Peak__0__INTR, CYREG_GPIO_PRT3_INTR
.set Fire_Peak__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Fire_Peak__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Fire_Peak__0__MASK, 0x80
.set Fire_Peak__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Fire_Peak__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Fire_Peak__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Fire_Peak__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Fire_Peak__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Fire_Peak__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Fire_Peak__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Fire_Peak__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Fire_Peak__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Fire_Peak__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Fire_Peak__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Fire_Peak__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Fire_Peak__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Fire_Peak__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Fire_Peak__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Fire_Peak__0__PC, CYREG_GPIO_PRT3_PC
.set Fire_Peak__0__PC2, CYREG_GPIO_PRT3_PC2
.set Fire_Peak__0__PORT, 3
.set Fire_Peak__0__PS, CYREG_GPIO_PRT3_PS
.set Fire_Peak__0__SHIFT, 7
.set Fire_Peak__DR, CYREG_GPIO_PRT3_DR
.set Fire_Peak__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Fire_Peak__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Fire_Peak__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Fire_Peak__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Fire_Peak__INTR, CYREG_GPIO_PRT3_INTR
.set Fire_Peak__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Fire_Peak__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Fire_Peak__MASK, 0x80
.set Fire_Peak__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Fire_Peak__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Fire_Peak__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Fire_Peak__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Fire_Peak__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Fire_Peak__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Fire_Peak__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Fire_Peak__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Fire_Peak__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Fire_Peak__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Fire_Peak__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Fire_Peak__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Fire_Peak__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Fire_Peak__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Fire_Peak__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Fire_Peak__PC, CYREG_GPIO_PRT3_PC
.set Fire_Peak__PC2, CYREG_GPIO_PRT3_PC2
.set Fire_Peak__PORT, 3
.set Fire_Peak__PS, CYREG_GPIO_PRT3_PS
.set Fire_Peak__SHIFT, 7

/* High_Peak */
.set High_Peak__0__DR, CYREG_GPIO_PRT3_DR
.set High_Peak__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set High_Peak__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set High_Peak__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set High_Peak__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set High_Peak__0__HSIOM_MASK, 0x0F000000
.set High_Peak__0__HSIOM_SHIFT, 24
.set High_Peak__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set High_Peak__0__INTR, CYREG_GPIO_PRT3_INTR
.set High_Peak__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set High_Peak__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set High_Peak__0__MASK, 0x40
.set High_Peak__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set High_Peak__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set High_Peak__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set High_Peak__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set High_Peak__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set High_Peak__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set High_Peak__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set High_Peak__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set High_Peak__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set High_Peak__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set High_Peak__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set High_Peak__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set High_Peak__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set High_Peak__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set High_Peak__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set High_Peak__0__PC, CYREG_GPIO_PRT3_PC
.set High_Peak__0__PC2, CYREG_GPIO_PRT3_PC2
.set High_Peak__0__PORT, 3
.set High_Peak__0__PS, CYREG_GPIO_PRT3_PS
.set High_Peak__0__SHIFT, 6
.set High_Peak__DR, CYREG_GPIO_PRT3_DR
.set High_Peak__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set High_Peak__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set High_Peak__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set High_Peak__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set High_Peak__INTR, CYREG_GPIO_PRT3_INTR
.set High_Peak__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set High_Peak__INTSTAT, CYREG_GPIO_PRT3_INTR
.set High_Peak__MASK, 0x40
.set High_Peak__PA__CFG0, CYREG_UDB_PA3_CFG0
.set High_Peak__PA__CFG1, CYREG_UDB_PA3_CFG1
.set High_Peak__PA__CFG10, CYREG_UDB_PA3_CFG10
.set High_Peak__PA__CFG11, CYREG_UDB_PA3_CFG11
.set High_Peak__PA__CFG12, CYREG_UDB_PA3_CFG12
.set High_Peak__PA__CFG13, CYREG_UDB_PA3_CFG13
.set High_Peak__PA__CFG14, CYREG_UDB_PA3_CFG14
.set High_Peak__PA__CFG2, CYREG_UDB_PA3_CFG2
.set High_Peak__PA__CFG3, CYREG_UDB_PA3_CFG3
.set High_Peak__PA__CFG4, CYREG_UDB_PA3_CFG4
.set High_Peak__PA__CFG5, CYREG_UDB_PA3_CFG5
.set High_Peak__PA__CFG6, CYREG_UDB_PA3_CFG6
.set High_Peak__PA__CFG7, CYREG_UDB_PA3_CFG7
.set High_Peak__PA__CFG8, CYREG_UDB_PA3_CFG8
.set High_Peak__PA__CFG9, CYREG_UDB_PA3_CFG9
.set High_Peak__PC, CYREG_GPIO_PRT3_PC
.set High_Peak__PC2, CYREG_GPIO_PRT3_PC2
.set High_Peak__PORT, 3
.set High_Peak__PS, CYREG_GPIO_PRT3_PS
.set High_Peak__SHIFT, 6

/* LED_GREEN */
.set LED_GREEN__0__DR, CYREG_GPIO_PRT2_DR
.set LED_GREEN__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_GREEN__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_GREEN__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_GREEN__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_GREEN__0__HSIOM_MASK, 0x00000F00
.set LED_GREEN__0__HSIOM_SHIFT, 8
.set LED_GREEN__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_GREEN__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED_GREEN__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_GREEN__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_GREEN__0__MASK, 0x04
.set LED_GREEN__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_GREEN__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_GREEN__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_GREEN__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_GREEN__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_GREEN__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_GREEN__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_GREEN__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_GREEN__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_GREEN__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_GREEN__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_GREEN__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_GREEN__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_GREEN__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_GREEN__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_GREEN__0__PC, CYREG_GPIO_PRT2_PC
.set LED_GREEN__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED_GREEN__0__PORT, 2
.set LED_GREEN__0__PS, CYREG_GPIO_PRT2_PS
.set LED_GREEN__0__SHIFT, 2
.set LED_GREEN__DR, CYREG_GPIO_PRT2_DR
.set LED_GREEN__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_GREEN__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_GREEN__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_GREEN__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_GREEN__INTR, CYREG_GPIO_PRT2_INTR
.set LED_GREEN__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_GREEN__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_GREEN__MASK, 0x04
.set LED_GREEN__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_GREEN__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_GREEN__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_GREEN__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_GREEN__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_GREEN__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_GREEN__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_GREEN__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_GREEN__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_GREEN__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_GREEN__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_GREEN__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_GREEN__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_GREEN__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_GREEN__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_GREEN__PC, CYREG_GPIO_PRT2_PC
.set LED_GREEN__PC2, CYREG_GPIO_PRT2_PC2
.set LED_GREEN__PORT, 2
.set LED_GREEN__PS, CYREG_GPIO_PRT2_PS
.set LED_GREEN__SHIFT, 2

/* TC_CC_ISR */
.set TC_CC_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set TC_CC_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set TC_CC_ISR__INTC_MASK, 0x40000
.set TC_CC_ISR__INTC_NUMBER, 18
.set TC_CC_ISR__INTC_PRIOR_MASK, 0xC00000
.set TC_CC_ISR__INTC_PRIOR_NUM, 3
.set TC_CC_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set TC_CC_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set TC_CC_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Low_Thresh */
.set Low_Thresh__0__DR, CYREG_GPIO_PRT1_DR
.set Low_Thresh__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Low_Thresh__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Low_Thresh__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Low_Thresh__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Low_Thresh__0__HSIOM_MASK, 0x0000000F
.set Low_Thresh__0__HSIOM_SHIFT, 0
.set Low_Thresh__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Low_Thresh__0__INTR, CYREG_GPIO_PRT1_INTR
.set Low_Thresh__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Low_Thresh__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Low_Thresh__0__MASK, 0x01
.set Low_Thresh__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Low_Thresh__0__OUT_SEL_SHIFT, 0
.set Low_Thresh__0__OUT_SEL_VAL, 1
.set Low_Thresh__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Low_Thresh__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Low_Thresh__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Low_Thresh__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Low_Thresh__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Low_Thresh__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Low_Thresh__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Low_Thresh__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Low_Thresh__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Low_Thresh__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Low_Thresh__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Low_Thresh__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Low_Thresh__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Low_Thresh__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Low_Thresh__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Low_Thresh__0__PC, CYREG_GPIO_PRT1_PC
.set Low_Thresh__0__PC2, CYREG_GPIO_PRT1_PC2
.set Low_Thresh__0__PORT, 1
.set Low_Thresh__0__PS, CYREG_GPIO_PRT1_PS
.set Low_Thresh__0__SHIFT, 0
.set Low_Thresh__DR, CYREG_GPIO_PRT1_DR
.set Low_Thresh__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Low_Thresh__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Low_Thresh__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Low_Thresh__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Low_Thresh__INTR, CYREG_GPIO_PRT1_INTR
.set Low_Thresh__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Low_Thresh__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Low_Thresh__MASK, 0x01
.set Low_Thresh__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Low_Thresh__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Low_Thresh__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Low_Thresh__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Low_Thresh__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Low_Thresh__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Low_Thresh__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Low_Thresh__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Low_Thresh__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Low_Thresh__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Low_Thresh__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Low_Thresh__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Low_Thresh__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Low_Thresh__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Low_Thresh__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Low_Thresh__PC, CYREG_GPIO_PRT1_PC
.set Low_Thresh__PC2, CYREG_GPIO_PRT1_PC2
.set Low_Thresh__PORT, 1
.set Low_Thresh__PS, CYREG_GPIO_PRT1_PS
.set Low_Thresh__SHIFT, 0

/* Low_Thresh_Feedback */
.set Low_Thresh_Feedback__0__DR, CYREG_GPIO_PRT3_DR
.set Low_Thresh_Feedback__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Low_Thresh_Feedback__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Low_Thresh_Feedback__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Low_Thresh_Feedback__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Low_Thresh_Feedback__0__HSIOM_MASK, 0x0000000F
.set Low_Thresh_Feedback__0__HSIOM_SHIFT, 0
.set Low_Thresh_Feedback__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Low_Thresh_Feedback__0__INTR, CYREG_GPIO_PRT3_INTR
.set Low_Thresh_Feedback__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Low_Thresh_Feedback__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Low_Thresh_Feedback__0__MASK, 0x01
.set Low_Thresh_Feedback__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Low_Thresh_Feedback__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Low_Thresh_Feedback__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Low_Thresh_Feedback__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Low_Thresh_Feedback__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Low_Thresh_Feedback__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Low_Thresh_Feedback__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Low_Thresh_Feedback__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Low_Thresh_Feedback__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Low_Thresh_Feedback__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Low_Thresh_Feedback__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Low_Thresh_Feedback__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Low_Thresh_Feedback__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Low_Thresh_Feedback__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Low_Thresh_Feedback__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Low_Thresh_Feedback__0__PC, CYREG_GPIO_PRT3_PC
.set Low_Thresh_Feedback__0__PC2, CYREG_GPIO_PRT3_PC2
.set Low_Thresh_Feedback__0__PORT, 3
.set Low_Thresh_Feedback__0__PS, CYREG_GPIO_PRT3_PS
.set Low_Thresh_Feedback__0__SHIFT, 0
.set Low_Thresh_Feedback__DR, CYREG_GPIO_PRT3_DR
.set Low_Thresh_Feedback__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Low_Thresh_Feedback__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Low_Thresh_Feedback__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Low_Thresh_Feedback__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Low_Thresh_Feedback__INTR, CYREG_GPIO_PRT3_INTR
.set Low_Thresh_Feedback__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Low_Thresh_Feedback__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Low_Thresh_Feedback__MASK, 0x01
.set Low_Thresh_Feedback__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Low_Thresh_Feedback__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Low_Thresh_Feedback__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Low_Thresh_Feedback__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Low_Thresh_Feedback__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Low_Thresh_Feedback__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Low_Thresh_Feedback__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Low_Thresh_Feedback__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Low_Thresh_Feedback__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Low_Thresh_Feedback__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Low_Thresh_Feedback__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Low_Thresh_Feedback__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Low_Thresh_Feedback__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Low_Thresh_Feedback__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Low_Thresh_Feedback__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Low_Thresh_Feedback__PC, CYREG_GPIO_PRT3_PC
.set Low_Thresh_Feedback__PC2, CYREG_GPIO_PRT3_PC2
.set Low_Thresh_Feedback__PORT, 3
.set Low_Thresh_Feedback__PS, CYREG_GPIO_PRT3_PS
.set Low_Thresh_Feedback__SHIFT, 0

/* Mid_Thresh */
.set Mid_Thresh__0__DR, CYREG_GPIO_PRT1_DR
.set Mid_Thresh__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Mid_Thresh__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Mid_Thresh__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Mid_Thresh__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Mid_Thresh__0__HSIOM_MASK, 0x00000F00
.set Mid_Thresh__0__HSIOM_SHIFT, 8
.set Mid_Thresh__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Mid_Thresh__0__INTR, CYREG_GPIO_PRT1_INTR
.set Mid_Thresh__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Mid_Thresh__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Mid_Thresh__0__MASK, 0x04
.set Mid_Thresh__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Mid_Thresh__0__OUT_SEL_SHIFT, 4
.set Mid_Thresh__0__OUT_SEL_VAL, 0
.set Mid_Thresh__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Mid_Thresh__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Mid_Thresh__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Mid_Thresh__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Mid_Thresh__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Mid_Thresh__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Mid_Thresh__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Mid_Thresh__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Mid_Thresh__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Mid_Thresh__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Mid_Thresh__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Mid_Thresh__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Mid_Thresh__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Mid_Thresh__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Mid_Thresh__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Mid_Thresh__0__PC, CYREG_GPIO_PRT1_PC
.set Mid_Thresh__0__PC2, CYREG_GPIO_PRT1_PC2
.set Mid_Thresh__0__PORT, 1
.set Mid_Thresh__0__PS, CYREG_GPIO_PRT1_PS
.set Mid_Thresh__0__SHIFT, 2
.set Mid_Thresh__DR, CYREG_GPIO_PRT1_DR
.set Mid_Thresh__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Mid_Thresh__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Mid_Thresh__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Mid_Thresh__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Mid_Thresh__INTR, CYREG_GPIO_PRT1_INTR
.set Mid_Thresh__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Mid_Thresh__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Mid_Thresh__MASK, 0x04
.set Mid_Thresh__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Mid_Thresh__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Mid_Thresh__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Mid_Thresh__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Mid_Thresh__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Mid_Thresh__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Mid_Thresh__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Mid_Thresh__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Mid_Thresh__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Mid_Thresh__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Mid_Thresh__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Mid_Thresh__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Mid_Thresh__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Mid_Thresh__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Mid_Thresh__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Mid_Thresh__PC, CYREG_GPIO_PRT1_PC
.set Mid_Thresh__PC2, CYREG_GPIO_PRT1_PC2
.set Mid_Thresh__PORT, 1
.set Mid_Thresh__PS, CYREG_GPIO_PRT1_PS
.set Mid_Thresh__SHIFT, 2

/* Mid_Thresh_Feedback */
.set Mid_Thresh_Feedback__0__DR, CYREG_GPIO_PRT3_DR
.set Mid_Thresh_Feedback__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Mid_Thresh_Feedback__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Mid_Thresh_Feedback__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Mid_Thresh_Feedback__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Mid_Thresh_Feedback__0__HSIOM_MASK, 0x000000F0
.set Mid_Thresh_Feedback__0__HSIOM_SHIFT, 4
.set Mid_Thresh_Feedback__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Mid_Thresh_Feedback__0__INTR, CYREG_GPIO_PRT3_INTR
.set Mid_Thresh_Feedback__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Mid_Thresh_Feedback__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Mid_Thresh_Feedback__0__MASK, 0x02
.set Mid_Thresh_Feedback__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Mid_Thresh_Feedback__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Mid_Thresh_Feedback__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Mid_Thresh_Feedback__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Mid_Thresh_Feedback__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Mid_Thresh_Feedback__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Mid_Thresh_Feedback__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Mid_Thresh_Feedback__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Mid_Thresh_Feedback__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Mid_Thresh_Feedback__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Mid_Thresh_Feedback__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Mid_Thresh_Feedback__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Mid_Thresh_Feedback__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Mid_Thresh_Feedback__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Mid_Thresh_Feedback__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Mid_Thresh_Feedback__0__PC, CYREG_GPIO_PRT3_PC
.set Mid_Thresh_Feedback__0__PC2, CYREG_GPIO_PRT3_PC2
.set Mid_Thresh_Feedback__0__PORT, 3
.set Mid_Thresh_Feedback__0__PS, CYREG_GPIO_PRT3_PS
.set Mid_Thresh_Feedback__0__SHIFT, 1
.set Mid_Thresh_Feedback__DR, CYREG_GPIO_PRT3_DR
.set Mid_Thresh_Feedback__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Mid_Thresh_Feedback__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Mid_Thresh_Feedback__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Mid_Thresh_Feedback__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Mid_Thresh_Feedback__INTR, CYREG_GPIO_PRT3_INTR
.set Mid_Thresh_Feedback__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Mid_Thresh_Feedback__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Mid_Thresh_Feedback__MASK, 0x02
.set Mid_Thresh_Feedback__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Mid_Thresh_Feedback__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Mid_Thresh_Feedback__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Mid_Thresh_Feedback__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Mid_Thresh_Feedback__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Mid_Thresh_Feedback__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Mid_Thresh_Feedback__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Mid_Thresh_Feedback__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Mid_Thresh_Feedback__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Mid_Thresh_Feedback__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Mid_Thresh_Feedback__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Mid_Thresh_Feedback__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Mid_Thresh_Feedback__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Mid_Thresh_Feedback__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Mid_Thresh_Feedback__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Mid_Thresh_Feedback__PC, CYREG_GPIO_PRT3_PC
.set Mid_Thresh_Feedback__PC2, CYREG_GPIO_PRT3_PC2
.set Mid_Thresh_Feedback__PORT, 3
.set Mid_Thresh_Feedback__PS, CYREG_GPIO_PRT3_PS
.set Mid_Thresh_Feedback__SHIFT, 1

/* USER_INPUT */
.set USER_INPUT__0__DR, CYREG_GPIO_PRT1_DR
.set USER_INPUT__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set USER_INPUT__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set USER_INPUT__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set USER_INPUT__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set USER_INPUT__0__HSIOM_MASK, 0x000F0000
.set USER_INPUT__0__HSIOM_SHIFT, 16
.set USER_INPUT__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set USER_INPUT__0__INTR, CYREG_GPIO_PRT1_INTR
.set USER_INPUT__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set USER_INPUT__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set USER_INPUT__0__MASK, 0x10
.set USER_INPUT__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set USER_INPUT__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set USER_INPUT__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set USER_INPUT__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set USER_INPUT__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set USER_INPUT__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set USER_INPUT__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set USER_INPUT__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set USER_INPUT__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set USER_INPUT__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set USER_INPUT__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set USER_INPUT__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set USER_INPUT__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set USER_INPUT__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set USER_INPUT__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set USER_INPUT__0__PC, CYREG_GPIO_PRT1_PC
.set USER_INPUT__0__PC2, CYREG_GPIO_PRT1_PC2
.set USER_INPUT__0__PORT, 1
.set USER_INPUT__0__PS, CYREG_GPIO_PRT1_PS
.set USER_INPUT__0__SHIFT, 4
.set USER_INPUT__DR, CYREG_GPIO_PRT1_DR
.set USER_INPUT__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set USER_INPUT__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set USER_INPUT__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set USER_INPUT__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set USER_INPUT__INTR, CYREG_GPIO_PRT1_INTR
.set USER_INPUT__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set USER_INPUT__INTSTAT, CYREG_GPIO_PRT1_INTR
.set USER_INPUT__MASK, 0x10
.set USER_INPUT__PA__CFG0, CYREG_UDB_PA1_CFG0
.set USER_INPUT__PA__CFG1, CYREG_UDB_PA1_CFG1
.set USER_INPUT__PA__CFG10, CYREG_UDB_PA1_CFG10
.set USER_INPUT__PA__CFG11, CYREG_UDB_PA1_CFG11
.set USER_INPUT__PA__CFG12, CYREG_UDB_PA1_CFG12
.set USER_INPUT__PA__CFG13, CYREG_UDB_PA1_CFG13
.set USER_INPUT__PA__CFG14, CYREG_UDB_PA1_CFG14
.set USER_INPUT__PA__CFG2, CYREG_UDB_PA1_CFG2
.set USER_INPUT__PA__CFG3, CYREG_UDB_PA1_CFG3
.set USER_INPUT__PA__CFG4, CYREG_UDB_PA1_CFG4
.set USER_INPUT__PA__CFG5, CYREG_UDB_PA1_CFG5
.set USER_INPUT__PA__CFG6, CYREG_UDB_PA1_CFG6
.set USER_INPUT__PA__CFG7, CYREG_UDB_PA1_CFG7
.set USER_INPUT__PA__CFG8, CYREG_UDB_PA1_CFG8
.set USER_INPUT__PA__CFG9, CYREG_UDB_PA1_CFG9
.set USER_INPUT__PC, CYREG_GPIO_PRT1_PC
.set USER_INPUT__PC2, CYREG_GPIO_PRT1_PC2
.set USER_INPUT__PORT, 1
.set USER_INPUT__PS, CYREG_GPIO_PRT1_PS
.set USER_INPUT__SHIFT, 4

/* Fire_Thresh */
.set Fire_Thresh__0__DR, CYREG_GPIO_PRT2_DR
.set Fire_Thresh__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Fire_Thresh__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Fire_Thresh__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Fire_Thresh__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Fire_Thresh__0__HSIOM_MASK, 0x0000000F
.set Fire_Thresh__0__HSIOM_SHIFT, 0
.set Fire_Thresh__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Fire_Thresh__0__INTR, CYREG_GPIO_PRT2_INTR
.set Fire_Thresh__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Fire_Thresh__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Fire_Thresh__0__MASK, 0x01
.set Fire_Thresh__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Fire_Thresh__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Fire_Thresh__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Fire_Thresh__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Fire_Thresh__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Fire_Thresh__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Fire_Thresh__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Fire_Thresh__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Fire_Thresh__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Fire_Thresh__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Fire_Thresh__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Fire_Thresh__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Fire_Thresh__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Fire_Thresh__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Fire_Thresh__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Fire_Thresh__0__PC, CYREG_GPIO_PRT2_PC
.set Fire_Thresh__0__PC2, CYREG_GPIO_PRT2_PC2
.set Fire_Thresh__0__PORT, 2
.set Fire_Thresh__0__PS, CYREG_GPIO_PRT2_PS
.set Fire_Thresh__0__SHIFT, 0
.set Fire_Thresh__DR, CYREG_GPIO_PRT2_DR
.set Fire_Thresh__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Fire_Thresh__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Fire_Thresh__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Fire_Thresh__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Fire_Thresh__INTR, CYREG_GPIO_PRT2_INTR
.set Fire_Thresh__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Fire_Thresh__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Fire_Thresh__MASK, 0x01
.set Fire_Thresh__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Fire_Thresh__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Fire_Thresh__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Fire_Thresh__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Fire_Thresh__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Fire_Thresh__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Fire_Thresh__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Fire_Thresh__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Fire_Thresh__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Fire_Thresh__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Fire_Thresh__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Fire_Thresh__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Fire_Thresh__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Fire_Thresh__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Fire_Thresh__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Fire_Thresh__PC, CYREG_GPIO_PRT2_PC
.set Fire_Thresh__PC2, CYREG_GPIO_PRT2_PC2
.set Fire_Thresh__PORT, 2
.set Fire_Thresh__PS, CYREG_GPIO_PRT2_PS
.set Fire_Thresh__SHIFT, 0

/* Fire_Thresh_Feedback */
.set Fire_Thresh_Feedback__0__DR, CYREG_GPIO_PRT3_DR
.set Fire_Thresh_Feedback__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Fire_Thresh_Feedback__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Fire_Thresh_Feedback__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Fire_Thresh_Feedback__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Fire_Thresh_Feedback__0__HSIOM_MASK, 0x0000F000
.set Fire_Thresh_Feedback__0__HSIOM_SHIFT, 12
.set Fire_Thresh_Feedback__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Fire_Thresh_Feedback__0__INTR, CYREG_GPIO_PRT3_INTR
.set Fire_Thresh_Feedback__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Fire_Thresh_Feedback__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Fire_Thresh_Feedback__0__MASK, 0x08
.set Fire_Thresh_Feedback__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Fire_Thresh_Feedback__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Fire_Thresh_Feedback__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Fire_Thresh_Feedback__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Fire_Thresh_Feedback__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Fire_Thresh_Feedback__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Fire_Thresh_Feedback__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Fire_Thresh_Feedback__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Fire_Thresh_Feedback__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Fire_Thresh_Feedback__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Fire_Thresh_Feedback__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Fire_Thresh_Feedback__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Fire_Thresh_Feedback__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Fire_Thresh_Feedback__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Fire_Thresh_Feedback__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Fire_Thresh_Feedback__0__PC, CYREG_GPIO_PRT3_PC
.set Fire_Thresh_Feedback__0__PC2, CYREG_GPIO_PRT3_PC2
.set Fire_Thresh_Feedback__0__PORT, 3
.set Fire_Thresh_Feedback__0__PS, CYREG_GPIO_PRT3_PS
.set Fire_Thresh_Feedback__0__SHIFT, 3
.set Fire_Thresh_Feedback__DR, CYREG_GPIO_PRT3_DR
.set Fire_Thresh_Feedback__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Fire_Thresh_Feedback__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Fire_Thresh_Feedback__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Fire_Thresh_Feedback__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Fire_Thresh_Feedback__INTR, CYREG_GPIO_PRT3_INTR
.set Fire_Thresh_Feedback__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Fire_Thresh_Feedback__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Fire_Thresh_Feedback__MASK, 0x08
.set Fire_Thresh_Feedback__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Fire_Thresh_Feedback__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Fire_Thresh_Feedback__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Fire_Thresh_Feedback__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Fire_Thresh_Feedback__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Fire_Thresh_Feedback__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Fire_Thresh_Feedback__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Fire_Thresh_Feedback__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Fire_Thresh_Feedback__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Fire_Thresh_Feedback__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Fire_Thresh_Feedback__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Fire_Thresh_Feedback__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Fire_Thresh_Feedback__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Fire_Thresh_Feedback__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Fire_Thresh_Feedback__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Fire_Thresh_Feedback__PC, CYREG_GPIO_PRT3_PC
.set Fire_Thresh_Feedback__PC2, CYREG_GPIO_PRT3_PC2
.set Fire_Thresh_Feedback__PORT, 3
.set Fire_Thresh_Feedback__PS, CYREG_GPIO_PRT3_PS
.set Fire_Thresh_Feedback__SHIFT, 3

/* High_Thresh */
.set High_Thresh__0__DR, CYREG_GPIO_PRT1_DR
.set High_Thresh__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set High_Thresh__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set High_Thresh__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set High_Thresh__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set High_Thresh__0__HSIOM_MASK, 0x0F000000
.set High_Thresh__0__HSIOM_SHIFT, 24
.set High_Thresh__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set High_Thresh__0__INTR, CYREG_GPIO_PRT1_INTR
.set High_Thresh__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set High_Thresh__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set High_Thresh__0__MASK, 0x40
.set High_Thresh__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set High_Thresh__0__OUT_SEL_SHIFT, 12
.set High_Thresh__0__OUT_SEL_VAL, 3
.set High_Thresh__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set High_Thresh__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set High_Thresh__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set High_Thresh__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set High_Thresh__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set High_Thresh__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set High_Thresh__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set High_Thresh__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set High_Thresh__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set High_Thresh__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set High_Thresh__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set High_Thresh__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set High_Thresh__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set High_Thresh__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set High_Thresh__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set High_Thresh__0__PC, CYREG_GPIO_PRT1_PC
.set High_Thresh__0__PC2, CYREG_GPIO_PRT1_PC2
.set High_Thresh__0__PORT, 1
.set High_Thresh__0__PS, CYREG_GPIO_PRT1_PS
.set High_Thresh__0__SHIFT, 6
.set High_Thresh__DR, CYREG_GPIO_PRT1_DR
.set High_Thresh__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set High_Thresh__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set High_Thresh__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set High_Thresh__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set High_Thresh__INTR, CYREG_GPIO_PRT1_INTR
.set High_Thresh__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set High_Thresh__INTSTAT, CYREG_GPIO_PRT1_INTR
.set High_Thresh__MASK, 0x40
.set High_Thresh__PA__CFG0, CYREG_UDB_PA1_CFG0
.set High_Thresh__PA__CFG1, CYREG_UDB_PA1_CFG1
.set High_Thresh__PA__CFG10, CYREG_UDB_PA1_CFG10
.set High_Thresh__PA__CFG11, CYREG_UDB_PA1_CFG11
.set High_Thresh__PA__CFG12, CYREG_UDB_PA1_CFG12
.set High_Thresh__PA__CFG13, CYREG_UDB_PA1_CFG13
.set High_Thresh__PA__CFG14, CYREG_UDB_PA1_CFG14
.set High_Thresh__PA__CFG2, CYREG_UDB_PA1_CFG2
.set High_Thresh__PA__CFG3, CYREG_UDB_PA1_CFG3
.set High_Thresh__PA__CFG4, CYREG_UDB_PA1_CFG4
.set High_Thresh__PA__CFG5, CYREG_UDB_PA1_CFG5
.set High_Thresh__PA__CFG6, CYREG_UDB_PA1_CFG6
.set High_Thresh__PA__CFG7, CYREG_UDB_PA1_CFG7
.set High_Thresh__PA__CFG8, CYREG_UDB_PA1_CFG8
.set High_Thresh__PA__CFG9, CYREG_UDB_PA1_CFG9
.set High_Thresh__PC, CYREG_GPIO_PRT1_PC
.set High_Thresh__PC2, CYREG_GPIO_PRT1_PC2
.set High_Thresh__PORT, 1
.set High_Thresh__PS, CYREG_GPIO_PRT1_PS
.set High_Thresh__SHIFT, 6

/* High_Thresh_Feedback */
.set High_Thresh_Feedback__0__DR, CYREG_GPIO_PRT3_DR
.set High_Thresh_Feedback__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set High_Thresh_Feedback__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set High_Thresh_Feedback__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set High_Thresh_Feedback__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set High_Thresh_Feedback__0__HSIOM_MASK, 0x00000F00
.set High_Thresh_Feedback__0__HSIOM_SHIFT, 8
.set High_Thresh_Feedback__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set High_Thresh_Feedback__0__INTR, CYREG_GPIO_PRT3_INTR
.set High_Thresh_Feedback__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set High_Thresh_Feedback__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set High_Thresh_Feedback__0__MASK, 0x04
.set High_Thresh_Feedback__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set High_Thresh_Feedback__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set High_Thresh_Feedback__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set High_Thresh_Feedback__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set High_Thresh_Feedback__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set High_Thresh_Feedback__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set High_Thresh_Feedback__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set High_Thresh_Feedback__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set High_Thresh_Feedback__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set High_Thresh_Feedback__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set High_Thresh_Feedback__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set High_Thresh_Feedback__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set High_Thresh_Feedback__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set High_Thresh_Feedback__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set High_Thresh_Feedback__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set High_Thresh_Feedback__0__PC, CYREG_GPIO_PRT3_PC
.set High_Thresh_Feedback__0__PC2, CYREG_GPIO_PRT3_PC2
.set High_Thresh_Feedback__0__PORT, 3
.set High_Thresh_Feedback__0__PS, CYREG_GPIO_PRT3_PS
.set High_Thresh_Feedback__0__SHIFT, 2
.set High_Thresh_Feedback__DR, CYREG_GPIO_PRT3_DR
.set High_Thresh_Feedback__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set High_Thresh_Feedback__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set High_Thresh_Feedback__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set High_Thresh_Feedback__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set High_Thresh_Feedback__INTR, CYREG_GPIO_PRT3_INTR
.set High_Thresh_Feedback__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set High_Thresh_Feedback__INTSTAT, CYREG_GPIO_PRT3_INTR
.set High_Thresh_Feedback__MASK, 0x04
.set High_Thresh_Feedback__PA__CFG0, CYREG_UDB_PA3_CFG0
.set High_Thresh_Feedback__PA__CFG1, CYREG_UDB_PA3_CFG1
.set High_Thresh_Feedback__PA__CFG10, CYREG_UDB_PA3_CFG10
.set High_Thresh_Feedback__PA__CFG11, CYREG_UDB_PA3_CFG11
.set High_Thresh_Feedback__PA__CFG12, CYREG_UDB_PA3_CFG12
.set High_Thresh_Feedback__PA__CFG13, CYREG_UDB_PA3_CFG13
.set High_Thresh_Feedback__PA__CFG14, CYREG_UDB_PA3_CFG14
.set High_Thresh_Feedback__PA__CFG2, CYREG_UDB_PA3_CFG2
.set High_Thresh_Feedback__PA__CFG3, CYREG_UDB_PA3_CFG3
.set High_Thresh_Feedback__PA__CFG4, CYREG_UDB_PA3_CFG4
.set High_Thresh_Feedback__PA__CFG5, CYREG_UDB_PA3_CFG5
.set High_Thresh_Feedback__PA__CFG6, CYREG_UDB_PA3_CFG6
.set High_Thresh_Feedback__PA__CFG7, CYREG_UDB_PA3_CFG7
.set High_Thresh_Feedback__PA__CFG8, CYREG_UDB_PA3_CFG8
.set High_Thresh_Feedback__PA__CFG9, CYREG_UDB_PA3_CFG9
.set High_Thresh_Feedback__PC, CYREG_GPIO_PRT3_PC
.set High_Thresh_Feedback__PC2, CYREG_GPIO_PRT3_PC2
.set High_Thresh_Feedback__PORT, 3
.set High_Thresh_Feedback__PS, CYREG_GPIO_PRT3_PS
.set High_Thresh_Feedback__SHIFT, 2

/* ADC_SAR_Seq_1_cy_psoc4_sar */
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING

/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN, 3
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PIN, 4
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PIN, 5
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PIN, 6
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PIN, 7
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__VNEG, 0

/* ADC_SAR_Seq_1_intClock */
.set ADC_SAR_Seq_1_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set ADC_SAR_Seq_1_intClock__DIV_ID, 0x00000040
.set ADC_SAR_Seq_1_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set ADC_SAR_Seq_1_intClock__PA_DIV_ID, 0x000000FF

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x8000
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 15
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PWM_Low_Thresh_cy_m0s8_tcpwm_1 */
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set PWM_Low_Thresh_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_Mid_Thresh_cy_m0s8_tcpwm_1 */
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_High_Thresh_cy_m0s8_tcpwm_1 */
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_High_Thresh_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* IDAC_Fire_Thresh_cy_psoc4_idac */
.set IDAC_Fire_Thresh_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set IDAC_Fire_Thresh_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set IDAC_Fire_Thresh_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set IDAC_Fire_Thresh_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set IDAC_Fire_Thresh_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set IDAC_Fire_Thresh_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set IDAC_Fire_Thresh_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set IDAC_Fire_Thresh_cy_psoc4_idac__IDAC_NUMBER, 1
.set IDAC_Fire_Thresh_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set IDAC_Fire_Thresh_cy_psoc4_idac__POLARITY_SHIFT, 16

/* LOW_FILTER_INPUT */
.set LOW_FILTER_INPUT__0__DR, CYREG_GPIO_PRT0_DR
.set LOW_FILTER_INPUT__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LOW_FILTER_INPUT__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LOW_FILTER_INPUT__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LOW_FILTER_INPUT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LOW_FILTER_INPUT__0__HSIOM_MASK, 0x0000000F
.set LOW_FILTER_INPUT__0__HSIOM_SHIFT, 0
.set LOW_FILTER_INPUT__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOW_FILTER_INPUT__0__INTR, CYREG_GPIO_PRT0_INTR
.set LOW_FILTER_INPUT__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOW_FILTER_INPUT__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LOW_FILTER_INPUT__0__MASK, 0x01
.set LOW_FILTER_INPUT__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LOW_FILTER_INPUT__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LOW_FILTER_INPUT__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LOW_FILTER_INPUT__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LOW_FILTER_INPUT__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LOW_FILTER_INPUT__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LOW_FILTER_INPUT__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LOW_FILTER_INPUT__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LOW_FILTER_INPUT__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LOW_FILTER_INPUT__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LOW_FILTER_INPUT__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LOW_FILTER_INPUT__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LOW_FILTER_INPUT__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LOW_FILTER_INPUT__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LOW_FILTER_INPUT__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LOW_FILTER_INPUT__0__PC, CYREG_GPIO_PRT0_PC
.set LOW_FILTER_INPUT__0__PC2, CYREG_GPIO_PRT0_PC2
.set LOW_FILTER_INPUT__0__PORT, 0
.set LOW_FILTER_INPUT__0__PS, CYREG_GPIO_PRT0_PS
.set LOW_FILTER_INPUT__0__SHIFT, 0
.set LOW_FILTER_INPUT__DR, CYREG_GPIO_PRT0_DR
.set LOW_FILTER_INPUT__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LOW_FILTER_INPUT__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LOW_FILTER_INPUT__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LOW_FILTER_INPUT__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOW_FILTER_INPUT__INTR, CYREG_GPIO_PRT0_INTR
.set LOW_FILTER_INPUT__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOW_FILTER_INPUT__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LOW_FILTER_INPUT__MASK, 0x01
.set LOW_FILTER_INPUT__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LOW_FILTER_INPUT__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LOW_FILTER_INPUT__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LOW_FILTER_INPUT__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LOW_FILTER_INPUT__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LOW_FILTER_INPUT__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LOW_FILTER_INPUT__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LOW_FILTER_INPUT__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LOW_FILTER_INPUT__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LOW_FILTER_INPUT__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LOW_FILTER_INPUT__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LOW_FILTER_INPUT__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LOW_FILTER_INPUT__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LOW_FILTER_INPUT__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LOW_FILTER_INPUT__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LOW_FILTER_INPUT__PC, CYREG_GPIO_PRT0_PC
.set LOW_FILTER_INPUT__PC2, CYREG_GPIO_PRT0_PC2
.set LOW_FILTER_INPUT__PORT, 0
.set LOW_FILTER_INPUT__PS, CYREG_GPIO_PRT0_PS
.set LOW_FILTER_INPUT__SHIFT, 0

/* MED_FILTER_INPUT */
.set MED_FILTER_INPUT__0__DR, CYREG_GPIO_PRT0_DR
.set MED_FILTER_INPUT__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MED_FILTER_INPUT__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MED_FILTER_INPUT__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MED_FILTER_INPUT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MED_FILTER_INPUT__0__HSIOM_MASK, 0x000000F0
.set MED_FILTER_INPUT__0__HSIOM_SHIFT, 4
.set MED_FILTER_INPUT__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MED_FILTER_INPUT__0__INTR, CYREG_GPIO_PRT0_INTR
.set MED_FILTER_INPUT__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MED_FILTER_INPUT__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MED_FILTER_INPUT__0__MASK, 0x02
.set MED_FILTER_INPUT__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MED_FILTER_INPUT__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MED_FILTER_INPUT__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MED_FILTER_INPUT__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MED_FILTER_INPUT__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MED_FILTER_INPUT__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MED_FILTER_INPUT__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MED_FILTER_INPUT__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MED_FILTER_INPUT__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MED_FILTER_INPUT__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MED_FILTER_INPUT__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MED_FILTER_INPUT__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MED_FILTER_INPUT__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MED_FILTER_INPUT__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MED_FILTER_INPUT__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MED_FILTER_INPUT__0__PC, CYREG_GPIO_PRT0_PC
.set MED_FILTER_INPUT__0__PC2, CYREG_GPIO_PRT0_PC2
.set MED_FILTER_INPUT__0__PORT, 0
.set MED_FILTER_INPUT__0__PS, CYREG_GPIO_PRT0_PS
.set MED_FILTER_INPUT__0__SHIFT, 1
.set MED_FILTER_INPUT__DR, CYREG_GPIO_PRT0_DR
.set MED_FILTER_INPUT__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MED_FILTER_INPUT__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MED_FILTER_INPUT__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MED_FILTER_INPUT__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MED_FILTER_INPUT__INTR, CYREG_GPIO_PRT0_INTR
.set MED_FILTER_INPUT__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MED_FILTER_INPUT__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MED_FILTER_INPUT__MASK, 0x02
.set MED_FILTER_INPUT__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MED_FILTER_INPUT__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MED_FILTER_INPUT__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MED_FILTER_INPUT__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MED_FILTER_INPUT__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MED_FILTER_INPUT__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MED_FILTER_INPUT__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MED_FILTER_INPUT__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MED_FILTER_INPUT__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MED_FILTER_INPUT__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MED_FILTER_INPUT__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MED_FILTER_INPUT__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MED_FILTER_INPUT__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MED_FILTER_INPUT__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MED_FILTER_INPUT__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MED_FILTER_INPUT__PC, CYREG_GPIO_PRT0_PC
.set MED_FILTER_INPUT__PC2, CYREG_GPIO_PRT0_PC2
.set MED_FILTER_INPUT__PORT, 0
.set MED_FILTER_INPUT__PS, CYREG_GPIO_PRT0_PS
.set MED_FILTER_INPUT__SHIFT, 1

/* FIRE_FILTER_INPUT */
.set FIRE_FILTER_INPUT__0__DR, CYREG_GPIO_PRT0_DR
.set FIRE_FILTER_INPUT__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set FIRE_FILTER_INPUT__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set FIRE_FILTER_INPUT__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set FIRE_FILTER_INPUT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set FIRE_FILTER_INPUT__0__HSIOM_MASK, 0x0000F000
.set FIRE_FILTER_INPUT__0__HSIOM_SHIFT, 12
.set FIRE_FILTER_INPUT__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set FIRE_FILTER_INPUT__0__INTR, CYREG_GPIO_PRT0_INTR
.set FIRE_FILTER_INPUT__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set FIRE_FILTER_INPUT__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set FIRE_FILTER_INPUT__0__MASK, 0x08
.set FIRE_FILTER_INPUT__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set FIRE_FILTER_INPUT__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set FIRE_FILTER_INPUT__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set FIRE_FILTER_INPUT__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set FIRE_FILTER_INPUT__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set FIRE_FILTER_INPUT__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set FIRE_FILTER_INPUT__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set FIRE_FILTER_INPUT__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set FIRE_FILTER_INPUT__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set FIRE_FILTER_INPUT__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set FIRE_FILTER_INPUT__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set FIRE_FILTER_INPUT__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set FIRE_FILTER_INPUT__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set FIRE_FILTER_INPUT__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set FIRE_FILTER_INPUT__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set FIRE_FILTER_INPUT__0__PC, CYREG_GPIO_PRT0_PC
.set FIRE_FILTER_INPUT__0__PC2, CYREG_GPIO_PRT0_PC2
.set FIRE_FILTER_INPUT__0__PORT, 0
.set FIRE_FILTER_INPUT__0__PS, CYREG_GPIO_PRT0_PS
.set FIRE_FILTER_INPUT__0__SHIFT, 3
.set FIRE_FILTER_INPUT__DR, CYREG_GPIO_PRT0_DR
.set FIRE_FILTER_INPUT__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set FIRE_FILTER_INPUT__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set FIRE_FILTER_INPUT__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set FIRE_FILTER_INPUT__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set FIRE_FILTER_INPUT__INTR, CYREG_GPIO_PRT0_INTR
.set FIRE_FILTER_INPUT__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set FIRE_FILTER_INPUT__INTSTAT, CYREG_GPIO_PRT0_INTR
.set FIRE_FILTER_INPUT__MASK, 0x08
.set FIRE_FILTER_INPUT__PA__CFG0, CYREG_UDB_PA0_CFG0
.set FIRE_FILTER_INPUT__PA__CFG1, CYREG_UDB_PA0_CFG1
.set FIRE_FILTER_INPUT__PA__CFG10, CYREG_UDB_PA0_CFG10
.set FIRE_FILTER_INPUT__PA__CFG11, CYREG_UDB_PA0_CFG11
.set FIRE_FILTER_INPUT__PA__CFG12, CYREG_UDB_PA0_CFG12
.set FIRE_FILTER_INPUT__PA__CFG13, CYREG_UDB_PA0_CFG13
.set FIRE_FILTER_INPUT__PA__CFG14, CYREG_UDB_PA0_CFG14
.set FIRE_FILTER_INPUT__PA__CFG2, CYREG_UDB_PA0_CFG2
.set FIRE_FILTER_INPUT__PA__CFG3, CYREG_UDB_PA0_CFG3
.set FIRE_FILTER_INPUT__PA__CFG4, CYREG_UDB_PA0_CFG4
.set FIRE_FILTER_INPUT__PA__CFG5, CYREG_UDB_PA0_CFG5
.set FIRE_FILTER_INPUT__PA__CFG6, CYREG_UDB_PA0_CFG6
.set FIRE_FILTER_INPUT__PA__CFG7, CYREG_UDB_PA0_CFG7
.set FIRE_FILTER_INPUT__PA__CFG8, CYREG_UDB_PA0_CFG8
.set FIRE_FILTER_INPUT__PA__CFG9, CYREG_UDB_PA0_CFG9
.set FIRE_FILTER_INPUT__PC, CYREG_GPIO_PRT0_PC
.set FIRE_FILTER_INPUT__PC2, CYREG_GPIO_PRT0_PC2
.set FIRE_FILTER_INPUT__PORT, 0
.set FIRE_FILTER_INPUT__PS, CYREG_GPIO_PRT0_PS
.set FIRE_FILTER_INPUT__SHIFT, 3

/* HIGH_FILTER_INPUT */
.set HIGH_FILTER_INPUT__0__DR, CYREG_GPIO_PRT0_DR
.set HIGH_FILTER_INPUT__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set HIGH_FILTER_INPUT__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set HIGH_FILTER_INPUT__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set HIGH_FILTER_INPUT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set HIGH_FILTER_INPUT__0__HSIOM_MASK, 0x00000F00
.set HIGH_FILTER_INPUT__0__HSIOM_SHIFT, 8
.set HIGH_FILTER_INPUT__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set HIGH_FILTER_INPUT__0__INTR, CYREG_GPIO_PRT0_INTR
.set HIGH_FILTER_INPUT__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set HIGH_FILTER_INPUT__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set HIGH_FILTER_INPUT__0__MASK, 0x04
.set HIGH_FILTER_INPUT__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set HIGH_FILTER_INPUT__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set HIGH_FILTER_INPUT__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set HIGH_FILTER_INPUT__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set HIGH_FILTER_INPUT__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set HIGH_FILTER_INPUT__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set HIGH_FILTER_INPUT__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set HIGH_FILTER_INPUT__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set HIGH_FILTER_INPUT__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set HIGH_FILTER_INPUT__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set HIGH_FILTER_INPUT__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set HIGH_FILTER_INPUT__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set HIGH_FILTER_INPUT__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set HIGH_FILTER_INPUT__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set HIGH_FILTER_INPUT__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set HIGH_FILTER_INPUT__0__PC, CYREG_GPIO_PRT0_PC
.set HIGH_FILTER_INPUT__0__PC2, CYREG_GPIO_PRT0_PC2
.set HIGH_FILTER_INPUT__0__PORT, 0
.set HIGH_FILTER_INPUT__0__PS, CYREG_GPIO_PRT0_PS
.set HIGH_FILTER_INPUT__0__SHIFT, 2
.set HIGH_FILTER_INPUT__DR, CYREG_GPIO_PRT0_DR
.set HIGH_FILTER_INPUT__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set HIGH_FILTER_INPUT__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set HIGH_FILTER_INPUT__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set HIGH_FILTER_INPUT__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set HIGH_FILTER_INPUT__INTR, CYREG_GPIO_PRT0_INTR
.set HIGH_FILTER_INPUT__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set HIGH_FILTER_INPUT__INTSTAT, CYREG_GPIO_PRT0_INTR
.set HIGH_FILTER_INPUT__MASK, 0x04
.set HIGH_FILTER_INPUT__PA__CFG0, CYREG_UDB_PA0_CFG0
.set HIGH_FILTER_INPUT__PA__CFG1, CYREG_UDB_PA0_CFG1
.set HIGH_FILTER_INPUT__PA__CFG10, CYREG_UDB_PA0_CFG10
.set HIGH_FILTER_INPUT__PA__CFG11, CYREG_UDB_PA0_CFG11
.set HIGH_FILTER_INPUT__PA__CFG12, CYREG_UDB_PA0_CFG12
.set HIGH_FILTER_INPUT__PA__CFG13, CYREG_UDB_PA0_CFG13
.set HIGH_FILTER_INPUT__PA__CFG14, CYREG_UDB_PA0_CFG14
.set HIGH_FILTER_INPUT__PA__CFG2, CYREG_UDB_PA0_CFG2
.set HIGH_FILTER_INPUT__PA__CFG3, CYREG_UDB_PA0_CFG3
.set HIGH_FILTER_INPUT__PA__CFG4, CYREG_UDB_PA0_CFG4
.set HIGH_FILTER_INPUT__PA__CFG5, CYREG_UDB_PA0_CFG5
.set HIGH_FILTER_INPUT__PA__CFG6, CYREG_UDB_PA0_CFG6
.set HIGH_FILTER_INPUT__PA__CFG7, CYREG_UDB_PA0_CFG7
.set HIGH_FILTER_INPUT__PA__CFG8, CYREG_UDB_PA0_CFG8
.set HIGH_FILTER_INPUT__PA__CFG9, CYREG_UDB_PA0_CFG9
.set HIGH_FILTER_INPUT__PC, CYREG_GPIO_PRT0_PC
.set HIGH_FILTER_INPUT__PC2, CYREG_GPIO_PRT0_PC2
.set HIGH_FILTER_INPUT__PORT, 0
.set HIGH_FILTER_INPUT__PS, CYREG_GPIO_PRT0_PS
.set HIGH_FILTER_INPUT__SHIFT, 2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x600
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
