"use strict";(self.webpackChunkwebsite_new=self.webpackChunkwebsite_new||[]).push([[5405],{3905:(e,t,n)=>{n.d(t,{Zo:()=>p,kt:()=>h});var a=n(7294);function i(e,t,n){return t in e?Object.defineProperty(e,t,{value:n,enumerable:!0,configurable:!0,writable:!0}):e[t]=n,e}function r(e,t){var n=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);t&&(a=a.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),n.push.apply(n,a)}return n}function o(e){for(var t=1;t<arguments.length;t++){var n=null!=arguments[t]?arguments[t]:{};t%2?r(Object(n),!0).forEach((function(t){i(e,t,n[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(n)):r(Object(n)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(n,t))}))}return e}function s(e,t){if(null==e)return{};var n,a,i=function(e,t){if(null==e)return{};var n,a,i={},r=Object.keys(e);for(a=0;a<r.length;a++)n=r[a],t.indexOf(n)>=0||(i[n]=e[n]);return i}(e,t);if(Object.getOwnPropertySymbols){var r=Object.getOwnPropertySymbols(e);for(a=0;a<r.length;a++)n=r[a],t.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(e,n)&&(i[n]=e[n])}return i}var l=a.createContext({}),c=function(e){var t=a.useContext(l),n=t;return e&&(n="function"==typeof e?e(t):o(o({},t),e)),n},p=function(e){var t=c(e.components);return a.createElement(l.Provider,{value:t},e.children)},u="mdxType",d={inlineCode:"code",wrapper:function(e){var t=e.children;return a.createElement(a.Fragment,{},t)}},m=a.forwardRef((function(e,t){var n=e.components,i=e.mdxType,r=e.originalType,l=e.parentName,p=s(e,["components","mdxType","originalType","parentName"]),u=c(n),m=i,h=u["".concat(l,".").concat(m)]||u[m]||d[m]||r;return n?a.createElement(h,o(o({ref:t},p),{},{components:n})):a.createElement(h,o({ref:t},p))}));function h(e,t){var n=arguments,i=t&&t.mdxType;if("string"==typeof e||i){var r=n.length,o=new Array(r);o[0]=m;var s={};for(var l in t)hasOwnProperty.call(t,l)&&(s[l]=t[l]);s.originalType=e,s[u]="string"==typeof e?e:i,o[1]=s;for(var c=2;c<r;c++)o[c]=n[c];return a.createElement.apply(null,o)}return a.createElement.apply(null,n)}m.displayName="MDXCreateElement"},71:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>l,contentTitle:()=>o,default:()=>d,frontMatter:()=>r,metadata:()=>s,toc:()=>c});var a=n(7462),i=(n(7294),n(3905));const r={layout:"docs",title:"Combinational Circuits",section:"chisel3"},o="Combinational Circuits",s={unversionedId:"explanations/combinational-circuits",id:"explanations/combinational-circuits",title:"Combinational Circuits",description:"A circuit is represented as a graph of nodes in Chisel.  Each node is",source:"@site/docs/explanations/combinational-circuits.md",sourceDirName:"explanations",slug:"/explanations/combinational-circuits",permalink:"/chisel/docs/explanations/combinational-circuits",draft:!1,editUrl:"https://github.com/chipsalliance/chisel/tree/main/docs/src/explanations/combinational-circuits.md",tags:[],version:"current",frontMatter:{layout:"docs",title:"Combinational Circuits",section:"chisel3"},sidebar:"tutorialSidebar",previous:{title:"Chisel Type vs Scala Type",permalink:"/chisel/docs/explanations/chisel-type-vs-scala-type"},next:{title:"Connectable Operators",permalink:"/chisel/docs/explanations/connectable"}},l={},c=[{value:"Wires",id:"wires",level:3}],p={toc:c},u="wrapper";function d(e){let{components:t,...n}=e;return(0,i.kt)(u,(0,a.Z)({},p,n,{components:t,mdxType:"MDXLayout"}),(0,i.kt)("h1",{id:"combinational-circuits"},"Combinational Circuits"),(0,i.kt)("p",null,"A circuit is represented as a graph of nodes in Chisel.  Each node is\na hardware operator that has zero or more inputs and that drives one\noutput.  A literal, introduced above, is a degenerate kind of node\nthat has no inputs and drives a constant value on its output.  One way\nto create and wire together nodes is using textual expressions.  For\nexample, we can express a simple combinational logic circuit\nusing the following expression:"),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-scala"},"(a & b) | (~c & d)\n")),(0,i.kt)("p",null,"The syntax should look familiar, with ",(0,i.kt)("inlineCode",{parentName:"p"},"&")," and ",(0,i.kt)("inlineCode",{parentName:"p"},"|"),"\nrepresenting bitwise-AND and -OR respectively, and ",(0,i.kt)("inlineCode",{parentName:"p"},"~"),"\nrepresenting bitwise-NOT.  The names ",(0,i.kt)("inlineCode",{parentName:"p"},"a")," through ",(0,i.kt)("inlineCode",{parentName:"p"},"d"),"\nrepresent named wires of some (unspecified) width."),(0,i.kt)("p",null,"Any simple expression can be converted directly into a circuit tree,\nwith named wires at the leaves and operators forming the internal\nnodes.  The final circuit output of the expression is taken from the\noperator at the root of the tree, in this example, the bitwise-OR."),(0,i.kt)("p",null,"Simple expressions can build circuits in the shape of trees, but to\nconstruct circuits in the shape of arbitrary directed acyclic graphs\n(DAGs), we need to describe fan-out.  In Chisel, we do this by naming\na wire that holds a subexpression that we can then reference multiple\ntimes in subsequent expressions.  We name a wire in Chisel by\ndeclaring a variable.  For example, consider the select expression,\nwhich is used twice in the following multiplexer description:"),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-scala"},"val sel = a | b\nval out = (sel & in1) | (~sel & in0)\n")),(0,i.kt)("p",null,"The keyword ",(0,i.kt)("inlineCode",{parentName:"p"},"val")," is part of Scala, and is used to name variables\nthat have values that won't change.  It is used here to name the\nChisel wire, ",(0,i.kt)("inlineCode",{parentName:"p"},"sel"),", holding the output of the first bitwise-OR\noperator so that the output can be used multiple times in the second\nexpression."),(0,i.kt)("h3",{id:"wires"},"Wires"),(0,i.kt)("p",null,"Chisel also supports wires as hardware nodes to which one can assign values or connect other nodes."),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-scala"},"val myNode = Wire(UInt(8.W))\nwhen (isReady) {\n  myNode := 255.U\n} .otherwise {\n  myNode := 0.U\n}\n")),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-scala"},"val myNode = Wire(UInt(8.W))\nwhen (input > 128.U) {\n  myNode := 255.U\n} .elsewhen (input > 64.U) {\n  myNode := 1.U\n} .otherwise {\n  myNode := 0.U\n}\n")),(0,i.kt)("p",null,"Note that the last connection to a Wire takes effect. For example, the following two Chisel circuits are equivalent:"),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-scala"},"val myNode = Wire(UInt(8.W))\nmyNode := 10.U\nmyNode := 0.U\n")),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-scala"},"val myNode = Wire(UInt(8.W))\nmyNode := 0.U\n")))}d.isMDXComponent=!0}}]);