{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656571277523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656571277530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 09:41:17 2022 " "Processing started: Thu Jun 30 09:41:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656571277530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571277530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571277530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656571278058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656571278058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc.v 1 1 " "Found 1 design units, including 1 entities, in source file crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_mod " "Found entity 1: CRC_mod" {  } { { "CRC.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/CRC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571291811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571291811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address.v 1 1 " "Found 1 design units, including 1 entities, in source file address.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_of_device " "Found entity 1: address_of_device" {  } { { "address.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/address.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571291813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571291813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pon.v 1 1 " "Found 1 design units, including 1 entities, in source file pon.v" { { "Info" "ISGN_ENTITY_NAME" "1 PON " "Found entity 1: PON" {  } { { "PON.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/PON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571291816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571291816 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte data.v(2) " "Verilog HDL Declaration warning at data.v(2): \"byte\" is SystemVerilog-2005 keyword" {  } { { "data.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/data.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1656571291823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "data.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571291824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571291824 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin_to_dec.v(18) " "Verilog HDL information at bin_to_dec.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "bin_to_dec.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/bin_to_dec.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656571291827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_dec " "Found entity 1: bin_to_dec" {  } { { "bin_to_dec.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/bin_to_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571291828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571291828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top-level.v 1 1 " "Found 1 design units, including 1 entities, in source file top-level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top-level.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/top-level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571291830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571291830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571291832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571291832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571291835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571291835 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte TB.v(10) " "Verilog HDL Declaration warning at TB.v(10): \"byte\" is SystemVerilog-2005 keyword" {  } { { "TB.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/TB.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1656571291837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571291838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571291838 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115.v 1 1 " "Using design file de2_115.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "de2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/de2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571291904 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656571291904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656571291909 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] DE2_115.v(16) " "Output port \"LEDG\[8\]\" at DE2_115.v(16) has no driver" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656571291916 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115.v(13) " "Output port \"SMA_CLKOUT\" at DE2_115.v(13) has no driver" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656571291916 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top " "Elaborating entity \"top\" for hierarchy \"top:top\"" {  } { { "DE2_115.v" "top" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571291917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:top_level " "Elaborating entity \"top_level\" for hierarchy \"top_level:top_level\"" {  } { { "DE2_115.v" "top_level" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571291920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TB top_level:top_level\|TB:TB " "Elaborating entity \"TB\" for hierarchy \"top_level:top_level\|TB:TB\"" {  } { { "top-level.v" "TB" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/top-level.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571291924 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inv_OE TB.v(21) " "Verilog HDL or VHDL warning at TB.v(21): object \"inv_OE\" assigned a value but never read" {  } { { "TB.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/TB.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656571291926 "|DE2_115|top_level:top_level|TB:TB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TB.v(45) " "Verilog HDL assignment warning at TB.v(45): truncated value with size 32 to match size of target (1)" {  } { { "TB.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/TB.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571291926 "|DE2_115|top_level:top_level|TB:TB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TB.v(55) " "Verilog HDL assignment warning at TB.v(55): truncated value with size 32 to match size of target (1)" {  } { { "TB.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/TB.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571291926 "|DE2_115|top_level:top_level|TB:TB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TB.v(56) " "Verilog HDL assignment warning at TB.v(56): truncated value with size 32 to match size of target (11)" {  } { { "TB.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/TB.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571291926 "|DE2_115|top_level:top_level|TB:TB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TB.v(58) " "Verilog HDL assignment warning at TB.v(58): truncated value with size 32 to match size of target (10)" {  } { { "TB.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/TB.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571291926 "|DE2_115|top_level:top_level|TB:TB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data top_level:top_level\|data:data " "Elaborating entity \"data\" for hierarchy \"top_level:top_level\|data:data\"" {  } { { "top-level.v" "data" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/top-level.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571291927 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data.v(19) " "Verilog HDL assignment warning at data.v(19): truncated value with size 32 to match size of target (1)" {  } { { "data.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/data.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571291932 "|DE2_115|top_level:top_level|data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 data.v(33) " "Verilog HDL assignment warning at data.v(33): truncated value with size 10 to match size of target (5)" {  } { { "data.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/data.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571291932 "|DE2_115|top_level:top_level|data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 data.v(73) " "Verilog HDL assignment warning at data.v(73): truncated value with size 32 to match size of target (10)" {  } { { "data.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/data.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571291932 "|DE2_115|top_level:top_level|data:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_dec top_level:top_level\|data:data\|bin_to_dec:bin_to_dec " "Elaborating entity \"bin_to_dec\" for hierarchy \"top_level:top_level\|data:data\|bin_to_dec:bin_to_dec\"" {  } { { "data.v" "bin_to_dec" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/data.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571291933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_dec.v(51) " "Verilog HDL assignment warning at bin_to_dec.v(51): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_dec.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/bin_to_dec.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571291934 "|DE2_115|top_level:top_level|data:data|bin_to_dec:bin_to_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_dec.v(52) " "Verilog HDL assignment warning at bin_to_dec.v(52): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_dec.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/bin_to_dec.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571291934 "|DE2_115|top_level:top_level|data:data|bin_to_dec:bin_to_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_mod top_level:top_level\|data:data\|CRC_mod:CRC_mod " "Elaborating entity \"CRC_mod\" for hierarchy \"top_level:top_level\|data:data\|CRC_mod:CRC_mod\"" {  } { { "data.v" "CRC_mod" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/data.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571291935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CRC.v(31) " "Verilog HDL assignment warning at CRC.v(31): truncated value with size 32 to match size of target (7)" {  } { { "CRC.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/CRC.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571291938 "|DE2_115|top_level:top_level|data:data|CRC_mod:CRC_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PON top_level:top_level\|PON:PON " "Elaborating entity \"PON\" for hierarchy \"top_level:top_level\|PON:PON\"" {  } { { "top-level.v" "PON" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/top-level.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571291939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div top_level:top_level\|clk_div:clk_div " "Elaborating entity \"clk_div\" for hierarchy \"top_level:top_level\|clk_div:clk_div\"" {  } { { "top-level.v" "clk_div" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/top-level.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571291941 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sm.v 1 1 " "Using design file sm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SM " "Found entity 1: SM" {  } { { "sm.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/sm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571291956 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656571291956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM top_level:top_level\|SM:SM " "Elaborating entity \"SM\" for hierarchy \"top_level:top_level\|SM:SM\"" {  } { { "top-level.v" "SM" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/top-level.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571291956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_of_device top_level:top_level\|address_of_device:address_of_device " "Elaborating entity \"address_of_device\" for hierarchy \"top_level:top_level\|address_of_device:address_of_device\"" {  } { { "top-level.v" "address_of_device" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/top-level.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571291959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 address.v(26) " "Verilog HDL assignment warning at address.v(26): truncated value with size 32 to match size of target (8)" {  } { { "address.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/address.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571291960 "|DE2_115|top_level:top_level|address_of_device:address_of_device"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 address.v(38) " "Verilog HDL assignment warning at address.v(38): truncated value with size 32 to match size of target (3)" {  } { { "address.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/address.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571291960 "|DE2_115|top_level:top_level|address_of_device:address_of_device"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "change_state address.v(6) " "Output port \"change_state\" at address.v(6) has no driver" {  } { { "address.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/address.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656571291961 "|DE2_115|top_level:top_level|address_of_device:address_of_device"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1656571293068 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[4\] GND pin " "The pin \"GPIO\[4\]\" is fed by GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 40 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1656571293087 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[5\] VCC pin " "The pin \"GPIO\[5\]\" is fed by VCC" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 40 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1656571293087 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1656571293087 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571293469 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571293469 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571293469 "|DE2_115|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656571293469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656571293604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.map.smsg " "Generated suppressed messages file D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571294828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656571295032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571295032 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571295181 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571295181 "|DE2_115|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571295181 "|DE2_115|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571295181 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115.v" "" { Text "D:/1/Linux/FPGA_Base/with_few_DS18B20_and__CRC/DE2_115.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571295181 "|DE2_115|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656571295181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "986 " "Implemented 986 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656571295182 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656571295182 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1656571295182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "875 " "Implemented 875 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656571295182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656571295182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656571295199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 09:41:35 2022 " "Processing ended: Thu Jun 30 09:41:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656571295199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656571295199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656571295199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571295199 ""}
