{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511096328371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511096328374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 10:58:48 2017 " "Processing started: Sun Nov 19 10:58:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511096328374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096328374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096328374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511096328726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511096328726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_to_1 " "Found entity 1: Mux_3_to_1" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511096338288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux2to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511096338289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511096338290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_registradores " "Found entity 1: Banco_registradores" {  } { { "Banco_registradores.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511096338291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338291 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(13) " "Verilog HDL information at ALU.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511096338292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511096338293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor7segmentos " "Found entity 1: conversor7segmentos" {  } { { "conversor7segmentos.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/conversor7segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511096338298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511096338299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511096338300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul " "Found entity 1: Mul" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511096338301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338301 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mul_enable Processador.v(42) " "Verilog HDL Implicit Net warning at Processador.v(42): created implicit net for \"mul_enable\"" {  } { { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511096338301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511096338363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:controle " "Elaborating entity \"Controle\" for hierarchy \"Controle:controle\"" {  } { { "Processador.v" "controle" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511096338385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controle.v(47) " "Verilog HDL assignment warning at Controle.v(47): truncated value with size 32 to match size of target (2)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511096338404 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controle.v(49) " "Verilog HDL assignment warning at Controle.v(49): truncated value with size 32 to match size of target (2)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscCondCP Controle.v(9) " "Verilog HDL Always Construct warning at Controle.v(9): inferring latch(es) for variable \"EscCondCP\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscCP Controle.v(9) " "Verilog HDL Always Construct warning at Controle.v(9): inferring latch(es) for variable \"EscCP\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULA_A Controle.v(9) " "Verilog HDL Always Construct warning at Controle.v(9): inferring latch(es) for variable \"ULA_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULA_B Controle.v(9) " "Verilog HDL Always Construct warning at Controle.v(9): inferring latch(es) for variable \"ULA_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscIR Controle.v(9) " "Verilog HDL Always Construct warning at Controle.v(9): inferring latch(es) for variable \"EscIR\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FonteCP Controle.v(9) " "Verilog HDL Always Construct warning at Controle.v(9): inferring latch(es) for variable \"FonteCP\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscReg Controle.v(9) " "Verilog HDL Always Construct warning at Controle.v(9): inferring latch(es) for variable \"EscReg\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagimm Controle.v(9) " "Verilog HDL Always Construct warning at Controle.v(9): inferring latch(es) for variable \"flagimm\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul Controle.v(9) " "Verilog HDL Always Construct warning at Controle.v(9): inferring latch(es) for variable \"mul\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul Controle.v(70) " "Inferred latch for \"mul\" at Controle.v(70)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagimm Controle.v(70) " "Inferred latch for \"flagimm\" at Controle.v(70)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscReg Controle.v(70) " "Inferred latch for \"EscReg\" at Controle.v(70)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FonteCP\[0\] Controle.v(70) " "Inferred latch for \"FonteCP\[0\]\" at Controle.v(70)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FonteCP\[1\] Controle.v(70) " "Inferred latch for \"FonteCP\[1\]\" at Controle.v(70)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscIR Controle.v(70) " "Inferred latch for \"EscIR\" at Controle.v(70)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULA_B\[0\] Controle.v(70) " "Inferred latch for \"ULA_B\[0\]\" at Controle.v(70)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULA_B\[1\] Controle.v(70) " "Inferred latch for \"ULA_B\[1\]\" at Controle.v(70)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULA_A Controle.v(70) " "Inferred latch for \"ULA_A\" at Controle.v(70)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscCP Controle.v(70) " "Inferred latch for \"EscCP\" at Controle.v(70)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscCondCP Controle.v(56) " "Inferred latch for \"EscCondCP\" at Controle.v(56)" {  } { { "Controle.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338405 "|Processador|Controle:controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:memoria_inst " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:memoria_inst\"" {  } { { "Processador.v" "memoria_inst" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511096338412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:memoria_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memoria:memoria_inst\|altsyncram:altsyncram_component\"" {  } { { "Memoria.v" "altsyncram_component" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511096338449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:memoria_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memoria:memoria_inst\|altsyncram:altsyncram_component\"" {  } { { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511096338456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:memoria_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memoria:memoria_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoriaInicia.mif " "Parameter \"init_file\" = \"MemoriaInicia.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511096338456 ""}  } { { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511096338456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spa1 " "Found entity 1: altsyncram_spa1" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511096338510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spa1 Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated " "Elaborating entity \"altsyncram_spa1\" for hierarchy \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511096338510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_registradores Banco_registradores:banco " "Elaborating entity \"Banco_registradores\" for hierarchy \"Banco_registradores:banco\"" {  } { { "Processador.v" "banco" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511096338549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Mux_2_to_1:muxAluA " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Mux_2_to_1:muxAluA\"" {  } { { "Processador.v" "muxAluA" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511096338568 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "extData Mux2to1.v(8) " "Verilog HDL Always Construct warning at Mux2to1.v(8): inferring latch(es) for variable \"extData\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux2to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338572 "|Processador|Mux_2_to_1:muxAluA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3_to_1 Mux_3_to_1:muxAluB " "Elaborating entity \"Mux_3_to_1\" for hierarchy \"Mux_3_to_1:muxAluB\"" {  } { { "Processador.v" "muxAluB" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511096338573 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado Mux3to1.v(8) " "Verilog HDL Always Construct warning at Mux3to1.v(8): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] Mux3to1.v(13) " "Inferred latch for \"resultado\[0\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] Mux3to1.v(13) " "Inferred latch for \"resultado\[1\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] Mux3to1.v(13) " "Inferred latch for \"resultado\[2\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] Mux3to1.v(13) " "Inferred latch for \"resultado\[3\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] Mux3to1.v(13) " "Inferred latch for \"resultado\[4\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] Mux3to1.v(13) " "Inferred latch for \"resultado\[5\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] Mux3to1.v(13) " "Inferred latch for \"resultado\[6\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] Mux3to1.v(13) " "Inferred latch for \"resultado\[7\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] Mux3to1.v(13) " "Inferred latch for \"resultado\[8\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] Mux3to1.v(13) " "Inferred latch for \"resultado\[9\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] Mux3to1.v(13) " "Inferred latch for \"resultado\[10\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] Mux3to1.v(13) " "Inferred latch for \"resultado\[11\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] Mux3to1.v(13) " "Inferred latch for \"resultado\[12\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] Mux3to1.v(13) " "Inferred latch for \"resultado\[13\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] Mux3to1.v(13) " "Inferred latch for \"resultado\[14\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] Mux3to1.v(13) " "Inferred latch for \"resultado\[15\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338579 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Processador.v" "alu" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511096338580 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mulH ALU.v(72) " "Verilog HDL Always Construct warning at ALU.v(72): variable \"mulH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mulL ALU.v(75) " "Verilog HDL Always Construct warning at ALU.v(75): variable \"mulL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(16) " "Verilog HDL Case Statement warning at ALU.v(16): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "neg ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"neg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.v(13) " "Inferred latch for \"overflow\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg ALU.v(13) " "Inferred latch for \"neg\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ALU.v(13) " "Inferred latch for \"resultado\[0\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ALU.v(13) " "Inferred latch for \"resultado\[1\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ALU.v(13) " "Inferred latch for \"resultado\[2\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ALU.v(13) " "Inferred latch for \"resultado\[3\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ALU.v(13) " "Inferred latch for \"resultado\[4\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ALU.v(13) " "Inferred latch for \"resultado\[5\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ALU.v(13) " "Inferred latch for \"resultado\[6\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] ALU.v(13) " "Inferred latch for \"resultado\[7\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] ALU.v(13) " "Inferred latch for \"resultado\[8\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] ALU.v(13) " "Inferred latch for \"resultado\[9\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] ALU.v(13) " "Inferred latch for \"resultado\[10\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] ALU.v(13) " "Inferred latch for \"resultado\[11\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] ALU.v(13) " "Inferred latch for \"resultado\[12\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] ALU.v(13) " "Inferred latch for \"resultado\[13\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] ALU.v(13) " "Inferred latch for \"resultado\[14\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] ALU.v(13) " "Inferred latch for \"resultado\[15\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338586 "|Processador|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul Mul:Mul " "Elaborating entity \"Mul\" for hierarchy \"Mul:Mul\"" {  } { { "Processador.v" "Mul" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511096338587 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result Mul.v(9) " "Verilog HDL Always Construct warning at Mul.v(9): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338608 "|Processador|Mul:Mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resH Mul.v(9) " "Verilog HDL Always Construct warning at Mul.v(9): inferring latch(es) for variable \"resH\", which holds its previous value in one or more paths through the always construct" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338608 "|Processador|Mul:Mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resL Mul.v(9) " "Verilog HDL Always Construct warning at Mul.v(9): inferring latch(es) for variable \"resL\", which holds its previous value in one or more paths through the always construct" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511096338608 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[0\] Mul.v(11) " "Inferred latch for \"resL\[0\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338608 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[1\] Mul.v(11) " "Inferred latch for \"resL\[1\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338608 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[2\] Mul.v(11) " "Inferred latch for \"resL\[2\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338608 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[3\] Mul.v(11) " "Inferred latch for \"resL\[3\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338608 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[4\] Mul.v(11) " "Inferred latch for \"resL\[4\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[5\] Mul.v(11) " "Inferred latch for \"resL\[5\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[6\] Mul.v(11) " "Inferred latch for \"resL\[6\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[7\] Mul.v(11) " "Inferred latch for \"resL\[7\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[8\] Mul.v(11) " "Inferred latch for \"resL\[8\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[9\] Mul.v(11) " "Inferred latch for \"resL\[9\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[10\] Mul.v(11) " "Inferred latch for \"resL\[10\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[11\] Mul.v(11) " "Inferred latch for \"resL\[11\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[12\] Mul.v(11) " "Inferred latch for \"resL\[12\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[13\] Mul.v(11) " "Inferred latch for \"resL\[13\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[14\] Mul.v(11) " "Inferred latch for \"resL\[14\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[15\] Mul.v(11) " "Inferred latch for \"resL\[15\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[0\] Mul.v(11) " "Inferred latch for \"resH\[0\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[1\] Mul.v(11) " "Inferred latch for \"resH\[1\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[2\] Mul.v(11) " "Inferred latch for \"resH\[2\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[3\] Mul.v(11) " "Inferred latch for \"resH\[3\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[4\] Mul.v(11) " "Inferred latch for \"resH\[4\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[5\] Mul.v(11) " "Inferred latch for \"resH\[5\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[6\] Mul.v(11) " "Inferred latch for \"resH\[6\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[7\] Mul.v(11) " "Inferred latch for \"resH\[7\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[8\] Mul.v(11) " "Inferred latch for \"resH\[8\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[9\] Mul.v(11) " "Inferred latch for \"resH\[9\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[10\] Mul.v(11) " "Inferred latch for \"resH\[10\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[11\] Mul.v(11) " "Inferred latch for \"resH\[11\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[12\] Mul.v(11) " "Inferred latch for \"resH\[12\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[13\] Mul.v(11) " "Inferred latch for \"resH\[13\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[14\] Mul.v(11) " "Inferred latch for \"resH\[14\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[15\] Mul.v(11) " "Inferred latch for \"resH\[15\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096338609 "|Processador|Mul:Mul"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[0\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[1\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[2\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[3\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[4\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[5\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[6\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[7\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[8\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[9\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[10\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[11\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[12\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[13\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[14\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[15\] " "Synthesized away node \"Memoria:memoria_inst\|altsyncram:altsyncram_component\|altsyncram_spa1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_spa1.tdf" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339061 "|Processador|Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1511096339061 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1511096339061 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1511096339330 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511096339354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/output_files/Processador.map.smsg " "Generated suppressed messages file C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/output_files/Processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096339396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511096339592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511096339592 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339688 "|Processador|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Processador.v" "" { Text "C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511096339688 "|Processador|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511096339688 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511096339688 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511096339688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511096339688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511096339729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 10:58:59 2017 " "Processing ended: Sun Nov 19 10:58:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511096339729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511096339729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511096339729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511096339729 ""}
