<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_High_Speed_I_O"><title>CNVio3</title><body><section id="SECTION_6C36C07B-639C-43E5-94E3-FC7D23CF2E8E"><p>Description: Serial Time Encoded Protocol (STEP) is a non-NRZ, non-PAM signaling architecture, which is referred to as CNVIO3 in product design guidelines. CNVIO3 (STEP) uses pulse width modulation and operates at a lower fundamental frequency than NRZ for similar data rates. It is a DC coupled asynchronous bus having high bandwidth, low power and small exit latency from low power states.  The current version of CNVIO3 has a data transfer rate of 12gbps to support the Intel WIFI7 integrated solution. CNVIO3 runs over same traces as CNVIO2 clock lanes (1 Tx clock and 1 Rx Clock). CNVIO3 along with rest of CNVIO2 interface operates as combo solution, allowing customers to use legacy WIFI6 products, or new WIFI7 modules.  Reflections and crosstalk are the primary performance limiters and hence CNVIO3 requires a very clean channels.</p><fig id="FIG_cnvio_signal_routing_sequence_and_clk-to-clk_spacing_recommendation_1"><title>CNVio Signal Routing Sequence and CLK-to-CLK Spacing Recommendation</title><image href="FIG_cnvio signal routing sequence and clk-to-clk spacing recommendation_1.png" scalefit="yes" id="IMG_cnvio_signal_routing_sequence_and_clk-to-clk_spacing_recommendation_1_png" /></fig><fig id="FIG_cnvio_clk_breakout_and_break-in_guideline_1"><title>CNVio CLK Breakout and Break-in Guideline</title><image href="FIG_cnvio clk breakout and break-in guideline_1.png" scalefit="yes" id="IMG_cnvio_clk_breakout_and_break-in_guideline_1_png" /></fig><fig id="FIG_module_down_pad_dimension_and_voiding_requirements_1"><title>Module Down Pad Dimension and Voiding Requirements</title><image href="FIG_module down pad dimension and voiding requirements_1.png" scalefit="yes" id="IMG_module_down_pad_dimension_and_voiding_requirements_1_png" /></fig><fig id="FIG_m_2_connector_pad_voiding_recommendation_1"><title>M.2 Connector Pad Voiding Recommendation</title><image href="FIG_m.2 connector pad voiding recommendation_1.png" scalefit="yes" id="IMG_m_2_connector_pad_voiding_recommendation_1_png" /></fig><fig id="FIG_cnvio_skip_layer_routing_recommedation_for_dsl_1"><title>CNVIo skip layer routing recommedation for DSL</title><image href="FIG_cnvio skip layer routing recommedation for dsl_1.png" scalefit="yes" id="IMG_cnvio_skip_layer_routing_recommedation_for_dsl_1_png" /></fig><table id="TABLE_6C36C07B-639C-43E5-94E3-FC7D23CF2E8E_1"><title>CNVio3 General Guidelines</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Length matching between P and N within a diff. pair</p></entry><entry><p>Within same layer mismatch: 0.178 mm</p><p>Total length mismatch: 0.127 mm</p></entry></row><row><entry><p>Single ended equivalent impedance of differential channel</p></entry><entry><p>For a differential channel transmission line impedance of 80 - 85 Ω, the equivalent required single ended transmission line impedance should be 45 - 50 Ω.</p></entry></row><row><entry><p>Voiding recommendation for mainstream stackup</p></entry><entry><p>Void reference plane for all component pads such as AC cap, connector and module pads to optimize the impedance matching in the channel.</p><p>Recommended voiding depth:</p><p>-For M.2 connector pads:   &gt;= 230 um to the closest ground reference layer</p><p>-For module pads:  &gt;= 150 um to the closet ground reference layer</p></entry></row><row><entry><p>Number of vias allowed </p></entry><entry><p>Max 2 vias.</p></entry></row><row><entry><p>Max via stub length</p></entry><entry><p>Max via stub length is 0.215 mm.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>Continuous GND is required for microstrip line. </p><p>Dual continuous GND is required for DSL.</p></entry></row><row><entry><p>Fiberweave</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row><row><entry><p>CNVio signal sequence and CLK-to-CLK-spacing</p></entry><entry><p>It is recommended to route CNVio CLK in between the data lanes. When not possible, extra CLK-to-CLK spacing is required.  Refer to “CNVio Signal Routing Sequence and CLK Spacing Guideline.</p></entry></row><row><entry><p>CNVio CLK BI routing guide</p></entry><entry><p>CNVio CLK break-in (BI) at the device requires the same impedance as main route.  No neckdown into pin field.  Refer to “CNVio CLK BI at Device Guideline” for more details.</p></entry></row><row><entry><p>Module pad dimension</p></entry><entry><p>Module pad dimension is 0.4mm x 0.6mm.  Refer to the “Module Down Pad Dimension and Voiding Requirements” diagram. </p><p /></entry></row><row><entry><p>WiFi Speed</p></entry><entry><p>For designs supporting both WiFi6 and WiFi7, the CLK signals must follow the CNVio (For Future Compatibility) guideline.  Data signals also need to follow CNVio (For Future Compatibility) guideline as much as possible for consistency.  CLK and Data of the same direction must be routed on the same layer and length matching requirement between CLK and Data must also be met.</p></entry></row><row><entry><p>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</p></entry><entry><p>Refer to Technical White Paper Doc#:  726825</p></entry></row><row><entry><p>Routing in DSL Configuration</p></entry><entry><p>If DSL configuration is used (If CNVIo traces are routed in layer 4, then layer2 and layer 5 are ground reference layers, layer 3 is the skip layer) </p><p>a. Route CNVio data pairs in betwen CNVio TX clk and RX clk </p><p>b. For any parallel/orthogonal routing in the skip layer above DSL routing, the parallel/orthogonal routing on the skip layer needs to be atleast 9mm away from the CNVIO clk traces. Refer to CNVio Skip layer routing recommendation for DSL.</p><p /></entry></row><row><entry><p>Supported configurations</p></entry><entry><p>MS with no vias, MS with vias (max 2 vias), DSL (max 2 vias)</p></entry></row></tbody></tgroup></table><table id="TABLE_6C36C07B-639C-43E5-94E3-FC7D23CF2E8E_2" scale="60"><title>CNVio3 Length Matching</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Matching Group Id</entry><entry outputclass="rotate90">Matching Groups</entry><entry outputclass="rotate90">Total/Within Layer</entry><entry outputclass="rotate90">Length/Delay</entry><entry outputclass="rotate90">Required</entry><entry outputclass="rotate90">Maximum Mismatch</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Pair (P-N)</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>Yes</p></entry><entry><p>0.127</p></entry></row><row><entry><p>2</p></entry><entry><p>Pair (P-N)</p></entry><entry><p>Within</p></entry><entry><p>Length (mm)</p></entry><entry><p>Yes</p></entry><entry><p>0.178</p></entry></row><row><entry><p>3</p></entry><entry><p>TX-TX</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>No</p></entry><entry><p>0</p></entry></row><row><entry><p>4</p></entry><entry><p>RX-RX</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>No</p></entry><entry><p>0</p></entry></row><row><entry><p>5</p></entry><entry><p>TX-RX</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>No</p></entry><entry><p>0</p></entry></row><row><entry><p>6</p></entry><entry><p>DATA-CLK</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>Yes</p></entry><entry><p>1.27</p></entry></row></tbody></tgroup></table></section></body></topic>