// Seed: 4037272844
module module_0 (
    input  wor  id_0,
    output tri1 id_1,
    input  wire id_2,
    input  wand id_3
);
  wire ["" : -1] id_5;
  wire id_6;
  ;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input tri id_2,
    output uwire id_3,
    input wor id_4,
    output tri0 id_5,
    input wand id_6
    , id_9,
    input wor id_7
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_0
  );
  assign modCall_1.id_2 = 0;
  assign id_9 = id_4;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
endmodule
module module_3 (
    output wire id_0,
    output logic id_1,
    output supply0 id_2
);
  tri1 id_4 = 1;
  assign id_0 = id_4;
  assign id_4 = -1;
  logic id_5;
  tri0  id_6;
  initial id_1 = id_4;
  module_2 modCall_1 (id_4);
  logic id_7 = id_5;
  struct packed {logic id_8;} [-1 'h0 : -1] id_9;
  logic id_10;
  assign id_4 = 1;
  assign id_6 = -1 - 1;
  parameter id_11 = -1;
  parameter id_12 = id_11;
  assign id_5 = 1;
  logic [-1 : -1] id_13;
  logic id_14;
  parameter id_15 = -1;
  wire id_16;
  if (id_11) localparam id_17 = id_15;
  assign {-1}  = id_14;
  assign id_13 = 1'd0;
  assign id_10 = id_10;
  wire [1 : -1 'b0] id_18;
endmodule
