// Seed: 1417343594
module module_0 (
    output uwire id_0,
    input wand id_1,
    inout wand id_2,
    output tri0 id_3,
    input tri id_4,
    output wor id_5,
    input wor id_6,
    output supply0 id_7,
    input tri0 id_8,
    output tri id_9,
    input tri1 id_10
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri   id_1,
    output tri   id_2,
    input  tri1  id_3,
    inout  uwire id_4,
    inout  tri   id_5,
    output tri   id_6,
    output wire  id_7,
    output tri1  id_8,
    input  tri1  id_9
);
  logic id_11;
  ;
  always id_0 <= -1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_7,
      id_9,
      id_1,
      id_4,
      id_8,
      id_3,
      id_6,
      id_3
  );
endmodule
