I 000048 55 2177          1130365909206 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1130365909203 2005.10.26 17:31:49)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909204)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(8)(6)(5)(4)(7))(_sensitivity(9)(2)(3)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000051 55 2071          1130365909331 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1130365909328 2005.10.26 17:31:49)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909329)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000049 55 11471         1130365909407 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130365909406 2005.10.26 17:31:49)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 14))
      ((m)(_code 15))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 16))
        ((m)(_code 17))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(c 26))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 28)))(_sensitivity(15(_index 29))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 30)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 31 -1
  )
)
I 000049 55 2113          1130365909485 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130365909484 2005.10.26 17:31:49)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909470)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 2111          1130365909549 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130365909546 2005.10.26 17:31:49)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909547)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000052 55 2318          1130365909640 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1130365909640 2005.10.26 17:31:49)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909611)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000051 55 2286          1130365909719 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1130365909718 2005.10.26 17:31:49)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909704)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000049 55 12157         1130365909956 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130365909953 2005.10.26 17:31:49)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000048 55 2177          1130444352706 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1130444352703 2005.10.27 15:19:12)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909204)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(8)(7)(6)(5)(4))(_sensitivity(9)(2)(3)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000051 55 2071          1130444353016 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1130444353015 2005.10.27 15:19:13)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909329)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000049 55 12157         1130444353094 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130444353093 2005.10.27 15:19:13)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000049 55 2113          1130444353172 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130444353171 2005.10.27 15:19:13)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909470)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 2111          1130444353253 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130444353250 2005.10.27 15:19:13)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909547)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000052 55 2318          1130444353329 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1130444353328 2005.10.27 15:19:13)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909611)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6))(_sensitivity(3)(2)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000051 55 2286          1130444353421 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1130444353421 2005.10.27 15:19:13)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909704)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000055 55 6034          1130444353547 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1130444353546 2005.10.27 15:19:13)
  (_source (\./src/Barrel_Shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000048 55 1666          1130444353643 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1130444353640 2005.10.27 15:19:13)
  (_source (\./src/Sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353641)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 12157         1130444353737 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130444353734 2005.10.27 15:19:13)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000049 55 12157         1130444353891 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130444353890 2005.10.27 15:19:13)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000048 55 2177          1130444369487 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1130444369484 2005.10.27 15:19:29)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909204)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(8)(7)(6))(_sensitivity(9)(3)(2)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000051 55 2071          1130444369579 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1130444369578 2005.10.27 15:19:29)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909329)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000049 55 12157         1130444369656 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130444369656 2005.10.27 15:19:29)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000049 55 2113          1130444369721 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130444369718 2005.10.27 15:19:29)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909470)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 2111          1130444369796 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130444369796 2005.10.27 15:19:29)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909547)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000052 55 2318          1130444369876 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1130444369875 2005.10.27 15:19:29)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909611)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5)(6))(_sensitivity(3)(2)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000051 55 2286          1130444369940 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1130444369937 2005.10.27 15:19:29)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909704)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000052 55 2473          1130444370047 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v32)
  (_time 1130444370046 2005.10.27 15:19:30)
  (_source (\./src/Selector_X.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444370033)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(0)(3)(4)(8)(6)(7)(2)(1)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000055 55 6034          1130444370112 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1130444370109 2005.10.27 15:19:30)
  (_source (\./src/Barrel_Shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000048 55 1666          1130444370188 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1130444370187 2005.10.27 15:19:30)
  (_source (\./src/Sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353641)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 12157         1130444370329 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130444370328 2005.10.27 15:19:30)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000048 55 2177          1130444431362 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1130444431359 2005.10.27 15:20:31)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909204)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(7)(8)(6))(_sensitivity(3)(9)(2)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000051 55 2071          1130444431454 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1130444431453 2005.10.27 15:20:31)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909329)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000049 55 12157         1130444431516 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130444431515 2005.10.27 15:20:31)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000049 55 2113          1130444431596 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130444431593 2005.10.27 15:20:31)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909470)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 2111          1130444431660 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130444431656 2005.10.27 15:20:31)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909547)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000052 55 2318          1130444431751 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1130444431750 2005.10.27 15:20:31)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909611)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(6)(5))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000051 55 2286          1130444431815 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1130444431812 2005.10.27 15:20:31)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909704)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000055 55 2123          1130444431909 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v32)
  (_time 1130444431906 2005.10.27 15:20:31)
  (_source (\./src/Registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353516)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000052 55 2473          1130444431984 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v32)
  (_time 1130444431984 2005.10.27 15:20:31)
  (_source (\./src/Selector_X.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444370033)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(2)(4)(5)(0)(7)(8)(3)(1)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000055 55 6034          1130444432049 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1130444432046 2005.10.27 15:20:32)
  (_source (\./src/Barrel_Shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000048 55 1666          1130444432126 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1130444432125 2005.10.27 15:20:32)
  (_source (\./src/Sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353641)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 12157         1130444432235 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130444432234 2005.10.27 15:20:32)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000048 55 2177          1130446261831 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1130446261828 2005.10.27 15:51:01)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909204)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(8)(7)(6)(5)(4))(_sensitivity(9)(3)(2)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000051 55 2071          1130446261954 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1130446261953 2005.10.27 15:51:01)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909329)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000049 55 12157         1130446262018 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130446262015 2005.10.27 15:51:02)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000049 55 2113          1130446262096 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130446262093 2005.10.27 15:51:02)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909470)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 2111          1130446262172 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130446262171 2005.10.27 15:51:02)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909547)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000052 55 2318          1130446262251 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1130446262250 2005.10.27 15:51:02)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909611)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6))(_sensitivity(3)(2)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000051 55 2286          1130446262329 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1130446262328 2005.10.27 15:51:02)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909704)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000047 55 15759         1130446262407 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1130446262406 2005.10.27 15:51:02)
  (_source (\./src/FIR_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353485)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1330 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 3 3 3 )
    (3 2 2 2 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000055 55 2123          1130446262484 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v32)
  (_time 1130446262484 2005.10.27 15:51:02)
  (_source (\./src/Registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353516)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000052 55 2473          1130446262549 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v32)
  (_time 1130446262546 2005.10.27 15:51:02)
  (_source (\./src/Selector_X.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444370033)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(7)(1)(8)(6)(5)(0)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000055 55 6034          1130446262626 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1130446262625 2005.10.27 15:51:02)
  (_source (\./src/Barrel_Shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000048 55 1666          1130446262704 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1130446262703 2005.10.27 15:51:02)
  (_source (\./src/Sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353641)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000046 55 1825          1130446262768 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v32)
  (_time 1130446262765 2005.10.27 15:51:02)
  (_source (\./src/ROM_FIR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130446262766)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 2 3 2 3 3 2 2 3 2 3 )
    (2 2 2 3 2 3 2 2 2 3 3 2 3 2 2 3 3 3 )
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 3 3 2 3 )
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 3 3 2 3 )
    (2 2 2 3 2 3 2 2 2 3 3 2 3 2 2 3 3 3 )
    (2 2 2 2 2 3 3 3 2 3 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Tabla 1 -1
  )
)
I 000049 55 12157         1130446262891 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130446262890 2005.10.27 15:51:02)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15797         1130446262971 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1130446262968 2005.10.27 15:51:02)
  (_source (\./src/FIR_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353485)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1330 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 3 3 3 )
    (3 2 2 2 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000055 55 6034          1130447824953 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1130447824953 2005.10.27 16:17:04)
  (_source (\./src/Barrel_Shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2113          1130447825047 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130447825046 2005.10.27 16:17:05)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909470)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1130447825129 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1130447825125 2005.10.27 16:17:05)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909204)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5)(7)(6)(8))(_sensitivity(2)(3)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2318          1130447825219 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1130447825218 2005.10.27 16:17:05)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909611)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2123          1130447825284 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v32)
  (_time 1130447825281 2005.10.27 16:17:05)
  (_source (\./src/Registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353516)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2071          1130447825362 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1130447825359 2005.10.27 16:17:05)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909329)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 1825          1130447825438 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v32)
  (_time 1130447825437 2005.10.27 16:17:05)
  (_source (\./src/ROM_FIR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130446262766)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 2 3 2 3 3 2 2 3 2 3 )
    (2 2 2 3 2 3 2 2 2 3 3 2 3 2 2 3 3 3 )
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 3 3 2 3 )
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 3 3 2 3 )
    (2 2 2 3 2 3 2 2 2 3 3 2 3 2 2 3 3 3 )
    (2 2 2 2 2 3 3 3 2 3 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2473          1130447825503 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v32)
  (_time 1130447825500 2005.10.27 16:17:05)
  (_source (\./src/Selector_X.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444370033)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(7)(0)(4)(3)(1)(6)(5)(2)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2286          1130447825579 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1130447825578 2005.10.27 16:17:05)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909704)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1130447825643 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1130447825640 2005.10.27 16:17:05)
  (_source (\./src/Sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353641)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2111          1130447825719 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130447825718 2005.10.27 16:17:05)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909547)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(3)(2)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12157         1130447825797 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130447825796 2005.10.27 16:17:05)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15797         1130447825876 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1130447825875 2005.10.27 16:17:05)
  (_source (\./src/FIR_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353485)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1330 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 3 3 3 )
    (3 2 2 2 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000055 55 6034          1130447838487 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1130447838484 2005.10.27 16:17:18)
  (_source (\./src/Barrel_Shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2113          1130447838565 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130447838562 2005.10.27 16:17:18)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909470)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1130447838629 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1130447838625 2005.10.27 16:17:18)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909204)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(7)(6)(8))(_sensitivity(2)(3)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2318          1130447838719 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1130447838718 2005.10.27 16:17:18)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909611)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2123          1130447838812 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v32)
  (_time 1130447838812 2005.10.27 16:17:18)
  (_source (\./src/Registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353516)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2071          1130447838878 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1130447838875 2005.10.27 16:17:18)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909329)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 1825          1130447838954 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v32)
  (_time 1130447838953 2005.10.27 16:17:18)
  (_source (\./src/ROM_FIR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130446262766)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 2 3 2 3 3 2 2 3 2 3 )
    (2 2 2 3 2 3 2 2 2 3 3 2 3 2 2 3 3 3 )
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 3 3 2 3 )
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 3 3 2 3 )
    (2 2 2 3 2 3 2 2 2 3 3 2 3 2 2 3 3 3 )
    (2 2 2 2 2 3 3 3 2 3 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2473          1130447839018 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v32)
  (_time 1130447839015 2005.10.27 16:17:19)
  (_source (\./src/Selector_X.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444370033)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(2)(4)(0)(8)(5)(6)(1)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2286          1130447839094 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1130447839093 2005.10.27 16:17:19)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909704)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1130447839159 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1130447839156 2005.10.27 16:17:19)
  (_source (\./src/Sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353641)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2111          1130447839235 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130447839234 2005.10.27 16:17:19)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909547)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12157         1130447839313 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130447839312 2005.10.27 16:17:19)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15797         1130447839393 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1130447839390 2005.10.27 16:17:19)
  (_source (\./src/FIR_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353485)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1330 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 3 3 3 )
    (3 2 2 2 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3622          1130447839484 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v32)
  (_time 1130447839484 2005.10.27 16:17:19)
  (_source (\./src/TST_FIR_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130447825939)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 6034          1130448007674 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1130448007671 2005.10.27 16:20:07)
  (_source (\./src/Barrel_Shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2113          1130448007783 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130448007781 2005.10.27 16:20:07)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909470)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1130448007862 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1130448007859 2005.10.27 16:20:07)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909204)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(7)(8)(6))(_sensitivity(2)(3)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2318          1130448007954 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1130448007953 2005.10.27 16:20:07)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909611)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2123          1130448008018 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v32)
  (_time 1130448008015 2005.10.27 16:20:08)
  (_source (\./src/Registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353516)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2071          1130448008096 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1130448008093 2005.10.27 16:20:08)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909329)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 1825          1130448008172 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v32)
  (_time 1130448008171 2005.10.27 16:20:08)
  (_source (\./src/ROM_FIR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130446262766)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 2 3 2 3 3 2 2 3 2 3 )
    (2 2 2 3 2 3 2 2 2 3 3 2 3 2 2 3 3 3 )
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 3 3 2 3 )
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 3 3 2 3 )
    (2 2 2 3 2 3 2 2 2 3 3 2 3 2 2 3 3 3 )
    (2 2 2 2 2 3 3 3 2 3 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2473          1130448008237 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v32)
  (_time 1130448008234 2005.10.27 16:20:08)
  (_source (\./src/Selector_X.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444370033)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(0)(8)(4)(3)(2)(5)(1)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2286          1130448008312 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1130448008312 2005.10.27 16:20:08)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909704)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1130448008378 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1130448008375 2005.10.27 16:20:08)
  (_source (\./src/Sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353641)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2111          1130448008454 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1130448008453 2005.10.27 16:20:08)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909547)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12157         1130448008518 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1130448008515 2005.10.27 16:20:08)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15797         1130448008610 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1130448008609 2005.10.27 16:20:08)
  (_source (\./src/FIR_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353485)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1330 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 3 3 3 )
    (3 2 2 2 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3567          1130448008674 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v32)
  (_time 1130448008671 2005.10.27 16:20:08)
  (_source (\./src/TST_FIR_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130447825939)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 6034          1188958838003 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1188958838003 2007.09.04 21:20:38)
  (_source (\./src/Barrel_Shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2113          1188958838966 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1188958838965 2007.09.04 21:20:38)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909470)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1188958839146 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1188958839145 2007.09.04 21:20:39)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909204)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6)(8)(7))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2318          1188958839276 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1188958839275 2007.09.04 21:20:39)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909611)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2123          1188958839426 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v32)
  (_time 1188958839425 2007.09.04 21:20:39)
  (_source (\./src/Registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353516)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2071          1188958839576 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1188958839575 2007.09.04 21:20:39)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909329)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 1825          1188958839679 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v32)
  (_time 1188958839676 2007.09.04 21:20:39)
  (_source (\./src/ROM_FIR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130446262766)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 2 3 2 3 3 2 2 3 2 3 )
    (2 2 2 3 2 3 2 2 2 3 3 2 3 2 2 3 3 3 )
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 3 3 2 3 )
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 3 3 2 3 )
    (2 2 2 3 2 3 2 2 2 3 3 2 3 2 2 3 3 3 )
    (2 2 2 2 2 3 3 3 2 3 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2473          1188958839777 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v32)
  (_time 1188958839776 2007.09.04 21:20:39)
  (_source (\./src/Selector_X.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444370033)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(2)(3)(5)(0)(1)(6)(4)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2286          1188958839867 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1188958839866 2007.09.04 21:20:39)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909704)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1188958839967 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1188958839966 2007.09.04 21:20:39)
  (_source (\./src/Sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353641)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2111          1188958840087 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1188958840086 2007.09.04 21:20:40)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909547)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(6)(2)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12157         1188958840207 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1188958840206 2007.09.04 21:20:40)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15797         1188958840367 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1188958840367 2007.09.04 21:20:40)
  (_source (\./src/FIR_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353485)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1330 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 3 3 3 )
    (3 2 2 2 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3622          1188958840488 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v32)
  (_time 1188958840487 2007.09.04 21:20:40)
  (_source (\./src/TST_FIR_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130447825939)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 6034          1226536008421 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1226536008421 2008.11.12 18:26:48)
  (_source (\./src/Barrel_Shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2113          1226536009081 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1226536009078 2008.11.12 18:26:49)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909470)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1226536009190 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1226536009187 2008.11.12 18:26:49)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909204)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6)(7)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2318          1226536009313 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1226536009312 2008.11.12 18:26:49)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909611)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2123          1226536009422 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v32)
  (_time 1226536009421 2008.11.12 18:26:49)
  (_source (\./src/Registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353516)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2071          1226536009549 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1226536009546 2008.11.12 18:26:49)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909329)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 1825          1226536009643 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v32)
  (_time 1226536009640 2008.11.12 18:26:49)
  (_source (\./src/ROM_FIR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130446262766)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 2 3 2 3 3 2 2 3 2 3 )
    (2 2 2 3 2 3 2 2 2 3 3 2 3 2 2 3 3 3 )
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 3 3 2 3 )
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 3 3 2 3 )
    (2 2 2 3 2 3 2 2 2 3 3 2 3 2 2 3 3 3 )
    (2 2 2 2 2 3 3 3 2 3 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2473          1226536009735 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v32)
  (_time 1226536009734 2008.11.12 18:26:49)
  (_source (\./src/Selector_X.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444370033)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(7)(5)(8)(3)(4)(0)(1)(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2286          1226536009815 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1226536009812 2008.11.12 18:26:49)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909704)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1226536009909 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1226536009906 2008.11.12 18:26:49)
  (_source (\./src/Sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353641)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2111          1226536010004 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1226536010000 2008.11.12 18:26:50)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909547)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(6)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12157         1226536010126 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1226536010125 2008.11.12 18:26:50)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130365909392)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15797         1226536010219 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1226536010218 2008.11.12 18:26:50)
  (_source (\./src/FIR_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130444353485)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1324 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1324~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1324~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1324~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1324~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1324~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1328 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1330 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{{n-1}~downto~0}~1334 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{{n+m+7}~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 3 3 3 )
    (3 2 2 2 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3567          1226536010300 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v32)
  (_time 1226536010296 2008.11.12 18:26:50)
  (_source (\./src/TST_FIR_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1130447825939)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 2035          1268064752950 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268064752950 2010.03.08 10:12:32)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064752914)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2099          1268064753558 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268064753558 2010.03.08 10:12:33)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753531)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1268064753679 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268064753679 2010.03.08 10:12:33)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753676)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2324          1268064753840 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268064753840 2010.03.08 10:12:33)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753818)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2109          1268064753948 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268064753948 2010.03.08 10:12:33)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753945)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2055          1268064754076 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268064754075 2010.03.08 10:12:34)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754070)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 1877          1268064754214 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268064754214 2010.03.08 10:12:34)
  (_source (\./src/rom_fir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686018 50528771 50463235 515 )
    (33686018 50529026 50463490 50463235 770 )
    (50463234 33686274 33751810 50463235 771 )
    (33751554 50528770 33686019 50528770 770 )
    (33751554 50528770 33686019 50528770 770 )
    (50463234 33686274 33751810 50463235 771 )
    (33686018 50529026 50463490 50463235 770 )
    (33686018 33686018 50528771 50463235 515 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2467          1268064754417 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v38)
  (_time 1268064754417 2010.03.08 10:12:34)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754413)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(1)(6)(3)(2)(4)(5)(0)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2258          1268064754551 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268064754550 2010.03.08 10:12:34)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754545)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1268064754670 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268064754670 2010.03.08 10:12:34)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754668)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2097          1268064754786 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268064754785 2010.03.08 10:12:34)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754784)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12053         1268064754905 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268064754905 2010.03.08 10:12:34)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754897)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15710         1268064755022 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268064755021 2010.03.08 10:12:35)
  (_source (\./src/fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755016)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1322 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1326 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1330 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 50529026 )
    (33686019 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3557          1268064755126 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268064755126 2010.03.08 10:12:35)
  (_source (\./src/tst_fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755123)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686274 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 2035          1268064903559 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268064903558 2010.03.08 10:15:03)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064752914)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2099          1268064903692 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268064903691 2010.03.08 10:15:03)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753531)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1268064903805 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268064903805 2010.03.08 10:15:03)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753676)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2324          1268064903921 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268064903921 2010.03.08 10:15:03)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753818)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2109          1268064904021 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268064904021 2010.03.08 10:15:04)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753945)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2055          1268064904127 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268064904126 2010.03.08 10:15:04)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754070)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 1877          1268064904244 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268064904243 2010.03.08 10:15:04)
  (_source (\./src/rom_fir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686018 50528771 50463235 515 )
    (33686018 50529026 50463490 50463235 770 )
    (50463234 33686274 33751810 50463235 771 )
    (33751554 50528770 33686019 50528770 770 )
    (33751554 50528770 33686019 50528770 770 )
    (50463234 33686274 33751810 50463235 771 )
    (33686018 50529026 50463490 50463235 770 )
    (33686018 33686018 50528771 50463235 515 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2467          1268064904414 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v38)
  (_time 1268064904415 2010.03.08 10:15:04)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754413)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(1)(6)(3)(2)(4)(5)(0)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2258          1268064904519 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268064904519 2010.03.08 10:15:04)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754545)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1268064904614 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268064904613 2010.03.08 10:15:04)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754668)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2097          1268064904700 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268064904700 2010.03.08 10:15:04)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754784)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12053         1268064904804 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268064904803 2010.03.08 10:15:04)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754897)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15710         1268064904903 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268064904902 2010.03.08 10:15:04)
  (_source (\./src/fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755016)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1322 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1326 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1330 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 50529026 )
    (33686019 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3557          1268064905025 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268064905024 2010.03.08 10:15:05)
  (_source (\./src/tst_fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755123)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686274 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 2035          1268065104438 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268065104438 2010.03.08 10:18:24)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064752914)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2099          1268065104580 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268065104580 2010.03.08 10:18:24)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753531)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1268065104669 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268065104669 2010.03.08 10:18:24)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753676)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2324          1268065104780 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268065104779 2010.03.08 10:18:24)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753818)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2109          1268065104863 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268065104862 2010.03.08 10:18:24)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753945)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2055          1268065104973 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268065104973 2010.03.08 10:18:24)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754070)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 1877          1268065105074 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268065105074 2010.03.08 10:18:25)
  (_source (\./src/rom_fir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686018 50528771 50463235 515 )
    (33686018 50529026 50463490 50463235 770 )
    (50463234 33686274 33751810 50463235 771 )
    (33751554 50528770 33686019 50528770 770 )
    (33751554 50528770 33686019 50528770 770 )
    (50463234 33686274 33751810 50463235 771 )
    (33686018 50529026 50463490 50463235 770 )
    (33686018 33686018 50528771 50463235 515 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2467          1268065105180 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v38)
  (_time 1268065105180 2010.03.08 10:18:25)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754413)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(1)(6)(3)(2)(4)(5)(0)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2258          1268065105336 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268065105335 2010.03.08 10:18:25)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754545)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1268065105466 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268065105465 2010.03.08 10:18:25)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754668)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2097          1268065105637 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268065105637 2010.03.08 10:18:25)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754784)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12053         1268065105743 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268065105742 2010.03.08 10:18:25)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754897)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15710         1268065105852 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268065105851 2010.03.08 10:18:25)
  (_source (\./src/fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755016)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1322 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1326 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1330 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 50529026 )
    (33686019 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3616          1268065105966 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268065105966 2010.03.08 10:18:25)
  (_source (\./src/tst_fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755123)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686274 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 2035          1268065482847 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268065482847 2010.03.08 10:24:42)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064752914)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2099          1268065483016 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268065483016 2010.03.08 10:24:43)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753531)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1268065483159 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268065483159 2010.03.08 10:24:43)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753676)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2324          1268065483284 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268065483283 2010.03.08 10:24:43)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753818)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2109          1268065483389 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268065483389 2010.03.08 10:24:43)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753945)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2055          1268065483500 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268065483500 2010.03.08 10:24:43)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754070)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 1877          1268065483608 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268065483607 2010.03.08 10:24:43)
  (_source (\./src/rom_fir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686018 50528771 50463235 515 )
    (33686018 50529026 50463490 50463235 770 )
    (50463234 33686274 33751810 50463235 771 )
    (33751554 50528770 33686019 50528770 770 )
    (33751554 50528770 33686019 50528770 770 )
    (50463234 33686274 33751810 50463235 771 )
    (33686018 50529026 50463490 50463235 770 )
    (33686018 33686018 50528771 50463235 515 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2467          1268065483717 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v38)
  (_time 1268065483717 2010.03.08 10:24:43)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754413)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(1)(6)(3)(2)(4)(5)(0)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2258          1268065483833 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268065483833 2010.03.08 10:24:43)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754545)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1268065483950 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268065483949 2010.03.08 10:24:43)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754668)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2097          1268065484072 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268065484071 2010.03.08 10:24:44)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754784)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12053         1268065484190 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268065484190 2010.03.08 10:24:44)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754897)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15710         1268065484316 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268065484316 2010.03.08 10:24:44)
  (_source (\./src/fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755016)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1322 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1326 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1330 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 50529026 )
    (33686019 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3616          1268065484424 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268065484424 2010.03.08 10:24:44)
  (_source (\./src/tst_fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755123)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686274 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 2035          1268065611869 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268065611868 2010.03.08 10:26:51)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064752914)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2099          1268065612004 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268065612003 2010.03.08 10:26:52)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753531)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1268065612113 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268065612112 2010.03.08 10:26:52)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753676)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2324          1268065612235 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268065612235 2010.03.08 10:26:52)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753818)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2109          1268065612329 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268065612329 2010.03.08 10:26:52)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753945)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2055          1268065612446 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268065612446 2010.03.08 10:26:52)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754070)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 1877          1268065612553 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268065612554 2010.03.08 10:26:52)
  (_source (\./src/rom_fir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686018 50528771 50463235 515 )
    (33686018 50529026 50463490 50463235 770 )
    (50463234 33686274 33751810 50463235 771 )
    (33751554 50528770 33686019 50528770 770 )
    (33751554 50528770 33686019 50528770 770 )
    (50463234 33686274 33751810 50463235 771 )
    (33686018 50529026 50463490 50463235 770 )
    (33686018 33686018 50528771 50463235 515 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2467          1268065612652 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v38)
  (_time 1268065612651 2010.03.08 10:26:52)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754413)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(1)(6)(3)(2)(4)(5)(0)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2258          1268065612754 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268065612753 2010.03.08 10:26:52)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754545)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1268065612856 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268065612856 2010.03.08 10:26:52)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754668)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2097          1268065612961 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268065612961 2010.03.08 10:26:52)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754784)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12053         1268065613065 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268065613064 2010.03.08 10:26:53)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754897)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15710         1268065613217 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268065613216 2010.03.08 10:26:53)
  (_source (\./src/fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755016)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1322 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1326 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1330 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 50529026 )
    (33686019 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3616          1268065613313 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268065613313 2010.03.08 10:26:53)
  (_source (\./src/tst_fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755123)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (50529026 50529027 50529027 50529027 771 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 2035          1268065784516 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268065784515 2010.03.08 10:29:44)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064752914)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2099          1268065784711 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268065784710 2010.03.08 10:29:44)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753531)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1268065784816 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268065784815 2010.03.08 10:29:44)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753676)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2324          1268065784945 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268065784945 2010.03.08 10:29:44)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753818)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2109          1268065785045 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268065785044 2010.03.08 10:29:45)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753945)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2055          1268065785320 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268065785319 2010.03.08 10:29:45)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754070)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 6095          1268065785430 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268065785430 2010.03.08 10:29:45)
  (_source (\./src/rom_fir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686019 )
    (33686018 50463235 )
    (33686018 33751555 )
    (33686018 50528771 )
    (33686018 33686275 )
    (33686018 50463491 )
    (33686018 33751811 )
    (33686018 50529027 )
    (50463234 33686018 )
    (50463234 50463234 )
    (50463234 33751554 )
    (50463234 50528770 )
    (50463234 33686274 )
    (50463234 50463490 )
    (50463234 33751810 )
    (50463234 50529026 )
    (50463234 33686019 )
    (50463234 50463235 )
    (50463234 33751555 )
    (50463234 50528771 )
    (50463234 33686275 )
    (50463234 50463491 )
    (50463234 33751811 )
    (50463234 50529027 )
    (33751554 33686018 )
    (33751554 50463234 )
    (33751554 33751554 )
    (33751554 50528770 )
    (33751554 33686274 )
    (33751554 50463490 )
    (33751554 33751810 )
    (33751554 50529026 )
    (33751554 33686019 )
    (33751554 50463235 )
    (33751554 33751555 )
    (33751554 50528771 )
    (33751554 33686275 )
    (33751554 50463491 )
    (33751554 33751811 )
    (33751554 50529027 )
    (50528770 33686018 )
    (50528770 50463234 )
    (50528770 33751554 )
    (50528770 50528770 )
    (50528770 33686274 )
    (50528770 50463490 )
    (50528770 33751810 )
    (50528770 50529026 )
    (50528770 33686019 )
    (50528770 50463235 )
    (50528770 33751555 )
    (50528770 50528771 )
    (50528770 33686275 )
    (50528770 50463491 )
    (50528770 33751811 )
    (50528770 50529027 )
    (33686274 33686018 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529027 33751811 770 )
    (50529027 50529027 50529027 33751555 771 )
    (50529027 50529027 50529027 50529026 770 )
    (50529027 50529027 50529027 50529026 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 50463234 50463234 514 )
    (33686018 33686018 33751554 50463490 515 )
    (33686018 33686018 50528770 33751554 770 )
    (33686018 33686018 33751554 33686019 771 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50528771 33686275 771 )
    (50529027 50529027 50529026 50529026 514 )
    (50529027 50529027 50463490 50463490 770 )
    (50529027 50529027 50529026 50463491 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686275 33751554 770 )
    (33686018 50463234 50529026 33686275 515 )
    (33686018 50463234 33686275 33751555 515 )
    (33686018 50463234 50463490 33686274 771 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 33751811 50463234 33686274 515 )
    (50529027 33686275 33686274 33686018 771 )
    (50529027 50528771 50529026 50528770 514 )
    (50529027 33686275 33686019 33751555 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 50463490 50463235 33751811 515 )
    (33686018 33686275 50529026 33751810 771 )
    (50463234 50528770 50463234 50463234 771 )
    (50463234 50529026 50463491 33751555 770 )
    (50463234 50463235 50463235 50463235 770 )
    (50463234 50529026 50463491 33751555 770 )
    (50463234 50528770 50463234 50463234 771 )
    (33686018 33686275 50529026 33751810 771 )
    (33686018 50463490 50463235 33751811 515 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 33686275 33686019 33751555 771 )
    (50529027 50528771 50529026 50528770 514 )
    (50529027 33686275 33686274 33686018 771 )
    (50529027 33751811 50463234 33686274 515 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 50463234 50463490 33686274 771 )
    (33686018 50463234 33686275 33751555 515 )
    (33686018 50463234 50529026 33686275 515 )
    (33686018 33686018 33686275 33751554 770 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529026 50463491 771 )
    (50529027 50529027 50463490 50463490 770 )
    (50529027 50529027 50529026 50529026 514 )
    (50529027 50529027 50528771 33686275 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33751554 33686019 771 )
    (33686018 33686018 50528770 33751554 770 )
    (33686018 33686018 33751554 50463490 515 )
    (33686018 33686018 50463234 50463234 514 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529027 50529026 771 )
    (50529027 50529027 50529027 50529026 770 )
    (50529027 50529027 50529027 33751555 771 )
    (50529027 50529027 50529027 33751811 770 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2467          1268065785567 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v38)
  (_time 1268065785567 2010.03.08 10:29:45)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754413)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(2)(4)(1)(3)(0)(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2258          1268065785718 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268065785718 2010.03.08 10:29:45)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754545)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1268065785836 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268065785835 2010.03.08 10:29:45)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754668)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2097          1268065785989 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268065785989 2010.03.08 10:29:45)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754784)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12053         1268065786126 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268065786126 2010.03.08 10:29:46)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754897)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15710         1268065786274 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268065786273 2010.03.08 10:29:46)
  (_source (\./src/fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755016)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1322 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1326 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1330 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 50529026 )
    (33686019 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3616          1268065786371 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268065786370 2010.03.08 10:29:46)
  (_source (\./src/tst_fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755123)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (50529026 50529027 50529027 50529027 771 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 2035          1268065942157 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268065942156 2010.03.08 10:32:22)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064752914)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2099          1268065942289 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268065942289 2010.03.08 10:32:22)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753531)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1268065942404 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268065942404 2010.03.08 10:32:22)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753676)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2324          1268065942531 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268065942531 2010.03.08 10:32:22)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753818)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(4)(5))(_sensitivity(7)(2)(3)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2109          1268065942632 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268065942633 2010.03.08 10:32:22)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753945)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2055          1268065942755 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268065942755 2010.03.08 10:32:22)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754070)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 6095          1268065942855 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268065942855 2010.03.08 10:32:22)
  (_source (\./src/rom_fir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686019 )
    (33686018 50463235 )
    (33686018 33751555 )
    (33686018 50528771 )
    (33686018 33686275 )
    (33686018 50463491 )
    (33686018 33751811 )
    (33686018 50529027 )
    (50463234 33686018 )
    (50463234 50463234 )
    (50463234 33751554 )
    (50463234 50528770 )
    (50463234 33686274 )
    (50463234 50463490 )
    (50463234 33751810 )
    (50463234 50529026 )
    (50463234 33686019 )
    (50463234 50463235 )
    (50463234 33751555 )
    (50463234 50528771 )
    (50463234 33686275 )
    (50463234 50463491 )
    (50463234 33751811 )
    (50463234 50529027 )
    (33751554 33686018 )
    (33751554 50463234 )
    (33751554 33751554 )
    (33751554 50528770 )
    (33751554 33686274 )
    (33751554 50463490 )
    (33751554 33751810 )
    (33751554 50529026 )
    (33751554 33686019 )
    (33751554 50463235 )
    (33751554 33751555 )
    (33751554 50528771 )
    (33751554 33686275 )
    (33751554 50463491 )
    (33751554 33751811 )
    (33751554 50529027 )
    (50528770 33686018 )
    (50528770 50463234 )
    (50528770 33751554 )
    (50528770 50528770 )
    (50528770 33686274 )
    (50528770 50463490 )
    (50528770 33751810 )
    (50528770 50529026 )
    (50528770 33686019 )
    (50528770 50463235 )
    (50528770 33751555 )
    (50528770 50528771 )
    (50528770 33686275 )
    (50528770 50463491 )
    (50528770 33751811 )
    (50528770 50529027 )
    (33686274 33686018 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529027 33751811 770 )
    (50529027 50529027 50529027 33751555 771 )
    (50529027 50529027 50529027 50529026 770 )
    (50529027 50529027 50529027 50529026 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 50463234 50463234 514 )
    (33686018 33686018 33751554 50463490 515 )
    (33686018 33686018 50528770 33751554 770 )
    (33686018 33686018 33751554 33686019 771 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50528771 33686275 771 )
    (50529027 50529027 50529026 50529026 514 )
    (50529027 50529027 50463490 50463490 770 )
    (50529027 50529027 50529026 50463491 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686275 33751554 770 )
    (33686018 50463234 50529026 33686275 515 )
    (33686018 50463234 33686275 33751555 515 )
    (33686018 50463234 50463490 33686274 771 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 33751811 50463234 33686274 515 )
    (50529027 33686275 33686274 33686018 771 )
    (50529027 50528771 50529026 50528770 514 )
    (50529027 33686275 33686019 33751555 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 50463490 50463235 33751811 515 )
    (33686018 33686275 50529026 33751810 771 )
    (50463234 50528770 50463234 50463234 771 )
    (50463234 50529026 50463491 33751555 770 )
    (50463234 50463235 50463235 50463235 770 )
    (50463234 50529026 50463491 33751555 770 )
    (50463234 50528770 50463234 50463234 771 )
    (33686018 33686275 50529026 33751810 771 )
    (33686018 50463490 50463235 33751811 515 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 33686275 33686019 33751555 771 )
    (50529027 50528771 50529026 50528770 514 )
    (50529027 33686275 33686274 33686018 771 )
    (50529027 33751811 50463234 33686274 515 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 50463234 50463490 33686274 771 )
    (33686018 50463234 33686275 33751555 515 )
    (33686018 50463234 50529026 33686275 515 )
    (33686018 33686018 33686275 33751554 770 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529026 50463491 771 )
    (50529027 50529027 50463490 50463490 770 )
    (50529027 50529027 50529026 50529026 514 )
    (50529027 50529027 50528771 33686275 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33751554 33686019 771 )
    (33686018 33686018 50528770 33751554 770 )
    (33686018 33686018 33751554 50463490 515 )
    (33686018 33686018 50463234 50463234 514 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529027 50529026 771 )
    (50529027 50529027 50529027 50529026 770 )
    (50529027 50529027 50529027 33751555 771 )
    (50529027 50529027 50529027 33751811 770 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2467          1268065942971 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v38)
  (_time 1268065942971 2010.03.08 10:32:22)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754413)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(2)(4)(1)(3)(0)(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2258          1268065943074 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268065943074 2010.03.08 10:32:23)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754545)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1268065943410 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268065943409 2010.03.08 10:32:23)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754668)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2097          1268065943715 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268065943716 2010.03.08 10:32:23)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754784)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12053         1268065943826 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268065943826 2010.03.08 10:32:23)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754897)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15710         1268065943948 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268065943948 2010.03.08 10:32:23)
  (_source (\./src/fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755016)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1322 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1326 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1330 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686274 33686018 )
    (33686019 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3616          1268065944057 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268065944057 2010.03.08 10:32:24)
  (_source (\./src/tst_fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755123)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (50529026 50529027 50529027 50529027 771 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 2035          1268066297701 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268066297701 2010.03.08 10:38:17)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064752914)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2099          1268066297872 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268066297871 2010.03.08 10:38:17)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753531)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1268066297974 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268066297974 2010.03.08 10:38:17)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753676)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2324          1268066298104 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268066298104 2010.03.08 10:38:18)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753818)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(4)(5))(_sensitivity(7)(2)(3)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2109          1268066298226 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268066298225 2010.03.08 10:38:18)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753945)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2055          1268066298346 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268066298345 2010.03.08 10:38:18)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754070)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 6095          1268066298442 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268066298442 2010.03.08 10:38:18)
  (_source (\./src/rom_fir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686019 )
    (33686018 50463235 )
    (33686018 33751555 )
    (33686018 50528771 )
    (33686018 33686275 )
    (33686018 50463491 )
    (33686018 33751811 )
    (33686018 50529027 )
    (50463234 33686018 )
    (50463234 50463234 )
    (50463234 33751554 )
    (50463234 50528770 )
    (50463234 33686274 )
    (50463234 50463490 )
    (50463234 33751810 )
    (50463234 50529026 )
    (50463234 33686019 )
    (50463234 50463235 )
    (50463234 33751555 )
    (50463234 50528771 )
    (50463234 33686275 )
    (50463234 50463491 )
    (50463234 33751811 )
    (50463234 50529027 )
    (33751554 33686018 )
    (33751554 50463234 )
    (33751554 33751554 )
    (33751554 50528770 )
    (33751554 33686274 )
    (33751554 50463490 )
    (33751554 33751810 )
    (33751554 50529026 )
    (33751554 33686019 )
    (33751554 50463235 )
    (33751554 33751555 )
    (33751554 50528771 )
    (33751554 33686275 )
    (33751554 50463491 )
    (33751554 33751811 )
    (33751554 50529027 )
    (50528770 33686018 )
    (50528770 50463234 )
    (50528770 33751554 )
    (50528770 50528770 )
    (50528770 33686274 )
    (50528770 50463490 )
    (50528770 33751810 )
    (50528770 50529026 )
    (50528770 33686019 )
    (50528770 50463235 )
    (50528770 33751555 )
    (50528770 50528771 )
    (50528770 33686275 )
    (50528770 50463491 )
    (50528770 33751811 )
    (50528770 50529027 )
    (33686274 33686018 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529027 33751811 770 )
    (50529027 50529027 50529027 33751555 771 )
    (50529027 50529027 50529027 50529026 770 )
    (50529027 50529027 50529027 50529026 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 50463234 50463234 514 )
    (33686018 33686018 33751554 50463490 515 )
    (33686018 33686018 50528770 33751554 770 )
    (33686018 33686018 33751554 33686019 771 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50528771 33686275 771 )
    (50529027 50529027 50529026 50529026 514 )
    (50529027 50529027 50463490 50463490 770 )
    (50529027 50529027 50529026 50463491 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686275 33751554 770 )
    (33686018 50463234 50529026 33686275 515 )
    (33686018 50463234 33686275 33751555 515 )
    (33686018 50463234 50463490 33686274 771 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 33751811 50463234 33686274 515 )
    (50529027 33686275 33686274 33686018 771 )
    (50529027 50528771 50529026 50528770 514 )
    (50529027 33686275 33686019 33751555 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 50463490 50463235 33751811 515 )
    (33686018 33686275 50529026 33751810 771 )
    (50463234 50528770 50463234 50463234 771 )
    (50463234 50529026 50463491 33751555 770 )
    (50463234 50463235 50463235 50463235 770 )
    (50463234 50529026 50463491 33751555 770 )
    (50463234 50528770 50463234 50463234 771 )
    (33686018 33686275 50529026 33751810 771 )
    (33686018 50463490 50463235 33751811 515 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 33686275 33686019 33751555 771 )
    (50529027 50528771 50529026 50528770 514 )
    (50529027 33686275 33686274 33686018 771 )
    (50529027 33751811 50463234 33686274 515 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 50463234 50463490 33686274 771 )
    (33686018 50463234 33686275 33751555 515 )
    (33686018 50463234 50529026 33686275 515 )
    (33686018 33686018 33686275 33751554 770 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529026 50463491 771 )
    (50529027 50529027 50463490 50463490 770 )
    (50529027 50529027 50529026 50529026 514 )
    (50529027 50529027 50528771 33686275 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33751554 33686019 771 )
    (33686018 33686018 50528770 33751554 770 )
    (33686018 33686018 33751554 50463490 515 )
    (33686018 33686018 50463234 50463234 514 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529027 50529026 771 )
    (50529027 50529027 50529027 50529026 770 )
    (50529027 50529027 50529027 33751555 771 )
    (50529027 50529027 50529027 33751811 770 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2467          1268066298574 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v38)
  (_time 1268066298573 2010.03.08 10:38:18)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754413)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(2)(4)(1)(3)(0)(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2258          1268066298679 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268066298678 2010.03.08 10:38:18)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754545)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1268066298779 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268066298779 2010.03.08 10:38:18)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754668)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2097          1268066299036 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268066299035 2010.03.08 10:38:19)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754784)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12053         1268066299752 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268066299752 2010.03.08 10:38:19)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754897)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15710         1268066299860 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268066299859 2010.03.08 10:38:19)
  (_source (\./src/fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755016)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1322 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1326 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1330 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686274 33686018 )
    (33686019 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3616          1268066299971 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268066299971 2010.03.08 10:38:19)
  (_source (\./src/tst_fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755123)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686274 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 2035          1268066391784 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268066391783 2010.03.08 10:39:51)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064752914)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2099          1268066391913 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268066391912 2010.03.08 10:39:51)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753531)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1268066392059 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268066392059 2010.03.08 10:39:52)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753676)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2324          1268066392226 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268066392227 2010.03.08 10:39:52)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753818)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(4)(5))(_sensitivity(7)(2)(3)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2109          1268066392368 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268066392367 2010.03.08 10:39:52)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753945)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2055          1268066392522 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268066392521 2010.03.08 10:39:52)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754070)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 6095          1268066392663 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268066392663 2010.03.08 10:39:52)
  (_source (\./src/rom_fir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686019 )
    (33686018 50463235 )
    (33686018 33751555 )
    (33686018 50528771 )
    (33686018 33686275 )
    (33686018 50463491 )
    (33686018 33751811 )
    (33686018 50529027 )
    (50463234 33686018 )
    (50463234 50463234 )
    (50463234 33751554 )
    (50463234 50528770 )
    (50463234 33686274 )
    (50463234 50463490 )
    (50463234 33751810 )
    (50463234 50529026 )
    (50463234 33686019 )
    (50463234 50463235 )
    (50463234 33751555 )
    (50463234 50528771 )
    (50463234 33686275 )
    (50463234 50463491 )
    (50463234 33751811 )
    (50463234 50529027 )
    (33751554 33686018 )
    (33751554 50463234 )
    (33751554 33751554 )
    (33751554 50528770 )
    (33751554 33686274 )
    (33751554 50463490 )
    (33751554 33751810 )
    (33751554 50529026 )
    (33751554 33686019 )
    (33751554 50463235 )
    (33751554 33751555 )
    (33751554 50528771 )
    (33751554 33686275 )
    (33751554 50463491 )
    (33751554 33751811 )
    (33751554 50529027 )
    (50528770 33686018 )
    (50528770 50463234 )
    (50528770 33751554 )
    (50528770 50528770 )
    (50528770 33686274 )
    (50528770 50463490 )
    (50528770 33751810 )
    (50528770 50529026 )
    (50528770 33686019 )
    (50528770 50463235 )
    (50528770 33751555 )
    (50528770 50528771 )
    (50528770 33686275 )
    (50528770 50463491 )
    (50528770 33751811 )
    (50528770 50529027 )
    (33686274 33686018 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529027 33751811 770 )
    (50529027 50529027 50529027 33751555 771 )
    (50529027 50529027 50529027 50529026 770 )
    (50529027 50529027 50529027 50529026 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 50463234 50463234 514 )
    (33686018 33686018 33751554 50463490 515 )
    (33686018 33686018 50528770 33751554 770 )
    (33686018 33686018 33751554 33686019 771 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50528771 33686275 771 )
    (50529027 50529027 50529026 50529026 514 )
    (50529027 50529027 50463490 50463490 770 )
    (50529027 50529027 50529026 50463491 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686275 33751554 770 )
    (33686018 50463234 50529026 33686275 515 )
    (33686018 50463234 33686275 33751555 515 )
    (33686018 50463234 50463490 33686274 771 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 33751811 50463234 33686274 515 )
    (50529027 33686275 33686274 33686018 771 )
    (50529027 50528771 50529026 50528770 514 )
    (50529027 33686275 33686019 33751555 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 50463490 50463235 33751811 515 )
    (33686018 33686275 50529026 33751810 771 )
    (50463234 50528770 50463234 50463234 771 )
    (50463234 50529026 50463491 33751555 770 )
    (50463234 50463235 50463235 50463235 770 )
    (50463234 50529026 50463491 33751555 770 )
    (50463234 50528770 50463234 50463234 771 )
    (33686018 33686275 50529026 33751810 771 )
    (33686018 50463490 50463235 33751811 515 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 33686275 33686019 33751555 771 )
    (50529027 50528771 50529026 50528770 514 )
    (50529027 33686275 33686274 33686018 771 )
    (50529027 33751811 50463234 33686274 515 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 50463234 50463490 33686274 771 )
    (33686018 50463234 33686275 33751555 515 )
    (33686018 50463234 50529026 33686275 515 )
    (33686018 33686018 33686275 33751554 770 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529026 50463491 771 )
    (50529027 50529027 50463490 50463490 770 )
    (50529027 50529027 50529026 50529026 514 )
    (50529027 50529027 50528771 33686275 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33751554 33686019 771 )
    (33686018 33686018 50528770 33751554 770 )
    (33686018 33686018 33751554 50463490 515 )
    (33686018 33686018 50463234 50463234 514 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529027 50529026 771 )
    (50529027 50529027 50529027 50529026 770 )
    (50529027 50529027 50529027 33751555 771 )
    (50529027 50529027 50529027 33751811 770 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2467          1268066392808 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v38)
  (_time 1268066392810 2010.03.08 10:39:52)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754413)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(2)(4)(1)(3)(0)(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2258          1268066392954 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268066392954 2010.03.08 10:39:52)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754545)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1268066393095 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268066393094 2010.03.08 10:39:53)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754668)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2097          1268066393430 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268066393430 2010.03.08 10:39:53)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754784)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12053         1268066393658 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268066393657 2010.03.08 10:39:53)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754897)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15710         1268066393900 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268066393899 2010.03.08 10:39:53)
  (_source (\./src/fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755016)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1322 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1326 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1330 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686274 33686018 )
    (33686019 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3616          1268066394147 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268066394146 2010.03.08 10:39:54)
  (_source (\./src/tst_fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755123)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 2035          1268066411374 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268066411374 2010.03.08 10:40:11)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064752914)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2099          1268066411491 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268066411491 2010.03.08 10:40:11)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753531)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1268066411594 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268066411594 2010.03.08 10:40:11)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753676)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2324          1268066411721 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268066411720 2010.03.08 10:40:11)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753818)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(4)(5))(_sensitivity(7)(2)(3)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2109          1268066411836 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268066411835 2010.03.08 10:40:11)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753945)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2055          1268066411948 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268066411947 2010.03.08 10:40:11)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754070)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 6095          1268066412040 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268066412040 2010.03.08 10:40:12)
  (_source (\./src/rom_fir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686019 )
    (33686018 50463235 )
    (33686018 33751555 )
    (33686018 50528771 )
    (33686018 33686275 )
    (33686018 50463491 )
    (33686018 33751811 )
    (33686018 50529027 )
    (50463234 33686018 )
    (50463234 50463234 )
    (50463234 33751554 )
    (50463234 50528770 )
    (50463234 33686274 )
    (50463234 50463490 )
    (50463234 33751810 )
    (50463234 50529026 )
    (50463234 33686019 )
    (50463234 50463235 )
    (50463234 33751555 )
    (50463234 50528771 )
    (50463234 33686275 )
    (50463234 50463491 )
    (50463234 33751811 )
    (50463234 50529027 )
    (33751554 33686018 )
    (33751554 50463234 )
    (33751554 33751554 )
    (33751554 50528770 )
    (33751554 33686274 )
    (33751554 50463490 )
    (33751554 33751810 )
    (33751554 50529026 )
    (33751554 33686019 )
    (33751554 50463235 )
    (33751554 33751555 )
    (33751554 50528771 )
    (33751554 33686275 )
    (33751554 50463491 )
    (33751554 33751811 )
    (33751554 50529027 )
    (50528770 33686018 )
    (50528770 50463234 )
    (50528770 33751554 )
    (50528770 50528770 )
    (50528770 33686274 )
    (50528770 50463490 )
    (50528770 33751810 )
    (50528770 50529026 )
    (50528770 33686019 )
    (50528770 50463235 )
    (50528770 33751555 )
    (50528770 50528771 )
    (50528770 33686275 )
    (50528770 50463491 )
    (50528770 33751811 )
    (50528770 50529027 )
    (33686274 33686018 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529027 33751811 770 )
    (50529027 50529027 50529027 33751555 771 )
    (50529027 50529027 50529027 50529026 770 )
    (50529027 50529027 50529027 50529026 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 50463234 50463234 514 )
    (33686018 33686018 33751554 50463490 515 )
    (33686018 33686018 50528770 33751554 770 )
    (33686018 33686018 33751554 33686019 771 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50528771 33686275 771 )
    (50529027 50529027 50529026 50529026 514 )
    (50529027 50529027 50463490 50463490 770 )
    (50529027 50529027 50529026 50463491 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686275 33751554 770 )
    (33686018 50463234 50529026 33686275 515 )
    (33686018 50463234 33686275 33751555 515 )
    (33686018 50463234 50463490 33686274 771 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 33751811 50463234 33686274 515 )
    (50529027 33686275 33686274 33686018 771 )
    (50529027 50528771 50529026 50528770 514 )
    (50529027 33686275 33686019 33751555 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 50463490 50463235 33751811 515 )
    (33686018 33686275 50529026 33751810 771 )
    (50463234 50528770 50463234 50463234 771 )
    (50463234 50529026 50463491 33751555 770 )
    (50463234 50463235 50463235 50463235 770 )
    (50463234 50529026 50463491 33751555 770 )
    (50463234 50528770 50463234 50463234 771 )
    (33686018 33686275 50529026 33751810 771 )
    (33686018 50463490 50463235 33751811 515 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 33686275 33686019 33751555 771 )
    (50529027 50528771 50529026 50528770 514 )
    (50529027 33686275 33686274 33686018 771 )
    (50529027 33751811 50463234 33686274 515 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 50463234 50463490 33686274 771 )
    (33686018 50463234 33686275 33751555 515 )
    (33686018 50463234 50529026 33686275 515 )
    (33686018 33686018 33686275 33751554 770 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529026 50463491 771 )
    (50529027 50529027 50463490 50463490 770 )
    (50529027 50529027 50529026 50529026 514 )
    (50529027 50529027 50528771 33686275 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33751554 33686019 771 )
    (33686018 33686018 50528770 33751554 770 )
    (33686018 33686018 33751554 50463490 515 )
    (33686018 33686018 50463234 50463234 514 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529027 50529026 771 )
    (50529027 50529027 50529027 50529026 770 )
    (50529027 50529027 50529027 33751555 771 )
    (50529027 50529027 50529027 33751811 770 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2467          1268066412150 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v38)
  (_time 1268066412149 2010.03.08 10:40:12)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754413)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(2)(4)(1)(3)(0)(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2258          1268066412260 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268066412260 2010.03.08 10:40:12)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754545)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1268066412372 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268066412372 2010.03.08 10:40:12)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754668)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2097          1268066412511 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268066412511 2010.03.08 10:40:12)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754784)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12053         1268066412614 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268066412613 2010.03.08 10:40:12)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754897)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15710         1268066412728 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268066412728 2010.03.08 10:40:12)
  (_source (\./src/fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755016)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1322 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1326 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1330 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686274 33686018 )
    (33686019 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3616          1268066412837 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268066412836 2010.03.08 10:40:12)
  (_source (\./src/tst_fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755123)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 2035          1268066424390 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268066424389 2010.03.08 10:40:24)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064752914)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2099          1268066424532 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268066424532 2010.03.08 10:40:24)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753531)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1268066424635 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268066424635 2010.03.08 10:40:24)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753676)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2324          1268066424771 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268066424770 2010.03.08 10:40:24)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753818)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(4)(5))(_sensitivity(7)(2)(3)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
I 000055 55 2109          1268066424872 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268066424871 2010.03.08 10:40:24)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753945)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000051 55 2055          1268066424985 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268066424984 2010.03.08 10:40:24)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754070)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000046 55 6095          1268066425195 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268066425194 2010.03.08 10:40:25)
  (_source (\./src/rom_fir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686019 )
    (33686018 50463235 )
    (33686018 33751555 )
    (33686018 50528771 )
    (33686018 33686275 )
    (33686018 50463491 )
    (33686018 33751811 )
    (33686018 50529027 )
    (50463234 33686018 )
    (50463234 50463234 )
    (50463234 33751554 )
    (50463234 50528770 )
    (50463234 33686274 )
    (50463234 50463490 )
    (50463234 33751810 )
    (50463234 50529026 )
    (50463234 33686019 )
    (50463234 50463235 )
    (50463234 33751555 )
    (50463234 50528771 )
    (50463234 33686275 )
    (50463234 50463491 )
    (50463234 33751811 )
    (50463234 50529027 )
    (33751554 33686018 )
    (33751554 50463234 )
    (33751554 33751554 )
    (33751554 50528770 )
    (33751554 33686274 )
    (33751554 50463490 )
    (33751554 33751810 )
    (33751554 50529026 )
    (33751554 33686019 )
    (33751554 50463235 )
    (33751554 33751555 )
    (33751554 50528771 )
    (33751554 33686275 )
    (33751554 50463491 )
    (33751554 33751811 )
    (33751554 50529027 )
    (50528770 33686018 )
    (50528770 50463234 )
    (50528770 33751554 )
    (50528770 50528770 )
    (50528770 33686274 )
    (50528770 50463490 )
    (50528770 33751810 )
    (50528770 50529026 )
    (50528770 33686019 )
    (50528770 50463235 )
    (50528770 33751555 )
    (50528770 50528771 )
    (50528770 33686275 )
    (50528770 50463491 )
    (50528770 33751811 )
    (50528770 50529027 )
    (33686274 33686018 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529027 33751811 770 )
    (50529027 50529027 50529027 33751555 771 )
    (50529027 50529027 50529027 50529026 770 )
    (50529027 50529027 50529027 50529026 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 50463234 50463234 514 )
    (33686018 33686018 33751554 50463490 515 )
    (33686018 33686018 50528770 33751554 770 )
    (33686018 33686018 33751554 33686019 771 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50528771 33686275 771 )
    (50529027 50529027 50529026 50529026 514 )
    (50529027 50529027 50463490 50463490 770 )
    (50529027 50529027 50529026 50463491 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686275 33751554 770 )
    (33686018 50463234 50529026 33686275 515 )
    (33686018 50463234 33686275 33751555 515 )
    (33686018 50463234 50463490 33686274 771 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 33751811 50463234 33686274 515 )
    (50529027 33686275 33686274 33686018 771 )
    (50529027 50528771 50529026 50528770 514 )
    (50529027 33686275 33686019 33751555 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 50463490 50463235 33751811 515 )
    (33686018 33686275 50529026 33751810 771 )
    (50463234 50528770 50463234 50463234 771 )
    (50463234 50529026 50463491 33751555 770 )
    (50463234 50463235 50463235 50463235 770 )
    (50463234 50529026 50463491 33751555 770 )
    (50463234 50528770 50463234 50463234 771 )
    (33686018 33686275 50529026 33751810 771 )
    (33686018 50463490 50463235 33751811 515 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 33686275 33686019 33751555 771 )
    (50529027 50528771 50529026 50528770 514 )
    (50529027 33686275 33686274 33686018 771 )
    (50529027 33751811 50463234 33686274 515 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 50463234 50463490 33686274 771 )
    (33686018 50463234 33686275 33751555 515 )
    (33686018 50463234 50529026 33686275 515 )
    (33686018 33686018 33686275 33751554 770 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529026 50463491 771 )
    (50529027 50529027 50463490 50463490 770 )
    (50529027 50529027 50529026 50529026 514 )
    (50529027 50529027 50528771 33686275 771 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33751554 33686019 771 )
    (33686018 33686018 50528770 33751554 770 )
    (33686018 33686018 33751554 50463490 515 )
    (33686018 33686018 50463234 50463234 514 )
    (33686018 33686018 33686018 33686018 514 )
    (50529027 50529027 50529027 50529026 771 )
    (50529027 50529027 50529027 50529026 770 )
    (50529027 50529027 50529027 33751555 771 )
    (50529027 50529027 50529027 33751811 770 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 770 )
    (33686018 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
I 000052 55 2467          1268066425317 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v38)
  (_time 1268066425317 2010.03.08 10:40:25)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754413)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(2)(4)(1)(3)(0)(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
  )
  (_model . Multiplexor 3 -1
  )
)
I 000051 55 2258          1268066425415 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268066425415 2010.03.08 10:40:25)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754545)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000048 55 1666          1268066425518 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268066425518 2010.03.08 10:40:25)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754668)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
I 000049 55 2097          1268066425640 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268066425640 2010.03.08 10:40:25)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754784)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12053         1268066425749 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268066425749 2010.03.08 10:40:25)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754897)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 15710         1268066425845 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268066425845 2010.03.08 10:40:25)
  (_source (\./src/fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755016)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1322 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1326 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1330 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686274 33686018 )
    (33686019 3 )
  )
  (_model . Filtro 42 -1
  )
)
I 000047 55 3616          1268066425941 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268066425941 2010.03.08 10:40:25)
  (_source (\./src/tst_fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755123)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686274 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
V 000055 55 2035          1268066531444 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268066531444 2010.03.08 10:42:11)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064752914)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
V 000049 55 2099          1268066531555 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268066531554 2010.03.08 10:42:11)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753531)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
V 000048 55 2177          1268066531653 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268066531653 2010.03.08 10:42:11)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753676)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
V 000052 55 2324          1268066531786 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268066531786 2010.03.08 10:42:11)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753818)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(4)(5))(_sensitivity(7)(2)(3)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
V 000055 55 2109          1268066531897 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268066531897 2010.03.08 10:42:11)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064753945)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
V 000051 55 2055          1268066532001 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268066532000 2010.03.08 10:42:12)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754070)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
V 000046 55 1877          1268066532106 Tabla
(_unit VHDL (rom_fir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268066532106 2010.03.08 10:42:12)
  (_source (\./src/rom_fir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686018 50528771 50463235 515 )
    (33686018 50529026 50463490 50463235 770 )
    (50463234 33686274 33751810 50463235 771 )
    (33751554 50528770 33686019 50528770 770 )
    (33751554 50528770 33686019 50528770 770 )
    (50463234 33686274 33751810 50463235 771 )
    (33686018 50529026 50463490 50463235 770 )
    (33686018 33686018 50528771 50463235 515 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
V 000052 55 2467          1268066532213 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 15 ))
  (_version v38)
  (_time 1268066532212 2010.03.08 10:42:12)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754413)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1214 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1216 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(1)(6)(3)(2)(4)(5)(0)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
  )
  (_model . Multiplexor 3 -1
  )
)
V 000051 55 2258          1268066532311 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268066532310 2010.03.08 10:42:12)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754545)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
V 000048 55 1666          1268066532450 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268066532450 2010.03.08 10:42:12)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754668)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
V 000049 55 2097          1268066532586 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268066532585 2010.03.08 10:42:12)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754784)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
V 000049 55 12053         1268066532708 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268066532708 2010.03.08 10:42:12)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064754897)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
V 000047 55 15710         1268066532816 Filtro
(_unit VHDL (fir_7 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268066532815 2010.03.08 10:42:12)
  (_source (\./src/fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755016)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1322 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1322~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1322~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1322~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1322~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X5 ~std_logic_vector{n-1~downto~0}~1322~~~~~__5 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal X6 ~std_logic_vector{n-1~downto~0}~1322~~~~~~__6 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal X7 ~std_logic_vector{n-1~downto~0}~1322~~~~~~~__7 0 57 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1326 0 59 (_entity (_out ))))
      )
    )
    (ROM_FIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 66 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1330 0 74 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 99 (_component MAC )
    (_generic
      ((n)(_code 17))
      ((m)(_code 18))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(Y))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 19))
        ((m)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 101 (_component Registro_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 102 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X4))
      ((Xb)(X5))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X5))
      ((Xb)(X6))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X6))
      ((Xb)(X7))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 109 (_component Selector_X )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((X5)(X5))
      ((X6)(X6))
      ((X7)(X7))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((X5)(X5))
        ((X6)(X6))
        ((X7)(X7))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 110 (_component ROM_FIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_fir)
    )
  )
  (_instantiation Unidad_4 0 111 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(Y))
      ((YK)(YK))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 112 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X5 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X6 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_signal (_internal X7 ~std_logic_vector{n-1~downto~0}~1332 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_signal (_internal Y ~std_logic_vector{n+m+7~downto~0}~13 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(15)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 50529026 )
    (33686019 3 )
  )
  (_model . Filtro 42 -1
  )
)
V 000047 55 3616          1268066532984 Prueba
(_unit VHDL (tst_fir_7 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268066532984 2010.03.08 10:42:12)
  (_source (\./src/tst_fir_7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268064755123)
    (_use )
  )
  (_component
    (FIR_7
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component FIR_7 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . fir_7)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686274 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
