(pcb C:\Projects\Nabu\MEGAMAPPER\KiCAD\Nabu_MEGAMAPPER\Nabu_MEGAMAPPER.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  228600 -149860  69850 -149860  69850 -59055  228600 -59055
            228600 -149860)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (place C20 189230.000000 -123190.000000 front 0.000000 (PN "100 uF"))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place U19 81915.000000 -69215.000000 front 90.000000 (PN 74LS245))
    )
    (component "Package_DIP:DIP-32_W15.24mm"
      (place U18 94650.000000 -107950.000000 front 0.000000 (PN "AS6C4008-55PCN"))
    )
    (component "Package_DIP:DIP-32_W15.24mm::1"
      (place U17 116915.000000 -107950.000000 front 0.000000 (PN "AS6C4008-55PCN"))
      (place U16 139100.000000 -107950.000000 front 0.000000 (PN "AS6C4008-55PCN"))
      (place U15 161285.000000 -107950.000000 front 0.000000 (PN "AS6C4008-55PCN"))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U14 97155.000000 -100965.000000 front 90.000000 (PN 74LS139))
      (place U8 154305.000000 -85090.000000 front 90.000000 (PN 74LS157))
      (place U6 97155.000000 -85090.000000 front 90.000000 (PN 74LS157))
      (place U4 125730.000000 -100955.000000 front 90.000000 (PN 74LS670))
      (place U3 154305.000000 -100955.000000 front 90.000000 (PN 74LS670))
    )
    (component "Package_LCC:PLCC-44_THT-Socket"
      (place U13 215900.000000 -95250.000000 front 0.000000 (PN XC9536PC44))
    )
    (component "Package_DIP:DIP-16_W7.62mm::1"
      (place U12 218410.000000 -128910.000000 front 0.000000 (PN 74LS85))
    )
    (component "Package_DIP:DIP-20_W7.62mm::1"
      (place U11 149225.000000 -69215.000000 front 90.000000 (PN 74LS374))
      (place U10 115570.000000 -69215.000000 front 90.000000 (PN 74LS374))
    )
    (component "Package_DIP:DIP-20_W7.62mm::2"
      (place U9 204430.000000 -123825.000000 front 0.000000 (PN 74LS244))
    )
    (component "Package_DIP:DIP-16_W7.62mm::2"
      (place U7 125730.000000 -85090.000000 front 90.000000 (PN 74LS157))
    )
    (component "Package_DIP:DIP-24_W15.24mm"
      (place U5 187955.000000 -76875.000000 front 90.000000 (PN HM6116))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U2 182880.000000 -90805.000000 front 90.000000 (PN 74LS32))
    )
    (component "Package_DIP:DIP-40_W15.24mm"
      (place U1 72430.000000 -97790.000000 front 0.000000 (PN Z80CPU))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (place J3 226060.000000 -74295.000000 front 180.000000 (PN JTAG))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x20_P2.54mm_Vertical
      (place J2 198120.000000 -146050.000000 front 180.000000 (PN "Z80 Socket Header"))
      (place J1 182880.000000 -97790.000000 front 0.000000 (PN "Z80 Socket Header"))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C19 78735.000000 -67915.000000 front 90.000000 (PN "0.1 uF"))
      (place C18 104735.000000 -104775.000000 front 180.000000 (PN "0.1 uF"))
      (place C16 144185.000000 -104775.000000 front 0.000000 (PN "0.1 uF"))
      (place C15 171410.000000 -104775.000000 front 180.000000 (PN "0.1 uF"))
      (place C14 93980.000000 -94655.000000 front -90.000000 (PN "0.1 uF"))
      (place C12 224710.000000 -125735.000000 front 180.000000 (PN "0.1 uF"))
      (place C10 112395.000000 -62905.000000 front -90.000000 (PN "0.1 uF"))
      (place C8 151130.000000 -78820.000000 front -90.000000 (PN "0.1 uF"))
      (place C6 93980.000000 -78725.000000 front -90.000000 (PN "0.1 uF"))
      (place C4 122555.000000 -94655.000000 front -90.000000 (PN "0.1 uF"))
      (place C3 151115.000000 -94655.000000 front -90.000000 (PN "0.1 uF"))
      (place C2 179705.000000 -84495.000000 front -90.000000 (PN "0.1 uF"))
      (place C1 77510.000000 -94615.000000 front 0.000000 (PN "0.1 uF"))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::1
      (place C17 126960.000000 -104775.000000 front 180.000000 (PN "0.1 uF"))
      (place C13 217130.000000 -87670.000000 front 180.000000 (PN "0.1 uF"))
      (place C11 146050.000000 -62905.000000 front -90.000000 (PN "0.1 uF"))
      (place C9 210740.000000 -120650.000000 front 180.000000 (PN "0.1 uF"))
      (place C7 122555.000000 -78790.000000 front -90.000000 (PN "0.1 uF"))
      (place C5 184785.000000 -67350.000000 front -90.000000 (PN "0.1 uF"))
    )
  )
  (library
    (image Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (outline (path signal 100  4400 0  4380.88 -346.526  4323.76 -688.845  4229.32 -1022.8
            4098.73 -1344.35  3933.55 -1649.57  3735.79 -1934.77  3507.86 -2196.49
            3252.53 -2431.54  2972.89 -2637.07  2672.33 -2810.6  2354.51 -2950.01
            2023.28 -3053.61  1682.66 -3120.14  1336.8 -3148.8  989.875 -3139.24
            646.112 -3091.57  309.678 -3006.38  -15.341 -2884.69  -325 -2727.98
            -615.541 -2538.16  -883.437 -2317.53  -1125.44 -2068.77  -1338.6 -1794.89
            -1520.34 -1499.23  -1668.46 -1185.38  -1781.14 -857.126  -1857.04 -518.473
            -1895.22 -173.526  -1895.22 173.526  -1857.04 518.473  -1781.14 857.126
            -1668.46 1185.38  -1520.34 1499.23  -1338.6 1794.89  -1125.44 2068.77
            -883.437 2317.53  -615.541 2538.16  -325 2727.98  -15.341 2884.69
            309.678 3006.38  646.112 3091.57  989.875 3139.24  1336.8 3148.8
            1682.66 3120.14  2023.28 3053.61  2354.51 2950.01  2672.33 2810.6
            2972.89 2637.07  3252.53 2431.54  3507.86 2196.49  3735.79 1934.77
            3933.55 1649.57  4098.73 1344.35  4229.32 1022.8  4323.76 688.845
            4380.88 346.526  4400 0))
      (outline (path signal 100  -1443.97 1373.5  -813.972 1373.5))
      (outline (path signal 100  -1128.97 1688.5  -1128.97 1058.5))
      (outline (path signal 50  4650 0  4630.74 -361.398  4573.17 -718.701  4477.95 -1067.86
            4346.16 -1404.92  4179.28 -1726.06  3979.22 -2027.65  3748.23 -2306.26
            3488.94 -2558.74  3204.28 -2782.23  2897.47 -2974.19  2572 -3132.46
            2231.55 -3255.24  1879.98 -3341.13  1521.27 -3389.16  1159.49 -3398.8
            798.733 -3369.92  443.089 -3302.86  96.588 -3198.38  -236.845 -3057.66
            -553.431 -2882.3  -849.584 -2674.28  -1121.95 -2435.95  -1367.44 -2170.03
            -1583.27 -1879.52  -1767 -1567.71  -1916.54 -1238.15  -2030.21 -894.549
            -2106.71 -540.816  -2145.18 -180.955  -2145.18 180.955  -2106.71 540.816
            -2030.21 894.549  -1916.54 1238.15  -1767 1567.71  -1583.27 1879.52
            -1367.44 2170.03  -1121.95 2435.95  -849.584 2674.28  -553.431 2882.3
            -236.845 3057.66  96.588 3198.38  443.089 3302.86  798.733 3369.92
            1159.49 3398.8  1521.27 3389.16  1879.98 3341.13  2231.55 3255.24
            2572 3132.46  2897.47 2974.19  3204.28 2782.23  3488.94 2558.74
            3748.23 2306.26  3979.22 2027.65  4179.28 1726.06  4346.16 1404.92
            4477.95 1067.86  4573.17 718.701  4630.74 361.398  4650 0))
      (outline (path signal 120  4520 0  4500.83 -353.549  4443.55 -702.953  4348.83 -1044.12
            4217.77 -1373.04  4051.92 -1685.86  3853.22 -1978.92  3624.01 -2248.78
            3366.95 -2492.27  3085.08 -2706.54  2781.7 -2889.08  2460.35 -3037.75
            2124.82 -3150.81  1779.03 -3226.92  1427.03 -3265.2  1072.97 -3265.2
            720.973 -3226.92  375.182 -3150.81  39.648 -3037.75  -281.696 -2889.08
            -585.082 -2706.54  -866.953 -2492.27  -1124.01 -2248.78  -1353.22 -1978.92
            -1551.92 -1685.86  -1717.77 -1373.04  -1848.83 -1044.12  -1943.55 -702.953
            -2000.83 -353.549  -2020 0  -2000.83 353.549  -1943.55 702.953
            -1848.83 1044.12  -1717.77 1373.04  -1551.92 1685.86  -1353.22 1978.92
            -1124.01 2248.78  -866.953 2492.27  -585.082 2706.54  -281.696 2889.08
            39.648 3037.75  375.182 3150.81  720.973 3226.92  1072.97 3265.2
            1427.03 3265.2  1779.03 3226.92  2124.82 3150.81  2460.35 3037.75
            2781.7 2889.08  3085.08 2706.54  3366.95 2492.27  3624.01 2248.78
            3853.22 1978.92  4051.92 1685.86  4217.77 1373.04  4348.83 1044.12
            4443.55 702.953  4500.83 353.549  4520 0))
      (outline (path signal 120  1450 3224  1450 -3224))
      (outline (path signal 120  3011 2716  3011 1040))
      (outline (path signal 120  3371 -1040  3371 -2450))
      (outline (path signal 120  1930 -1040  1930 -3159))
      (outline (path signal 120  2651 2916  2651 1040))
      (outline (path signal 120  1730 3195  1730 1040))
      (outline (path signal 120  2451 -1040  2451 -3002))
      (outline (path signal 120  2451 3002  2451 1040))
      (outline (path signal 120  1610 3211  1610 1040))
      (outline (path signal 120  2291 3061  2291 1040))
      (outline (path signal 120  2251 3074  2251 1040))
      (outline (path signal 120  2491 2986  2491 1040))
      (outline (path signal 120  3291 2516  3291 1040))
      (outline (path signal 120  1650 3206  1650 1040))
      (outline (path signal 120  3091 -1040  3091 -2664))
      (outline (path signal 120  2731 2876  2731 1040))
      (outline (path signal 120  1610 -1040  1610 -3211))
      (outline (path signal 120  3251 2548  3251 1040))
      (outline (path signal 120  3051 -1040  3051 -2690))
      (outline (path signal 120  3331 -1040  3331 -2484))
      (outline (path signal 120  1410 3227  1410 -3227))
      (outline (path signal 120  2611 -1040  2611 -2934))
      (outline (path signal 120  1890 3167  1890 1040))
      (outline (path signal 120  2971 2742  2971 1040))
      (outline (path signal 120  3451 -1040  3451 -2380))
      (outline (path signal 120  1650 -1040  1650 -3206))
      (outline (path signal 120  4251 1262  4251 -1262))
      (outline (path signal 120  3851 1944  3851 -1944))
      (outline (path signal 120  3651 2182  3651 -2182))
      (outline (path signal 120  2331 -1040  2331 -3047))
      (outline (path signal 120  3291 -1040  3291 -2516))
      (outline (path signal 120  3131 2636  3131 1040))
      (outline (path signal 120  4291 1165  4291 -1165))
      (outline (path signal 120  2171 -1040  2171 -3098))
      (outline (path signal 120  2211 3086  2211 1040))
      (outline (path signal 120  1490 -1040  1490 -3222))
      (outline (path signal 120  3211 2578  3211 1040))
      (outline (path signal 120  2691 -1040  2691 -2896))
      (outline (path signal 120  3571 2265  3571 -2265))
      (outline (path signal 120  3371 2450  3371 1040))
      (outline (path signal 120  1530 3218  1530 1040))
      (outline (path signal 120  2011 3141  2011 1040))
      (outline (path signal 120  2371 -1040  2371 -3033))
      (outline (path signal 120  2091 3121  2091 1040))
      (outline (path signal 120  2931 2766  2931 1040))
      (outline (path signal 120  2091 -1040  2091 -3121))
      (outline (path signal 120  1250 3230  1250 -3230))
      (outline (path signal 120  2171 3098  2171 1040))
      (outline (path signal 120  1930 3159  1930 1040))
      (outline (path signal 120  1770 3189  1770 1040))
      (outline (path signal 120  2291 -1040  2291 -3061))
      (outline (path signal 120  2691 2896  2691 1040))
      (outline (path signal 120  1690 -1040  1690 -3201))
      (outline (path signal 120  4371 940  4371 -940))
      (outline (path signal 120  4331 1059  4331 -1059))
      (outline (path signal 120  1850 3175  1850 1040))
      (outline (path signal 120  4091 1581  4091 -1581))
      (outline (path signal 120  3451 2380  3451 1040))
      (outline (path signal 120  4011 1714  4011 -1714))
      (outline (path signal 120  2811 -1040  2811 -2834))
      (outline (path signal 120  -1935.24 2154  -1935.24 1524))
      (outline (path signal 120  1971 -1040  1971 -3150))
      (outline (path signal 120  2371 3033  2371 1040))
      (outline (path signal 120  3411 -1040  3411 -2416))
      (outline (path signal 120  3171 -1040  3171 -2607))
      (outline (path signal 120  2131 3110  2131 1040))
      (outline (path signal 120  1730 -1040  1730 -3195))
      (outline (path signal 120  2771 -1040  2771 -2856))
      (outline (path signal 120  2411 3018  2411 1040))
      (outline (path signal 120  3491 -1040  3491 -2343))
      (outline (path signal 120  2611 2934  2611 1040))
      (outline (path signal 120  1971 3150  1971 1040))
      (outline (path signal 120  4211 1350  4211 -1350))
      (outline (path signal 120  2211 -1040  2211 -3086))
      (outline (path signal 120  3491 2343  3491 1040))
      (outline (path signal 120  2571 -1040  2571 -2952))
      (outline (path signal 120  3731 2092  3731 -2092))
      (outline (path signal 120  3771 2044  3771 -2044))
      (outline (path signal 120  2651 -1040  2651 -2916))
      (outline (path signal 120  2531 -1040  2531 -2970))
      (outline (path signal 120  2011 -1040  2011 -3141))
      (outline (path signal 120  3171 2607  3171 1040))
      (outline (path signal 120  3691 2137  3691 -2137))
      (outline (path signal 120  2931 -1040  2931 -2766))
      (outline (path signal 120  2571 2952  2571 1040))
      (outline (path signal 120  2891 2790  2891 1040))
      (outline (path signal 120  1570 3215  1570 1040))
      (outline (path signal 120  2531 2970  2531 1040))
      (outline (path signal 120  1570 -1040  1570 -3215))
      (outline (path signal 120  3211 -1040  3211 -2578))
      (outline (path signal 120  3531 -1040  3531 -2305))
      (outline (path signal 120  4451 633  4451 -633))
      (outline (path signal 120  3131 -1040  3131 -2636))
      (outline (path signal 120  3971 1776  3971 -1776))
      (outline (path signal 120  3051 2690  3051 1040))
      (outline (path signal 120  3411 2416  3411 1040))
      (outline (path signal 120  1490 3222  1490 1040))
      (outline (path signal 120  2051 -1040  2051 -3131))
      (outline (path signal 120  2811 2834  2811 1040))
      (outline (path signal 120  1690 3201  1690 1040))
      (outline (path signal 120  4171 1432  4171 -1432))
      (outline (path signal 120  3091 2664  3091 1040))
      (outline (path signal 120  1530 -1040  1530 -3218))
      (outline (path signal 120  1850 -1040  1850 -3175))
      (outline (path signal 120  4051 1650  4051 -1650))
      (outline (path signal 120  3331 2484  3331 1040))
      (outline (path signal 120  2411 -1040  2411 -3018))
      (outline (path signal 120  3611 2224  3611 -2224))
      (outline (path signal 120  4131 1509  4131 -1509))
      (outline (path signal 120  1770 -1040  1770 -3189))
      (outline (path signal 120  3011 -1040  3011 -2716))
      (outline (path signal 120  2851 2812  2851 1040))
      (outline (path signal 120  2491 -1040  2491 -2986))
      (outline (path signal 120  1890 -1040  1890 -3167))
      (outline (path signal 120  4491 402  4491 -402))
      (outline (path signal 120  2971 -1040  2971 -2742))
      (outline (path signal 120  -2250.24 1839  -1620.24 1839))
      (outline (path signal 120  2891 -1040  2891 -2790))
      (outline (path signal 120  1370 3228  1370 -3228))
      (outline (path signal 120  4411 802  4411 -802))
      (outline (path signal 120  1810 3182  1810 1040))
      (outline (path signal 120  3531 2305  3531 1040))
      (outline (path signal 120  2771 2856  2771 1040))
      (outline (path signal 120  2851 -1040  2851 -2812))
      (outline (path signal 120  1810 -1040  1810 -3182))
      (outline (path signal 120  3811 1995  3811 -1995))
      (outline (path signal 120  3931 1834  3931 -1834))
      (outline (path signal 120  1290 3230  1290 -3230))
      (outline (path signal 120  2251 -1040  2251 -3074))
      (outline (path signal 120  2131 -1040  2131 -3110))
      (outline (path signal 120  1330 3230  1330 -3230))
      (outline (path signal 120  2051 3131  2051 1040))
      (outline (path signal 120  3891 1890  3891 -1890))
      (outline (path signal 120  2331 3047  2331 1040))
      (outline (path signal 120  2731 -1040  2731 -2876))
      (outline (path signal 120  3251 -1040  3251 -2548))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm"
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 50  -1050 -39650  16300 -39650))
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -39650  16300 1550))
      (outline (path signal 50  -1050 1550  -1050 -39650))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  255 270  1255 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm::1"
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 50  -1050 1550  -1050 -39650))
      (outline (path signal 50  16300 -39650  16300 1550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  -1050 -39650  16300 -39650))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_LCC:PLCC-44_THT-Socket"
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  -12020 5400  -13020 4400))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  10580 5500  -270 5500))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 120  10580 -18200  10580 5500))
      (pin Round[A]Pad_1422.4_um 44 0 2540)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 39 7620 0)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm::1"
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  6460 1330  4810 1330))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm::1"
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm::2"
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm::2"
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  6460 1330  4810 1330))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W15.24mm"
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 0  7814.77 2371.95  8002.92 2318.42  8178.02 2231.23  8334.12 2113.35
            8465.9 1968.79  8568.87 1802.48  8639.53 1620.08  8675.48 1427.8
            8675.48 1232.2  8639.53 1039.92  8568.87 857.517  8465.9 691.207
            8334.12 546.651  8178.02 428.77  8002.92 341.579  7814.77 288.049
            7620 270  7577.57 287.574  7560 330  7577.57 372.426  7620 390
            7803.39 408.062  7979.72 461.553  8142.24 548.419  8284.68 665.32
            8401.58 807.764  8488.45 970.278  8541.94 1146.62  8560 1330
            8541.94 1513.38  8488.45 1689.72  8401.58 1852.24  8284.68 1994.68
            8142.24 2111.58  7979.72 2198.45  7803.39 2251.94  7620 2270
            7577.57 2287.57  7560 2330  7577.57 2372.43  7620 2390))
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -29500  16300 1550))
      (outline (path signal 50  -1050 1550  -1050 -29500))
      (outline (path signal 50  -1050 -29500  16300 -29500))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -29210  255 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 50  -1050 1550  -1050 -49800))
      (outline (path signal 50  16300 -49800  16300 1550))
      (outline (path signal 50  -1050 -49800  16300 -49800))
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x20_P2.54mm_Vertical
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1330 -1270  1330 -49590))
      (outline (path signal 120  -1330 -49590  1330 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 -50050  1800 -50050))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  1800 -50050  1800 1800))
      (outline (path signal 100  1270 1270  1270 -49530))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 -49530  -1270 635))
      (outline (path signal 100  1270 -49530  -1270 -49530))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::1
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1422.4x1422.4_um
      (shape (rect F.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect B.Cu -711.2 -711.2 711.2 711.2))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C20-1 U19-20 U18-32 U17-32 U16-32 U15-32 U14-16 U13-41 U13-32 U13-21 U12-16
        U12-14 U12-4 U12-3 U12-2 U12-1 U11-20 U10-20 U9-20 U8-3 U8-6 U8-10 U8-16 U7-16
        U6-16 U5-24 U4-16 U3-16 U2-14 U1-11 J3-5 J1-11 C19-1 C18-1 C17-1 C16-1 C15-1
        C14-1 C13-1 C12-1 C11-1 C10-1 C9-1 C8-1 C7-1 C6-1 C5-1 C4-1 C3-1 C2-1 C1-1)
    )
    (net GND
      (pins C20-2 U19-19 U19-10 U18-16 U17-16 U16-16 U15-16 U14-3 U14-8 U13-31 U13-23
        U13-10 U12-11 U12-9 U12-8 U11-10 U10-10 U9-10 U8-8 U8-13 U8-15 U7-15 U7-8
        U6-8 U6-15 U5-12 U5-18 U5-19 U5-20 U5-22 U4-8 U4-11 U3-8 U3-11 U2-7 U2-9 U2-10
        U2-12 U2-13 U1-29 J3-6 J2-9 C19-2 C18-2 C17-2 C16-2 C15-2 C14-2 C13-2 C12-2
        C11-2 C10-2 C9-2 C8-2 C7-2 C6-2 C5-2 C4-2 C3-2 C2-2 C1-2)
    )
    (net /A11
      (pins U18-25 U17-25 U16-25 U15-25 U11-8 U1-1 J1-1)
    )
    (net /SYS_A12
      (pins U8-4 J1-2)
    )
    (net /SYS_A13
      (pins U8-7 J1-3)
    )
    (net /SYS_A14
      (pins U8-9 J1-4)
    )
    (net /SYS_A15
      (pins U8-12 J1-5)
    )
    (net /CLK
      (pins U1-6 J1-6)
    )
    (net /D4
      (pins U19-14 U18-18 U17-18 U16-18 U15-18 U13-18 U11-12 U10-12 U9-11 U4-15 J1-7)
    )
    (net /D3
      (pins U19-15 U18-17 U17-17 U16-17 U15-17 U13-13 U11-9 U10-9 U9-8 U3-3 J1-8)
    )
    (net /D5
      (pins U19-13 U18-19 U17-19 U16-19 U15-19 U13-20 U11-15 U10-15 U9-13 U4-1 J1-9)
    )
    (net /D6
      (pins U19-12 U18-20 U17-20 U16-20 U15-20 U13-24 U11-16 U10-16 U9-15 U4-2 J1-10)
    )
    (net /D2
      (pins U19-16 U18-15 U17-15 U16-15 U15-15 U13-11 U11-6 U10-6 U9-6 U3-2 J1-12)
    )
    (net /D7
      (pins U19-11 U18-21 U17-21 U16-21 U15-21 U13-2 U11-19 U10-19 U9-17 U4-3 J1-13)
    )
    (net /D0
      (pins U19-18 U18-13 U17-13 U16-13 U15-13 U13-3 U11-2 U10-2 U9-2 U3-15 J1-14)
    )
    (net /D1
      (pins U19-17 U18-14 U17-14 U16-14 U15-14 U13-8 U11-5 U10-5 U9-4 U3-1 J1-15)
    )
    (net /*SYS_INT
      (pins U13-22 J1-16)
    )
    (net "unconnected-(J1-Pin_17-Pad17)"
      (pins J1-17)
    )
    (net /*HALT
      (pins U1-18 J1-18)
    )
    (net /*SYS_MREQ
      (pins U13-1 J1-19)
    )
    (net /*SYS_IORQ
      (pins U13-34 J1-20)
    )
    (net /*RD
      (pins U19-1 U18-24 U17-24 U16-24 U15-24 U13-9 U2-4 U2-5 U1-21)
    )
    (net /*WR
      (pins U13-6 U2-2 U1-22 J2-2)
    )
    (net /*BUSAK
      (pins U1-23 J2-3)
    )
    (net /*WAIT
      (pins U1-24 J2-4)
    )
    (net /*BUSRQ
      (pins U1-25 J2-5)
    )
    (net /*RESET
      (pins U13-39 U1-26 J2-6)
    )
    (net /*M1
      (pins U13-5 U1-27 J2-7)
    )
    (net /*RFSH
      (pins U13-40 U1-28 J2-8)
    )
    (net /SYS_A0
      (pins U14-2 U13-19 U6-4 J2-10)
    )
    (net /SYS_A1
      (pins U13-14 U6-7 J2-11)
    )
    (net /SYS_A2
      (pins U13-12 U6-9 J2-12)
    )
    (net /SYS_A3
      (pins U6-12 J2-13)
    )
    (net /SYS_A4
      (pins U12-15 U7-4 J2-14)
    )
    (net /SYS_A5
      (pins U12-13 U7-7 J2-15)
    )
    (net /SYS_A6
      (pins U12-12 U7-9 J2-16)
    )
    (net /SYS_A7
      (pins U12-10 U7-12 J2-17)
    )
    (net /A8
      (pins U18-27 U17-27 U16-27 U15-27 U11-3 U1-38 J2-18)
    )
    (net /A9
      (pins U18-26 U17-26 U16-26 U15-26 U11-4 U1-39 J2-19)
    )
    (net /A10
      (pins U18-23 U17-23 U16-23 U15-23 U11-7 U1-40 J2-20)
    )
    (net "Net-(J3-Pin_1)"
      (pins U13-15 J3-1)
    )
    (net "Net-(J3-Pin_2)"
      (pins U13-16 J3-2)
    )
    (net "Net-(J3-Pin_3)"
      (pins U13-17 J3-3)
    )
    (net "Net-(J3-Pin_4)"
      (pins U13-30 J3-4)
    )
    (net /A12
      (pins U18-4 U17-4 U16-4 U15-4 U11-13 U8-2 U1-2)
    )
    (net /A13
      (pins U18-28 U17-28 U16-28 U15-28 U11-14 U8-5 U1-3)
    )
    (net /A14
      (pins U13-25 U11-17 U8-11 U4-5 U3-5 U1-4)
    )
    (net /A15
      (pins U13-42 U11-18 U8-14 U4-4 U3-4 U1-5)
    )
    (net /UB_D4
      (pins U19-6 U1-7)
    )
    (net /UB_D3
      (pins U19-5 U1-8)
    )
    (net /UB_D5
      (pins U19-7 U1-9)
    )
    (net /UB_D6
      (pins U19-8 U1-10)
    )
    (net /UB_D2
      (pins U19-4 U1-12)
    )
    (net /UB_D7
      (pins U19-9 U1-13)
    )
    (net /UB_D0
      (pins U19-2 U1-14)
    )
    (net /UB_D1
      (pins U19-3 U1-15)
    )
    (net /*INT
      (pins U13-43 U1-16)
    )
    (net /*NMI
      (pins U13-38 U1-17)
    )
    (net /*MREQ
      (pins U13-7 U1-19)
    )
    (net /*IORQ
      (pins U13-26 U1-20)
    )
    (net /A0
      (pins U18-12 U17-12 U16-12 U15-12 U10-3 U6-2 U5-8 U4-14 U3-14 U1-30)
    )
    (net /A1
      (pins U18-11 U17-11 U16-11 U15-11 U10-4 U6-5 U5-7 U4-13 U3-13 U1-31)
    )
    (net /A2
      (pins U18-10 U17-10 U16-10 U15-10 U10-7 U6-11 U5-6 U1-32)
    )
    (net /A3
      (pins U18-9 U17-9 U16-9 U15-9 U10-8 U6-14 U5-5 U1-33)
    )
    (net /A4
      (pins U18-8 U17-8 U16-8 U15-8 U10-13 U7-2 U5-4 U1-34)
    )
    (net /A5
      (pins U18-7 U17-7 U16-7 U15-7 U10-14 U7-5 U5-3 U1-35)
    )
    (net /A6
      (pins U18-6 U17-6 U16-6 U15-6 U10-17 U7-11 U5-2 U1-36)
    )
    (net /A7
      (pins U18-5 U17-5 U16-5 U15-5 U10-18 U7-14 U5-1 U1-37)
    )
    (net "Net-(U4-Q4)"
      (pins U4-6 U2-1)
    )
    (net "unconnected-(U2-Pad8)"
      (pins U2-8)
    )
    (net "unconnected-(U2-Pad11)"
      (pins U2-11)
    )
    (net /BNK4
      (pins U18-30 U17-30 U16-30 U15-30 U3-6)
    )
    (net /BNK2
      (pins U18-2 U17-2 U16-2 U15-2 U3-7)
    )
    (net /BNK1
      (pins U18-31 U17-31 U16-31 U15-31 U3-9)
    )
    (net /BNK0
      (pins U18-3 U17-3 U16-3 U15-3 U3-10)
    )
    (net /*BNK_WR
      (pins U13-35 U4-12 U3-12)
    )
    (net "Net-(U14B-A1)"
      (pins U14-13 U4-7)
    )
    (net "Net-(U14B-A0)"
      (pins U14-14 U4-9)
    )
    (net /BNK5
      (pins U18-1 U17-1 U16-1 U15-1 U4-10)
    )
    (net /TRANS0
      (pins U9-18 U6-3 U5-9)
    )
    (net /TRANS1
      (pins U9-16 U6-6 U5-10)
    )
    (net /TRANS2
      (pins U9-14 U6-10 U5-11)
    )
    (net /TRANS3
      (pins U9-12 U6-13 U5-13)
    )
    (net /TRANS4
      (pins U9-9 U7-3 U5-14)
    )
    (net /TRANS5
      (pins U9-7 U7-6 U5-15)
    )
    (net /TRANS6
      (pins U9-5 U7-10 U5-16)
    )
    (net /TRANS7
      (pins U9-3 U7-13 U5-17)
    )
    (net /*TT_WR
      (pins U13-29 U9-1 U9-19 U5-21)
    )
    (net /TRANS_DIR
      (pins U13-37 U5-23)
    )
    (net /A_TRANS
      (pins U13-33 U7-1 U6-1)
    )
    (net /A_CAPT
      (pins U13-44 U8-1)
    )
    (net /*UA_OE
      (pins U14-5 U10-1)
    )
    (net /*ADDR_WR
      (pins U13-28 U11-11 U10-11)
    )
    (net /*LA_OE
      (pins U14-4 U11-1)
    )
    (net "unconnected-(U12-Oa>b-Pad5)"
      (pins U12-5)
    )
    (net "Net-(U12-Oa=b)"
      (pins U13-27 U12-6)
    )
    (net "unconnected-(U12-Oa<b-Pad7)"
      (pins U12-7)
    )
    (net /*ADDR_RD
      (pins U14-1 U13-4)
    )
    (net /*XMEM_SEL
      (pins U14-15 U13-36)
    )
    (net "unconnected-(U14A-O2-Pad6)"
      (pins U14-6)
    )
    (net "unconnected-(U14A-O3-Pad7)"
      (pins U14-7)
    )
    (net "Net-(U14B-O3)"
      (pins U18-22 U14-9)
    )
    (net "Net-(U14B-O2)"
      (pins U17-22 U14-10)
    )
    (net "Net-(U14B-O1)"
      (pins U16-22 U14-11)
    )
    (net "Net-(U14B-O0)"
      (pins U15-22 U14-12)
    )
    (net "Net-(J2-Pin_1)"
      (pins U2-6 J2-1)
    )
    (net "Net-(U15-WE#)"
      (pins U18-29 U17-29 U16-29 U15-29 U2-3)
    )
    (class kicad_default "" /*ADDR_RD /*ADDR_WR /*BNK_WR /*BUSAK /*BUSRQ /*HALT
      /*INT /*IORQ /*LA_OE /*M1 /*MREQ /*NMI /*RD /*RESET /*RFSH /*SYS_INT
      /*SYS_IORQ /*SYS_MREQ /*TT_WR /*UA_OE /*WAIT /*WR /*XMEM_SEL /A0 /A1
      /A10 /A11 /A12 /A13 /A14 /A15 /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9 /A_CAPT
      /A_TRANS /BNK0 /BNK1 /BNK2 /BNK4 /BNK5 /CLK /D0 /D1 /D2 /D3 /D4 /D5
      /D6 /D7 /SYS_A0 /SYS_A1 /SYS_A12 /SYS_A13 /SYS_A14 /SYS_A15 /SYS_A2
      /SYS_A3 /SYS_A4 /SYS_A5 /SYS_A6 /SYS_A7 /TRANS0 /TRANS1 /TRANS2 /TRANS3
      /TRANS4 /TRANS5 /TRANS6 /TRANS7 /TRANS_DIR /UB_D0 /UB_D1 /UB_D2 /UB_D3
      /UB_D4 /UB_D5 /UB_D6 /UB_D7 "Net-(J2-Pin_1)" "Net-(J3-Pin_1)" "Net-(J3-Pin_2)"
      "Net-(J3-Pin_3)" "Net-(J3-Pin_4)" "Net-(U12-Oa=b)" "Net-(U14B-A0)" "Net-(U14B-A1)"
      "Net-(U14B-O0)" "Net-(U14B-O1)" "Net-(U14B-O2)" "Net-(U14B-O3)" "Net-(U15-WE#)"
      "Net-(U4-Q4)" "unconnected-(J1-Pin_17-Pad17)" "unconnected-(U12-Oa<b-Pad7)"
      "unconnected-(U12-Oa>b-Pad5)" "unconnected-(U14A-O2-Pad6)" "unconnected-(U14A-O3-Pad7)"
      "unconnected-(U2-Pad11)" "unconnected-(U2-Pad8)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power +5V GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
