<h2 id="Ncore3.6CAIU:Week#30:07/24/23to07/28/23-BlockingProgress:"><strong>Blocking Progress:</strong></h2><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12357" rel="nofollow">CONC-12357</a> : Need this to be resolved to verify interface parity</p><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12328" rel="nofollow">CONC-12328</a> : DCE issue and probably requires a major change in DCE Arch. Uarch update and review is pending. Probably can add DV cycles on the DCE block</p><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12349" rel="nofollow">CONC-12349</a> : Raised a solvnet ticket since the VIP seems to be doing the wrong thing based on initial analysis. Response pending</p><h2 id="Ncore3.6CAIU:Week#30:07/24/23to07/28/23-Highlights:"><strong>Highlights:</strong></h2><ol start="1"><li><p>Found 4 new RTL issues, 1 DV issue and 1 Arch issue</p></li><li><p>Reviewed the DVM testplan progressing on the verification on the feature</p></li><li><p>Started working on creating stress tests including back pressure</p></li><li><p>Made progress on the error scenarios on the Combined Write commands</p></li><li><p>Completed all planned testplan reviews but will work on the new errors testplan which popped up in the middle</p></li></ol><h2 id="Ncore3.6CAIU:Week#30:07/24/23to07/28/23-Activities:"><strong>Activities:</strong></h2><ol start="1"><li><p>Found the following RTL issues:</p><ul><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12348" rel="nofollow">CONC-12348</a></p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12357" rel="nofollow">CONC-12357</a></p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12346" rel="nofollow">CONC-12346</a></p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12332" rel="nofollow">CONC-12332</a></p></li></ul></li><li><p>Progressing the verification of OWO feature</p></li><li><p>Filed following DV JIRAs:</p><ul><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12349" rel="nofollow">CONC-12349</a> (Synopsys VIP issue)</p></li></ul></li><li><p>Filed following Arch Ticket</p><ul><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12363" rel="nofollow"><u>CONC-12363</u></a></p></li></ul></li><li><p>CHI-E</p><ul><li><p>Slowed down on the rate of RTL issues on CHI indicating the stability of the block</p></li><li><p>Will complete adding testcases for all CHI-E features in the regression this week</p></li><li><p>OWO feature continued to progress. We’ll try to complete the feature this week</p></li><li><p>All CMO commands are working on the Sub system now</p></li></ul></li><li><p>DVM Mapping:</p><ul><li><p>Testplan review completed</p></li><li><p>Working on completing the verification of the feature</p></li></ul></li><li><p>Interface Parity is blocked by an RTL issue. Will try to finish the verification this week (if RTL issue is resolved)</p></li><li><p>General Activities:</p><ul><li><p>Worked on migrating to “checkin“ label flow for CHI</p></li><li><p>Worked with Arch and Design teams to clarify few issues </p></li><li><p>Worked with fsys team to bringup the new fsys env by cleaning chi subsys related issues</p></li></ul></li></ol>