// Seed: 2222420357
module module_0 (
    input  supply0 id_0,
    output logic   id_1
);
  always @(id_1++
  )
  begin : LABEL_0
    if (1) begin : LABEL_1
      if (1) id_1 = -1;
      $clog2(36);
      ;
    end
  end
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd93
) (
    input wand id_0,
    output supply0 id_1,
    output wand id_2,
    output logic id_3,
    input wor id_4,
    output wire id_5
);
  localparam id_7 = 1;
  always @(posedge id_4) id_3 = id_0;
  parameter id_8 = {1, 1};
  wire id_9;
  ;
  assign id_5 = id_7;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  defparam id_8.id_8 = id_7;
  logic id_10 = id_7;
endmodule
