Reading netlist file: "D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\impl\gwsynthesis\GOWIN_DIGITALTUBE.vg"
Parsing netlist file "D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\impl\gwsynthesis\GOWIN_DIGITALTUBE.vg" completed
Processing netlist completed
Reading constraint file: "D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\GOWIN_DIGITALTUBE.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1117) : Can't calculate clocks' relationship between: "dut_inst0/clk_div_4" and "pll_inst0/pllvr_inst/CLKOUT.default_gen_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "MeaDut_inst0/clkb_Z" and "pll_inst0/pllvr_inst/CLKOUT.default_gen_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "pll_inst0/pllvr_inst/CLKOUT.default_gen_clk" and "MeaDut_inst0/clkb_Z"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\impl\pnr\GOWIN_DIGITALTUBE.power.html" completed
Generate file "D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\impl\pnr\GOWIN_DIGITALTUBE.pin.html" completed
Generate file "D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\impl\pnr\GOWIN_DIGITALTUBE.rpt.html" completed
Generate file "D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\impl\pnr\GOWIN_DIGITALTUBE.rpt.txt" completed
Generate file "D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\impl\pnr\GOWIN_DIGITALTUBE.tr.html" completed
Sun Apr 25 10:50:35 2021

