# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"and_2i_tb_time_synth.v" \
"../../../../../and_2i.srcs/sim_1/new/and_2i_tb.v" \

# Do not sort compile order
nosort
