

================================================================
== Vivado HLS Report for 'StreamingMatrixVecto'
================================================================
* Date:           Tue Jul  7 16:28:09 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     6.721|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24590|  24590|  24590|  24590|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      2|      2|         1|          -|          -|     2|    no    |
        |- Loop 2  |  24585|  24585|        13|          3|          1|  8192|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      8|       -|      -|
|Expression       |        -|      -|       0|   1290|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        5|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    488|
|Register         |        0|      -|    1420|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      8|    1420|   1842|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      3|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------------------+------------------------------------+-----------+
    |                 Instance                |               Module               | Expression|
    +-----------------------------------------+------------------------------------+-----------+
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U626  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U627  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U628  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U629  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U630  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U631  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U632  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U633  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    +-----------------------------------------+------------------------------------+-----------+

    * Memory: 
    +-------------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |                Module                | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |accPopCount_0_V_U  |StreamingMatrixVecto_accPopCount_0_V  |        1|  0|   0|     2|   16|     1|           32|
    |accPopCount_1_V_U  |StreamingMatrixVecto_accPopCount_0_V  |        1|  0|   0|     2|   16|     1|           32|
    |accPopCount_2_V_U  |StreamingMatrixVecto_accPopCount_0_V  |        1|  0|   0|     2|   16|     1|           32|
    |accPopCount_3_V_U  |StreamingMatrixVecto_accPopCount_0_V  |        1|  0|   0|     2|   16|     1|           32|
    |inputBuf_V_U       |StreamingMatrixVecto_inputBuf_V       |        1|  0|   0|  1024|    1|     1|         1024|
    +-------------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                                      |        5|  0|   0|  1032|   65|     5|         1152|
    +-------------------+--------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |agg_result_V_i1_fu_623_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i2_fu_642_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i3_fu_560_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i4_fu_661_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i5_fu_680_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i6_fu_579_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i9_fu_598_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i_fu_541_p2           |     +    |      0|  0|  10|           2|           2|
    |i_fu_430_p2                        |     +    |      0|  0|  19|          14|           1|
    |in_idx_1_fu_410_p2                 |     +    |      0|  0|  10|           2|           1|
    |nf_2_fu_502_p2                     |     +    |      0|  0|  39|           1|          32|
    |ret_V_6_1_1_fu_986_p2              |     +    |      0|  0|  47|          40|          40|
    |ret_V_6_1_2_fu_1100_p2             |     +    |      0|  0|  47|          40|          40|
    |ret_V_6_1_3_fu_1144_p2             |     +    |      0|  0|  47|          40|          40|
    |ret_V_6_1_fu_942_p2                |     +    |      0|  0|  47|          40|          40|
    |sf_2_fu_480_p2                     |     +    |      0|  0|  39|          32|           1|
    |tmp_10_fu_471_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp_12_fu_689_p2                   |     +    |      0|  0|  23|          16|          16|
    |tmp_20_fu_849_p2                   |     +    |      0|  0|  23|           1|          16|
    |tmp_27_fu_892_p2                   |     +    |      0|  0|  23|           1|          16|
    |tmp_2_fu_829_p2                    |     +    |      0|  0|  23|           1|          16|
    |tmp_32_fu_912_p2                   |     +    |      0|  0|  23|           1|          16|
    |tmp_36_fu_454_p2                   |     +    |      0|  0|  12|          10|          12|
    |tmp_38_fu_1033_p2                  |     +    |      0|  0|  23|           1|          16|
    |tmp_44_fu_1058_p2                  |     +    |      0|  0|  23|           1|          16|
    |tmp_50_fu_1171_p2                  |     +    |      0|  0|  23|           1|          16|
    |tmp_56_fu_1196_p2                  |     +    |      0|  0|  23|           1|          16|
    |tmp_73_0_1_fu_699_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_73_0_2_fu_709_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_73_0_3_fu_719_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_73_1_1_fu_739_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_73_1_2_fu_749_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_73_1_3_fu_759_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_73_1_fu_729_p2                 |     +    |      0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage2_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_262                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_993                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op101_read_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op291_write_state15   |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_424_p2                 |   icmp   |      0|  0|  13|          14|          15|
    |tmp_13_fu_493_p2                   |   icmp   |      0|  0|  18|          32|          10|
    |tmp_16_fu_815_p2                   |   icmp   |      0|  0|  11|           8|           1|
    |tmp_18_fu_508_p2                   |   icmp   |      0|  0|  18|          32|           5|
    |tmp_78_0_1_fu_835_p2               |   icmp   |      0|  0|  11|           8|           1|
    |tmp_78_0_2_fu_855_p2               |   icmp   |      0|  0|  11|           8|           1|
    |tmp_78_0_3_fu_898_p2               |   icmp   |      0|  0|  11|           8|           1|
    |tmp_78_1_1_fu_991_p2               |   icmp   |      0|  0|  11|           8|           1|
    |tmp_78_1_2_fu_1105_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_78_1_3_fu_1149_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_78_1_fu_947_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |tmp_7_fu_439_p2                    |   icmp   |      0|  0|  18|          32|           1|
    |tmp_fu_404_p2                      |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |accResidual_0_V_fu_1044_p3         |  select  |      0|  0|  16|           1|          16|
    |accResidual_1_V_fu_1069_p3         |  select  |      0|  0|  16|           1|          16|
    |accResidual_2_V_fu_1182_p3         |  select  |      0|  0|  16|           1|          16|
    |p_nf_1_fu_514_p3                   |  select  |      0|  0|  32|           1|           1|
    |tmp_39_fu_1038_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_42_fu_918_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_45_fu_1063_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_47_fu_923_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_51_fu_1176_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_52_fu_962_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_54_fu_967_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_57_fu_1201_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_59_fu_1207_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_60_fu_1076_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_62_fu_1081_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_64_fu_1120_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_66_fu_1125_p3                  |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |p_Result_1_fu_547_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_2_fu_566_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_3_fu_585_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_4_fu_610_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_5_fu_629_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_6_fu_648_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_7_fu_667_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_s_fu_528_p2               |    xor   |      0|  0|   2|           1|           1|
    |tmp1_fu_522_p2                     |    xor   |      0|  0|   2|           1|           2|
    |tmp5_fu_604_p2                     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1290|         618|         835|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |accPopCount_0_V_address0              |  21|          4|    1|          4|
    |accPopCount_0_V_address1              |  15|          3|    1|          3|
    |accPopCount_0_V_d0                    |  15|          3|   16|         48|
    |accPopCount_0_V_d1                    |  15|          3|   16|         48|
    |accPopCount_1_V_address0              |  21|          4|    1|          4|
    |accPopCount_1_V_address1              |  15|          3|    1|          3|
    |accPopCount_1_V_d0                    |  15|          3|   16|         48|
    |accPopCount_1_V_d1                    |  15|          3|   16|         48|
    |accPopCount_2_V_address0              |  21|          4|    1|          4|
    |accPopCount_2_V_address1              |  15|          3|    1|          3|
    |accPopCount_2_V_d0                    |  15|          3|   16|         48|
    |accPopCount_2_V_d1                    |  15|          3|   16|         48|
    |accPopCount_3_V_address0              |  21|          4|    1|          4|
    |accPopCount_3_V_address1              |  15|          3|    1|          3|
    |accPopCount_3_V_d0                    |  15|          3|   16|         48|
    |accPopCount_3_V_d1                    |  15|          3|   16|         48|
    |ap_NS_fsm                             |  38|          7|    1|          7|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4               |   9|          2|    1|          2|
    |ap_phi_mux_i5_phi_fu_364_p4           |   9|          2|   14|         28|
    |ap_phi_mux_nf_phi_fu_352_p4           |   9|          2|   32|         64|
    |ap_phi_mux_rhs_V_s_phi_fu_393_p4      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_nf_1_reg_371     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_rhs_V_reg_381    |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_rhs_V_s_reg_390  |   9|          2|    1|          2|
    |i5_reg_360                            |   9|          2|   14|         28|
    |in_V_V_blk_n                          |   9|          2|    1|          2|
    |in_idx_reg_337                        |   9|          2|    2|          4|
    |inputBuf_V_address0                   |  15|          3|   10|         30|
    |inputBuf_V_address1                   |  15|          3|   10|         30|
    |inputBuf_V_d1                         |  15|          3|    1|          3|
    |nf_reg_348                            |   9|          2|   32|         64|
    |out_V_V_blk_n                         |   9|          2|    1|          2|
    |real_start                            |   9|          2|    1|          2|
    |sf_fu_118                             |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 488|         99|  324|        815|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |accResidual_0_V_reg_1775              |  16|   0|   16|          0|
    |accResidual_1_V_reg_1780              |  16|   0|   16|          0|
    |accResidual_2_V_reg_1819              |  16|   0|   16|          0|
    |agg_result_V_i1_reg_1477              |   1|   0|    2|          1|
    |agg_result_V_i2_reg_1482              |   1|   0|    2|          1|
    |agg_result_V_i3_reg_1462              |   1|   0|    2|          1|
    |agg_result_V_i4_reg_1487              |   1|   0|    2|          1|
    |agg_result_V_i5_reg_1492              |   1|   0|    2|          1|
    |agg_result_V_i6_reg_1467              |   1|   0|    2|          1|
    |agg_result_V_i9_reg_1472              |   1|   0|    2|          1|
    |agg_result_V_i_reg_1457               |   1|   0|    2|          1|
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_nf_1_reg_371     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_rhs_V_reg_381    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_rhs_V_s_reg_390  |   1|   0|    1|          0|
    |exitcond_reg_1341                     |   1|   0|    1|          0|
    |i5_reg_360                            |  14|   0|   14|          0|
    |i_reg_1345                            |  14|   0|   14|          0|
    |in_idx_reg_337                        |   2|   0|    2|          0|
    |inputBuf_V_addr_2_reg_1360            |  10|   0|   10|          0|
    |inputBuf_V_addr_reg_1354              |  10|   0|   10|          0|
    |inputBuf_V_load_1_reg_1441            |   1|   0|    1|          0|
    |inputBuf_V_load_reg_1377              |   1|   0|    1|          0|
    |nf_reg_348                            |  32|   0|   32|          0|
    |p_nf_1_reg_1452                       |  32|   0|   32|          0|
    |r_V_3_0_1_reg_1594                    |  40|   0|   40|          0|
    |r_V_3_0_2_reg_1605                    |  40|   0|   40|          0|
    |r_V_3_0_3_reg_1663                    |  40|   0|   40|          0|
    |r_V_3_1_1_reg_1684                    |  40|   0|   40|          0|
    |r_V_3_1_2_reg_1755                    |  40|   0|   40|          0|
    |r_V_3_1_3_reg_1765                    |  40|   0|   40|          0|
    |r_V_3_1_reg_1674                      |  40|   0|   40|          0|
    |r_V_3_reg_1583                        |  40|   0|   40|          0|
    |ret_V_6_1_1_reg_1738                  |  40|   0|   40|          0|
    |ret_V_6_1_2_reg_1785                  |  40|   0|   40|          0|
    |ret_V_6_1_3_reg_1802                  |  40|   0|   40|          0|
    |ret_V_6_1_reg_1721                    |  40|   0|   40|          0|
    |sf_2_reg_1371                         |  32|   0|   32|          0|
    |sf_fu_118                             |  32|   0|   32|          0|
    |start_once_reg                        |   1|   0|    1|          0|
    |tmp_10_reg_1366                       |  32|   0|   32|          0|
    |tmp_1227_reg_1589                     |   8|   0|    8|          0|
    |tmp_1229_reg_1600                     |   8|   0|    8|          0|
    |tmp_1231_reg_1611                     |   8|   0|    8|          0|
    |tmp_1233_reg_1669                     |   8|   0|    8|          0|
    |tmp_1235_reg_1679                     |   8|   0|    8|          0|
    |tmp_1237_reg_1689                     |   8|   0|    8|          0|
    |tmp_1239_reg_1760                     |   8|   0|    8|          0|
    |tmp_1241_reg_1770                     |   8|   0|    8|          0|
    |tmp_12_reg_1497                       |  16|   0|   16|          0|
    |tmp_13_reg_1408                       |   1|   0|    1|          0|
    |tmp_14_reg_1542                       |  40|   0|   40|          0|
    |tmp_16_reg_1626                       |   1|   0|    1|          0|
    |tmp_19_reg_1647                       |  16|   0|   16|          0|
    |tmp_1_reg_1631                        |  16|   0|   16|          0|
    |tmp_20_reg_1653                       |  16|   0|   16|          0|
    |tmp_26_reg_1694                       |  16|   0|   16|          0|
    |tmp_27_reg_1700                       |  16|   0|   16|          0|
    |tmp_2_reg_1637                        |  16|   0|   16|          0|
    |tmp_31_reg_1710                       |  16|   0|   16|          0|
    |tmp_32_reg_1716                       |  16|   0|   16|          0|
    |tmp_37_reg_1731                       |  16|   0|   16|          0|
    |tmp_43_reg_1748                       |  16|   0|   16|          0|
    |tmp_49_reg_1795                       |  16|   0|   16|          0|
    |tmp_55_reg_1812                       |  16|   0|   16|          0|
    |tmp_59_reg_1824                       |  16|   0|   16|          0|
    |tmp_73_0_1_reg_1502                   |  16|   0|   16|          0|
    |tmp_73_0_2_reg_1507                   |  16|   0|   16|          0|
    |tmp_73_0_3_reg_1512                   |  16|   0|   16|          0|
    |tmp_73_1_1_reg_1522                   |  16|   0|   16|          0|
    |tmp_73_1_2_reg_1527                   |  16|   0|   16|          0|
    |tmp_73_1_3_reg_1532                   |  16|   0|   16|          0|
    |tmp_73_1_reg_1517                     |  16|   0|   16|          0|
    |tmp_76_1_reg_1570                     |  40|   0|   40|          0|
    |tmp_78_0_1_reg_1642                   |   1|   0|    1|          0|
    |tmp_78_0_2_reg_1658                   |   1|   0|    1|          0|
    |tmp_78_0_3_reg_1705                   |   1|   0|    1|          0|
    |tmp_78_1_1_reg_1743                   |   1|   0|    1|          0|
    |tmp_78_1_2_reg_1790                   |   1|   0|    1|          0|
    |tmp_78_1_3_reg_1807                   |   1|   0|    1|          0|
    |tmp_78_1_reg_1726                     |   1|   0|    1|          0|
    |tmp_7_reg_1350                        |   1|   0|    1|          0|
    |tmp_V_20_reg_1446                     |   1|   0|    1|          0|
    |tmp_V_reg_1382                        |   1|   0|    1|          0|
    |weightMem_0_V_load_reg_1417           |   1|   0|    1|          0|
    |weightMem_1_V_load_reg_1423           |   1|   0|    1|          0|
    |weightMem_2_V_load_reg_1429           |   1|   0|    1|          0|
    |weightMem_3_V_load_reg_1435           |   1|   0|    1|          0|
    |exitcond_reg_1341                     |  64|  32|    1|          0|
    |tmp_13_reg_1408                       |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1420|  64| 1302|          8|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|ap_start                |  in |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|ap_done                 | out |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|ap_ready                | out |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|start_out               | out |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|start_write             | out |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|in_V_V_dout             |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n          |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read             | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din             | out |   64|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n          |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write           | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|weightMem_0_V_address0  | out |   13|  ap_memory |     weightMem_0_V    |     array    |
|weightMem_0_V_ce0       | out |    1|  ap_memory |     weightMem_0_V    |     array    |
|weightMem_0_V_q0        |  in |    1|  ap_memory |     weightMem_0_V    |     array    |
|weightMem_1_V_address0  | out |   13|  ap_memory |     weightMem_1_V    |     array    |
|weightMem_1_V_ce0       | out |    1|  ap_memory |     weightMem_1_V    |     array    |
|weightMem_1_V_q0        |  in |    1|  ap_memory |     weightMem_1_V    |     array    |
|weightMem_2_V_address0  | out |   13|  ap_memory |     weightMem_2_V    |     array    |
|weightMem_2_V_ce0       | out |    1|  ap_memory |     weightMem_2_V    |     array    |
|weightMem_2_V_q0        |  in |    1|  ap_memory |     weightMem_2_V    |     array    |
|weightMem_3_V_address0  | out |   13|  ap_memory |     weightMem_3_V    |     array    |
|weightMem_3_V_ce0       | out |    1|  ap_memory |     weightMem_3_V    |     array    |
|weightMem_3_V_q0        |  in |    1|  ap_memory |     weightMem_3_V    |     array    |
|means_in8_V_0           |  in |   24|   ap_none  |     means_in8_V_0    |    pointer   |
|means_in8_V_1           |  in |   24|   ap_none  |     means_in8_V_1    |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

