verilog xil_defaultlib --include "../../../../StarterKit.srcs/sources_1/bd/zusys/ipshared/6180/hdl/verilog" --include "../../../../StarterKit.srcs/sources_1/bd/zusys/ipshared/a08d/hdl/verilog" --include "../../../../StarterKit.srcs/sources_1/bd/zusys/ipshared/ef07/hdl" --include "../../../../StarterKit.srcs/sources_1/bd/zusys/ipshared/ec67/hdl" --include "../../../../StarterKit.srcs/sources_1/bd/zusys/ipshared/5bb9/hdl/verilog" --include "../../../../StarterKit.srcs/sources_1/bd/zusys/ipshared/e4d1/hdl" --include "../../../../StarterKit.srcs/sources_1/bd/zusys/ipshared/0a8d/hdl/verilog" --include "../../../../StarterKit.srcs/sources_1/bd/zusys/ipshared/0000/hdl/verilog" \
"../../../bd/zusys/ip/zusys_vio_general_0/sim/zusys_vio_general_0.v" \
"../../../bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/sim/zusys_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/zusys/ip/zusys_vio_rgpio_0/sim/zusys_vio_rgpio_0.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/sim/zusys_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/sim/zusys_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/sim/zusys_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/sim/zusys_gig_ethernet_pcs_pma_0_0_gt.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_resets.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocking.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_support.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_reset_sync.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_sync_block.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/transceiver/zusys_gig_ethernet_pcs_pma_0_0_transceiver.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_block.v" \
"../../../bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.v" \
"../../../bd/zusys/ip/zusys_xlconstant_2_1/sim/zusys_xlconstant_2_1.v" \
"../../../bd/zusys/ip/zusys_xlconstant_2_2/sim/zusys_xlconstant_2_2.v" \
"../../../bd/zusys/ip/zusys_xlconstant_2_3/sim/zusys_xlconstant_2_3.v" \
"../../../bd/zusys/ip/zusys_signal_detect_0/sim/zusys_signal_detect_0.v" \
"../../../bd/zusys/ip/zusys_signal_detect_1/sim/zusys_signal_detect_1.v" \
"../../../bd/zusys/ip/zusys_an_config_vector_0/sim/zusys_an_config_vector_0.v" \
"../../../bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/sim/bd_71cc_ila_lib_0.v" \
"../../../bd/zusys/ip/zusys_system_ila_0_0/bd_0/sim/bd_71cc.v" \
"../../../bd/zusys/ip/zusys_system_ila_0_0/sim/zusys_system_ila_0_0.v" \
"../../../bd/zusys/sim/zusys.v" \

verilog xil_defaultlib "glbl.v"

nosort
