module T_to_SR(S,R,clk,reset,Q,Qbar);
input S,R,clk,reset;
output reg Q;
output Qbar;
wire T;
assign T=(S&~Q)|(R&Q);
assign Qbar=~Q;

always @ (posedge clk)
begin
if (reset)
Q <= 0;
else if (T)
Q <= ~Q;
else
Q <= Q;
end 
endmodule
