#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x55c33143aad0 .scope module, "cpu_tb" "cpu_tb" 2 13;
 .timescale -9 -12;
P_0x55c331425d00 .param/l "CRA_BIT_NUMB" 1 2 16, +C4<00000000000000000000000000000100>;
P_0x55c331425d40 .param/l "MEMORY_ADDRESS_WIDTH" 1 2 18, +C4<00000000000000000000000000000100>;
P_0x55c331425d80 .param/l "MEMORY_REGISTERS" 1 2 19, +C4<00000000000000000000000000010000>;
P_0x55c331425dc0 .param/l "OPERATION_CODE_WIDTH" 1 2 15, +C4<00000000000000000000000000000011>;
P_0x55c331425e00 .param/l "REGISTER_WIDTH" 1 2 17, +C4<00000000000000000000000000000100>;
v0x55c331471380_0 .var "bl_address_tb", 3 0;
v0x55c331471460_0 .var "bl_data_tb", 3 0;
v0x55c331471570_0 .var "bl_programm_tb", 0 0;
v0x55c331471660_0 .var "bl_write_en_mem_tb", 0 0;
v0x55c331471750_0 .var "clk_tb", 0 0;
v0x55c331471840_0 .var/i "i", 31 0;
v0x55c331471900_0 .var "in_pins_tb", 3 0;
v0x55c3314719c0_0 .net "out_pins_tb", 3 0, L_0x55c331429bf0;  1 drivers
v0x55c331471a60_0 .var "reset_tb", 0 0;
S_0x55c3314343d0 .scope module, "dut" "cpu" 2 39, 3 1 0, S_0x55c33143aad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 4 "in_pins_i";
    .port_info 3 /OUTPUT 4 "out_pins_o";
    .port_info 4 /INPUT 1 "bl_programm_i";
    .port_info 5 /INPUT 4 "bl_data_i";
    .port_info 6 /INPUT 4 "bl_address_i";
    .port_info 7 /INPUT 1 "bl_write_en_mem_i";
P_0x55c331416cb0 .param/l "CRA_BIT_NUMB" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x55c331416cf0 .param/l "MEMORY_ADDRESS_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x55c331416d30 .param/l "MEMORY_REGISTERS" 0 3 6, +C4<00000000000000000000000000010000>;
P_0x55c331416d70 .param/l "OPERATION_CODE_WIDTH" 0 3 3, +C4<00000000000000000000000000000011>;
P_0x55c331416db0 .param/l "REGISTER_WIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
L_0x55c331429bf0 .functor BUFZ 4, v0x55c33146ea50_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55c331428fd0 .functor BUFZ 4, v0x55c331471900_0, C4<0000>, C4<0000>, C4<0000>;
v0x55c33146ed70_0 .net "a_alu_cpu", 3 0, v0x55c331467330_0;  1 drivers
v0x55c33146ee50_0 .net "addr_mem_cpu", 3 0, v0x55c331467440_0;  1 drivers
v0x55c33146ef60_0 .net "b_alu_cpu", 3 0, v0x55c3314675c0_0;  1 drivers
v0x55c33146f050_0 .net "bl_address_i", 3 0, v0x55c331471380_0;  1 drivers
v0x55c33146f110_0 .net "bl_data_i", 3 0, v0x55c331471460_0;  1 drivers
v0x55c33146f200_0 .net "bl_programm_i", 0 0, v0x55c331471570_0;  1 drivers
v0x55c33146f2a0_0 .net "bl_write_en_mem_i", 0 0, v0x55c331471660_0;  1 drivers
v0x55c33146f370_0 .net "carry_alu_cpu", 0 0, L_0x55c331474550;  1 drivers
v0x55c33146f410_0 .net "clk_i", 0 0, v0x55c331471750_0;  1 drivers
v0x55c33146f4b0_0 .net "data_a_cpu", 3 0, L_0x55c33142d540;  1 drivers
v0x55c33146f550_0 .net "data_in_cpu", 3 0, L_0x55c331471cd0;  1 drivers
v0x55c33146f640_0 .net "data_ir_cpu", 3 0, v0x55c33146b3c0_0;  1 drivers
v0x55c33146f730_0 .net "data_mdr_cpu", 3 0, L_0x55c331427790;  1 drivers
v0x55c33146f840_0 .net "data_opnd_cpu", 3 0, L_0x55c33142a7e0;  1 drivers
v0x55c33146f950_0 .net "data_out_cpu", 3 0, v0x55c33146ea50_0;  1 drivers
v0x55c33146fa10_0 .net "in_pins_i", 3 0, v0x55c331471900_0;  1 drivers
v0x55c33146fad0_0 .net "oc_alu_cpu", 2 0, v0x55c331468b00_0;  1 drivers
v0x55c33146fcf0_0 .net "out_pins_o", 3 0, L_0x55c331429bf0;  alias, 1 drivers
v0x55c33146fdd0_0 .net "read_data_mem_cpu", 3 0, v0x55c33146d3f0_0;  1 drivers
v0x55c33146fee0_0 .net "read_en_mem_cpu", 0 0, v0x55c331469200_0;  1 drivers
v0x55c33146ffd0_0 .net "reset_i", 0 0, v0x55c331471a60_0;  1 drivers
v0x55c331470180_0 .net "result_alu_cpu", 3 0, v0x55c331465f40_0;  1 drivers
v0x55c331470290_0 .net "write_data_a_cpu", 3 0, v0x55c331469500_0;  1 drivers
v0x55c3314703a0_0 .net "write_data_in_cpu", 3 0, L_0x55c331428fd0;  1 drivers
v0x55c331470460_0 .net "write_data_ir_cpu", 3 0, v0x55c3314695f0_0;  1 drivers
v0x55c331470550_0 .net "write_data_mdr_cpu", 3 0, v0x55c3314696b0_0;  1 drivers
v0x55c331470660_0 .net "write_data_mem_cpu", 3 0, v0x55c331469790_0;  1 drivers
v0x55c331470770_0 .net "write_data_opnd_cpu", 3 0, v0x55c331469870_0;  1 drivers
v0x55c331470880_0 .net "write_data_out_cpu", 3 0, v0x55c331469950_0;  1 drivers
v0x55c331470990_0 .net "write_en_a_cpu", 0 0, v0x55c331469a30_0;  1 drivers
v0x55c331470a80_0 .net "write_en_in_cpu", 0 0, v0x55c331469b00_0;  1 drivers
v0x55c331470b70_0 .net "write_en_ir_cpu", 0 0, v0x55c331469ba0_0;  1 drivers
v0x55c331470c60_0 .net "write_en_mdr_cpu", 0 0, v0x55c331469c60_0;  1 drivers
v0x55c331470f60_0 .net "write_en_mem_cpu", 0 0, v0x55c331469d20_0;  1 drivers
v0x55c331471050_0 .net "write_en_opnd_cpu", 0 0, v0x55c331469de0_0;  1 drivers
v0x55c331471140_0 .net "write_en_out_cpu", 0 0, v0x55c331469ea0_0;  1 drivers
S_0x55c3314358f0 .scope module, "a_reg" "my_register" 3 91, 4 1 0, S_0x55c3314343d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55c331434c50 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55c33142d540 .functor BUFZ 4, v0x55c33142a8f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x55c3314285c0_0 .net "clk_i", 0 0, v0x55c331471750_0;  alias, 1 drivers
v0x55c3314278a0_0 .net "in_i", 3 0, v0x55c331469500_0;  alias, 1 drivers
v0x55c3314279a0_0 .net "out_o", 3 0, L_0x55c33142d540;  alias, 1 drivers
v0x55c33142a8f0_0 .var "reg_val", 3 0;
v0x55c33142a9f0_0 .net "reset_i", 0 0, v0x55c331471a60_0;  alias, 1 drivers
v0x55c33144a4d0_0 .net "write_en_i", 0 0, v0x55c331469a30_0;  alias, 1 drivers
E_0x55c3313c4f80 .event posedge, v0x55c33142a9f0_0, v0x55c3314285c0_0;
S_0x55c331436340 .scope module, "alu" "alu" 3 200, 5 1 0, S_0x55c3314343d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 3 "oc_i";
    .port_info 3 /OUTPUT 4 "result_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x55c33143e900 .param/l "ALU_BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000000100>;
P_0x55c33143e940 .param/l "OPERATION_CODE_WIDTH" 0 5 3, +C4<00000000000000000000000000000011>;
L_0x7f1e432ec018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55c331471e70 .functor XNOR 1, L_0x55c331471d60, L_0x7f1e432ec018, C4<0>, C4<0>;
L_0x55c331471ee0 .functor NOT 4, v0x55c3314675c0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55c3314720e0 .functor XOR 4, v0x55c331467330_0, v0x55c3314675c0_0, C4<0000>, C4<0000>;
L_0x55c331472150 .functor AND 4, v0x55c331467330_0, v0x55c3314675c0_0, C4<1111>, C4<1111>;
L_0x55c3314721c0 .functor OR 4, v0x55c331467330_0, v0x55c3314675c0_0, C4<0000>, C4<0000>;
v0x55c331465590_0 .net/2u *"_ivl_2", 0 0, L_0x7f1e432ec018;  1 drivers
v0x55c331465690_0 .net *"_ivl_4", 0 0, L_0x55c331471e70;  1 drivers
v0x55c331465750_0 .net *"_ivl_6", 3 0, L_0x55c331471ee0;  1 drivers
v0x55c331465810_0 .net "a_i", 3 0, v0x55c331467330_0;  alias, 1 drivers
v0x55c331465900_0 .net "add_sub", 0 0, L_0x55c331471d60;  1 drivers
v0x55c3314659f0_0 .net "and_result", 3 0, L_0x55c331472150;  1 drivers
v0x55c331465a90_0 .net "b_add_sub", 3 0, L_0x55c331471f50;  1 drivers
v0x55c331465b80_0 .net "b_i", 3 0, v0x55c3314675c0_0;  alias, 1 drivers
v0x55c331465c40_0 .net "carry_o", 0 0, L_0x55c331474550;  alias, 1 drivers
v0x55c331465da0_0 .net "oc_i", 2 0, v0x55c331468b00_0;  alias, 1 drivers
v0x55c331465e60_0 .net "or_result", 3 0, L_0x55c3314721c0;  1 drivers
v0x55c331465f40_0 .var "result_o", 3 0;
v0x55c331466020_0 .net "sum", 3 0, L_0x55c331474290;  1 drivers
v0x55c331466110_0 .net "xor_result", 3 0, L_0x55c3314720e0;  1 drivers
E_0x55c3313c43f0/0 .event anyedge, v0x55c331465da0_0, v0x55c331465e60_0, v0x55c3314659f0_0, v0x55c331466110_0;
E_0x55c3313c43f0/1 .event anyedge, v0x55c331465410_0;
E_0x55c3313c43f0 .event/or E_0x55c3313c43f0/0, E_0x55c3313c43f0/1;
L_0x55c331471d60 .part v0x55c331468b00_0, 1, 1;
L_0x55c331471f50 .functor MUXZ 4, L_0x55c331471ee0, v0x55c3314675c0_0, L_0x55c331471e70, C4<>;
S_0x55c331436cc0 .scope module, "cra" "carry_ripple_adder" 5 47, 6 1 0, S_0x55c331436340;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 4 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x55c33145efc0 .param/l "CRA_BIT_NUMB" 0 6 2, +C4<00000000000000000000000000000100>;
L_0x55c331474220 .functor BUFZ 1, L_0x55c331471d60, C4<0>, C4<0>, C4<0>;
v0x55c331464ee0_0 .net *"_ivl_33", 0 0, L_0x55c331474220;  1 drivers
v0x55c331464fc0_0 .net "a_i", 3 0, v0x55c331467330_0;  alias, 1 drivers
v0x55c3314650a0_0 .net "b_i", 3 0, L_0x55c331471f50;  alias, 1 drivers
v0x55c331465160_0 .net "carry", 4 0, L_0x55c331474330;  1 drivers
v0x55c331465240_0 .net "carry_i", 0 0, L_0x55c331471d60;  alias, 1 drivers
v0x55c331465350_0 .net "carry_o", 0 0, L_0x55c331474550;  alias, 1 drivers
v0x55c331465410_0 .net "sum_o", 3 0, L_0x55c331474290;  alias, 1 drivers
L_0x55c3314725e0 .part v0x55c331467330_0, 0, 1;
L_0x55c331472710 .part L_0x55c331471f50, 0, 1;
L_0x55c331472840 .part L_0x55c331474330, 0, 1;
L_0x55c331472d70 .part v0x55c331467330_0, 1, 1;
L_0x55c331472ea0 .part L_0x55c331471f50, 1, 1;
L_0x55c331472fd0 .part L_0x55c331474330, 1, 1;
L_0x55c331473580 .part v0x55c331467330_0, 2, 1;
L_0x55c3314736b0 .part L_0x55c331471f50, 2, 1;
L_0x55c331473830 .part L_0x55c331474330, 2, 1;
L_0x55c331473da0 .part v0x55c331467330_0, 3, 1;
L_0x55c331473f30 .part L_0x55c331471f50, 3, 1;
L_0x55c331474060 .part L_0x55c331474330, 3, 1;
L_0x55c331474290 .concat8 [ 1 1 1 1], L_0x55c331472360, L_0x55c331472a70, L_0x55c331473280, L_0x55c331473aa0;
LS_0x55c331474330_0_0 .concat8 [ 1 1 1 1], L_0x55c331474220, L_0x55c331472570, L_0x55c331472ce0, L_0x55c3314734f0;
LS_0x55c331474330_0_4 .concat8 [ 1 0 0 0], L_0x55c331473d10;
L_0x55c331474330 .concat8 [ 4 1 0 0], LS_0x55c331474330_0_0, LS_0x55c331474330_0_4;
L_0x55c331474550 .part L_0x55c331474330, 4, 1;
S_0x55c3314381e0 .scope generate, "adder_stage[0]" "adder_stage[0]" 6 19, 6 19 0, S_0x55c331436cc0;
 .timescale -9 -12;
P_0x55c33145f150 .param/l "i" 1 6 19, +C4<00>;
S_0x55c331438c30 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x55c3314381e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55c331472570 .functor OR 1, L_0x55c3314722a0, L_0x55c3314724b0, C4<0>, C4<0>;
v0x55c33145fd80_0 .net "a_i", 0 0, L_0x55c3314725e0;  1 drivers
v0x55c33145fe40_0 .net "b_i", 0 0, L_0x55c331472710;  1 drivers
v0x55c33145ff10_0 .net "carry_ha_0", 0 0, L_0x55c3314722a0;  1 drivers
v0x55c331460010_0 .net "carry_ha_1", 0 0, L_0x55c3314724b0;  1 drivers
v0x55c3314600e0_0 .net "carry_i", 0 0, L_0x55c331472840;  1 drivers
v0x55c3314601d0_0 .net "carry_o", 0 0, L_0x55c331472570;  1 drivers
v0x55c331460270_0 .net "sum_ab", 0 0, L_0x55c331472230;  1 drivers
v0x55c331460360_0 .net "sum_o", 0 0, L_0x55c331472360;  1 drivers
S_0x55c3314395b0 .scope module, "ha0" "half_adder" 7 18, 8 2 0, S_0x55c331438c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55c331472230 .functor XOR 1, L_0x55c3314725e0, L_0x55c331472710, C4<0>, C4<0>;
L_0x55c3314722a0 .functor AND 1, L_0x55c3314725e0, L_0x55c331472710, C4<1>, C4<1>;
v0x55c33144a570_0 .net "a_i", 0 0, L_0x55c3314725e0;  alias, 1 drivers
v0x55c33145f440_0 .net "b_i", 0 0, L_0x55c331472710;  alias, 1 drivers
v0x55c33145f500_0 .net "carry_o", 0 0, L_0x55c3314722a0;  alias, 1 drivers
v0x55c33145f5d0_0 .net "sum_o", 0 0, L_0x55c331472230;  alias, 1 drivers
S_0x55c33145f740 .scope module, "ha1" "half_adder" 7 26, 8 2 0, S_0x55c331438c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55c331472360 .functor XOR 1, L_0x55c331472230, L_0x55c331472840, C4<0>, C4<0>;
L_0x55c3314724b0 .functor AND 1, L_0x55c331472230, L_0x55c331472840, C4<1>, C4<1>;
v0x55c33145f9d0_0 .net "a_i", 0 0, L_0x55c331472230;  alias, 1 drivers
v0x55c33145faa0_0 .net "b_i", 0 0, L_0x55c331472840;  alias, 1 drivers
v0x55c33145fb40_0 .net "carry_o", 0 0, L_0x55c3314724b0;  alias, 1 drivers
v0x55c33145fc10_0 .net "sum_o", 0 0, L_0x55c331472360;  alias, 1 drivers
S_0x55c331460430 .scope generate, "adder_stage[1]" "adder_stage[1]" 6 19, 6 19 0, S_0x55c331436cc0;
 .timescale -9 -12;
P_0x55c331460630 .param/l "i" 1 6 19, +C4<01>;
S_0x55c3314606f0 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x55c331460430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55c331472ce0 .functor OR 1, L_0x55c3314729e0, L_0x55c331472c00, C4<0>, C4<0>;
v0x55c331461660_0 .net "a_i", 0 0, L_0x55c331472d70;  1 drivers
v0x55c331461720_0 .net "b_i", 0 0, L_0x55c331472ea0;  1 drivers
v0x55c3314617f0_0 .net "carry_ha_0", 0 0, L_0x55c3314729e0;  1 drivers
v0x55c3314618f0_0 .net "carry_ha_1", 0 0, L_0x55c331472c00;  1 drivers
v0x55c3314619c0_0 .net "carry_i", 0 0, L_0x55c331472fd0;  1 drivers
v0x55c331461ab0_0 .net "carry_o", 0 0, L_0x55c331472ce0;  1 drivers
v0x55c331461b50_0 .net "sum_ab", 0 0, L_0x55c331472970;  1 drivers
v0x55c331461c40_0 .net "sum_o", 0 0, L_0x55c331472a70;  1 drivers
S_0x55c331460980 .scope module, "ha0" "half_adder" 7 18, 8 2 0, S_0x55c3314606f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55c331472970 .functor XOR 1, L_0x55c331472d70, L_0x55c331472ea0, C4<0>, C4<0>;
L_0x55c3314729e0 .functor AND 1, L_0x55c331472d70, L_0x55c331472ea0, C4<1>, C4<1>;
v0x55c331460c40_0 .net "a_i", 0 0, L_0x55c331472d70;  alias, 1 drivers
v0x55c331460d20_0 .net "b_i", 0 0, L_0x55c331472ea0;  alias, 1 drivers
v0x55c331460de0_0 .net "carry_o", 0 0, L_0x55c3314729e0;  alias, 1 drivers
v0x55c331460eb0_0 .net "sum_o", 0 0, L_0x55c331472970;  alias, 1 drivers
S_0x55c331461020 .scope module, "ha1" "half_adder" 7 26, 8 2 0, S_0x55c3314606f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55c331472a70 .functor XOR 1, L_0x55c331472970, L_0x55c331472fd0, C4<0>, C4<0>;
L_0x55c331472c00 .functor AND 1, L_0x55c331472970, L_0x55c331472fd0, C4<1>, C4<1>;
v0x55c3314612b0_0 .net "a_i", 0 0, L_0x55c331472970;  alias, 1 drivers
v0x55c331461380_0 .net "b_i", 0 0, L_0x55c331472fd0;  alias, 1 drivers
v0x55c331461420_0 .net "carry_o", 0 0, L_0x55c331472c00;  alias, 1 drivers
v0x55c3314614f0_0 .net "sum_o", 0 0, L_0x55c331472a70;  alias, 1 drivers
S_0x55c331461d10 .scope generate, "adder_stage[2]" "adder_stage[2]" 6 19, 6 19 0, S_0x55c331436cc0;
 .timescale -9 -12;
P_0x55c331461ef0 .param/l "i" 1 6 19, +C4<010>;
S_0x55c331461fb0 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x55c331461d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55c3314734f0 .functor OR 1, L_0x55c3314731f0, L_0x55c331473410, C4<0>, C4<0>;
v0x55c331462f50_0 .net "a_i", 0 0, L_0x55c331473580;  1 drivers
v0x55c331463010_0 .net "b_i", 0 0, L_0x55c3314736b0;  1 drivers
v0x55c3314630e0_0 .net "carry_ha_0", 0 0, L_0x55c3314731f0;  1 drivers
v0x55c3314631e0_0 .net "carry_ha_1", 0 0, L_0x55c331473410;  1 drivers
v0x55c3314632b0_0 .net "carry_i", 0 0, L_0x55c331473830;  1 drivers
v0x55c3314633a0_0 .net "carry_o", 0 0, L_0x55c3314734f0;  1 drivers
v0x55c331463440_0 .net "sum_ab", 0 0, L_0x55c331473140;  1 drivers
v0x55c331463530_0 .net "sum_o", 0 0, L_0x55c331473280;  1 drivers
S_0x55c331462270 .scope module, "ha0" "half_adder" 7 18, 8 2 0, S_0x55c331461fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55c331473140 .functor XOR 1, L_0x55c331473580, L_0x55c3314736b0, C4<0>, C4<0>;
L_0x55c3314731f0 .functor AND 1, L_0x55c331473580, L_0x55c3314736b0, C4<1>, C4<1>;
v0x55c331462530_0 .net "a_i", 0 0, L_0x55c331473580;  alias, 1 drivers
v0x55c331462610_0 .net "b_i", 0 0, L_0x55c3314736b0;  alias, 1 drivers
v0x55c3314626d0_0 .net "carry_o", 0 0, L_0x55c3314731f0;  alias, 1 drivers
v0x55c3314627a0_0 .net "sum_o", 0 0, L_0x55c331473140;  alias, 1 drivers
S_0x55c331462910 .scope module, "ha1" "half_adder" 7 26, 8 2 0, S_0x55c331461fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55c331473280 .functor XOR 1, L_0x55c331473140, L_0x55c331473830, C4<0>, C4<0>;
L_0x55c331473410 .functor AND 1, L_0x55c331473140, L_0x55c331473830, C4<1>, C4<1>;
v0x55c331462ba0_0 .net "a_i", 0 0, L_0x55c331473140;  alias, 1 drivers
v0x55c331462c70_0 .net "b_i", 0 0, L_0x55c331473830;  alias, 1 drivers
v0x55c331462d10_0 .net "carry_o", 0 0, L_0x55c331473410;  alias, 1 drivers
v0x55c331462de0_0 .net "sum_o", 0 0, L_0x55c331473280;  alias, 1 drivers
S_0x55c331463600 .scope generate, "adder_stage[3]" "adder_stage[3]" 6 19, 6 19 0, S_0x55c331436cc0;
 .timescale -9 -12;
P_0x55c3314637e0 .param/l "i" 1 6 19, +C4<011>;
S_0x55c3314638c0 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x55c331463600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55c331473d10 .functor OR 1, L_0x55c331473a10, L_0x55c331473c30, C4<0>, C4<0>;
v0x55c331464830_0 .net "a_i", 0 0, L_0x55c331473da0;  1 drivers
v0x55c3314648f0_0 .net "b_i", 0 0, L_0x55c331473f30;  1 drivers
v0x55c3314649c0_0 .net "carry_ha_0", 0 0, L_0x55c331473a10;  1 drivers
v0x55c331464ac0_0 .net "carry_ha_1", 0 0, L_0x55c331473c30;  1 drivers
v0x55c331464b90_0 .net "carry_i", 0 0, L_0x55c331474060;  1 drivers
v0x55c331464c80_0 .net "carry_o", 0 0, L_0x55c331473d10;  1 drivers
v0x55c331464d20_0 .net "sum_ab", 0 0, L_0x55c331473960;  1 drivers
v0x55c331464e10_0 .net "sum_o", 0 0, L_0x55c331473aa0;  1 drivers
S_0x55c331463b50 .scope module, "ha0" "half_adder" 7 18, 8 2 0, S_0x55c3314638c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55c331473960 .functor XOR 1, L_0x55c331473da0, L_0x55c331473f30, C4<0>, C4<0>;
L_0x55c331473a10 .functor AND 1, L_0x55c331473da0, L_0x55c331473f30, C4<1>, C4<1>;
v0x55c331463e10_0 .net "a_i", 0 0, L_0x55c331473da0;  alias, 1 drivers
v0x55c331463ef0_0 .net "b_i", 0 0, L_0x55c331473f30;  alias, 1 drivers
v0x55c331463fb0_0 .net "carry_o", 0 0, L_0x55c331473a10;  alias, 1 drivers
v0x55c331464080_0 .net "sum_o", 0 0, L_0x55c331473960;  alias, 1 drivers
S_0x55c3314641f0 .scope module, "ha1" "half_adder" 7 26, 8 2 0, S_0x55c3314638c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55c331473aa0 .functor XOR 1, L_0x55c331473960, L_0x55c331474060, C4<0>, C4<0>;
L_0x55c331473c30 .functor AND 1, L_0x55c331473960, L_0x55c331474060, C4<1>, C4<1>;
v0x55c331464480_0 .net "a_i", 0 0, L_0x55c331473960;  alias, 1 drivers
v0x55c331464550_0 .net "b_i", 0 0, L_0x55c331474060;  alias, 1 drivers
v0x55c3314645f0_0 .net "carry_o", 0 0, L_0x55c331473c30;  alias, 1 drivers
v0x55c3314646c0_0 .net "sum_o", 0 0, L_0x55c331473aa0;  alias, 1 drivers
S_0x55c3314662a0 .scope module, "cu" "control_unit" 3 220, 9 1 0, S_0x55c3314343d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "read_en_mem_o";
    .port_info 3 /OUTPUT 1 "write_en_mem_o";
    .port_info 4 /OUTPUT 4 "addr_mem_o";
    .port_info 5 /OUTPUT 4 "write_data_mem_o";
    .port_info 6 /INPUT 4 "read_data_mem_i";
    .port_info 7 /OUTPUT 1 "write_en_ir_o";
    .port_info 8 /OUTPUT 4 "write_data_ir_o";
    .port_info 9 /INPUT 4 "data_ir_i";
    .port_info 10 /OUTPUT 1 "write_en_a_o";
    .port_info 11 /OUTPUT 4 "write_data_a_o";
    .port_info 12 /INPUT 4 "data_a_i";
    .port_info 13 /OUTPUT 1 "write_en_mdr_o";
    .port_info 14 /OUTPUT 4 "write_data_mdr_o";
    .port_info 15 /INPUT 4 "data_mdr_i";
    .port_info 16 /OUTPUT 1 "write_en_opnd_o";
    .port_info 17 /OUTPUT 4 "write_data_opnd_o";
    .port_info 18 /INPUT 4 "data_opnd_i";
    .port_info 19 /OUTPUT 1 "write_en_in_o";
    .port_info 20 /INPUT 4 "data_in_i";
    .port_info 21 /OUTPUT 1 "write_en_out_o";
    .port_info 22 /OUTPUT 4 "write_data_out_o";
    .port_info 23 /OUTPUT 3 "oc_o";
    .port_info 24 /OUTPUT 4 "a_o";
    .port_info 25 /OUTPUT 4 "b_o";
    .port_info 26 /INPUT 4 "result_alu_i";
    .port_info 27 /INPUT 1 "carry_alu_i";
    .port_info 28 /INPUT 1 "bl_programm_i";
    .port_info 29 /INPUT 4 "bl_data_i";
    .port_info 30 /INPUT 4 "bl_address_i";
    .port_info 31 /INPUT 1 "bl_write_en_mem_i";
P_0x55c331466430 .param/l "CRA_BIT_NUMB" 0 9 2, +C4<00000000000000000000000000000100>;
P_0x55c331466470 .param/l "MEMORY_ADDRESS_WIDTH" 0 9 5, +C4<00000000000000000000000000000100>;
P_0x55c3314664b0 .param/l "OPERATION_CODE_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
P_0x55c3314664f0 .param/l "REGISTER_WIDTH" 0 9 4, +C4<00000000000000000000000000000100>;
P_0x55c331466530 .param/l "stDECODE" 1 9 67, C4<011>;
P_0x55c331466570 .param/l "stEXEC" 1 9 71, C4<111>;
P_0x55c3314665b0 .param/l "stEXEC_ALU" 1 9 70, C4<110>;
P_0x55c3314665f0 .param/l "stFETCH_I" 1 9 66, C4<010>;
P_0x55c331466630 .param/l "stFETCH_MDR" 1 9 69, C4<101>;
P_0x55c331466670 .param/l "stFETCH_O" 1 9 68, C4<100>;
P_0x55c3314666b0 .param/l "stPROGRAMM" 1 9 65, C4<001>;
P_0x55c3314666f0 .param/l "stRESET" 1 9 64, C4<000>;
L_0x55c3314747b0 .functor OR 1, v0x55c3314684c0_0, v0x55c331467520_0, C4<0>, C4<0>;
v0x55c331467330_0 .var "a_o", 3 0;
v0x55c331467440_0 .var "addr_mem_o", 3 0;
v0x55c331467520_0 .var "alu_instr", 0 0;
v0x55c3314675c0_0 .var "b_o", 3 0;
v0x55c3314676b0_0 .net "bl_address_i", 3 0, v0x55c331471380_0;  alias, 1 drivers
v0x55c3314677c0_0 .net "bl_data_i", 3 0, v0x55c331471460_0;  alias, 1 drivers
v0x55c3314678a0_0 .net "bl_programm_i", 0 0, v0x55c331471570_0;  alias, 1 drivers
v0x55c331467960_0 .net "bl_write_en_mem_i", 0 0, v0x55c331471660_0;  alias, 1 drivers
v0x55c331467a20_0 .var "c_flag", 0 0;
v0x55c331467ae0_0 .net "carry_alu_i", 0 0, L_0x55c331474550;  alias, 1 drivers
v0x55c331467b80_0 .net "clk_i", 0 0, v0x55c331471750_0;  alias, 1 drivers
v0x55c331467c20_0 .var "cu_state", 2 0;
v0x55c331467ce0_0 .net "data_a_i", 3 0, L_0x55c33142d540;  alias, 1 drivers
v0x55c331467da0_0 .net "data_in_i", 3 0, L_0x55c331471cd0;  alias, 1 drivers
v0x55c331467e60_0 .net "data_ir_i", 3 0, v0x55c33146b3c0_0;  alias, 1 drivers
v0x55c331467f40_0 .net "data_mdr_i", 3 0, L_0x55c331427790;  alias, 1 drivers
v0x55c331468020_0 .net "data_opnd_i", 3 0, L_0x55c33142a7e0;  alias, 1 drivers
v0x55c331468100_0 .var "in_instr", 0 0;
v0x55c3314681c0_0 .var "inc_dec_instr", 0 0;
v0x55c331468280_0 .var "jc_instr", 0 0;
v0x55c331468340_0 .var "jmp_instr", 0 0;
v0x55c331468400_0 .var "jz_instr", 0 0;
v0x55c3314684c0_0 .var "ld_instr", 0 0;
v0x55c331468580_0 .var "ldi_instr", 0 0;
v0x55c331468640_0 .net "mdr_instr", 0 0, L_0x55c3314747b0;  1 drivers
v0x55c331468700_0 .var "next_c_flag", 0 0;
v0x55c3314687c0_0 .var "next_cu_state", 2 0;
v0x55c3314688a0_0 .var "next_programm_counter", 3 0;
v0x55c331468980_0 .var "next_z_flag", 0 0;
v0x55c331468a40_0 .var "nop_instr", 0 0;
v0x55c331468b00_0 .var "oc_o", 2 0;
v0x55c331468bf0_0 .net "opcode", 2 0, L_0x55c331474680;  1 drivers
v0x55c331468cb0_0 .var "operand_instr", 0 0;
v0x55c331468f80_0 .var "out_instr", 0 0;
v0x55c331469040_0 .var "programm_counter", 3 0;
v0x55c331469120_0 .net "read_data_mem_i", 3 0, v0x55c33146d3f0_0;  alias, 1 drivers
v0x55c331469200_0 .var "read_en_mem_o", 0 0;
v0x55c3314692c0_0 .net "reset_i", 0 0, v0x55c331471a60_0;  alias, 1 drivers
v0x55c331469390_0 .net "result_alu_i", 3 0, v0x55c331465f40_0;  alias, 1 drivers
v0x55c331469460_0 .var "st_instr", 0 0;
v0x55c331469500_0 .var "write_data_a_o", 3 0;
v0x55c3314695f0_0 .var "write_data_ir_o", 3 0;
v0x55c3314696b0_0 .var "write_data_mdr_o", 3 0;
v0x55c331469790_0 .var "write_data_mem_o", 3 0;
v0x55c331469870_0 .var "write_data_opnd_o", 3 0;
v0x55c331469950_0 .var "write_data_out_o", 3 0;
v0x55c331469a30_0 .var "write_en_a_o", 0 0;
v0x55c331469b00_0 .var "write_en_in_o", 0 0;
v0x55c331469ba0_0 .var "write_en_ir_o", 0 0;
v0x55c331469c60_0 .var "write_en_mdr_o", 0 0;
v0x55c331469d20_0 .var "write_en_mem_o", 0 0;
v0x55c331469de0_0 .var "write_en_opnd_o", 0 0;
v0x55c331469ea0_0 .var "write_en_out_o", 0 0;
v0x55c331469f60_0 .var "z_flag", 0 0;
E_0x55c3313c4af0 .event anyedge, v0x55c331469f60_0, v0x55c331467c20_0, v0x55c331465f40_0;
E_0x55c3313c4c90 .event anyedge, v0x55c331467a20_0, v0x55c331467c20_0, v0x55c331465350_0;
E_0x55c3313a7400/0 .event anyedge, v0x55c331469040_0, v0x55c331467c20_0, v0x55c331467960_0, v0x55c3314676b0_0;
E_0x55c3313a7400/1 .event anyedge, v0x55c3314677c0_0, v0x55c331469120_0, v0x55c3314681c0_0, v0x55c331468020_0;
E_0x55c3313a7400/2 .event anyedge, v0x55c3314279a0_0, v0x55c331467f40_0, v0x55c331465f40_0, v0x55c331468340_0;
E_0x55c3313a7400/3 .event anyedge, v0x55c331468400_0, v0x55c331469f60_0, v0x55c331468280_0, v0x55c331467a20_0;
E_0x55c3313a7400/4 .event anyedge, v0x55c3314684c0_0, v0x55c331469460_0, v0x55c331468100_0, v0x55c331467da0_0;
E_0x55c3313a7400/5 .event anyedge, v0x55c331468f80_0, v0x55c331468580_0;
E_0x55c3313a7400 .event/or E_0x55c3313a7400/0, E_0x55c3313a7400/1, E_0x55c3313a7400/2, E_0x55c3313a7400/3, E_0x55c3313a7400/4, E_0x55c3313a7400/5;
E_0x55c33144ba90/0 .event anyedge, v0x55c331467c20_0, v0x55c3314678a0_0, v0x55c331468a40_0, v0x55c331468cb0_0;
E_0x55c33144ba90/1 .event anyedge, v0x55c331468640_0, v0x55c331467520_0;
E_0x55c33144ba90 .event/or E_0x55c33144ba90/0, E_0x55c33144ba90/1;
E_0x55c3314672d0 .event anyedge, v0x55c331467e60_0, v0x55c331468bf0_0;
L_0x55c331474680 .part v0x55c33146b3c0_0, 0, 3;
S_0x55c33146a420 .scope module, "in_reg" "my_register" 3 161, 4 1 0, S_0x55c3314343d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55c33146a600 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55c331471cd0 .functor BUFZ 4, v0x55c33146aa70_0, C4<0000>, C4<0000>, C4<0000>;
v0x55c33146a7b0_0 .net "clk_i", 0 0, v0x55c331471750_0;  alias, 1 drivers
v0x55c33146a8c0_0 .net "in_i", 3 0, L_0x55c331428fd0;  alias, 1 drivers
v0x55c33146a9a0_0 .net "out_o", 3 0, L_0x55c331471cd0;  alias, 1 drivers
v0x55c33146aa70_0 .var "reg_val", 3 0;
v0x55c33146ab30_0 .net "reset_i", 0 0, v0x55c331471a60_0;  alias, 1 drivers
v0x55c33146ac70_0 .net "write_en_i", 0 0, v0x55c331469b00_0;  alias, 1 drivers
S_0x55c33146ad90 .scope module, "ir_reg" "my_register" 3 105, 4 1 0, S_0x55c3314343d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55c33146afc0 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x55c33146b110_0 .net "clk_i", 0 0, v0x55c331471750_0;  alias, 1 drivers
v0x55c33146b1d0_0 .net "in_i", 3 0, v0x55c3314695f0_0;  alias, 1 drivers
v0x55c33146b2c0_0 .net "out_o", 3 0, v0x55c33146b3c0_0;  alias, 1 drivers
v0x55c33146b3c0_0 .var "reg_val", 3 0;
v0x55c33146b460_0 .net "reset_i", 0 0, v0x55c331471a60_0;  alias, 1 drivers
v0x55c33146b550_0 .net "write_en_i", 0 0, v0x55c331469ba0_0;  alias, 1 drivers
S_0x55c33146b6a0 .scope module, "mdr_reg" "my_register" 3 119, 4 1 0, S_0x55c3314343d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55c33146b880 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55c331427790 .functor BUFZ 4, v0x55c33146bcb0_0, C4<0000>, C4<0000>, C4<0000>;
v0x55c33146ba00_0 .net "clk_i", 0 0, v0x55c331471750_0;  alias, 1 drivers
v0x55c33146bac0_0 .net "in_i", 3 0, v0x55c3314696b0_0;  alias, 1 drivers
v0x55c33146bbb0_0 .net "out_o", 3 0, L_0x55c331427790;  alias, 1 drivers
v0x55c33146bcb0_0 .var "reg_val", 3 0;
v0x55c33146bd50_0 .net "reset_i", 0 0, v0x55c331471a60_0;  alias, 1 drivers
v0x55c33146be80_0 .net "write_en_i", 0 0, v0x55c331469c60_0;  alias, 1 drivers
S_0x55c33146bfd0 .scope module, "memory" "reg_memory" 3 180, 10 1 0, S_0x55c3314343d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 1 "read_en_i";
    .port_info 4 /INPUT 4 "addr_i";
    .port_info 5 /INPUT 4 "data_i";
    .port_info 6 /OUTPUT 4 "data_o";
P_0x55c33146c160 .param/l "ADD_INSTR" 1 10 23, C4<0100>;
P_0x55c33146c1a0 .param/l "AND_INSTR" 1 10 21, C4<0010>;
P_0x55c33146c1e0 .param/l "DEC_INSTR" 1 10 25, C4<0110>;
P_0x55c33146c220 .param/l "INC_INSTR" 1 10 24, C4<0101>;
P_0x55c33146c260 .param/l "IN_INSTR" 1 10 32, C4<1101>;
P_0x55c33146c2a0 .param/l "JC_INSTR" 1 10 29, C4<1010>;
P_0x55c33146c2e0 .param/l "JMP_INSTR" 1 10 27, C4<1000>;
P_0x55c33146c320 .param/l "JZ_INSTR" 1 10 28, C4<1001>;
P_0x55c33146c360 .param/l "LDI_INSTR" 1 10 34, C4<1111>;
P_0x55c33146c3a0 .param/l "LD_INSTR" 1 10 30, C4<1011>;
P_0x55c33146c3e0 .param/l "MEMORY_ADDRESS_WIDTH" 0 10 4, +C4<00000000000000000000000000000100>;
P_0x55c33146c420 .param/l "MEMORY_REGISTERS" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x55c33146c460 .param/l "NOP_INSTR" 1 10 19, C4<0000>;
P_0x55c33146c4a0 .param/l "OR_INSTR" 1 10 22, C4<0011>;
P_0x55c33146c4e0 .param/l "OUT_INSTR" 1 10 33, C4<1110>;
P_0x55c33146c520 .param/l "REGISTER_WIDTH" 0 10 3, +C4<00000000000000000000000000000100>;
P_0x55c33146c560 .param/l "ST_INSTR" 1 10 31, C4<1100>;
P_0x55c33146c5a0 .param/l "SUB_INSTR" 1 10 26, C4<0111>;
P_0x55c33146c5e0 .param/l "XOR_INSTR" 1 10 20, C4<0001>;
v0x55c33146d140_0 .net "addr_i", 3 0, v0x55c331467440_0;  alias, 1 drivers
v0x55c33146d250_0 .net "clk_i", 0 0, v0x55c331471750_0;  alias, 1 drivers
v0x55c33146d2f0_0 .net "data_i", 3 0, v0x55c331469790_0;  alias, 1 drivers
v0x55c33146d3f0_0 .var "data_o", 3 0;
v0x55c33146d4c0_0 .net "read_en_i", 0 0, v0x55c331469200_0;  alias, 1 drivers
v0x55c33146d5b0 .array "reg_vals", 15 0, 3 0;
v0x55c33146d810_0 .net "reset_i", 0 0, v0x55c331471a60_0;  alias, 1 drivers
v0x55c33146d8b0_0 .net "write_en_i", 0 0, v0x55c331469d20_0;  alias, 1 drivers
v0x55c33146d5b0_0 .array/port v0x55c33146d5b0, 0;
v0x55c33146d5b0_1 .array/port v0x55c33146d5b0, 1;
E_0x55c33146d060/0 .event anyedge, v0x55c331469200_0, v0x55c331467440_0, v0x55c33146d5b0_0, v0x55c33146d5b0_1;
v0x55c33146d5b0_2 .array/port v0x55c33146d5b0, 2;
v0x55c33146d5b0_3 .array/port v0x55c33146d5b0, 3;
v0x55c33146d5b0_4 .array/port v0x55c33146d5b0, 4;
v0x55c33146d5b0_5 .array/port v0x55c33146d5b0, 5;
E_0x55c33146d060/1 .event anyedge, v0x55c33146d5b0_2, v0x55c33146d5b0_3, v0x55c33146d5b0_4, v0x55c33146d5b0_5;
v0x55c33146d5b0_6 .array/port v0x55c33146d5b0, 6;
v0x55c33146d5b0_7 .array/port v0x55c33146d5b0, 7;
v0x55c33146d5b0_8 .array/port v0x55c33146d5b0, 8;
v0x55c33146d5b0_9 .array/port v0x55c33146d5b0, 9;
E_0x55c33146d060/2 .event anyedge, v0x55c33146d5b0_6, v0x55c33146d5b0_7, v0x55c33146d5b0_8, v0x55c33146d5b0_9;
v0x55c33146d5b0_10 .array/port v0x55c33146d5b0, 10;
v0x55c33146d5b0_11 .array/port v0x55c33146d5b0, 11;
v0x55c33146d5b0_12 .array/port v0x55c33146d5b0, 12;
v0x55c33146d5b0_13 .array/port v0x55c33146d5b0, 13;
E_0x55c33146d060/3 .event anyedge, v0x55c33146d5b0_10, v0x55c33146d5b0_11, v0x55c33146d5b0_12, v0x55c33146d5b0_13;
v0x55c33146d5b0_14 .array/port v0x55c33146d5b0, 14;
v0x55c33146d5b0_15 .array/port v0x55c33146d5b0, 15;
E_0x55c33146d060/4 .event anyedge, v0x55c33146d5b0_14, v0x55c33146d5b0_15;
E_0x55c33146d060 .event/or E_0x55c33146d060/0, E_0x55c33146d060/1, E_0x55c33146d060/2, E_0x55c33146d060/3, E_0x55c33146d060/4;
S_0x55c33146da80 .scope module, "opnd_reg" "my_register" 3 133, 4 1 0, S_0x55c3314343d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55c33146dc60 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55c33142a7e0 .functor BUFZ 4, v0x55c33146e150_0, C4<0000>, C4<0000>, C4<0000>;
v0x55c33146dea0_0 .net "clk_i", 0 0, v0x55c331471750_0;  alias, 1 drivers
v0x55c33146df60_0 .net "in_i", 3 0, v0x55c331469870_0;  alias, 1 drivers
v0x55c33146e050_0 .net "out_o", 3 0, L_0x55c33142a7e0;  alias, 1 drivers
v0x55c33146e150_0 .var "reg_val", 3 0;
v0x55c33146e1f0_0 .net "reset_i", 0 0, v0x55c331471a60_0;  alias, 1 drivers
v0x55c33146e2e0_0 .net "write_en_i", 0 0, v0x55c331469de0_0;  alias, 1 drivers
S_0x55c33146e430 .scope module, "out_reg" "my_register" 3 147, 4 1 0, S_0x55c3314343d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55c33146af70 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x55c33146e7d0_0 .net "clk_i", 0 0, v0x55c331471750_0;  alias, 1 drivers
v0x55c33146e890_0 .net "in_i", 3 0, v0x55c331469950_0;  alias, 1 drivers
v0x55c33146e980_0 .net "out_o", 3 0, v0x55c33146ea50_0;  alias, 1 drivers
v0x55c33146ea50_0 .var "reg_val", 3 0;
v0x55c33146eb30_0 .net "reset_i", 0 0, v0x55c331471a60_0;  alias, 1 drivers
v0x55c33146ec20_0 .net "write_en_i", 0 0, v0x55c331469ea0_0;  alias, 1 drivers
    .scope S_0x55c3314358f0;
T_0 ;
    %wait E_0x55c3313c4f80;
    %load/vec4 v0x55c33142a9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c33142a8f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c33144a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55c3314278a0_0;
    %assign/vec4 v0x55c33142a8f0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c33146ad90;
T_1 ;
    %wait E_0x55c3313c4f80;
    %load/vec4 v0x55c33146b460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c33146b3c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c33146b550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55c33146b1d0_0;
    %assign/vec4 v0x55c33146b3c0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c33146b6a0;
T_2 ;
    %wait E_0x55c3313c4f80;
    %load/vec4 v0x55c33146bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c33146bcb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55c33146be80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55c33146bac0_0;
    %assign/vec4 v0x55c33146bcb0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c33146da80;
T_3 ;
    %wait E_0x55c3313c4f80;
    %load/vec4 v0x55c33146e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c33146e150_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c33146e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c33146df60_0;
    %assign/vec4 v0x55c33146e150_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c33146e430;
T_4 ;
    %wait E_0x55c3313c4f80;
    %load/vec4 v0x55c33146eb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c33146ea50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c33146ec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55c33146e890_0;
    %assign/vec4 v0x55c33146ea50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c33146a420;
T_5 ;
    %wait E_0x55c3313c4f80;
    %load/vec4 v0x55c33146ab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c33146aa70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c33146ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c33146a8c0_0;
    %assign/vec4 v0x55c33146aa70_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c33146bfd0;
T_6 ;
    %wait E_0x55c3313c4f80;
    %load/vec4 v0x55c33146d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 14, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c33146d8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55c33146d2f0_0;
    %load/vec4 v0x55c33146d140_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c33146d5b0, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c33146bfd0;
T_7 ;
    %wait E_0x55c33146d060;
    %load/vec4 v0x55c33146d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c33146d140_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55c33146d5b0, 4;
    %store/vec4 v0x55c33146d3f0_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c33146d3f0_0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c331436340;
T_8 ;
    %wait E_0x55c3313c43f0;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55c331465f40_0, 0, 4;
    %load/vec4 v0x55c331465da0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55c331466020_0;
    %store/vec4 v0x55c331465f40_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c331465da0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55c331465f40_0, 0, 4;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x55c331466110_0;
    %store/vec4 v0x55c331465f40_0, 0, 4;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x55c3314659f0_0;
    %store/vec4 v0x55c331465f40_0, 0, 4;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x55c331465e60_0;
    %store/vec4 v0x55c331465f40_0, 0, 4;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55c3314662a0;
T_9 ;
    %wait E_0x55c3314672d0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c331468b00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331468a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331468cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331467520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3314681c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331468340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331468400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331468280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3314684c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331469460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331468100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331468f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331468580_0, 0, 1;
    %load/vec4 v0x55c331467e60_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_9.2, 4;
    %load/vec4 v0x55c331467e60_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331468cb0_0, 0, 1;
T_9.0 ;
    %load/vec4 v0x55c331467e60_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v0x55c331467e60_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331468a40_0, 0, 1;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331467520_0, 0, 1;
    %load/vec4 v0x55c331467e60_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x55c331468b00_0, 0, 3;
    %load/vec4 v0x55c331467e60_0;
    %parti/s 3, 0, 2;
    %cmpi/e 6, 0, 3;
    %jmp/1 T_9.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55c331467e60_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_9.9;
    %jmp/0xz  T_9.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3314681c0_0, 0, 1;
T_9.7 ;
T_9.6 ;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x55c331468bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %jmp T_9.19;
T_9.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331468340_0, 0, 1;
    %jmp T_9.19;
T_9.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331468400_0, 0, 1;
    %jmp T_9.19;
T_9.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331468280_0, 0, 1;
    %jmp T_9.19;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3314684c0_0, 0, 1;
    %jmp T_9.19;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469460_0, 0, 1;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331468100_0, 0, 1;
    %jmp T_9.19;
T_9.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331468f80_0, 0, 1;
    %jmp T_9.19;
T_9.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331468580_0, 0, 1;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55c3314662a0;
T_10 ;
    %wait E_0x55c33144ba90;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
    %load/vec4 v0x55c331467c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x55c3314678a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
T_10.11 ;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x55c3314678a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
T_10.13 ;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x55c331468a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x55c331468cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x55c331468640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
    %jmp T_10.19;
T_10.18 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
T_10.19 ;
T_10.17 ;
T_10.15 ;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x55c331468640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
T_10.21 ;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x55c331467520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
    %jmp T_10.23;
T_10.22 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
T_10.23 ;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x55c3314678a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
    %jmp T_10.25;
T_10.24 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
T_10.25 ;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x55c3314678a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
    %jmp T_10.27;
T_10.26 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c3314687c0_0, 0, 3;
T_10.27 ;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55c3314662a0;
T_11 ;
    %wait E_0x55c3313a7400;
    %load/vec4 v0x55c331469040_0;
    %store/vec4 v0x55c3314688a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331469200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331469d20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c331467440_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c331469790_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331469ea0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c331469950_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331469de0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c331469870_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331469c60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c3314696b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331469ba0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c3314695f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331469a30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c331469500_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c331467330_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c3314675c0_0, 0, 4;
    %load/vec4 v0x55c331467c20_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_11.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55c331467c20_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_11.2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55c331469040_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55c3314688a0_0, 0, 4;
T_11.0 ;
    %load/vec4 v0x55c331467c20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x55c331467960_0;
    %store/vec4 v0x55c331469d20_0, 0, 1;
    %load/vec4 v0x55c3314676b0_0;
    %store/vec4 v0x55c331467440_0, 0, 4;
    %load/vec4 v0x55c3314677c0_0;
    %store/vec4 v0x55c331469790_0, 0, 4;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469ba0_0, 0, 1;
    %load/vec4 v0x55c331469040_0;
    %store/vec4 v0x55c331467440_0, 0, 4;
    %load/vec4 v0x55c331469120_0;
    %store/vec4 v0x55c3314695f0_0, 0, 4;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469de0_0, 0, 1;
    %load/vec4 v0x55c331469040_0;
    %store/vec4 v0x55c331467440_0, 0, 4;
    %load/vec4 v0x55c331469120_0;
    %store/vec4 v0x55c331469870_0, 0, 4;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469c60_0, 0, 1;
    %load/vec4 v0x55c3314681c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c3314696b0_0, 0, 4;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469200_0, 0, 1;
    %load/vec4 v0x55c331468020_0;
    %store/vec4 v0x55c331467440_0, 0, 4;
    %load/vec4 v0x55c331469120_0;
    %store/vec4 v0x55c3314696b0_0, 0, 4;
T_11.12 ;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x55c331467ce0_0;
    %store/vec4 v0x55c331467330_0, 0, 4;
    %load/vec4 v0x55c331467f40_0;
    %store/vec4 v0x55c3314675c0_0, 0, 4;
    %load/vec4 v0x55c331469390_0;
    %store/vec4 v0x55c331469500_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469a30_0, 0, 1;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x55c331468340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v0x55c331468020_0;
    %store/vec4 v0x55c3314688a0_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x55c331468400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.17, 9;
    %load/vec4 v0x55c331469f60_0;
    %and;
T_11.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v0x55c331468020_0;
    %store/vec4 v0x55c3314688a0_0, 0, 4;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x55c331468280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.20, 9;
    %load/vec4 v0x55c331467a20_0;
    %and;
T_11.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x55c331468020_0;
    %store/vec4 v0x55c3314688a0_0, 0, 4;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x55c3314684c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469a30_0, 0, 1;
    %load/vec4 v0x55c331467f40_0;
    %store/vec4 v0x55c331469500_0, 0, 4;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v0x55c331469460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469d20_0, 0, 1;
    %load/vec4 v0x55c331468020_0;
    %store/vec4 v0x55c331467440_0, 0, 4;
    %load/vec4 v0x55c331467ce0_0;
    %store/vec4 v0x55c331469790_0, 0, 4;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v0x55c331468100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469a30_0, 0, 1;
    %load/vec4 v0x55c331467da0_0;
    %store/vec4 v0x55c331469500_0, 0, 4;
    %jmp T_11.26;
T_11.25 ;
    %load/vec4 v0x55c331468f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469ea0_0, 0, 1;
    %load/vec4 v0x55c331467ce0_0;
    %store/vec4 v0x55c331469950_0, 0, 4;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0x55c331468580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331469a30_0, 0, 1;
    %load/vec4 v0x55c331468020_0;
    %store/vec4 v0x55c331469500_0, 0, 4;
T_11.29 ;
T_11.28 ;
T_11.26 ;
T_11.24 ;
T_11.22 ;
T_11.19 ;
T_11.16 ;
T_11.14 ;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55c3314662a0;
T_12 ;
    %wait E_0x55c3313c4c90;
    %load/vec4 v0x55c331467a20_0;
    %store/vec4 v0x55c331468700_0, 0, 1;
    %load/vec4 v0x55c331467c20_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55c331467ae0_0;
    %store/vec4 v0x55c331468700_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55c3314662a0;
T_13 ;
    %wait E_0x55c3313c4af0;
    %load/vec4 v0x55c331469f60_0;
    %store/vec4 v0x55c331468980_0, 0, 1;
    %load/vec4 v0x55c331467c20_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55c331469390_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331468980_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331468980_0, 0, 1;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55c3314662a0;
T_14 ;
    %wait E_0x55c3313c4f80;
    %load/vec4 v0x55c3314692c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c331467a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c331469f60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c331469040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c331467c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55c331468700_0;
    %assign/vec4 v0x55c331467a20_0, 0;
    %load/vec4 v0x55c331468980_0;
    %assign/vec4 v0x55c331469f60_0, 0;
    %load/vec4 v0x55c3314688a0_0;
    %assign/vec4 v0x55c331469040_0, 0;
    %load/vec4 v0x55c3314687c0_0;
    %assign/vec4 v0x55c331467c20_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c33143aad0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331471a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331471750_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c331471900_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331471570_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c331471460_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c331471380_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331471660_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55c33143aad0;
T_16 ;
T_16.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55c331471750_0;
    %inv;
    %store/vec4 v0x55c331471750_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_0x55c33143aad0;
T_17 ;
    %vpi_call 2 58 "$dumpfile", "sim/cpu_tb.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c331471840_0, 0, 32;
T_17.0 ; Top of for-loop
    %load/vec4 v0x55c331471840_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_17.1, 5;
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x55c33146d5b0, v0x55c331471840_0 > {0 0 0};
T_17.2 ; for-loop step statement
    %load/vec4 v0x55c331471840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c331471840_0, 0, 32;
    %jmp T_17.0;
T_17.1 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c331471a60_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c331471a60_0, 0, 1;
    %delay 10000, 0;
    %delay 1000000, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/cpu_tb.v";
    "./src/cpu.v";
    "./src/my_register.v";
    "./src/alu.v";
    "./src/carry_ripple_adder.v";
    "./src/full_adder.v";
    "./src/half_adder.v";
    "./src/control_unit.v";
    "./src/reg_memory.v";
