<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=5"><title>FPGA/verilog之简单模块设计练习 | Lucky's Blog</title><meta name="description" content="FPGA/verilog之简单模块设计练习"><meta name="author" content="Lucky"><meta name="copyright" content="Lucky"><meta name="format-detection" content="telephone=no"><link rel="shortcut icon" href="/img/favicon.ico"><link rel="preconnect" href="//cdn.jsdelivr.net"><link rel="preconnect" href="https://fonts.googleapis.com" crossorigin><link rel="preconnect" href="//busuanzi.ibruce.info"><meta name="twitter:card" content="summary"><meta name="twitter:title" content="FPGA/verilog之简单模块设计练习"><meta name="twitter:description" content="FPGA/verilog之简单模块设计练习"><meta name="twitter:image" content="https://cdn.jsdelivr.net/gh/jerryc127/butterfly_cdn@2.1.0/top_img/default.png"><meta property="og:type" content="article"><meta property="og:title" content="FPGA/verilog之简单模块设计练习"><meta property="og:url" content="http://yoursite.com/2020/09/01/FPGA/verilog%E4%B9%8B%E7%AE%80%E5%8D%95%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/"><meta property="og:site_name" content="Lucky's Blog"><meta property="og:description" content="FPGA/verilog之简单模块设计练习"><meta property="og:image" content="https://cdn.jsdelivr.net/gh/jerryc127/butterfly_cdn@2.1.0/top_img/default.png"><meta http-equiv="Cache-Control" content="no-transform"><meta http-equiv="Cache-Control" content="no-siteapp"><script src="https://cdn.jsdelivr.net/npm/js-cookie/dist/js.cookie.min.js"></script><script>const autoChangeMode = 'false'
var t = Cookies.get("theme");
if (autoChangeMode == '1'){
const isDarkMode = window.matchMedia("(prefers-color-scheme: dark)").matches
const isLightMode = window.matchMedia("(prefers-color-scheme: light)").matches
const isNotSpecified = window.matchMedia("(prefers-color-scheme: no-preference)").matches
const hasNoSupport = !isDarkMode && !isLightMode && !isNotSpecified

if (t === undefined){
  if (isLightMode) activateLightMode()
  else if (isDarkMode) activateDarkMode()
  else if (isNotSpecified || hasNoSupport){
    console.log('You specified no preference for a color scheme or your browser does not support it. I Schedule dark mode during night time.')
    now = new Date();
    hour = now.getHours();
    isNight = hour < 6 || hour >= 18
    isNight ? activateDarkMode() : activateLightMode()
}
} else if (t == 'light') activateLightMode()
else activateDarkMode()


} else if (autoChangeMode == '2'){
  now = new Date();
  hour = now.getHours();
  isNight = hour < 6 || hour >= 18
  if(t === undefined) isNight? activateDarkMode() : activateLightMode()
  else if (t === 'light') activateLightMode()
  else activateDarkMode() 
} else {
  if ( t == 'dark' ) activateDarkMode()
  else if ( t == 'light') activateLightMode()
}

function activateDarkMode(){
  document.documentElement.setAttribute('data-theme', 'dark')
  if (document.querySelector('meta[name="theme-color"]') !== null){
    document.querySelector('meta[name="theme-color"]').setAttribute('content','#000')
  }
}
function activateLightMode(){
  document.documentElement.setAttribute('data-theme', 'light')
  if (document.querySelector('meta[name="theme-color"]') !== null){
  document.querySelector('meta[name="theme-color"]').setAttribute('content','#fff')
  }
}</script><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/font-awesome@latest/css/font-awesome.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css"><link rel="canonical" href="http://yoursite.com/2020/09/01/FPGA/verilog%E4%B9%8B%E7%AE%80%E5%8D%95%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/"><link rel="prev" title="链表题目" href="http://yoursite.com/2020/09/01/%E9%93%BE%E8%A1%A8%E9%A2%98%E7%9B%AE/"><link rel="next" title="FPGA/verilog之运算符" href="http://yoursite.com/2020/09/01/FPGA/verilog%E4%B9%8B%E8%BF%90%E7%AE%97%E7%AC%A6/"><link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Titillium+Web"><script>var GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: {"defaultEncoding":2,"translateDelay":0,"cookieDomain":"https://xxx/","msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"简"},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  bookmark: {
    title: 'Snackbar.bookmark.title',
    message_prev: 'Press',
    message_next: 'to bookmark this page'
  },
  runtime_unit: 'days',
  runtime: true,
  copyright: undefined,
  ClickShowText: undefined,
  medium_zoom: false,
  fancybox: true,
  Snackbar: undefined,
  baiduPush: false,
  isHome: false,
  isPost: true
  
}</script><meta name="generator" content="Hexo 4.2.1"><link rel="alternate" href="/atom.xml" title="Lucky's Blog" type="application/atom+xml">
</head><body><header> <div id="page-header"><span class="pull_left" id="blog_name"><a class="blog_title" id="site-name" href="/">Lucky's Blog</a></span><span class="toggle-menu pull_right close"><a class="site-page"><i class="fa fa-bars fa-fw" aria-hidden="true"></i></a></span><span class="pull_right menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fa fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fa fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fa fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fa fa-folder-open"></i><span> 分类</span></a></div></div></span></div></header><div id="mobile-sidebar"><div id="menu_mask"></div><div id="mobile-sidebar-menus"><div class="mobile_author_icon"><img class="avatar-img" src="/img/avatar.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"></div><div class="mobile_post_data"><div class="mobile_data_item is-center"><div class="mobile_data_link"><a href="/archives/"><div class="headline">Articles</div><div class="length_num">19</div></a></div></div></div><hr><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fa fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fa fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fa fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fa fa-folder-open"></i><span> 分类</span></a></div></div></div><div id="mobile-sidebar-toc"><div class="toc_mobile_headline">Catalog</div><div class="sidebar-toc__content"><ol class="toc_mobile_items"><li class="toc_mobile_items-item toc_mobile_items-level-2"><a class="toc_mobile_items-link" href="#一、模块设计"><span class="toc_mobile_items-number">1.</span> <span class="toc_mobile_items-text">一、模块设计</span></a><ol class="toc_mobile_items-child"><li class="toc_mobile_items-item toc_mobile_items-level-3"><a class="toc_mobile_items-link" href="#1、简单模块设计"><span class="toc_mobile_items-number">1.1.</span> <span class="toc_mobile_items-text">1、简单模块设计</span></a></li><li class="toc_mobile_items-item toc_mobile_items-level-3"><a class="toc_mobile_items-link" href="#2、复杂模块设计"><span class="toc_mobile_items-number">1.2.</span> <span class="toc_mobile_items-text">2、复杂模块设计</span></a></li></ol></li><li class="toc_mobile_items-item toc_mobile_items-level-2"><a class="toc_mobile_items-link" href="#二、电路转代码练习"><span class="toc_mobile_items-number">2.</span> <span class="toc_mobile_items-text">二、电路转代码练习</span></a><ol class="toc_mobile_items-child"><li class="toc_mobile_items-item toc_mobile_items-level-3"><a class="toc_mobile_items-link" href="#1、练习1"><span class="toc_mobile_items-number">2.1.</span> <span class="toc_mobile_items-text">1、练习1</span></a></li><li class="toc_mobile_items-item toc_mobile_items-level-3"><a class="toc_mobile_items-link" href="#2、练习2"><span class="toc_mobile_items-number">2.2.</span> <span class="toc_mobile_items-text">2、练习2</span></a></li></ol></li></ol></div></div></div><div id="body-wrap"><i class="fa fa-arrow-right" id="toggle-sidebar" aria-hidden="true">     </i><div class="auto_open" id="sidebar"><div class="sidebar-toc"><div class="sidebar-toc__title">Catalog</div><div class="sidebar-toc__progress"><span class="progress-notice">You've read</span><span class="progress-num">0</span><span class="progress-percentage">%</span><div class="sidebar-toc__progress-bar">     </div></div><div class="sidebar-toc__content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#一、模块设计"><span class="toc-number">1.</span> <span class="toc-text">一、模块设计</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1、简单模块设计"><span class="toc-number">1.1.</span> <span class="toc-text">1、简单模块设计</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2、复杂模块设计"><span class="toc-number">1.2.</span> <span class="toc-text">2、复杂模块设计</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#二、电路转代码练习"><span class="toc-number">2.</span> <span class="toc-text">二、电路转代码练习</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1、练习1"><span class="toc-number">2.1.</span> <span class="toc-text">1、练习1</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2、练习2"><span class="toc-number">2.2.</span> <span class="toc-text">2、练习2</span></a></li></ol></li></ol></div></div></div><main id="content-outer"><div id="top-container" style="background-image: url(https://cdn.jsdelivr.net/gh/jerryc127/butterfly_cdn@2.1.0/top_img/default.png)"><div id="post-info"><div id="post-title"><div class="posttitle">FPGA/verilog之简单模块设计练习</div></div><div id="post-meta"><time class="post-meta__date"><i class="fa fa-calendar fa-fw" aria-hidden="true"></i> Created 2020-09-01<span class="post-meta__separator">|</span><i class="fa fa-history fa-fw" aria-hidden="true"></i> Updated 2020-09-02</time><div class="post-meta-wordcount"><div class="post-meta-pv-cv"><span><i class="fa fa-eye post-meta__icon fa-fw" aria-hidden="true"> </i>Post View:</span><span id="busuanzi_value_page_pv"></span></div></div></div></div></div><div class="layout layout_post" id="content-inner">   <article id="post"><div class="article-container" id="post-content"><h2 id="一、模块设计"><a href="#一、模块设计" class="headerlink" title="一、模块设计"></a>一、模块设计</h2><h3 id="1、简单模块设计"><a href="#1、简单模块设计" class="headerlink" title="1、简单模块设计"></a>1、简单模块设计</h3><p>中间为乘法，长方形是一个D触发器</p>
<p><a href="/../../images/fpga/1598958988484.png" data-fancybox="group" data-caption="1598958988484" class="fancybox"><img alt="1598958988484" title="1598958988484" data-src="/../../images/fpga/1598958988484.png" class="lazyload"></a></p>
<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mul_module(</span><br><span class="line">    mul_a,</span><br><span class="line">    mul_b,</span><br><span class="line">    clk,</span><br><span class="line">    rst_n,</span><br><span class="line">    mul_result</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//参数化实现</span></span><br><span class="line">    <span class="keyword">parameter</span> A_W = <span class="number">4</span>;</span><br><span class="line">    <span class="keyword">parameter</span> B_W = <span class="number">3</span>;</span><br><span class="line">    <span class="keyword">parameter</span> C_W = A_W + B_W;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">input</span>[A_W-<span class="number">1</span>:<span class="number">0</span>] mul_a;</span><br><span class="line">    <span class="keyword">input</span>[B_W-<span class="number">1</span>:<span class="number">0</span>] mul_b;</span><br><span class="line">    <span class="keyword">input</span> clk;</span><br><span class="line">    <span class="keyword">input</span> rst_n;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span>[C_W-<span class="number">1</span>:<span class="number">0</span>] mul_result;</span><br><span class="line">    <span class="comment">//定义数据类型，input不需要定义</span></span><br><span class="line">    <span class="keyword">reg</span>   [C_W-<span class="number">1</span>:<span class="number">0</span>] mul_result;</span><br><span class="line">    <span class="keyword">reg</span>   [C_W-<span class="number">1</span>:<span class="number">0</span>] mul_result_tmp;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//组合逻辑</span></span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">        mul_result_tmp = mul_a*mul_b;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//时序逻辑--异步复位</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            mul_result &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            mul_result &lt;= mul_result_tmp;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div>



<h3 id="2、复杂模块设计"><a href="#2、复杂模块设计" class="headerlink" title="2、复杂模块设计"></a>2、复杂模块设计</h3><p><a href="/../../images/fpga/1598960350853.png" data-fancybox="group" data-caption="1598960350853" class="fancybox"><img alt="1598960350853" title="1598960350853" data-src="/../../images/fpga/1598960350853.png" class="lazyload"></a></p>
<p>给一些为给出的信号命名</p>
<p><a href="/../../images/fpga/1598961524399.png" data-fancybox="group" data-caption="1598961524399" class="fancybox"><img alt="1598961524399" title="1598961524399" data-src="/../../images/fpga/1598961524399.png" class="lazyload"></a></p>
<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mul2port(</span><br><span class="line">    <span class="comment">//定义输入输出信号</span></span><br><span class="line">    din_a,</span><br><span class="line">    din_b,</span><br><span class="line">    din_c,</span><br><span class="line">    din_d,</span><br><span class="line">    sel_a,</span><br><span class="line">    sel_b</span><br><span class="line">    </span><br><span class="line">    clk,</span><br><span class="line">    rst_n,</span><br><span class="line">    </span><br><span class="line">    result_a,</span><br><span class="line">    result_b</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//输入输入声明</span></span><br><span class="line">    <span class="keyword">input</span>[<span class="number">2</span>:<span class="number">0</span>] din_a,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">1</span>:<span class="number">0</span>] din_b,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>] din_c,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>] din_d,</span><br><span class="line">    <span class="comment">//默认1bit</span></span><br><span class="line">    <span class="keyword">input</span> sel_a,</span><br><span class="line">    <span class="keyword">input</span> sel_b</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span> result_a,</span><br><span class="line">    <span class="keyword">output</span> result_b</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//信号类型定义</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] result_a;</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] result_b;</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] sel_dout;<span class="comment">//always产生</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">6</span>:<span class="number">0</span>] result_a_tmp;<span class="comment">//例化产生</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">5</span>:<span class="number">0</span>] result_b_tmp;<span class="comment">//例化产生</span></span><br><span class="line">    <span class="keyword">reg</span> sel;<span class="comment">//always产生</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//s设计思路从后往前</span></span><br><span class="line">    <span class="comment">//时序逻辑--异步复位</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            result_b&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">           result_b&lt;=result_b_tmp; </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            result_a&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            result_a&lt;=result_a_tmp;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//例化</span></span><br><span class="line">    mul_module<span class="variable">#(.A_W(3),.B_W(4))</span> mul_4_3(</span><br><span class="line">        <span class="variable">.mul_a</span>(din_a),</span><br><span class="line">        <span class="variable">.mul_b</span>(sel_dout),</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rst_n</span>(rst_n),</span><br><span class="line">        <span class="variable">.mul_result</span>(result_a_tmp)</span><br><span class="line">    )</span><br><span class="line">    </span><br><span class="line">    mul_module<span class="variable">#(.A_W(2),.B_W(4))</span> mul_4_2(</span><br><span class="line">        <span class="variable">.mul_a</span>(din_b),</span><br><span class="line">        <span class="variable">.mul_b</span>(sel_dout),</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rst_n</span>(rst_n),</span><br><span class="line">        <span class="variable">.mul_result</span>(result_b_tmp)</span><br><span class="line">    )</span><br><span class="line">    <span class="comment">//组合逻辑</span></span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(sel==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            sel_dout=din_c;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            sel_dout=din_d;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//时序逻辑</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            sel&lt;=<span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            sel&lt;=set_a&amp;set_b;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span>   </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div>



<h2 id="二、电路转代码练习"><a href="#二、电路转代码练习" class="headerlink" title="二、电路转代码练习"></a>二、电路转代码练习</h2><h3 id="1、练习1"><a href="#1、练习1" class="headerlink" title="1、练习1"></a>1、练习1</h3><p><a href="/../../images/fpga/1599012926758.png" data-fancybox="group" data-caption="1599012926758" class="fancybox"><img alt="1599012926758" title="1599012926758" data-src="/../../images/fpga/1599012926758.png" class="lazyload"></a></p>
<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> verilog_exec4(</span><br><span class="line">    clk,</span><br><span class="line">    rst_n,</span><br><span class="line">    enable,</span><br><span class="line">    datain</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">input</span> clk;</span><br><span class="line">    <span class="keyword">input</span> rst_n;</span><br><span class="line">    <span class="keyword">input</span> enable;</span><br><span class="line">    <span class="keyword">input</span> datain;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span> F;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span> F;</span><br><span class="line">    <span class="keyword">reg</span> d1;</span><br><span class="line">    <span class="keyword">reg</span> d2;</span><br><span class="line">    <span class="keyword">reg</span> d3;</span><br><span class="line">    <span class="keyword">reg</span> d2_n;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//组合逻辑</span></span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">        F=d1&amp;&amp;d2_n&amp;&amp;d3;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">        d2_n=~d2;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//时序逻辑</span></span><br><span class="line">    <span class="keyword">always</span>(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            d3&lt;=<span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            d3&lt;=d2;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            d2&lt;=<span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            d2&lt;=d1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            d1&lt;=<span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            d1&lt;=enable&amp;&amp;datain;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div>



<h3 id="2、练习2"><a href="#2、练习2" class="headerlink" title="2、练习2"></a>2、练习2</h3><p>看电路写代码</p>
<p>输入信号： clk， rst_n， in0[7:0]， in1[7:0]， in2[7:0] </p>
<p>输出信号： out0[7:0],out1[7:0] </p>
<p>注意：其中复位信号 rst_n 为低电平有效，且为异步复位。 </p>
<p>要求：看电路图编写 module，建立 quartus 工程后，编译整个工程，查看 RTL 电路图（quartus — tools —Netlist viewers — RTL viewer），生成的电路要与下面功能相似    </p>
<p><a href="/../../images/fpga/1599015168766.png" data-fancybox="group" data-caption="1599015168766" class="fancybox"><img alt="1599015168766" title="1599015168766" data-src="/../../images/fpga/1599015168766.png" class="lazyload"></a></p>
<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> verilog_exec5(</span><br><span class="line">    clk,</span><br><span class="line">    rst_n,</span><br><span class="line">    in0,</span><br><span class="line">    in1,</span><br><span class="line">    in2,</span><br><span class="line">    </span><br><span class="line">    out0,</span><br><span class="line">    out1 </span><br><span class="line">);</span><br><span class="line">    <span class="keyword">parameter</span> DATA_W=<span class="number">8</span>;</span><br><span class="line">    <span class="comment">//输入信号</span></span><br><span class="line">    <span class="keyword">input</span> clk;</span><br><span class="line">    <span class="keyword">input</span> rst_n;</span><br><span class="line">    <span class="keyword">input</span> in0[DATA_W-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">input</span> in1[DATA_W-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">input</span> in2[DATA_W-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="comment">//输出信号</span></span><br><span class="line">    <span class="keyword">output</span> out0[DATA_W-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">output</span> out1[DATA_W-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span>[DATA_W-<span class="number">1</span>:<span class="number">0</span>] sum0W;</span><br><span class="line">    <span class="keyword">reg</span>[DATA_W-<span class="number">1</span>:<span class="number">0</span>] sum1W;</span><br><span class="line">    <span class="keyword">reg</span>[DATA_W-<span class="number">1</span>:<span class="number">0</span>] out0_ff0;</span><br><span class="line">    <span class="keyword">reg</span>[DATA_W-<span class="number">1</span>:<span class="number">0</span>] out0_ff1;</span><br><span class="line">    <span class="keyword">reg</span>[DATA_W-<span class="number">1</span>:<span class="number">0</span>] out0;</span><br><span class="line">    <span class="keyword">reg</span>[DATA_W-<span class="number">1</span>:<span class="number">0</span>] out1_ff0;</span><br><span class="line">    <span class="keyword">reg</span>[DATA_W-<span class="number">1</span>:<span class="number">0</span>] out1_ff1;</span><br><span class="line">    <span class="keyword">reg</span>[DATA_W-<span class="number">1</span>:<span class="number">0</span>] out1;</span><br><span class="line">    <span class="comment">//组合逻辑</span></span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">        sum0W=in1+in0;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">        sum1W=in1+in2;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//时序逻辑</span></span><br><span class="line">    <span class="keyword">always</span>(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            out0_ff0&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            out0_ff0&lt;=sum0W;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            out0_ff1&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            out0_ff1&lt;=out0_ff0;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            out0&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            out0&lt;=out0_ff1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            out1_ff0&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            out0_ff1&lt;=sum1W;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            out1_ff1&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            out1_ff1&lt;=out1_ff0;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">            out1&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            out1&lt;=out1_ff1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div>

</div></article><div class="tag_share"><div class="post-meta__tag-list"></div><div class="post_share"></div></div><nav class="pagination_post" id="pagination"><div class="prev-post pull_left"><a href="/2020/09/01/%E9%93%BE%E8%A1%A8%E9%A2%98%E7%9B%AE/"><img class="prev_cover lazyload" data-src="https://cdn.jsdelivr.net/gh/jerryc127/butterfly_cdn@2.1.0/top_img/default.png" onerror="onerror=null;src='/img/404.jpg'"><div class="label">Previous Post</div><div class="prev_info"><span>链表题目</span></div></a></div><div class="next-post pull_right"><a href="/2020/09/01/FPGA/verilog%E4%B9%8B%E8%BF%90%E7%AE%97%E7%AC%A6/"><img class="next_cover lazyload" data-src="https://cdn.jsdelivr.net/gh/jerryc127/butterfly_cdn@2.1.0/top_img/default.png" onerror="onerror=null;src='/img/404.jpg'"><div class="label">Next Post</div><div class="next_info"><span>FPGA/verilog之运算符</span></div></a></div></nav></div></main><footer id="footer" data-type="color"><div id="footer-wrap"><div class="copyright">&copy;2019 - 2020 By Lucky</div><div class="framework-info"><span>Driven </span><a href="http://hexo.io" target="_blank" rel="noopener"><span>Hexo</span></a><span class="footer-separator">|</span><span>Theme </span><a href="https://github.com/jerryc127/hexo-theme-butterfly" target="_blank" rel="noopener"><span>Butterfly</span></a></div></div></footer></div><section class="rightside" id="rightside"><div id="rightside-config-hide"><i class="fa fa-book" id="readmode" title="Read Mode"></i><i class="fa fa-plus" id="font_plus" title="Increase font size"></i><i class="fa fa-minus" id="font_minus" title="Decrease font size"></i><a class="translate_chn_to_cht" id="translateLink" href="javascript:translatePage();" title="Traditional Chinese and Simplified Chinese Conversion" target="_self">繁</a><i class="darkmode fa fa-moon-o" id="darkmode" title="Dark Mode"></i></div><div id="rightside-config-show"><div id="rightside_config" title="Setting"><i class="fa fa-cog" aria-hidden="true"></i></div><i class="fa fa-list-ul close" id="mobile-toc-button" title="Table of Contents" aria-hidden="true"></i><i class="fa fa-arrow-up" id="go-up" title="Back to top" aria-hidden="true"></i></div></section><script src="https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js"></script><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js"></script><script src="/js/tw_cn.js"></script><script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><script src="https://cdn.jsdelivr.net/npm/instant.page@latest/instantpage.min.js" type="module"></script><script src="https://cdn.jsdelivr.net/npm/lazysizes@latest/lazysizes.min.js" async=""></script></body></html>