ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_TIM_Base_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_TIM_Base_MspInit:
  26              	.LVL0:
  27              	.LFB67:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 2


  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 44;
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim1.Init.Period = 1100 - 1;
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  84:Core/Src/tim.c ****   {
  85:Core/Src/tim.c ****     Error_Handler();
  86:Core/Src/tim.c ****   }
  87:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  88:Core/Src/tim.c ****   {
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 3


  89:Core/Src/tim.c ****     Error_Handler();
  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  98:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  99:Core/Src/tim.c ****   {
 100:Core/Src/tim.c ****     Error_Handler();
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 105:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c **** }
 108:Core/Src/tim.c **** /* TIM2 init function */
 109:Core/Src/tim.c **** void MX_TIM2_Init(void)
 110:Core/Src/tim.c **** {
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 117:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 118:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 123:Core/Src/tim.c ****   htim2.Instance = TIM2;
 124:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 125:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 126:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 127:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 128:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 129:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 130:Core/Src/tim.c ****   {
 131:Core/Src/tim.c ****     Error_Handler();
 132:Core/Src/tim.c ****   }
 133:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 134:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****     Error_Handler();
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 139:Core/Src/tim.c ****   {
 140:Core/Src/tim.c ****     Error_Handler();
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 143:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 144:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 145:Core/Src/tim.c ****   {
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 4


 146:Core/Src/tim.c ****     Error_Handler();
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 149:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 150:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 151:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 152:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 153:Core/Src/tim.c ****   {
 154:Core/Src/tim.c ****     Error_Handler();
 155:Core/Src/tim.c ****   }
 156:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 157:Core/Src/tim.c ****   {
 158:Core/Src/tim.c ****     Error_Handler();
 159:Core/Src/tim.c ****   }
 160:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 161:Core/Src/tim.c ****   {
 162:Core/Src/tim.c ****     Error_Handler();
 163:Core/Src/tim.c ****   }
 164:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 167:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c **** }
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 172:Core/Src/tim.c **** {
  28              		.loc 1 172 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              		.loc 1 172 1 is_stmt 0 view .LVU1
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  37              		.loc 1 174 3 is_stmt 1 view .LVU2
  38              		.loc 1 174 20 is_stmt 0 view .LVU3
  39 0002 0368     		ldr	r3, [r0]
  40              		.loc 1 174 5 view .LVU4
  41 0004 0F4A     		ldr	r2, .L7
  42 0006 9342     		cmp	r3, r2
  43 0008 04D0     		beq	.L5
 175:Core/Src/tim.c ****   {
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 179:Core/Src/tim.c ****     /* TIM1 clock enable */
 180:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 181:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 182:Core/Src/tim.c **** 
 183:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 184:Core/Src/tim.c ****   }
 185:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
  44              		.loc 1 185 8 is_stmt 1 view .LVU5
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 5


  45              		.loc 1 185 10 is_stmt 0 view .LVU6
  46 000a B3F1804F 		cmp	r3, #1073741824
  47 000e 0CD0     		beq	.L6
  48              	.L1:
 186:Core/Src/tim.c ****   {
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 190:Core/Src/tim.c ****     /* TIM2 clock enable */
 191:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 195:Core/Src/tim.c ****   }
 196:Core/Src/tim.c **** }
  49              		.loc 1 196 1 view .LVU7
  50 0010 02B0     		add	sp, sp, #8
  51              	.LCFI1:
  52              		.cfi_remember_state
  53              		.cfi_def_cfa_offset 0
  54              		@ sp needed
  55 0012 7047     		bx	lr
  56              	.L5:
  57              	.LCFI2:
  58              		.cfi_restore_state
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  59              		.loc 1 180 5 is_stmt 1 view .LVU8
  60              	.LBB2:
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  61              		.loc 1 180 5 view .LVU9
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  62              		.loc 1 180 5 view .LVU10
  63 0014 0C4B     		ldr	r3, .L7+4
  64 0016 9A69     		ldr	r2, [r3, #24]
  65 0018 42F40062 		orr	r2, r2, #2048
  66 001c 9A61     		str	r2, [r3, #24]
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  67              		.loc 1 180 5 view .LVU11
  68 001e 9B69     		ldr	r3, [r3, #24]
  69 0020 03F40063 		and	r3, r3, #2048
  70 0024 0093     		str	r3, [sp]
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  71              		.loc 1 180 5 view .LVU12
  72 0026 009B     		ldr	r3, [sp]
  73              	.LBE2:
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  74              		.loc 1 180 5 view .LVU13
  75 0028 F2E7     		b	.L1
  76              	.L6:
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  77              		.loc 1 191 5 view .LVU14
  78              	.LBB3:
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  79              		.loc 1 191 5 view .LVU15
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  80              		.loc 1 191 5 view .LVU16
  81 002a 03F50433 		add	r3, r3, #135168
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 6


  82 002e DA69     		ldr	r2, [r3, #28]
  83 0030 42F00102 		orr	r2, r2, #1
  84 0034 DA61     		str	r2, [r3, #28]
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  85              		.loc 1 191 5 view .LVU17
  86 0036 DB69     		ldr	r3, [r3, #28]
  87 0038 03F00103 		and	r3, r3, #1
  88 003c 0193     		str	r3, [sp, #4]
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  89              		.loc 1 191 5 view .LVU18
  90 003e 019B     		ldr	r3, [sp, #4]
  91              	.LBE3:
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  92              		.loc 1 191 5 discriminator 1 view .LVU19
  93              		.loc 1 196 1 is_stmt 0 view .LVU20
  94 0040 E6E7     		b	.L1
  95              	.L8:
  96 0042 00BF     		.align	2
  97              	.L7:
  98 0044 002C0140 		.word	1073818624
  99 0048 00100240 		.word	1073876992
 100              		.cfi_endproc
 101              	.LFE67:
 103              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 104              		.align	1
 105              		.global	HAL_TIM_MspPostInit
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	HAL_TIM_MspPostInit:
 111              	.LVL1:
 112              	.LFB68:
 197:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 198:Core/Src/tim.c **** {
 113              		.loc 1 198 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 24
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 198 1 is_stmt 0 view .LVU22
 118 0000 00B5     		push	{lr}
 119              	.LCFI3:
 120              		.cfi_def_cfa_offset 4
 121              		.cfi_offset 14, -4
 122 0002 87B0     		sub	sp, sp, #28
 123              	.LCFI4:
 124              		.cfi_def_cfa_offset 32
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 125              		.loc 1 200 3 is_stmt 1 view .LVU23
 126              		.loc 1 200 20 is_stmt 0 view .LVU24
 127 0004 0023     		movs	r3, #0
 128 0006 0293     		str	r3, [sp, #8]
 129 0008 0393     		str	r3, [sp, #12]
 130 000a 0493     		str	r3, [sp, #16]
 131 000c 0593     		str	r3, [sp, #20]
 201:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 132              		.loc 1 201 3 is_stmt 1 view .LVU25
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 7


 133              		.loc 1 201 15 is_stmt 0 view .LVU26
 134 000e 0368     		ldr	r3, [r0]
 135              		.loc 1 201 5 view .LVU27
 136 0010 194A     		ldr	r2, .L15
 137 0012 9342     		cmp	r3, r2
 138 0014 05D0     		beq	.L13
 202:Core/Src/tim.c ****   {
 203:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 206:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 207:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 208:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 209:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 210:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 211:Core/Src/tim.c ****     */
 212:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 213:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 214:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 215:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 220:Core/Src/tim.c ****   }
 221:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 139              		.loc 1 221 8 is_stmt 1 view .LVU28
 140              		.loc 1 221 10 is_stmt 0 view .LVU29
 141 0016 B3F1804F 		cmp	r3, #1073741824
 142 001a 17D0     		beq	.L14
 143              	.LVL2:
 144              	.L9:
 222:Core/Src/tim.c ****   {
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 228:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 229:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 230:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 231:Core/Src/tim.c ****     PA2     ------> TIM2_CH3
 232:Core/Src/tim.c ****     */
 233:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 234:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 235:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 236:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 237:Core/Src/tim.c **** 
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 241:Core/Src/tim.c ****   }
 242:Core/Src/tim.c **** 
 243:Core/Src/tim.c **** }
 145              		.loc 1 243 1 view .LVU30
 146 001c 07B0     		add	sp, sp, #28
 147              	.LCFI5:
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 8


 148              		.cfi_remember_state
 149              		.cfi_def_cfa_offset 4
 150              		@ sp needed
 151 001e 5DF804FB 		ldr	pc, [sp], #4
 152              	.LVL3:
 153              	.L13:
 154              	.LCFI6:
 155              		.cfi_restore_state
 206:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 156              		.loc 1 206 5 is_stmt 1 view .LVU31
 157              	.LBB4:
 206:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 158              		.loc 1 206 5 view .LVU32
 206:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 159              		.loc 1 206 5 view .LVU33
 160 0022 164B     		ldr	r3, .L15+4
 161 0024 9A69     		ldr	r2, [r3, #24]
 162 0026 42F00402 		orr	r2, r2, #4
 163 002a 9A61     		str	r2, [r3, #24]
 206:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 164              		.loc 1 206 5 view .LVU34
 165 002c 9B69     		ldr	r3, [r3, #24]
 166 002e 03F00403 		and	r3, r3, #4
 167 0032 0093     		str	r3, [sp]
 206:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 168              		.loc 1 206 5 view .LVU35
 169 0034 009B     		ldr	r3, [sp]
 170              	.LBE4:
 206:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 171              		.loc 1 206 5 view .LVU36
 212:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 172              		.loc 1 212 5 view .LVU37
 212:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 173              		.loc 1 212 25 is_stmt 0 view .LVU38
 174 0036 4FF4E063 		mov	r3, #1792
 175 003a 0293     		str	r3, [sp, #8]
 213:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176              		.loc 1 213 5 is_stmt 1 view .LVU39
 213:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 177              		.loc 1 213 26 is_stmt 0 view .LVU40
 178 003c 0223     		movs	r3, #2
 179 003e 0393     		str	r3, [sp, #12]
 214:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 214 5 is_stmt 1 view .LVU41
 214:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 214 27 is_stmt 0 view .LVU42
 182 0040 0593     		str	r3, [sp, #20]
 215:Core/Src/tim.c **** 
 183              		.loc 1 215 5 is_stmt 1 view .LVU43
 184 0042 02A9     		add	r1, sp, #8
 185 0044 0E48     		ldr	r0, .L15+8
 186              	.LVL4:
 215:Core/Src/tim.c **** 
 187              		.loc 1 215 5 is_stmt 0 view .LVU44
 188 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 189              	.LVL5:
 190 004a E7E7     		b	.L9
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 9


 191              	.LVL6:
 192              	.L14:
 227:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 193              		.loc 1 227 5 is_stmt 1 view .LVU45
 194              	.LBB5:
 227:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 195              		.loc 1 227 5 view .LVU46
 227:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 196              		.loc 1 227 5 view .LVU47
 197 004c 03F50433 		add	r3, r3, #135168
 198 0050 9A69     		ldr	r2, [r3, #24]
 199 0052 42F00402 		orr	r2, r2, #4
 200 0056 9A61     		str	r2, [r3, #24]
 227:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 201              		.loc 1 227 5 view .LVU48
 202 0058 9B69     		ldr	r3, [r3, #24]
 203 005a 03F00403 		and	r3, r3, #4
 204 005e 0193     		str	r3, [sp, #4]
 227:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 205              		.loc 1 227 5 view .LVU49
 206 0060 019B     		ldr	r3, [sp, #4]
 207              	.LBE5:
 227:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 208              		.loc 1 227 5 view .LVU50
 233:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209              		.loc 1 233 5 view .LVU51
 233:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 210              		.loc 1 233 25 is_stmt 0 view .LVU52
 211 0062 0723     		movs	r3, #7
 212 0064 0293     		str	r3, [sp, #8]
 234:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 213              		.loc 1 234 5 is_stmt 1 view .LVU53
 234:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 214              		.loc 1 234 26 is_stmt 0 view .LVU54
 215 0066 0223     		movs	r3, #2
 216 0068 0393     		str	r3, [sp, #12]
 235:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 217              		.loc 1 235 5 is_stmt 1 view .LVU55
 235:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 218              		.loc 1 235 27 is_stmt 0 view .LVU56
 219 006a 0593     		str	r3, [sp, #20]
 236:Core/Src/tim.c **** 
 220              		.loc 1 236 5 is_stmt 1 view .LVU57
 221 006c 02A9     		add	r1, sp, #8
 222 006e 0448     		ldr	r0, .L15+8
 223              	.LVL7:
 236:Core/Src/tim.c **** 
 224              		.loc 1 236 5 is_stmt 0 view .LVU58
 225 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 226              	.LVL8:
 227              		.loc 1 243 1 view .LVU59
 228 0074 D2E7     		b	.L9
 229              	.L16:
 230 0076 00BF     		.align	2
 231              	.L15:
 232 0078 002C0140 		.word	1073818624
 233 007c 00100240 		.word	1073876992
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 10


 234 0080 00080140 		.word	1073809408
 235              		.cfi_endproc
 236              	.LFE68:
 238              		.section	.text.MX_TIM1_Init,"ax",%progbits
 239              		.align	1
 240              		.global	MX_TIM1_Init
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 245              	MX_TIM1_Init:
 246              	.LFB65:
  32:Core/Src/tim.c **** 
 247              		.loc 1 32 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 88
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251 0000 10B5     		push	{r4, lr}
 252              	.LCFI7:
 253              		.cfi_def_cfa_offset 8
 254              		.cfi_offset 4, -8
 255              		.cfi_offset 14, -4
 256 0002 96B0     		sub	sp, sp, #88
 257              	.LCFI8:
 258              		.cfi_def_cfa_offset 96
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 259              		.loc 1 38 3 view .LVU61
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 260              		.loc 1 38 26 is_stmt 0 view .LVU62
 261 0004 0024     		movs	r4, #0
 262 0006 1294     		str	r4, [sp, #72]
 263 0008 1394     		str	r4, [sp, #76]
 264 000a 1494     		str	r4, [sp, #80]
 265 000c 1594     		str	r4, [sp, #84]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 266              		.loc 1 39 3 is_stmt 1 view .LVU63
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 267              		.loc 1 39 27 is_stmt 0 view .LVU64
 268 000e 1094     		str	r4, [sp, #64]
 269 0010 1194     		str	r4, [sp, #68]
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 270              		.loc 1 40 3 is_stmt 1 view .LVU65
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 271              		.loc 1 40 22 is_stmt 0 view .LVU66
 272 0012 0994     		str	r4, [sp, #36]
 273 0014 0A94     		str	r4, [sp, #40]
 274 0016 0B94     		str	r4, [sp, #44]
 275 0018 0C94     		str	r4, [sp, #48]
 276 001a 0D94     		str	r4, [sp, #52]
 277 001c 0E94     		str	r4, [sp, #56]
 278 001e 0F94     		str	r4, [sp, #60]
  41:Core/Src/tim.c **** 
 279              		.loc 1 41 3 is_stmt 1 view .LVU67
  41:Core/Src/tim.c **** 
 280              		.loc 1 41 34 is_stmt 0 view .LVU68
 281 0020 2022     		movs	r2, #32
 282 0022 2146     		mov	r1, r4
 283 0024 01A8     		add	r0, sp, #4
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 11


 284 0026 FFF7FEFF 		bl	memset
 285              	.LVL9:
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 44;
 286              		.loc 1 46 3 is_stmt 1 view .LVU69
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 44;
 287              		.loc 1 46 18 is_stmt 0 view .LVU70
 288 002a 3648     		ldr	r0, .L35
 289 002c 364B     		ldr	r3, .L35+4
 290 002e 0360     		str	r3, [r0]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 291              		.loc 1 47 3 is_stmt 1 view .LVU71
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 292              		.loc 1 47 24 is_stmt 0 view .LVU72
 293 0030 2C23     		movs	r3, #44
 294 0032 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.Period = 1100 - 1;
 295              		.loc 1 48 3 is_stmt 1 view .LVU73
  48:Core/Src/tim.c ****   htim1.Init.Period = 1100 - 1;
 296              		.loc 1 48 26 is_stmt 0 view .LVU74
 297 0034 8460     		str	r4, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 298              		.loc 1 49 3 is_stmt 1 view .LVU75
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 299              		.loc 1 49 21 is_stmt 0 view .LVU76
 300 0036 40F24B43 		movw	r3, #1099
 301 003a C360     		str	r3, [r0, #12]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 302              		.loc 1 50 3 is_stmt 1 view .LVU77
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 303              		.loc 1 50 28 is_stmt 0 view .LVU78
 304 003c 0461     		str	r4, [r0, #16]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 305              		.loc 1 51 3 is_stmt 1 view .LVU79
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 306              		.loc 1 51 32 is_stmt 0 view .LVU80
 307 003e 4461     		str	r4, [r0, #20]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 308              		.loc 1 52 3 is_stmt 1 view .LVU81
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 309              		.loc 1 52 32 is_stmt 0 view .LVU82
 310 0040 8461     		str	r4, [r0, #24]
  53:Core/Src/tim.c ****   {
 311              		.loc 1 53 3 is_stmt 1 view .LVU83
  53:Core/Src/tim.c ****   {
 312              		.loc 1 53 7 is_stmt 0 view .LVU84
 313 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 314              	.LVL10:
  53:Core/Src/tim.c ****   {
 315              		.loc 1 53 6 discriminator 1 view .LVU85
 316 0046 0028     		cmp	r0, #0
 317 0048 44D1     		bne	.L27
 318              	.L18:
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 319              		.loc 1 57 3 is_stmt 1 view .LVU86
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 320              		.loc 1 57 34 is_stmt 0 view .LVU87
 321 004a 4FF48053 		mov	r3, #4096
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 12


 322 004e 1293     		str	r3, [sp, #72]
  58:Core/Src/tim.c ****   {
 323              		.loc 1 58 3 is_stmt 1 view .LVU88
  58:Core/Src/tim.c ****   {
 324              		.loc 1 58 7 is_stmt 0 view .LVU89
 325 0050 12A9     		add	r1, sp, #72
 326 0052 2C48     		ldr	r0, .L35
 327 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 328              	.LVL11:
  58:Core/Src/tim.c ****   {
 329              		.loc 1 58 6 discriminator 1 view .LVU90
 330 0058 0028     		cmp	r0, #0
 331 005a 3ED1     		bne	.L28
 332              	.L19:
  62:Core/Src/tim.c ****   {
 333              		.loc 1 62 3 is_stmt 1 view .LVU91
  62:Core/Src/tim.c ****   {
 334              		.loc 1 62 7 is_stmt 0 view .LVU92
 335 005c 2948     		ldr	r0, .L35
 336 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 337              	.LVL12:
  62:Core/Src/tim.c ****   {
 338              		.loc 1 62 6 discriminator 1 view .LVU93
 339 0062 0028     		cmp	r0, #0
 340 0064 3CD1     		bne	.L29
 341              	.L20:
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 342              		.loc 1 66 3 is_stmt 1 view .LVU94
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 343              		.loc 1 66 37 is_stmt 0 view .LVU95
 344 0066 0023     		movs	r3, #0
 345 0068 1093     		str	r3, [sp, #64]
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 346              		.loc 1 67 3 is_stmt 1 view .LVU96
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 347              		.loc 1 67 33 is_stmt 0 view .LVU97
 348 006a 1193     		str	r3, [sp, #68]
  68:Core/Src/tim.c ****   {
 349              		.loc 1 68 3 is_stmt 1 view .LVU98
  68:Core/Src/tim.c ****   {
 350              		.loc 1 68 7 is_stmt 0 view .LVU99
 351 006c 10A9     		add	r1, sp, #64
 352 006e 2548     		ldr	r0, .L35
 353 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 354              	.LVL13:
  68:Core/Src/tim.c ****   {
 355              		.loc 1 68 6 discriminator 1 view .LVU100
 356 0074 0028     		cmp	r0, #0
 357 0076 36D1     		bne	.L30
 358              	.L21:
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 359              		.loc 1 72 3 is_stmt 1 view .LVU101
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 360              		.loc 1 72 20 is_stmt 0 view .LVU102
 361 0078 6023     		movs	r3, #96
 362 007a 0993     		str	r3, [sp, #36]
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 13


 363              		.loc 1 73 3 is_stmt 1 view .LVU103
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 364              		.loc 1 73 19 is_stmt 0 view .LVU104
 365 007c 0022     		movs	r2, #0
 366 007e 0A92     		str	r2, [sp, #40]
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 367              		.loc 1 74 3 is_stmt 1 view .LVU105
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 368              		.loc 1 74 24 is_stmt 0 view .LVU106
 369 0080 0B92     		str	r2, [sp, #44]
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 370              		.loc 1 75 3 is_stmt 1 view .LVU107
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 371              		.loc 1 75 25 is_stmt 0 view .LVU108
 372 0082 0C92     		str	r2, [sp, #48]
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 373              		.loc 1 76 3 is_stmt 1 view .LVU109
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 374              		.loc 1 76 24 is_stmt 0 view .LVU110
 375 0084 0D92     		str	r2, [sp, #52]
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 376              		.loc 1 77 3 is_stmt 1 view .LVU111
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 377              		.loc 1 77 25 is_stmt 0 view .LVU112
 378 0086 0E92     		str	r2, [sp, #56]
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 379              		.loc 1 78 3 is_stmt 1 view .LVU113
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 380              		.loc 1 78 26 is_stmt 0 view .LVU114
 381 0088 0F92     		str	r2, [sp, #60]
  79:Core/Src/tim.c ****   {
 382              		.loc 1 79 3 is_stmt 1 view .LVU115
  79:Core/Src/tim.c ****   {
 383              		.loc 1 79 7 is_stmt 0 view .LVU116
 384 008a 09A9     		add	r1, sp, #36
 385 008c 1D48     		ldr	r0, .L35
 386 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 387              	.LVL14:
  79:Core/Src/tim.c ****   {
 388              		.loc 1 79 6 discriminator 1 view .LVU117
 389 0092 58BB     		cbnz	r0, .L31
 390              	.L22:
  83:Core/Src/tim.c ****   {
 391              		.loc 1 83 3 is_stmt 1 view .LVU118
  83:Core/Src/tim.c ****   {
 392              		.loc 1 83 7 is_stmt 0 view .LVU119
 393 0094 0422     		movs	r2, #4
 394 0096 09A9     		add	r1, sp, #36
 395 0098 1A48     		ldr	r0, .L35
 396 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 397              	.LVL15:
  83:Core/Src/tim.c ****   {
 398              		.loc 1 83 6 discriminator 1 view .LVU120
 399 009e 40BB     		cbnz	r0, .L32
 400              	.L23:
  87:Core/Src/tim.c ****   {
 401              		.loc 1 87 3 is_stmt 1 view .LVU121
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 14


  87:Core/Src/tim.c ****   {
 402              		.loc 1 87 7 is_stmt 0 view .LVU122
 403 00a0 0822     		movs	r2, #8
 404 00a2 09A9     		add	r1, sp, #36
 405 00a4 1748     		ldr	r0, .L35
 406 00a6 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 407              	.LVL16:
  87:Core/Src/tim.c ****   {
 408              		.loc 1 87 6 discriminator 1 view .LVU123
 409 00aa 28BB     		cbnz	r0, .L33
 410              	.L24:
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 411              		.loc 1 91 3 is_stmt 1 view .LVU124
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 412              		.loc 1 91 40 is_stmt 0 view .LVU125
 413 00ac 0023     		movs	r3, #0
 414 00ae 0193     		str	r3, [sp, #4]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 415              		.loc 1 92 3 is_stmt 1 view .LVU126
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 416              		.loc 1 92 41 is_stmt 0 view .LVU127
 417 00b0 0293     		str	r3, [sp, #8]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 418              		.loc 1 93 3 is_stmt 1 view .LVU128
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 419              		.loc 1 93 34 is_stmt 0 view .LVU129
 420 00b2 0393     		str	r3, [sp, #12]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 421              		.loc 1 94 3 is_stmt 1 view .LVU130
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 422              		.loc 1 94 33 is_stmt 0 view .LVU131
 423 00b4 0493     		str	r3, [sp, #16]
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 424              		.loc 1 95 3 is_stmt 1 view .LVU132
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 425              		.loc 1 95 35 is_stmt 0 view .LVU133
 426 00b6 0593     		str	r3, [sp, #20]
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 427              		.loc 1 96 3 is_stmt 1 view .LVU134
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 428              		.loc 1 96 38 is_stmt 0 view .LVU135
 429 00b8 4FF40052 		mov	r2, #8192
 430 00bc 0692     		str	r2, [sp, #24]
  97:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 431              		.loc 1 97 3 is_stmt 1 view .LVU136
  97:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 432              		.loc 1 97 40 is_stmt 0 view .LVU137
 433 00be 0893     		str	r3, [sp, #32]
  98:Core/Src/tim.c ****   {
 434              		.loc 1 98 3 is_stmt 1 view .LVU138
  98:Core/Src/tim.c ****   {
 435              		.loc 1 98 7 is_stmt 0 view .LVU139
 436 00c0 01A9     		add	r1, sp, #4
 437 00c2 1048     		ldr	r0, .L35
 438 00c4 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 439              	.LVL17:
  98:Core/Src/tim.c ****   {
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 15


 440              		.loc 1 98 6 discriminator 1 view .LVU140
 441 00c8 C8B9     		cbnz	r0, .L34
 442              	.L25:
 105:Core/Src/tim.c **** 
 443              		.loc 1 105 3 is_stmt 1 view .LVU141
 444 00ca 0E48     		ldr	r0, .L35
 445 00cc FFF7FEFF 		bl	HAL_TIM_MspPostInit
 446              	.LVL18:
 107:Core/Src/tim.c **** /* TIM2 init function */
 447              		.loc 1 107 1 is_stmt 0 view .LVU142
 448 00d0 16B0     		add	sp, sp, #88
 449              	.LCFI9:
 450              		.cfi_remember_state
 451              		.cfi_def_cfa_offset 8
 452              		@ sp needed
 453 00d2 10BD     		pop	{r4, pc}
 454              	.L27:
 455              	.LCFI10:
 456              		.cfi_restore_state
  55:Core/Src/tim.c ****   }
 457              		.loc 1 55 5 is_stmt 1 view .LVU143
 458 00d4 FFF7FEFF 		bl	Error_Handler
 459              	.LVL19:
 460 00d8 B7E7     		b	.L18
 461              	.L28:
  60:Core/Src/tim.c ****   }
 462              		.loc 1 60 5 view .LVU144
 463 00da FFF7FEFF 		bl	Error_Handler
 464              	.LVL20:
 465 00de BDE7     		b	.L19
 466              	.L29:
  64:Core/Src/tim.c ****   }
 467              		.loc 1 64 5 view .LVU145
 468 00e0 FFF7FEFF 		bl	Error_Handler
 469              	.LVL21:
 470 00e4 BFE7     		b	.L20
 471              	.L30:
  70:Core/Src/tim.c ****   }
 472              		.loc 1 70 5 view .LVU146
 473 00e6 FFF7FEFF 		bl	Error_Handler
 474              	.LVL22:
 475 00ea C5E7     		b	.L21
 476              	.L31:
  81:Core/Src/tim.c ****   }
 477              		.loc 1 81 5 view .LVU147
 478 00ec FFF7FEFF 		bl	Error_Handler
 479              	.LVL23:
 480 00f0 D0E7     		b	.L22
 481              	.L32:
  85:Core/Src/tim.c ****   }
 482              		.loc 1 85 5 view .LVU148
 483 00f2 FFF7FEFF 		bl	Error_Handler
 484              	.LVL24:
 485 00f6 D3E7     		b	.L23
 486              	.L33:
  89:Core/Src/tim.c ****   }
 487              		.loc 1 89 5 view .LVU149
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 16


 488 00f8 FFF7FEFF 		bl	Error_Handler
 489              	.LVL25:
 490 00fc D6E7     		b	.L24
 491              	.L34:
 100:Core/Src/tim.c ****   }
 492              		.loc 1 100 5 view .LVU150
 493 00fe FFF7FEFF 		bl	Error_Handler
 494              	.LVL26:
 495 0102 E2E7     		b	.L25
 496              	.L36:
 497              		.align	2
 498              	.L35:
 499 0104 00000000 		.word	htim1
 500 0108 002C0140 		.word	1073818624
 501              		.cfi_endproc
 502              	.LFE65:
 504              		.section	.text.MX_TIM2_Init,"ax",%progbits
 505              		.align	1
 506              		.global	MX_TIM2_Init
 507              		.syntax unified
 508              		.thumb
 509              		.thumb_func
 511              	MX_TIM2_Init:
 512              	.LFB66:
 110:Core/Src/tim.c **** 
 513              		.loc 1 110 1 view -0
 514              		.cfi_startproc
 515              		@ args = 0, pretend = 0, frame = 56
 516              		@ frame_needed = 0, uses_anonymous_args = 0
 517 0000 00B5     		push	{lr}
 518              	.LCFI11:
 519              		.cfi_def_cfa_offset 4
 520              		.cfi_offset 14, -4
 521 0002 8FB0     		sub	sp, sp, #60
 522              	.LCFI12:
 523              		.cfi_def_cfa_offset 64
 116:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 524              		.loc 1 116 3 view .LVU152
 116:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 525              		.loc 1 116 26 is_stmt 0 view .LVU153
 526 0004 0023     		movs	r3, #0
 527 0006 0A93     		str	r3, [sp, #40]
 528 0008 0B93     		str	r3, [sp, #44]
 529 000a 0C93     		str	r3, [sp, #48]
 530 000c 0D93     		str	r3, [sp, #52]
 117:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 531              		.loc 1 117 3 is_stmt 1 view .LVU154
 117:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 532              		.loc 1 117 27 is_stmt 0 view .LVU155
 533 000e 0893     		str	r3, [sp, #32]
 534 0010 0993     		str	r3, [sp, #36]
 118:Core/Src/tim.c **** 
 535              		.loc 1 118 3 is_stmt 1 view .LVU156
 118:Core/Src/tim.c **** 
 536              		.loc 1 118 22 is_stmt 0 view .LVU157
 537 0012 0193     		str	r3, [sp, #4]
 538 0014 0293     		str	r3, [sp, #8]
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 17


 539 0016 0393     		str	r3, [sp, #12]
 540 0018 0493     		str	r3, [sp, #16]
 541 001a 0593     		str	r3, [sp, #20]
 542 001c 0693     		str	r3, [sp, #24]
 543 001e 0793     		str	r3, [sp, #28]
 123:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 544              		.loc 1 123 3 is_stmt 1 view .LVU158
 123:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 545              		.loc 1 123 18 is_stmt 0 view .LVU159
 546 0020 2A48     		ldr	r0, .L53
 547 0022 4FF08042 		mov	r2, #1073741824
 548 0026 0260     		str	r2, [r0]
 124:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 549              		.loc 1 124 3 is_stmt 1 view .LVU160
 124:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 550              		.loc 1 124 24 is_stmt 0 view .LVU161
 551 0028 4360     		str	r3, [r0, #4]
 125:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 552              		.loc 1 125 3 is_stmt 1 view .LVU162
 125:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 553              		.loc 1 125 26 is_stmt 0 view .LVU163
 554 002a 8360     		str	r3, [r0, #8]
 126:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 555              		.loc 1 126 3 is_stmt 1 view .LVU164
 126:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 556              		.loc 1 126 21 is_stmt 0 view .LVU165
 557 002c 4FF6FF72 		movw	r2, #65535
 558 0030 C260     		str	r2, [r0, #12]
 127:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 559              		.loc 1 127 3 is_stmt 1 view .LVU166
 127:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 560              		.loc 1 127 28 is_stmt 0 view .LVU167
 561 0032 0361     		str	r3, [r0, #16]
 128:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 562              		.loc 1 128 3 is_stmt 1 view .LVU168
 128:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 563              		.loc 1 128 32 is_stmt 0 view .LVU169
 564 0034 8361     		str	r3, [r0, #24]
 129:Core/Src/tim.c ****   {
 565              		.loc 1 129 3 is_stmt 1 view .LVU170
 129:Core/Src/tim.c ****   {
 566              		.loc 1 129 7 is_stmt 0 view .LVU171
 567 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 568              	.LVL27:
 129:Core/Src/tim.c ****   {
 569              		.loc 1 129 6 discriminator 1 view .LVU172
 570 003a 0028     		cmp	r0, #0
 571 003c 31D1     		bne	.L46
 572              	.L38:
 133:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 573              		.loc 1 133 3 is_stmt 1 view .LVU173
 133:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 574              		.loc 1 133 34 is_stmt 0 view .LVU174
 575 003e 4FF48053 		mov	r3, #4096
 576 0042 0A93     		str	r3, [sp, #40]
 134:Core/Src/tim.c ****   {
 577              		.loc 1 134 3 is_stmt 1 view .LVU175
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 18


 134:Core/Src/tim.c ****   {
 578              		.loc 1 134 7 is_stmt 0 view .LVU176
 579 0044 0AA9     		add	r1, sp, #40
 580 0046 2148     		ldr	r0, .L53
 581 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 582              	.LVL28:
 134:Core/Src/tim.c ****   {
 583              		.loc 1 134 6 discriminator 1 view .LVU177
 584 004c 60BB     		cbnz	r0, .L47
 585              	.L39:
 138:Core/Src/tim.c ****   {
 586              		.loc 1 138 3 is_stmt 1 view .LVU178
 138:Core/Src/tim.c ****   {
 587              		.loc 1 138 7 is_stmt 0 view .LVU179
 588 004e 1F48     		ldr	r0, .L53
 589 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 590              	.LVL29:
 138:Core/Src/tim.c ****   {
 591              		.loc 1 138 6 discriminator 1 view .LVU180
 592 0054 58BB     		cbnz	r0, .L48
 593              	.L40:
 142:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 594              		.loc 1 142 3 is_stmt 1 view .LVU181
 142:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 595              		.loc 1 142 37 is_stmt 0 view .LVU182
 596 0056 0023     		movs	r3, #0
 597 0058 0893     		str	r3, [sp, #32]
 143:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 598              		.loc 1 143 3 is_stmt 1 view .LVU183
 143:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 599              		.loc 1 143 33 is_stmt 0 view .LVU184
 600 005a 0993     		str	r3, [sp, #36]
 144:Core/Src/tim.c ****   {
 601              		.loc 1 144 3 is_stmt 1 view .LVU185
 144:Core/Src/tim.c ****   {
 602              		.loc 1 144 7 is_stmt 0 view .LVU186
 603 005c 08A9     		add	r1, sp, #32
 604 005e 1B48     		ldr	r0, .L53
 605 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 606              	.LVL30:
 144:Core/Src/tim.c ****   {
 607              		.loc 1 144 6 discriminator 1 view .LVU187
 608 0064 30BB     		cbnz	r0, .L49
 609              	.L41:
 148:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 610              		.loc 1 148 3 is_stmt 1 view .LVU188
 148:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 611              		.loc 1 148 20 is_stmt 0 view .LVU189
 612 0066 6023     		movs	r3, #96
 613 0068 0193     		str	r3, [sp, #4]
 149:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 614              		.loc 1 149 3 is_stmt 1 view .LVU190
 149:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 615              		.loc 1 149 19 is_stmt 0 view .LVU191
 616 006a 0022     		movs	r2, #0
 617 006c 0292     		str	r2, [sp, #8]
 150:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 19


 618              		.loc 1 150 3 is_stmt 1 view .LVU192
 150:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 619              		.loc 1 150 24 is_stmt 0 view .LVU193
 620 006e 0392     		str	r2, [sp, #12]
 151:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 621              		.loc 1 151 3 is_stmt 1 view .LVU194
 151:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 622              		.loc 1 151 24 is_stmt 0 view .LVU195
 623 0070 0592     		str	r2, [sp, #20]
 152:Core/Src/tim.c ****   {
 624              		.loc 1 152 3 is_stmt 1 view .LVU196
 152:Core/Src/tim.c ****   {
 625              		.loc 1 152 7 is_stmt 0 view .LVU197
 626 0072 01A9     		add	r1, sp, #4
 627 0074 1548     		ldr	r0, .L53
 628 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 629              	.LVL31:
 152:Core/Src/tim.c ****   {
 630              		.loc 1 152 6 discriminator 1 view .LVU198
 631 007a F0B9     		cbnz	r0, .L50
 632              	.L42:
 156:Core/Src/tim.c ****   {
 633              		.loc 1 156 3 is_stmt 1 view .LVU199
 156:Core/Src/tim.c ****   {
 634              		.loc 1 156 7 is_stmt 0 view .LVU200
 635 007c 0422     		movs	r2, #4
 636 007e 0DEB0201 		add	r1, sp, r2
 637 0082 1248     		ldr	r0, .L53
 638 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 639              	.LVL32:
 156:Core/Src/tim.c ****   {
 640              		.loc 1 156 6 discriminator 1 view .LVU201
 641 0088 D0B9     		cbnz	r0, .L51
 642              	.L43:
 160:Core/Src/tim.c ****   {
 643              		.loc 1 160 3 is_stmt 1 view .LVU202
 160:Core/Src/tim.c ****   {
 644              		.loc 1 160 7 is_stmt 0 view .LVU203
 645 008a 0822     		movs	r2, #8
 646 008c 01A9     		add	r1, sp, #4
 647 008e 0F48     		ldr	r0, .L53
 648 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 649              	.LVL33:
 160:Core/Src/tim.c ****   {
 650              		.loc 1 160 6 discriminator 1 view .LVU204
 651 0094 B8B9     		cbnz	r0, .L52
 652              	.L44:
 167:Core/Src/tim.c **** 
 653              		.loc 1 167 3 is_stmt 1 view .LVU205
 654 0096 0D48     		ldr	r0, .L53
 655 0098 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 656              	.LVL34:
 169:Core/Src/tim.c **** 
 657              		.loc 1 169 1 is_stmt 0 view .LVU206
 658 009c 0FB0     		add	sp, sp, #60
 659              	.LCFI13:
 660              		.cfi_remember_state
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 20


 661              		.cfi_def_cfa_offset 4
 662              		@ sp needed
 663 009e 5DF804FB 		ldr	pc, [sp], #4
 664              	.L46:
 665              	.LCFI14:
 666              		.cfi_restore_state
 131:Core/Src/tim.c ****   }
 667              		.loc 1 131 5 is_stmt 1 view .LVU207
 668 00a2 FFF7FEFF 		bl	Error_Handler
 669              	.LVL35:
 670 00a6 CAE7     		b	.L38
 671              	.L47:
 136:Core/Src/tim.c ****   }
 672              		.loc 1 136 5 view .LVU208
 673 00a8 FFF7FEFF 		bl	Error_Handler
 674              	.LVL36:
 675 00ac CFE7     		b	.L39
 676              	.L48:
 140:Core/Src/tim.c ****   }
 677              		.loc 1 140 5 view .LVU209
 678 00ae FFF7FEFF 		bl	Error_Handler
 679              	.LVL37:
 680 00b2 D0E7     		b	.L40
 681              	.L49:
 146:Core/Src/tim.c ****   }
 682              		.loc 1 146 5 view .LVU210
 683 00b4 FFF7FEFF 		bl	Error_Handler
 684              	.LVL38:
 685 00b8 D5E7     		b	.L41
 686              	.L50:
 154:Core/Src/tim.c ****   }
 687              		.loc 1 154 5 view .LVU211
 688 00ba FFF7FEFF 		bl	Error_Handler
 689              	.LVL39:
 690 00be DDE7     		b	.L42
 691              	.L51:
 158:Core/Src/tim.c ****   }
 692              		.loc 1 158 5 view .LVU212
 693 00c0 FFF7FEFF 		bl	Error_Handler
 694              	.LVL40:
 695 00c4 E1E7     		b	.L43
 696              	.L52:
 162:Core/Src/tim.c ****   }
 697              		.loc 1 162 5 view .LVU213
 698 00c6 FFF7FEFF 		bl	Error_Handler
 699              	.LVL41:
 700 00ca E4E7     		b	.L44
 701              	.L54:
 702              		.align	2
 703              	.L53:
 704 00cc 00000000 		.word	htim2
 705              		.cfi_endproc
 706              	.LFE66:
 708              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 709              		.align	1
 710              		.global	HAL_TIM_Base_MspDeInit
 711              		.syntax unified
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 21


 712              		.thumb
 713              		.thumb_func
 715              	HAL_TIM_Base_MspDeInit:
 716              	.LVL42:
 717              	.LFB69:
 244:Core/Src/tim.c **** 
 245:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 246:Core/Src/tim.c **** {
 718              		.loc 1 246 1 view -0
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 0
 721              		@ frame_needed = 0, uses_anonymous_args = 0
 722              		@ link register save eliminated.
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 723              		.loc 1 248 3 view .LVU215
 724              		.loc 1 248 20 is_stmt 0 view .LVU216
 725 0000 0368     		ldr	r3, [r0]
 726              		.loc 1 248 5 view .LVU217
 727 0002 0A4A     		ldr	r2, .L60
 728 0004 9342     		cmp	r3, r2
 729 0006 03D0     		beq	.L58
 249:Core/Src/tim.c ****   {
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 251:Core/Src/tim.c **** 
 252:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 253:Core/Src/tim.c ****     /* Peripheral clock disable */
 254:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 255:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 258:Core/Src/tim.c ****   }
 259:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 730              		.loc 1 259 8 is_stmt 1 view .LVU218
 731              		.loc 1 259 10 is_stmt 0 view .LVU219
 732 0008 B3F1804F 		cmp	r3, #1073741824
 733 000c 07D0     		beq	.L59
 734              	.L55:
 260:Core/Src/tim.c ****   {
 261:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 262:Core/Src/tim.c **** 
 263:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 264:Core/Src/tim.c ****     /* Peripheral clock disable */
 265:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 266:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 269:Core/Src/tim.c ****   }
 270:Core/Src/tim.c **** }
 735              		.loc 1 270 1 view .LVU220
 736 000e 7047     		bx	lr
 737              	.L58:
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 738              		.loc 1 254 5 is_stmt 1 view .LVU221
 739 0010 02F56442 		add	r2, r2, #58368
 740 0014 9369     		ldr	r3, [r2, #24]
 741 0016 23F40063 		bic	r3, r3, #2048
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 22


 742 001a 9361     		str	r3, [r2, #24]
 743 001c 7047     		bx	lr
 744              	.L59:
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 745              		.loc 1 265 5 view .LVU222
 746 001e 044A     		ldr	r2, .L60+4
 747 0020 D369     		ldr	r3, [r2, #28]
 748 0022 23F00103 		bic	r3, r3, #1
 749 0026 D361     		str	r3, [r2, #28]
 750              		.loc 1 270 1 is_stmt 0 view .LVU223
 751 0028 F1E7     		b	.L55
 752              	.L61:
 753 002a 00BF     		.align	2
 754              	.L60:
 755 002c 002C0140 		.word	1073818624
 756 0030 00100240 		.word	1073876992
 757              		.cfi_endproc
 758              	.LFE69:
 760              		.global	htim2
 761              		.section	.bss.htim2,"aw",%nobits
 762              		.align	2
 765              	htim2:
 766 0000 00000000 		.space	72
 766      00000000 
 766      00000000 
 766      00000000 
 766      00000000 
 767              		.global	htim1
 768              		.section	.bss.htim1,"aw",%nobits
 769              		.align	2
 772              	htim1:
 773 0000 00000000 		.space	72
 773      00000000 
 773      00000000 
 773      00000000 
 773      00000000 
 774              		.text
 775              	.Letext0:
 776              		.file 2 "/Users/luftaquila/rtworks/toolchain/outputs/arm-none-eabi-13.2.0/arm-none-eabi/include/ma
 777              		.file 3 "/Users/luftaquila/rtworks/toolchain/outputs/arm-none-eabi-13.2.0/arm-none-eabi/include/sy
 778              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 779              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 780              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 781              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 782              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 783              		.file 9 "Core/Inc/tim.h"
 784              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 785              		.file 11 "Core/Inc/main.h"
 786              		.file 12 "<built-in>"
ARM GAS  /var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:19     .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:25     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:98     .text.HAL_TIM_Base_MspInit:00000044 $d
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:104    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:110    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:232    .text.HAL_TIM_MspPostInit:00000078 $d
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:239    .text.MX_TIM1_Init:00000000 $t
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:245    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:499    .text.MX_TIM1_Init:00000104 $d
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:772    .bss.htim1:00000000 htim1
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:505    .text.MX_TIM2_Init:00000000 $t
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:511    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:704    .text.MX_TIM2_Init:000000cc $d
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:765    .bss.htim2:00000000 htim2
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:709    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:715    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:755    .text.HAL_TIM_Base_MspDeInit:0000002c $d
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:762    .bss.htim2:00000000 $d
/var/folders/td/83895s255bq6rlxfmrv9fnww0000gn/T//ccsHLT3h.s:769    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
