{
    "design": {
        "design_info": {
            "boundary_crc": "0x3B89D0AD33C01BD5",
            "device": "xc7z010clg400-1",
            "gen_directory": "../../../../mode0v3.gen/sources_1/bd/mode0",
            "name": "mode0",
            "rev_ctrl_bd_flag": "RevCtrlBdOff",
            "synth_flow_mode": "Hierarchical",
            "tool_version": "2020.2",
            "validated": "true"
        },
        "design_tree": {
            "reg_bank_0": "",
            "vecAddNoOverflow_2": "",
            "processing_system7_0": "",
            "proc_sys_reset_0": "",
            "ps7_0_axi_periph": {
                "xbar": "",
                "s00_couplers": {
                    "auto_pc": ""
                },
                "m00_couplers": {},
                "m01_couplers": {},
                "m02_couplers": {}
            },
            "watchdog_0": "",
            "dac_0": "",
            "adc_0": "",
            "clock": {
                "clkDivider_0": "",
                "clk_0": ""
            },
            "Ichannel": {
                "stream16ToVec_0": "",
                "LPF_I_In": {
                    "vecShiftR_0": "",
                    "vecSubNoOverflow_0": "",
                    "vecAddNoOverflow_0": ""
                },
                "Imult": {
                    "mult_gen_0": "",
                    "xlslice_0": ""
                },
                "LPF_I_Out": {
                    "vecShiftR_3": "",
                    "vecAddNoOverflow_4": "",
                    "vecSubNoOverflow_4": ""
                },
                "c_shift_ram_0": "",
                "IdownSample": "",
                "vecSubNoOverflow_2": ""
            },
            "Qchannel": {
                "stream16ToVec_1": "",
                "LPF_Q_In": {
                    "vecShiftR_1": "",
                    "vecSubNoOverflow_1": "",
                    "vecAddNoOverflow_1": ""
                },
                "Qmult": {
                    "mult_gen_1": "",
                    "xlslice_1": ""
                },
                "LPF_Q_Out": {
                    "vecShiftR_4": "",
                    "vecAddNoOverflow_5": "",
                    "vecSubNoOverflow_5": ""
                },
                "QdownSample": "",
                "c_shift_ram_1": "",
                "vecSubNoOverflow_6": ""
            },
            "HighLevel": {
                "xlconstant_1": "",
                "vecDiode_0": "",
                "LPF_High_Lvl_Out": {
                    "vecShiftR_2": "",
                    "vecSubNoOverflow_3": "",
                    "vecAddNoOverflow_3": ""
                },
                "Clipper": {
                    "vecSwitch_0": "",
                    "vecCompareGreaterEqu_0": "",
                    "vecCompareSmallerEqu_0": "",
                    "vecSwitch_1": ""
                },
                "High_Lvl_Gain": {
                    "xlslice_2": "",
                    "mult_gen_2": "",
                    "vecShiftL_1": ""
                },
                "DAC2Switch": {
                    "vecSwitch_3": "",
                    "vecToStream16_1": ""
                },
                "DAC1Switch": {
                    "vecSwitch_2": "",
                    "vecToStream16_0": ""
                }
            },
            "axi_gpio_0": "",
            "axi_interconnect_0": {
                "s00_couplers": {
                    "auto_pc": ""
                }
            },
            "axi_dma_0": "",
            "vecToStream16_0": "",
            "stream_ctrl_0": ""
        },
        "interface_ports": {
            "DDR": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
                "parameters": {
                    "AXI_ARBITRATION_SCHEME": {
                        "value": "TDM",
                        "value_src": "default"
                    },
                    "BURST_LENGTH": {
                        "value": "8",
                        "value_src": "default"
                    },
                    "CAN_DEBUG": {
                        "value": "false",
                        "value_src": "default"
                    },
                    "CAS_LATENCY": {
                        "value": "11",
                        "value_src": "default"
                    },
                    "CAS_WRITE_LATENCY": {
                        "value": "11",
                        "value_src": "default"
                    },
                    "CS_ENABLED": {
                        "value": "true",
                        "value_src": "default"
                    },
                    "DATA_MASK_ENABLED": {
                        "value": "true",
                        "value_src": "default"
                    },
                    "DATA_WIDTH": {
                        "value": "8",
                        "value_src": "default"
                    },
                    "MEMORY_TYPE": {
                        "value": "COMPONENTS",
                        "value_src": "default"
                    },
                    "MEM_ADDR_MAP": {
                        "value": "ROW_COLUMN_BANK",
                        "value_src": "default"
                    },
                    "SLOT": {
                        "value": "Single",
                        "value_src": "default"
                    },
                    "TIMEPERIOD_PS": {
                        "value": "1250",
                        "value_src": "default"
                    }
                }
            },
            "FIXED_IO": {
                "mode": "Master",
                "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
                "parameters": {
                    "CAN_DEBUG": {
                        "value": "false",
                        "value_src": "default"
                    }
                }
            }
        },
        "ports": {
            "adc_clk_n_i": {
                "direction": "I"
            },
            "adc_clk_p_i": {
                "direction": "I"
            },
            "adc_data_1_i": {
                "direction": "I",
                "left": "13",
                "right": "0"
            },
            "adc_data_2_i": {
                "direction": "I",
                "left": "13",
                "right": "0"
            },
            "adc_cdcs_o": {
                "direction": "O"
            },
            "dac_clk_o": {
                "direction": "O"
            },
            "dac_data_o": {
                "direction": "O",
                "left": "13",
                "right": "0"
            },
            "dac_rst_o": {
                "direction": "O"
            },
            "dac_sel_o": {
                "direction": "O"
            },
            "dac_wrt_o": {
                "direction": "O"
            },
            "exp_n_io": {
                "direction": "O",
                "left": "7",
                "right": "0"
            },
            "led_o": {
                "direction": "O",
                "left": "7",
                "right": "0"
            }
        },
        "components": {
            "reg_bank_0": {
                "vlnv": "DSPsandbox:FPGA-Notes-for-Scientist:reg_bank:1.0",
                "xci_name": "mode0_reg_bank_0_0",
                "xci_path": "ip/mode0_reg_bank_0_0/mode0_reg_bank_0_0.xci",
                "inst_hier_path": "reg_bank_0",
                "parameters": {
                    "port_width_reg_out_00": {
                        "value": "1"
                    },
                    "port_width_reg_out_01": {
                        "value": "5"
                    },
                    "port_width_reg_out_02": {
                        "value": "5"
                    },
                    "port_width_reg_out_05": {
                        "value": "10"
                    },
                    "port_width_reg_out_07": {
                        "value": "5"
                    },
                    "port_width_reg_out_10": {
                        "value": "1"
                    },
                    "port_width_reg_out_11": {
                        "value": "1"
                    },
                    "port_width_reg_out_12": {
                        "value": "5"
                    },
                    "port_width_reg_out_13": {
                        "value": "5"
                    },
                    "port_width_reg_out_14": {
                        "value": "8"
                    },
                    "port_width_reg_out_15": {
                        "value": "8"
                    },
                    "reg_in_enabled": {
                        "value": "4"
                    },
                    "reg_out_enabled": {
                        "value": "16"
                    }
                }
            },
            "vecAddNoOverflow_2": {
                "vlnv": "xilinx.com:module_ref:vecAddNoOverflow:1.0",
                "xci_name": "mode0_vecAddNoOverflow_2_1",
                "xci_path": "ip/mode0_vecAddNoOverflow_2_1/mode0_vecAddNoOverflow_2_1.xci",
                "inst_hier_path": "vecAddNoOverflow_2",
                "reference_info": {
                    "ref_type": "hdl",
                    "ref_name": "vecAddNoOverflow",
                    "boundary_crc": "0x0"
                },
                "ports": {
                    "clk": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_RESET": {
                                "value": "reset",
                                "value_src": "constant"
                            }
                        }
                    },
                    "reset": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "dataIn0": {
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                    },
                    "dataIn1": {
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                    },
                    "dataOut": {
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                    }
                }
            },
            "processing_system7_0": {
                "vlnv": "xilinx.com:ip:processing_system7:5.5",
                "xci_name": "mode0_processing_system7_0_0",
                "xci_path": "ip/mode0_processing_system7_0_0/mode0_processing_system7_0_0.xci",
                "inst_hier_path": "processing_system7_0",
                "parameters": {
                    "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                        "value": "666.666687"
                    },
                    "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                        "value": "10.158730"
                    },
                    "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                        "value": "125.000000"
                    },
                    "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                        "value": "50.000000"
                    },
                    "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                        "value": "200.000000"
                    },
                    "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                        "value": "100.000000"
                    },
                    "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                        "value": "200.000000"
                    },
                    "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                        "value": "100.000000"
                    },
                    "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_CLK0_FREQ": {
                        "value": "50000000"
                    },
                    "PCW_CLK1_FREQ": {
                        "value": "10000000"
                    },
                    "PCW_CLK2_FREQ": {
                        "value": "10000000"
                    },
                    "PCW_CLK3_FREQ": {
                        "value": "10000000"
                    },
                    "PCW_DDR_RAM_HIGHADDR": {
                        "value": "0x1FFFFFFF"
                    },
                    "PCW_ENET0_ENET0_IO": {
                        "value": "MIO 16 .. 27"
                    },
                    "PCW_ENET0_GRP_MDIO_ENABLE": {
                        "value": "1"
                    },
                    "PCW_ENET0_GRP_MDIO_IO": {
                        "value": "MIO 52 .. 53"
                    },
                    "PCW_ENET0_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_ENET0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                        "value": "1000 Mbps"
                    },
                    "PCW_ENET0_RESET_ENABLE": {
                        "value": "0"
                    },
                    "PCW_ENET_RESET_ENABLE": {
                        "value": "1"
                    },
                    "PCW_ENET_RESET_SELECT": {
                        "value": "Share reset pin"
                    },
                    "PCW_EN_CLK1_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_CLK2_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_CLK3_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_GPIO": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_SPI0": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_SPI1": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_TTC0": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_UART0": {
                        "value": "0"
                    },
                    "PCW_EN_ENET0": {
                        "value": "1"
                    },
                    "PCW_EN_GPIO": {
                        "value": "1"
                    },
                    "PCW_EN_I2C0": {
                        "value": "0"
                    },
                    "PCW_EN_QSPI": {
                        "value": "0"
                    },
                    "PCW_EN_RST1_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_RST2_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_RST3_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_SDIO0": {
                        "value": "1"
                    },
                    "PCW_EN_SPI0": {
                        "value": "0"
                    },
                    "PCW_EN_SPI1": {
                        "value": "0"
                    },
                    "PCW_EN_TTC0": {
                        "value": "0"
                    },
                    "PCW_EN_UART0": {
                        "value": "1"
                    },
                    "PCW_EN_UART1": {
                        "value": "0"
                    },
                    "PCW_EN_USB0": {
                        "value": "1"
                    },
                    "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                        "value": "50"
                    },
                    "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                        "value": "50"
                    },
                    "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                        "value": "50"
                    },
                    "PCW_FPGA_FCLK0_ENABLE": {
                        "value": "1"
                    },
                    "PCW_GPIO_EMIO_GPIO_ENABLE": {
                        "value": "0"
                    },
                    "PCW_GPIO_MIO_GPIO_ENABLE": {
                        "value": "1"
                    },
                    "PCW_GPIO_MIO_GPIO_IO": {
                        "value": "MIO"
                    },
                    "PCW_I2C0_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_I2C_RESET_ENABLE": {
                        "value": "1"
                    },
                    "PCW_MIO_0_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_0_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_0_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_10_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_10_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_10_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_11_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_11_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_11_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_12_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_12_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_12_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_13_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_13_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_13_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_14_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_14_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_14_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_15_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_15_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_15_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_16_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_16_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_16_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_17_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_17_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_17_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_18_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_18_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_18_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_19_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_19_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_19_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_1_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_1_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_1_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_20_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_20_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_20_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_21_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_21_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_21_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_22_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_22_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_22_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_23_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_23_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_23_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_24_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_24_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_24_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_25_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_25_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_25_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_26_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_26_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_26_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_27_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_27_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_27_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_28_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_28_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_28_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_29_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_29_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_29_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_2_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_2_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_30_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_30_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_30_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_31_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_31_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_31_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_32_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_32_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_32_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_33_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_33_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_33_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_34_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_34_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_34_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_35_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_35_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_35_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_36_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_36_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_36_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_37_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_37_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_37_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_38_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_38_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_38_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_39_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_39_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_39_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_3_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_3_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_40_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_40_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_40_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_41_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_41_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_41_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_42_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_42_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_42_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_43_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_43_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_43_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_44_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_44_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_44_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_45_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_45_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_45_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_46_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_46_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_46_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_47_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_47_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_47_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_48_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_48_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_48_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_49_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_49_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_49_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_4_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_4_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_50_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_50_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_50_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_51_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_51_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_51_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_52_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_52_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_52_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_53_IOTYPE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_MIO_53_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_53_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_5_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_5_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_6_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_6_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_7_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_7_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_8_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_8_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_9_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_9_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_9_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_TREE_PERIPHERALS": {
                        "value": "GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#GPIO#GPIO#Enet 0#Enet 0"
                    },
                    "PCW_MIO_TREE_SIGNALS": {
                        "value": "gpio[0]#gpio[1]#gpio[2]#gpio[3]#gpio[4]#gpio[5]#gpio[6]#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
                    },
                    "PCW_NAND_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_NOR_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_PRESET_BANK1_VOLTAGE": {
                        "value": "LVCMOS 2.5V"
                    },
                    "PCW_QSPI_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_QSPI_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_SD0_GRP_CD_ENABLE": {
                        "value": "1"
                    },
                    "PCW_SD0_GRP_CD_IO": {
                        "value": "MIO 46"
                    },
                    "PCW_SD0_GRP_POW_ENABLE": {
                        "value": "0"
                    },
                    "PCW_SD0_GRP_WP_ENABLE": {
                        "value": "1"
                    },
                    "PCW_SD0_GRP_WP_IO": {
                        "value": "MIO 47"
                    },
                    "PCW_SD0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_SD0_SD0_IO": {
                        "value": "MIO 40 .. 45"
                    },
                    "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                        "value": "100"
                    },
                    "PCW_SDIO_PERIPHERAL_VALID": {
                        "value": "1"
                    },
                    "PCW_SPI0_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_SPI1_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_SPI_PERIPHERAL_VALID": {
                        "value": "0"
                    },
                    "PCW_TTC0_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_UART0_GRP_FULL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_UART0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_UART0_UART0_IO": {
                        "value": "MIO 14 .. 15"
                    },
                    "PCW_UART1_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_UART_PERIPHERAL_FREQMHZ": {
                        "value": "100"
                    },
                    "PCW_UART_PERIPHERAL_VALID": {
                        "value": "1"
                    },
                    "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                        "value": "533.333374"
                    },
                    "PCW_UIPARAM_DDR_BUS_WIDTH": {
                        "value": "16 Bit"
                    },
                    "PCW_UIPARAM_DDR_ECC": {
                        "value": "Disabled"
                    },
                    "PCW_UIPARAM_DDR_PARTNO": {
                        "value": "MT41J256M16 RE-125"
                    },
                    "PCW_USB0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_USB0_RESET_ENABLE": {
                        "value": "1"
                    },
                    "PCW_USB0_RESET_IO": {
                        "value": "MIO 48"
                    },
                    "PCW_USB0_USB0_IO": {
                        "value": "MIO 28 .. 39"
                    },
                    "PCW_USB_RESET_ENABLE": {
                        "value": "1"
                    },
                    "PCW_USB_RESET_SELECT": {
                        "value": "Share reset pin"
                    },
                    "PCW_USE_FABRIC_INTERRUPT": {
                        "value": "0"
                    },
                    "PCW_USE_M_AXI_GP1": {
                        "value": "0"
                    },
                    "PCW_USE_S_AXI_HP0": {
                        "value": "1"
                    },
                    "PCW_USE_S_AXI_HP1": {
                        "value": "0"
                    }
                },
                "addressing": {
                    "address_spaces": {
                        "Data": {
                            "range": "4G",
                            "width": "32",
                            "local_memory_map": {
                                "name": "Data",
                                "description": "Address Space Segments",
                                "address_blocks": {
                                    "address_block": {
                                        "name": "segment1",
                                        "display_name": "segment1",
                                        "base_address": "0x00000000",
                                        "range": "256K",
                                        "width": "18",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment2",
                                        "display_name": "segment2",
                                        "base_address": "0x00040000",
                                        "range": "256K",
                                        "width": "19",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment3",
                                        "display_name": "segment3",
                                        "base_address": "0x00080000",
                                        "range": "512K",
                                        "width": "20",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment4",
                                        "display_name": "segment4",
                                        "base_address": "0x00100000",
                                        "range": "1023M",
                                        "width": "30",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "M_AXI_GP0",
                                        "display_name": "M_AXI_GP0",
                                        "base_address": "0x40000000",
                                        "range": "1G",
                                        "width": "31",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "M_AXI_GP1",
                                        "display_name": "M_AXI_GP1",
                                        "base_address": "0x80000000",
                                        "range": "1G",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "IO_Peripheral_Registers",
                                        "display_name": "IO Peripheral Registers",
                                        "base_address": "0xE0000000",
                                        "range": "3M",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "SMC_Memories",
                                        "display_name": "SMC Memories",
                                        "base_address": "0xE1000000",
                                        "range": "80M",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "SLCR_Registers",
                                        "display_name": "SLCR Registers",
                                        "base_address": "0xF8000000",
                                        "range": "3K",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "PS_System_Registers",
                                        "display_name": "PS System Registers",
                                        "base_address": "0xF8001000",
                                        "range": "8252K",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "CPU_Private_Registers",
                                        "display_name": "CPU Private Registers",
                                        "base_address": "0xF8900000",
                                        "range": "6156K",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment5",
                                        "display_name": "segment5",
                                        "base_address": "0xFC000000",
                                        "range": "32M",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment6",
                                        "display_name": "segment6",
                                        "base_address": "0xFFFC0000",
                                        "range": "256K",
                                        "width": "32",
                                        "usage": "register"
                                    }
                                }
                            }
                        }
                    }
                },
                "interface_ports": {
                    "M_AXI_GP0": {
                        "mode": "Master",
                        "address_space_ref": "Data",
                        "base_address": {
                            "minimum": "0x40000000",
                            "maximum": "0x7FFFFFFF",
                            "width": "32"
                        }
                    },
                    "S_AXI_HP0": {
                        "mode": "Slave",
                        "memory_map_ref": "S_AXI_HP0"
                    }
                }
            },
            "proc_sys_reset_0": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "mode0_proc_sys_reset_0_0",
                "xci_path": "ip/mode0_proc_sys_reset_0_0/mode0_proc_sys_reset_0_0.xci",
                "inst_hier_path": "proc_sys_reset_0"
            },
            "ps7_0_axi_periph": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip/mode0_ps7_0_axi_periph_0/mode0_ps7_0_axi_periph_0.xci",
                "inst_hier_path": "ps7_0_axi_periph",
                "xci_name": "mode0_ps7_0_axi_periph_0",
                "parameters": {
                    "NUM_MI": {
                        "value": "3"
                    }
                },
                "interface_ports": {
                    "S00_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M00_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M01_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M02_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    }
                },
                "ports": {
                    "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_RESET": {
                                "value": "ARESETN"
                            }
                        }
                    },
                    "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "S00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "S00_ARESETN"
                            }
                        }
                    },
                    "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M00_ARESETN"
                            }
                        }
                    },
                    "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M01_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M01_ARESETN"
                            }
                        }
                    },
                    "M01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M02_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M02_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M02_ARESETN"
                            }
                        }
                    },
                    "M02_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    }
                },
                "components": {
                    "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "xci_name": "mode0_xbar_0",
                        "xci_path": "ip/mode0_xbar_0/mode0_xbar_0.xci",
                        "inst_hier_path": "ps7_0_axi_periph/xbar",
                        "parameters": {
                            "NUM_MI": {
                                "value": "3"
                            },
                            "NUM_SI": {
                                "value": "1"
                            },
                            "STRATEGY": {
                                "value": "0"
                            }
                        },
                        "interface_ports": {
                            "S00_AXI": {
                                "mode": "Slave",
                                "bridges": [
                                    "M00_AXI",
                                    "M01_AXI",
                                    "M02_AXI"
                                ]
                            }
                        }
                    },
                    "s00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "components": {
                            "auto_pc": {
                                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                                "xci_name": "mode0_auto_pc_0",
                                "xci_path": "ip/mode0_auto_pc_0/mode0_auto_pc_0.xci",
                                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                                "parameters": {
                                    "MI_PROTOCOL": {
                                        "value": "AXI4LITE"
                                    },
                                    "SI_PROTOCOL": {
                                        "value": "AXI3"
                                    }
                                },
                                "interface_ports": {
                                    "S_AXI": {
                                        "mode": "Slave",
                                        "bridges": [
                                            "M_AXI"
                                        ]
                                    }
                                }
                            }
                        },
                        "interface_nets": {
                            "auto_pc_to_s00_couplers": {
                                "interface_ports": [
                                    "M_AXI",
                                    "auto_pc/M_AXI"
                                ]
                            },
                            "s00_couplers_to_auto_pc": {
                                "interface_ports": [
                                    "S_AXI",
                                    "auto_pc/S_AXI"
                                ]
                            }
                        },
                        "nets": {
                            "S_ACLK_1": {
                                "ports": [
                                    "S_ACLK",
                                    "auto_pc/aclk"
                                ]
                            },
                            "S_ARESETN_1": {
                                "ports": [
                                    "S_ARESETN",
                                    "auto_pc/aresetn"
                                ]
                            }
                        }
                    },
                    "m00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m00_couplers_to_m00_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m01_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m01_couplers_to_m01_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m02_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m02_couplers_to_m02_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    }
                },
                "interface_nets": {
                    "m02_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M02_AXI",
                            "m02_couplers/M_AXI"
                        ]
                    },
                    "xbar_to_m02_couplers": {
                        "interface_ports": [
                            "xbar/M02_AXI",
                            "m02_couplers/S_AXI"
                        ]
                    },
                    "xbar_to_m00_couplers": {
                        "interface_ports": [
                            "xbar/M00_AXI",
                            "m00_couplers/S_AXI"
                        ]
                    },
                    "m00_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M00_AXI",
                            "m00_couplers/M_AXI"
                        ]
                    },
                    "xbar_to_m01_couplers": {
                        "interface_ports": [
                            "xbar/M01_AXI",
                            "m01_couplers/S_AXI"
                        ]
                    },
                    "s00_couplers_to_xbar": {
                        "interface_ports": [
                            "s00_couplers/M_AXI",
                            "xbar/S00_AXI"
                        ]
                    },
                    "m01_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M01_AXI",
                            "m01_couplers/M_AXI"
                        ]
                    },
                    "ps7_0_axi_periph_to_s00_couplers": {
                        "interface_ports": [
                            "S00_AXI",
                            "s00_couplers/S_AXI"
                        ]
                    }
                },
                "nets": {
                    "ps7_0_axi_periph_ACLK_net": {
                        "ports": [
                            "ACLK",
                            "xbar/aclk",
                            "s00_couplers/S_ACLK",
                            "s00_couplers/M_ACLK",
                            "m00_couplers/M_ACLK",
                            "m01_couplers/M_ACLK",
                            "m02_couplers/M_ACLK",
                            "m00_couplers/S_ACLK",
                            "m01_couplers/S_ACLK",
                            "m02_couplers/S_ACLK"
                        ]
                    },
                    "ps7_0_axi_periph_ARESETN_net": {
                        "ports": [
                            "ARESETN",
                            "xbar/aresetn",
                            "s00_couplers/S_ARESETN",
                            "s00_couplers/M_ARESETN",
                            "m00_couplers/M_ARESETN",
                            "m01_couplers/M_ARESETN",
                            "m02_couplers/M_ARESETN",
                            "m00_couplers/S_ARESETN",
                            "m01_couplers/S_ARESETN",
                            "m02_couplers/S_ARESETN"
                        ]
                    }
                }
            },
            "watchdog_0": {
                "vlnv": "xilinx.com:module_ref:watchdog:1.0",
                "xci_name": "mode0_watchdog_0_2",
                "xci_path": "ip/mode0_watchdog_0_2/mode0_watchdog_0_2.xci",
                "inst_hier_path": "watchdog_0",
                "reference_info": {
                    "ref_type": "hdl",
                    "ref_name": "watchdog",
                    "boundary_crc": "0x0"
                },
                "ports": {
                    "clk": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_RESET": {
                                "value": "resetn",
                                "value_src": "constant"
                            },
                            "FREQ_HZ": {
                                "value": "125000000",
                                "value_src": "const_prop"
                            },
                            "PHASE": {
                                "value": "0.0",
                                "value_src": "const_prop"
                            },
                            "CLK_DOMAIN": {
                                "value": "mode0_clk_0_0_clk_125",
                                "value_src": "default_prop"
                            }
                        }
                    },
                    "resetn": {
                        "type": "rst",
                        "direction": "I",
                        "parameters": {
                            "POLARITY": {
                                "value": "ACTIVE_LOW",
                                "value_src": "constant"
                            }
                        }
                    },
                    "watchdog_o": {
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                    }
                }
            },
            "dac_0": {
                "vlnv": "DSPsandbox:FPGA-Notes-for-Scientist:dac:1.0",
                "xci_name": "mode0_dac_0_0",
                "xci_path": "ip/mode0_dac_0_0/mode0_dac_0_0.xci",
                "inst_hier_path": "dac_0"
            },
            "adc_0": {
                "vlnv": "DSPsandbox:FPGA-Notes-for-Scientists:adc:1.0",
                "xci_name": "mode0_adc_0_0",
                "xci_path": "ip/mode0_adc_0_0/mode0_adc_0_0.xci",
                "inst_hier_path": "adc_0"
            },
            "clock": {
                "ports": {
                    "clk_125": {
                        "type": "clk",
                        "direction": "O"
                    },
                    "reset": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "divide2": {
                        "direction": "I",
                        "left": "4",
                        "right": "0"
                    },
                    "clk_o": {
                        "direction": "O"
                    },
                    "adc_cdcs_o": {
                        "direction": "O"
                    },
                    "adc_clk_n_i": {
                        "direction": "I"
                    },
                    "adc_clk_p_i": {
                        "direction": "I"
                    },
                    "clk_250": {
                        "type": "clk",
                        "direction": "O"
                    },
                    "clk_250_m45": {
                        "type": "clk",
                        "direction": "O"
                    },
                    "locked": {
                        "direction": "O"
                    }
                },
                "components": {
                    "clkDivider_0": {
                        "vlnv": "xilinx.com:module_ref:clkDivider:1.0",
                        "xci_name": "mode0_clkDivider_0_0",
                        "xci_path": "ip/mode0_clkDivider_0_0/mode0_clkDivider_0_0.xci",
                        "inst_hier_path": "clock/clkDivider_0",
                        "reference_info": {
                            "ref_type": "hdl",
                            "ref_name": "clkDivider",
                            "boundary_crc": "0x0"
                        },
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_RESET": {
                                        "value": "reset",
                                        "value_src": "constant"
                                    },
                                    "FREQ_HZ": {
                                        "value": "125000000",
                                        "value_src": "const_prop"
                                    },
                                    "PHASE": {
                                        "value": "0.0",
                                        "value_src": "const_prop"
                                    },
                                    "CLK_DOMAIN": {
                                        "value": "mode0_clk_0_0_clk_125",
                                        "value_src": "default_prop"
                                    }
                                }
                            },
                            "reset": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "divide2": {
                                "direction": "I",
                                "left": "4",
                                "right": "0"
                            },
                            "clk_o": {
                                "direction": "O"
                            }
                        }
                    },
                    "clk_0": {
                        "vlnv": "DSPsandbox:FPGA-Notes-for-Scientists:clk:1.0",
                        "xci_name": "mode0_clk_0_0",
                        "xci_path": "ip/mode0_clk_0_0/mode0_clk_0_0.xci",
                        "inst_hier_path": "clock/clk_0"
                    }
                },
                "nets": {
                    "clk_0_clk_125": {
                        "ports": [
                            "clk_0/clk_125",
                            "clk_125",
                            "clkDivider_0/clk"
                        ]
                    },
                    "reg_bank_0_regOut00": {
                        "ports": [
                            "reset",
                            "clkDivider_0/reset"
                        ]
                    },
                    "reg_bank_0_regOut02": {
                        "ports": [
                            "divide2",
                            "clkDivider_0/divide2"
                        ]
                    },
                    "clkDivider_0_clk_o": {
                        "ports": [
                            "clkDivider_0/clk_o",
                            "clk_o"
                        ]
                    },
                    "clk_0_adc_cdcs_o": {
                        "ports": [
                            "clk_0/adc_cdcs_o",
                            "adc_cdcs_o"
                        ]
                    },
                    "adc_clk_n_i_1": {
                        "ports": [
                            "adc_clk_n_i",
                            "clk_0/adc_clk_n_i"
                        ]
                    },
                    "adc_clk_p_i_1": {
                        "ports": [
                            "adc_clk_p_i",
                            "clk_0/adc_clk_p_i"
                        ]
                    },
                    "clk_0_clk_250": {
                        "ports": [
                            "clk_0/clk_250",
                            "clk_250"
                        ]
                    },
                    "clk_0_clk_250_m45": {
                        "ports": [
                            "clk_0/clk_250_m45",
                            "clk_250_m45"
                        ]
                    },
                    "clk_0_locked": {
                        "ports": [
                            "clk_0/locked",
                            "locked"
                        ]
                    }
                }
            },
            "Ichannel": {
                "interface_ports": {
                    "data_i": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                    }
                },
                "ports": {
                    "clk": {
                        "type": "clk",
                        "direction": "I"
                    },
                    "A": {
                        "type": "data",
                        "direction": "I",
                        "left": "9",
                        "right": "0"
                    },
                    "CLK1": {
                        "type": "clk",
                        "direction": "I"
                    },
                    "reset": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "dataShiftR": {
                        "direction": "I",
                        "left": "4",
                        "right": "0"
                    },
                    "B": {
                        "type": "data",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                    },
                    "Dout": {
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                    },
                    "dataShiftR1": {
                        "direction": "I",
                        "left": "4",
                        "right": "0"
                    },
                    "dataOut": {
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                    }
                },
                "components": {
                    "stream16ToVec_0": {
                        "vlnv": "xilinx.com:module_ref:stream16ToVec:1.0",
                        "xci_name": "mode0_stream16ToVec_0_0",
                        "xci_path": "ip/mode0_stream16ToVec_0_0/mode0_stream16ToVec_0_0.xci",
                        "inst_hier_path": "Ichannel/stream16ToVec_0",
                        "reference_info": {
                            "ref_type": "hdl",
                            "ref_name": "stream16ToVec",
                            "boundary_crc": "0x0"
                        },
                        "interface_ports": {
                            "data_i": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                                "parameters": {
                                    "TDATA_NUM_BYTES": {
                                        "value": "2",
                                        "value_src": "constant"
                                    },
                                    "TDEST_WIDTH": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "TID_WIDTH": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "TUSER_WIDTH": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "HAS_TREADY": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "HAS_TSTRB": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "HAS_TKEEP": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "HAS_TLAST": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "FREQ_HZ": {
                                        "value": "125000000",
                                        "value_src": "const_prop"
                                    },
                                    "PHASE": {
                                        "value": "0.0",
                                        "value_src": "const_prop"
                                    },
                                    "CLK_DOMAIN": {
                                        "value": "mode0_clk_0_0_clk_125",
                                        "value_src": "default_prop"
                                    },
                                    "LAYERED_METADATA": {
                                        "value": "undef",
                                        "value_src": "const_prop"
                                    }
                                },
                                "port_maps": {
                                    "TDATA": {
                                        "physical_name": "data_i_tdata",
                                        "direction": "I",
                                        "left": "15",
                                        "right": "0"
                                    },
                                    "TVALID": {
                                        "physical_name": "data_i_tvalid",
                                        "direction": "I"
                                    }
                                }
                            }
                        },
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "data_i",
                                        "value_src": "constant"
                                    },
                                    "FREQ_HZ": {
                                        "value": "125000000",
                                        "value_src": "const_prop"
                                    },
                                    "PHASE": {
                                        "value": "0.0",
                                        "value_src": "const_prop"
                                    },
                                    "CLK_DOMAIN": {
                                        "value": "mode0_clk_0_0_clk_125",
                                        "value_src": "default_prop"
                                    }
                                }
                            },
                            "data": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        }
                    },
                    "LPF_I_In": {
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "dataShiftR": {
                                "direction": "I",
                                "left": "4",
                                "right": "0"
                            },
                            "reset": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "dataIn0": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataOut": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        },
                        "components": {
                            "vecShiftR_0": {
                                "vlnv": "xilinx.com:module_ref:vecShiftR:1.0",
                                "xci_name": "mode0_vecShiftR_0_1",
                                "xci_path": "ip/mode0_vecShiftR_0_1/mode0_vecShiftR_0_1.xci",
                                "inst_hier_path": "Ichannel/LPF_I_In/vecShiftR_0",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecShiftR",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "FREQ_HZ": {
                                                "value": "125000000",
                                                "value_src": "const_prop"
                                            },
                                            "PHASE": {
                                                "value": "0.0",
                                                "value_src": "const_prop"
                                            },
                                            "CLK_DOMAIN": {
                                                "value": "mode0_clk_0_0_clk_125",
                                                "value_src": "default_prop"
                                            }
                                        }
                                    },
                                    "dataIn": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataShiftR": {
                                        "direction": "I",
                                        "left": "4",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecSubNoOverflow_0": {
                                "vlnv": "xilinx.com:module_ref:vecSubNoOverflow:1.0",
                                "xci_name": "mode0_vecSubNoOverflow_0_0",
                                "xci_path": "ip/mode0_vecSubNoOverflow_0_0/mode0_vecSubNoOverflow_0_0.xci",
                                "inst_hier_path": "Ichannel/LPF_I_In/vecSubNoOverflow_0",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecSubNoOverflow",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "ASSOCIATED_RESET": {
                                                "value": "reset",
                                                "value_src": "constant"
                                            },
                                            "FREQ_HZ": {
                                                "value": "125000000",
                                                "value_src": "const_prop"
                                            },
                                            "PHASE": {
                                                "value": "0.0",
                                                "value_src": "const_prop"
                                            },
                                            "CLK_DOMAIN": {
                                                "value": "mode0_clk_0_0_clk_125",
                                                "value_src": "default_prop"
                                            }
                                        }
                                    },
                                    "reset": {
                                        "type": "rst",
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecAddNoOverflow_0": {
                                "vlnv": "xilinx.com:module_ref:vecAddNoOverflow:1.0",
                                "xci_name": "mode0_vecAddNoOverflow_0_0",
                                "xci_path": "ip/mode0_vecAddNoOverflow_0_0/mode0_vecAddNoOverflow_0_0.xci",
                                "inst_hier_path": "Ichannel/LPF_I_In/vecAddNoOverflow_0",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecAddNoOverflow",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "ASSOCIATED_RESET": {
                                                "value": "reset",
                                                "value_src": "constant"
                                            },
                                            "FREQ_HZ": {
                                                "value": "125000000",
                                                "value_src": "const_prop"
                                            },
                                            "PHASE": {
                                                "value": "0.0",
                                                "value_src": "const_prop"
                                            },
                                            "CLK_DOMAIN": {
                                                "value": "mode0_clk_0_0_clk_125",
                                                "value_src": "default_prop"
                                            }
                                        }
                                    },
                                    "reset": {
                                        "type": "rst",
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            }
                        },
                        "nets": {
                            "vecSubNoOverflow_0_dataOut": {
                                "ports": [
                                    "vecSubNoOverflow_0/dataOut",
                                    "vecShiftR_0/dataIn"
                                ]
                            },
                            "vecShiftR_0_dataOut": {
                                "ports": [
                                    "vecShiftR_0/dataOut",
                                    "vecAddNoOverflow_0/dataIn0"
                                ]
                            },
                            "clk_0_clk_125": {
                                "ports": [
                                    "clk",
                                    "vecSubNoOverflow_0/clk",
                                    "vecAddNoOverflow_0/clk",
                                    "vecShiftR_0/clk"
                                ]
                            },
                            "reg_bank_0_regOut01": {
                                "ports": [
                                    "dataShiftR",
                                    "vecShiftR_0/dataShiftR"
                                ]
                            },
                            "reg_bank_0_regOut00": {
                                "ports": [
                                    "reset",
                                    "vecAddNoOverflow_0/reset",
                                    "vecSubNoOverflow_0/reset"
                                ]
                            },
                            "adc_data1": {
                                "ports": [
                                    "dataIn0",
                                    "vecSubNoOverflow_0/dataIn0"
                                ]
                            },
                            "vecAddNoOverflow_0_dataOut": {
                                "ports": [
                                    "vecAddNoOverflow_0/dataOut",
                                    "dataOut",
                                    "vecAddNoOverflow_0/dataIn1",
                                    "vecSubNoOverflow_0/dataIn1"
                                ]
                            }
                        }
                    },
                    "Imult": {
                        "ports": {
                            "CLK": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "A": {
                                "type": "data",
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "B": {
                                "type": "data",
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "SCLR": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "Dout": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        },
                        "components": {
                            "mult_gen_0": {
                                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                                "xci_name": "mode0_mult_gen_0_5",
                                "xci_path": "ip/mode0_mult_gen_0_5/mode0_mult_gen_0_5.xci",
                                "inst_hier_path": "Ichannel/Imult/mult_gen_0",
                                "parameters": {
                                    "OutputWidthHigh": {
                                        "value": "63"
                                    },
                                    "PortAWidth": {
                                        "value": "32"
                                    },
                                    "PortBWidth": {
                                        "value": "32"
                                    },
                                    "SyncClear": {
                                        "value": "true"
                                    },
                                    "Use_Custom_Output_Width": {
                                        "value": "true"
                                    }
                                }
                            },
                            "xlslice_0": {
                                "vlnv": "xilinx.com:ip:xlslice:1.0",
                                "xci_name": "mode0_xlslice_0_3",
                                "xci_path": "ip/mode0_xlslice_0_3/mode0_xlslice_0_3.xci",
                                "inst_hier_path": "Ichannel/Imult/xlslice_0",
                                "parameters": {
                                    "DIN_FROM": {
                                        "value": "63"
                                    },
                                    "DIN_TO": {
                                        "value": "32"
                                    },
                                    "DIN_WIDTH": {
                                        "value": "64"
                                    },
                                    "DOUT_WIDTH": {
                                        "value": "32"
                                    }
                                }
                            }
                        },
                        "nets": {
                            "mult_gen_0_P": {
                                "ports": [
                                    "mult_gen_0/P",
                                    "xlslice_0/Din"
                                ]
                            },
                            "clkDivider_0_clk_o": {
                                "ports": [
                                    "CLK",
                                    "mult_gen_0/CLK"
                                ]
                            },
                            "Notch1_dataOut": {
                                "ports": [
                                    "A",
                                    "mult_gen_0/A"
                                ]
                            },
                            "reg_bank_0_regOut03": {
                                "ports": [
                                    "B",
                                    "mult_gen_0/B"
                                ]
                            },
                            "reg_bank_0_regOut00": {
                                "ports": [
                                    "SCLR",
                                    "mult_gen_0/SCLR"
                                ]
                            },
                            "Imult1_Dout": {
                                "ports": [
                                    "xlslice_0/Dout",
                                    "Dout"
                                ]
                            }
                        }
                    },
                    "LPF_I_Out": {
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "dataShiftR": {
                                "direction": "I",
                                "left": "4",
                                "right": "0"
                            },
                            "reset": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "dataOut": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            },
                            "dataIn0": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            }
                        },
                        "components": {
                            "vecShiftR_3": {
                                "vlnv": "xilinx.com:module_ref:vecShiftR:1.0",
                                "xci_name": "mode0_vecShiftR_3_0",
                                "xci_path": "ip/mode0_vecShiftR_3_0/mode0_vecShiftR_3_0.xci",
                                "inst_hier_path": "Ichannel/LPF_I_Out/vecShiftR_3",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecShiftR",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I"
                                    },
                                    "dataIn": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataShiftR": {
                                        "direction": "I",
                                        "left": "4",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecAddNoOverflow_4": {
                                "vlnv": "xilinx.com:module_ref:vecAddNoOverflow:1.0",
                                "xci_name": "mode0_vecAddNoOverflow_4_0",
                                "xci_path": "ip/mode0_vecAddNoOverflow_4_0/mode0_vecAddNoOverflow_4_0.xci",
                                "inst_hier_path": "Ichannel/LPF_I_Out/vecAddNoOverflow_4",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecAddNoOverflow",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "ASSOCIATED_RESET": {
                                                "value": "reset",
                                                "value_src": "constant"
                                            }
                                        }
                                    },
                                    "reset": {
                                        "type": "rst",
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecSubNoOverflow_4": {
                                "vlnv": "xilinx.com:module_ref:vecSubNoOverflow:1.0",
                                "xci_name": "mode0_vecSubNoOverflow_4_0",
                                "xci_path": "ip/mode0_vecSubNoOverflow_4_0/mode0_vecSubNoOverflow_4_0.xci",
                                "inst_hier_path": "Ichannel/LPF_I_Out/vecSubNoOverflow_4",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecSubNoOverflow",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "ASSOCIATED_RESET": {
                                                "value": "reset",
                                                "value_src": "constant"
                                            }
                                        }
                                    },
                                    "reset": {
                                        "type": "rst",
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            }
                        },
                        "nets": {
                            "vecSubNoOverflow_4_dataOut": {
                                "ports": [
                                    "vecSubNoOverflow_4/dataOut",
                                    "vecShiftR_3/dataIn"
                                ]
                            },
                            "vecShiftR_3_dataOut": {
                                "ports": [
                                    "vecShiftR_3/dataOut",
                                    "vecAddNoOverflow_4/dataIn0"
                                ]
                            },
                            "clkDivider_0_clk_o": {
                                "ports": [
                                    "clk",
                                    "vecSubNoOverflow_4/clk",
                                    "vecAddNoOverflow_4/clk",
                                    "vecShiftR_3/clk"
                                ]
                            },
                            "reg_bank_0_regOut13": {
                                "ports": [
                                    "dataShiftR",
                                    "vecShiftR_3/dataShiftR"
                                ]
                            },
                            "reg_bank_0_regOut00": {
                                "ports": [
                                    "reset",
                                    "vecSubNoOverflow_4/reset",
                                    "vecAddNoOverflow_4/reset"
                                ]
                            },
                            "Ichannel_dataOut": {
                                "ports": [
                                    "vecAddNoOverflow_4/dataOut",
                                    "dataOut",
                                    "vecSubNoOverflow_4/dataIn1",
                                    "vecAddNoOverflow_4/dataIn1"
                                ]
                            },
                            "downSample_0_dataOut": {
                                "ports": [
                                    "dataIn0",
                                    "vecSubNoOverflow_4/dataIn0"
                                ]
                            }
                        }
                    },
                    "c_shift_ram_0": {
                        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                        "xci_name": "mode0_c_shift_ram_0_1",
                        "xci_path": "ip/mode0_c_shift_ram_0_1/mode0_c_shift_ram_0_1.xci",
                        "inst_hier_path": "Ichannel/c_shift_ram_0",
                        "parameters": {
                            "AsyncInitVal": {
                                "value": "00000000000000000000000000000000"
                            },
                            "DefaultData": {
                                "value": "00000000000000000000000000000000"
                            },
                            "Depth": {
                                "value": "1024"
                            },
                            "SCLR": {
                                "value": "true"
                            },
                            "ShiftRegType": {
                                "value": "Variable_Length_Lossless"
                            },
                            "Width": {
                                "value": "32"
                            }
                        }
                    },
                    "IdownSample": {
                        "vlnv": "xilinx.com:module_ref:downSample:1.0",
                        "xci_name": "mode0_downSample_0_0",
                        "xci_path": "ip/mode0_downSample_0_0/mode0_downSample_0_0.xci",
                        "inst_hier_path": "Ichannel/IdownSample",
                        "reference_info": {
                            "ref_type": "hdl",
                            "ref_name": "downSample",
                            "boundary_crc": "0x0"
                        },
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_RESET": {
                                        "value": "reset",
                                        "value_src": "constant"
                                    }
                                }
                            },
                            "reset": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "dataIn": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataOut": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        }
                    },
                    "vecSubNoOverflow_2": {
                        "vlnv": "xilinx.com:module_ref:vecSubNoOverflow:1.0",
                        "xci_name": "mode0_vecSubNoOverflow_2_1",
                        "xci_path": "ip/mode0_vecSubNoOverflow_2_1/mode0_vecSubNoOverflow_2_1.xci",
                        "inst_hier_path": "Ichannel/vecSubNoOverflow_2",
                        "reference_info": {
                            "ref_type": "hdl",
                            "ref_name": "vecSubNoOverflow",
                            "boundary_crc": "0x0"
                        },
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_RESET": {
                                        "value": "reset",
                                        "value_src": "constant"
                                    }
                                }
                            },
                            "reset": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "dataIn0": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataIn1": {
                                "direction": "I",
                                "left": "31",
                                "right": "0",
                                "parameters": {
                                    "LAYERED_METADATA": {
                                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 32}",
                                        "value_src": "ip_prop"
                                    }
                                }
                            },
                            "dataOut": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        }
                    }
                },
                "interface_nets": {
                    "adc_0_adc_data_1": {
                        "interface_ports": [
                            "data_i",
                            "stream16ToVec_0/data_i"
                        ]
                    }
                },
                "nets": {
                    "adc_data1": {
                        "ports": [
                            "stream16ToVec_0/data",
                            "LPF_I_In/dataIn0"
                        ]
                    },
                    "clk_0_clk_125": {
                        "ports": [
                            "clk",
                            "LPF_I_In/clk",
                            "stream16ToVec_0/clk"
                        ]
                    },
                    "reg_bank_0_regOut05": {
                        "ports": [
                            "A",
                            "c_shift_ram_0/A"
                        ]
                    },
                    "clkDivider_0_clk_o": {
                        "ports": [
                            "CLK1",
                            "Imult/CLK",
                            "LPF_I_Out/clk",
                            "IdownSample/clk",
                            "c_shift_ram_0/CLK",
                            "vecSubNoOverflow_2/clk"
                        ]
                    },
                    "reg_bank_0_regOut00": {
                        "ports": [
                            "reset",
                            "LPF_I_In/reset",
                            "Imult/SCLR",
                            "LPF_I_Out/reset",
                            "IdownSample/reset",
                            "c_shift_ram_0/SCLR",
                            "vecSubNoOverflow_2/reset"
                        ]
                    },
                    "reg_bank_0_regOut01": {
                        "ports": [
                            "dataShiftR",
                            "LPF_I_In/dataShiftR"
                        ]
                    },
                    "reg_bank_0_regOut03": {
                        "ports": [
                            "B",
                            "Imult/B"
                        ]
                    },
                    "Imult1_Dout": {
                        "ports": [
                            "Imult/Dout",
                            "Dout"
                        ]
                    },
                    "reg_bank_0_regOut13": {
                        "ports": [
                            "dataShiftR1",
                            "LPF_I_Out/dataShiftR"
                        ]
                    },
                    "Ichannel_dataOut": {
                        "ports": [
                            "LPF_I_Out/dataOut",
                            "dataOut"
                        ]
                    },
                    "IdownSample_dataOut": {
                        "ports": [
                            "IdownSample/dataOut",
                            "c_shift_ram_0/D",
                            "LPF_I_Out/dataIn0",
                            "vecSubNoOverflow_2/dataIn0"
                        ]
                    },
                    "LPF_I_In_dataOut": {
                        "ports": [
                            "LPF_I_In/dataOut",
                            "IdownSample/dataIn"
                        ]
                    },
                    "c_shift_ram_0_Q": {
                        "ports": [
                            "c_shift_ram_0/Q",
                            "vecSubNoOverflow_2/dataIn1"
                        ]
                    },
                    "A_1": {
                        "ports": [
                            "vecSubNoOverflow_2/dataOut",
                            "Imult/A"
                        ]
                    }
                }
            },
            "Qchannel": {
                "interface_ports": {
                    "data_i": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                    }
                },
                "ports": {
                    "clk": {
                        "type": "clk",
                        "direction": "I"
                    },
                    "CLK1": {
                        "type": "clk",
                        "direction": "I"
                    },
                    "reset": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "A": {
                        "type": "data",
                        "direction": "I",
                        "left": "9",
                        "right": "0"
                    },
                    "dataShiftR": {
                        "direction": "I",
                        "left": "4",
                        "right": "0"
                    },
                    "B": {
                        "type": "data",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                    },
                    "Dout": {
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                    },
                    "dataShiftR1": {
                        "direction": "I",
                        "left": "4",
                        "right": "0"
                    },
                    "dataOut": {
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                    }
                },
                "components": {
                    "stream16ToVec_1": {
                        "vlnv": "xilinx.com:module_ref:stream16ToVec:1.0",
                        "xci_name": "mode0_stream16ToVec_1_0",
                        "xci_path": "ip/mode0_stream16ToVec_1_0/mode0_stream16ToVec_1_0.xci",
                        "inst_hier_path": "Qchannel/stream16ToVec_1",
                        "reference_info": {
                            "ref_type": "hdl",
                            "ref_name": "stream16ToVec",
                            "boundary_crc": "0x0"
                        },
                        "interface_ports": {
                            "data_i": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                                "parameters": {
                                    "TDATA_NUM_BYTES": {
                                        "value": "2",
                                        "value_src": "constant"
                                    },
                                    "TDEST_WIDTH": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "TID_WIDTH": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "TUSER_WIDTH": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "HAS_TREADY": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "HAS_TSTRB": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "HAS_TKEEP": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "HAS_TLAST": {
                                        "value": "0",
                                        "value_src": "constant"
                                    },
                                    "FREQ_HZ": {
                                        "value": "125000000",
                                        "value_src": "const_prop"
                                    },
                                    "PHASE": {
                                        "value": "0.0",
                                        "value_src": "const_prop"
                                    },
                                    "CLK_DOMAIN": {
                                        "value": "mode0_clk_0_0_clk_125",
                                        "value_src": "default_prop"
                                    },
                                    "LAYERED_METADATA": {
                                        "value": "undef",
                                        "value_src": "const_prop"
                                    }
                                },
                                "port_maps": {
                                    "TDATA": {
                                        "physical_name": "data_i_tdata",
                                        "direction": "I",
                                        "left": "15",
                                        "right": "0"
                                    },
                                    "TVALID": {
                                        "physical_name": "data_i_tvalid",
                                        "direction": "I"
                                    }
                                }
                            }
                        },
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "data_i",
                                        "value_src": "constant"
                                    },
                                    "FREQ_HZ": {
                                        "value": "125000000",
                                        "value_src": "const_prop"
                                    },
                                    "PHASE": {
                                        "value": "0.0",
                                        "value_src": "const_prop"
                                    },
                                    "CLK_DOMAIN": {
                                        "value": "mode0_clk_0_0_clk_125",
                                        "value_src": "default_prop"
                                    }
                                }
                            },
                            "data": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        }
                    },
                    "LPF_Q_In": {
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "dataShiftR": {
                                "direction": "I",
                                "left": "4",
                                "right": "0"
                            },
                            "reset": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "dataIn0": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataOut": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        },
                        "components": {
                            "vecShiftR_1": {
                                "vlnv": "xilinx.com:module_ref:vecShiftR:1.0",
                                "xci_name": "mode0_vecShiftR_1_0",
                                "xci_path": "ip/mode0_vecShiftR_1_0/mode0_vecShiftR_1_0.xci",
                                "inst_hier_path": "Qchannel/LPF_Q_In/vecShiftR_1",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecShiftR",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "FREQ_HZ": {
                                                "value": "125000000",
                                                "value_src": "const_prop"
                                            },
                                            "PHASE": {
                                                "value": "0.0",
                                                "value_src": "const_prop"
                                            },
                                            "CLK_DOMAIN": {
                                                "value": "mode0_clk_0_0_clk_125",
                                                "value_src": "default_prop"
                                            }
                                        }
                                    },
                                    "dataIn": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataShiftR": {
                                        "direction": "I",
                                        "left": "4",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecSubNoOverflow_1": {
                                "vlnv": "xilinx.com:module_ref:vecSubNoOverflow:1.0",
                                "xci_name": "mode0_vecSubNoOverflow_1_0",
                                "xci_path": "ip/mode0_vecSubNoOverflow_1_0/mode0_vecSubNoOverflow_1_0.xci",
                                "inst_hier_path": "Qchannel/LPF_Q_In/vecSubNoOverflow_1",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecSubNoOverflow",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "ASSOCIATED_RESET": {
                                                "value": "reset",
                                                "value_src": "constant"
                                            },
                                            "FREQ_HZ": {
                                                "value": "125000000",
                                                "value_src": "const_prop"
                                            },
                                            "PHASE": {
                                                "value": "0.0",
                                                "value_src": "const_prop"
                                            },
                                            "CLK_DOMAIN": {
                                                "value": "mode0_clk_0_0_clk_125",
                                                "value_src": "default_prop"
                                            }
                                        }
                                    },
                                    "reset": {
                                        "type": "rst",
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecAddNoOverflow_1": {
                                "vlnv": "xilinx.com:module_ref:vecAddNoOverflow:1.0",
                                "xci_name": "mode0_vecAddNoOverflow_1_0",
                                "xci_path": "ip/mode0_vecAddNoOverflow_1_0/mode0_vecAddNoOverflow_1_0.xci",
                                "inst_hier_path": "Qchannel/LPF_Q_In/vecAddNoOverflow_1",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecAddNoOverflow",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "ASSOCIATED_RESET": {
                                                "value": "reset",
                                                "value_src": "constant"
                                            },
                                            "FREQ_HZ": {
                                                "value": "125000000",
                                                "value_src": "const_prop"
                                            },
                                            "PHASE": {
                                                "value": "0.0",
                                                "value_src": "const_prop"
                                            },
                                            "CLK_DOMAIN": {
                                                "value": "mode0_clk_0_0_clk_125",
                                                "value_src": "default_prop"
                                            }
                                        }
                                    },
                                    "reset": {
                                        "type": "rst",
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            }
                        },
                        "nets": {
                            "vecSubNoOverflow_1_dataOut": {
                                "ports": [
                                    "vecSubNoOverflow_1/dataOut",
                                    "vecShiftR_1/dataIn"
                                ]
                            },
                            "vecShiftR_1_dataOut": {
                                "ports": [
                                    "vecShiftR_1/dataOut",
                                    "vecAddNoOverflow_1/dataIn0"
                                ]
                            },
                            "clk_0_clk_125": {
                                "ports": [
                                    "clk",
                                    "vecSubNoOverflow_1/clk",
                                    "vecAddNoOverflow_1/clk",
                                    "vecShiftR_1/clk"
                                ]
                            },
                            "reg_bank_0_regOut01": {
                                "ports": [
                                    "dataShiftR",
                                    "vecShiftR_1/dataShiftR"
                                ]
                            },
                            "reg_bank_0_regOut00": {
                                "ports": [
                                    "reset",
                                    "vecAddNoOverflow_1/reset",
                                    "vecSubNoOverflow_1/reset"
                                ]
                            },
                            "adc_data": {
                                "ports": [
                                    "dataIn0",
                                    "vecSubNoOverflow_1/dataIn0"
                                ]
                            },
                            "vecAddNoOverflow_1_dataOut": {
                                "ports": [
                                    "vecAddNoOverflow_1/dataOut",
                                    "dataOut",
                                    "vecAddNoOverflow_1/dataIn1",
                                    "vecSubNoOverflow_1/dataIn1"
                                ]
                            }
                        }
                    },
                    "Qmult": {
                        "ports": {
                            "CLK": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "A": {
                                "type": "data",
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "B": {
                                "type": "data",
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "SCLR": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "Dout": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        },
                        "components": {
                            "mult_gen_1": {
                                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                                "xci_name": "mode0_mult_gen_1_0",
                                "xci_path": "ip/mode0_mult_gen_1_0/mode0_mult_gen_1_0.xci",
                                "inst_hier_path": "Qchannel/Qmult/mult_gen_1",
                                "parameters": {
                                    "OutputWidthHigh": {
                                        "value": "63"
                                    },
                                    "PortAWidth": {
                                        "value": "32"
                                    },
                                    "PortBWidth": {
                                        "value": "32"
                                    },
                                    "SyncClear": {
                                        "value": "true"
                                    },
                                    "Use_Custom_Output_Width": {
                                        "value": "true"
                                    }
                                }
                            },
                            "xlslice_1": {
                                "vlnv": "xilinx.com:ip:xlslice:1.0",
                                "xci_name": "mode0_xlslice_1_0",
                                "xci_path": "ip/mode0_xlslice_1_0/mode0_xlslice_1_0.xci",
                                "inst_hier_path": "Qchannel/Qmult/xlslice_1",
                                "parameters": {
                                    "DIN_FROM": {
                                        "value": "63"
                                    },
                                    "DIN_TO": {
                                        "value": "32"
                                    },
                                    "DIN_WIDTH": {
                                        "value": "64"
                                    },
                                    "DOUT_WIDTH": {
                                        "value": "32"
                                    }
                                }
                            }
                        },
                        "nets": {
                            "mult_gen_1_P": {
                                "ports": [
                                    "mult_gen_1/P",
                                    "xlslice_1/Din"
                                ]
                            },
                            "clkDivider_0_clk_o": {
                                "ports": [
                                    "CLK",
                                    "mult_gen_1/CLK"
                                ]
                            },
                            "Notch2_dataOut": {
                                "ports": [
                                    "A",
                                    "mult_gen_1/A"
                                ]
                            },
                            "reg_bank_0_regOut04": {
                                "ports": [
                                    "B",
                                    "mult_gen_1/B"
                                ]
                            },
                            "reg_bank_0_regOut00": {
                                "ports": [
                                    "SCLR",
                                    "mult_gen_1/SCLR"
                                ]
                            },
                            "Qmult1_Dout": {
                                "ports": [
                                    "xlslice_1/Dout",
                                    "Dout"
                                ]
                            }
                        }
                    },
                    "LPF_Q_Out": {
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "dataShiftR": {
                                "direction": "I",
                                "left": "4",
                                "right": "0"
                            },
                            "reset": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "dataOut": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            },
                            "dataIn0": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            }
                        },
                        "components": {
                            "vecShiftR_4": {
                                "vlnv": "xilinx.com:module_ref:vecShiftR:1.0",
                                "xci_name": "mode0_vecShiftR_4_0",
                                "xci_path": "ip/mode0_vecShiftR_4_0/mode0_vecShiftR_4_0.xci",
                                "inst_hier_path": "Qchannel/LPF_Q_Out/vecShiftR_4",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecShiftR",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I"
                                    },
                                    "dataIn": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataShiftR": {
                                        "direction": "I",
                                        "left": "4",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecAddNoOverflow_5": {
                                "vlnv": "xilinx.com:module_ref:vecAddNoOverflow:1.0",
                                "xci_name": "mode0_vecAddNoOverflow_5_0",
                                "xci_path": "ip/mode0_vecAddNoOverflow_5_0/mode0_vecAddNoOverflow_5_0.xci",
                                "inst_hier_path": "Qchannel/LPF_Q_Out/vecAddNoOverflow_5",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecAddNoOverflow",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "ASSOCIATED_RESET": {
                                                "value": "reset",
                                                "value_src": "constant"
                                            }
                                        }
                                    },
                                    "reset": {
                                        "type": "rst",
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecSubNoOverflow_5": {
                                "vlnv": "xilinx.com:module_ref:vecSubNoOverflow:1.0",
                                "xci_name": "mode0_vecSubNoOverflow_5_0",
                                "xci_path": "ip/mode0_vecSubNoOverflow_5_0/mode0_vecSubNoOverflow_5_0.xci",
                                "inst_hier_path": "Qchannel/LPF_Q_Out/vecSubNoOverflow_5",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecSubNoOverflow",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "ASSOCIATED_RESET": {
                                                "value": "reset",
                                                "value_src": "constant"
                                            }
                                        }
                                    },
                                    "reset": {
                                        "type": "rst",
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            }
                        },
                        "nets": {
                            "vecSubNoOverflow_5_dataOut": {
                                "ports": [
                                    "vecSubNoOverflow_5/dataOut",
                                    "vecShiftR_4/dataIn"
                                ]
                            },
                            "vecShiftR_4_dataOut": {
                                "ports": [
                                    "vecShiftR_4/dataOut",
                                    "vecAddNoOverflow_5/dataIn0"
                                ]
                            },
                            "clkDivider_0_clk_o": {
                                "ports": [
                                    "clk",
                                    "vecSubNoOverflow_5/clk",
                                    "vecAddNoOverflow_5/clk",
                                    "vecShiftR_4/clk"
                                ]
                            },
                            "reg_bank_0_regOut13": {
                                "ports": [
                                    "dataShiftR",
                                    "vecShiftR_4/dataShiftR"
                                ]
                            },
                            "reg_bank_0_regOut00": {
                                "ports": [
                                    "reset",
                                    "vecSubNoOverflow_5/reset",
                                    "vecAddNoOverflow_5/reset"
                                ]
                            },
                            "Qchannel_dataOut": {
                                "ports": [
                                    "vecAddNoOverflow_5/dataOut",
                                    "dataOut",
                                    "vecSubNoOverflow_5/dataIn1",
                                    "vecAddNoOverflow_5/dataIn1"
                                ]
                            },
                            "downSample_1_dataOut": {
                                "ports": [
                                    "dataIn0",
                                    "vecSubNoOverflow_5/dataIn0"
                                ]
                            }
                        }
                    },
                    "QdownSample": {
                        "vlnv": "xilinx.com:module_ref:downSample:1.0",
                        "xci_name": "mode0_downSample_0_1",
                        "xci_path": "ip/mode0_downSample_0_1/mode0_downSample_0_1.xci",
                        "inst_hier_path": "Qchannel/QdownSample",
                        "reference_info": {
                            "ref_type": "hdl",
                            "ref_name": "downSample",
                            "boundary_crc": "0x0"
                        },
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_RESET": {
                                        "value": "reset",
                                        "value_src": "constant"
                                    }
                                }
                            },
                            "reset": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "dataIn": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataOut": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        }
                    },
                    "c_shift_ram_1": {
                        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                        "xci_name": "mode0_c_shift_ram_0_2",
                        "xci_path": "ip/mode0_c_shift_ram_0_2/mode0_c_shift_ram_0_2.xci",
                        "inst_hier_path": "Qchannel/c_shift_ram_1",
                        "parameters": {
                            "AsyncInitVal": {
                                "value": "00000000000000000000000000000000"
                            },
                            "DefaultData": {
                                "value": "00000000000000000000000000000000"
                            },
                            "Depth": {
                                "value": "1024"
                            },
                            "SCLR": {
                                "value": "true"
                            },
                            "ShiftRegType": {
                                "value": "Variable_Length_Lossless"
                            },
                            "Width": {
                                "value": "32"
                            }
                        }
                    },
                    "vecSubNoOverflow_6": {
                        "vlnv": "xilinx.com:module_ref:vecSubNoOverflow:1.0",
                        "xci_name": "mode0_vecSubNoOverflow_2_2",
                        "xci_path": "ip/mode0_vecSubNoOverflow_2_2/mode0_vecSubNoOverflow_2_2.xci",
                        "inst_hier_path": "Qchannel/vecSubNoOverflow_6",
                        "reference_info": {
                            "ref_type": "hdl",
                            "ref_name": "vecSubNoOverflow",
                            "boundary_crc": "0x0"
                        },
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_RESET": {
                                        "value": "reset",
                                        "value_src": "constant"
                                    }
                                }
                            },
                            "reset": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "dataIn0": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataIn1": {
                                "direction": "I",
                                "left": "31",
                                "right": "0",
                                "parameters": {
                                    "LAYERED_METADATA": {
                                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 32}",
                                        "value_src": "ip_prop"
                                    }
                                }
                            },
                            "dataOut": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        }
                    }
                },
                "interface_nets": {
                    "adc_0_adc_data_2": {
                        "interface_ports": [
                            "data_i",
                            "stream16ToVec_1/data_i"
                        ]
                    }
                },
                "nets": {
                    "adc_data": {
                        "ports": [
                            "stream16ToVec_1/data",
                            "LPF_Q_In/dataIn0"
                        ]
                    },
                    "vecAddNoOverflow_1_dataOut": {
                        "ports": [
                            "LPF_Q_In/dataOut",
                            "QdownSample/dataIn"
                        ]
                    },
                    "downSample_1_dataOut": {
                        "ports": [
                            "QdownSample/dataOut",
                            "LPF_Q_Out/dataIn0",
                            "vecSubNoOverflow_6/dataIn0",
                            "c_shift_ram_1/D"
                        ]
                    },
                    "Notch2_dataOut": {
                        "ports": [
                            "vecSubNoOverflow_6/dataOut",
                            "Qmult/A"
                        ]
                    },
                    "clk_0_clk_125": {
                        "ports": [
                            "clk",
                            "LPF_Q_In/clk",
                            "stream16ToVec_1/clk"
                        ]
                    },
                    "clkDivider_0_clk_o": {
                        "ports": [
                            "CLK1",
                            "Qmult/CLK",
                            "LPF_Q_Out/clk",
                            "vecSubNoOverflow_6/clk",
                            "c_shift_ram_1/CLK",
                            "QdownSample/clk"
                        ]
                    },
                    "reg_bank_0_regOut00": {
                        "ports": [
                            "reset",
                            "LPF_Q_In/reset",
                            "Qmult/SCLR",
                            "LPF_Q_Out/reset",
                            "vecSubNoOverflow_6/reset",
                            "c_shift_ram_1/SCLR",
                            "QdownSample/reset"
                        ]
                    },
                    "reg_bank_0_regOut05": {
                        "ports": [
                            "A",
                            "c_shift_ram_1/A"
                        ]
                    },
                    "reg_bank_0_regOut01": {
                        "ports": [
                            "dataShiftR",
                            "LPF_Q_In/dataShiftR"
                        ]
                    },
                    "reg_bank_0_regOut04": {
                        "ports": [
                            "B",
                            "Qmult/B"
                        ]
                    },
                    "Qmult1_Dout": {
                        "ports": [
                            "Qmult/Dout",
                            "Dout"
                        ]
                    },
                    "reg_bank_0_regOut13": {
                        "ports": [
                            "dataShiftR1",
                            "LPF_Q_Out/dataShiftR"
                        ]
                    },
                    "Qchannel_dataOut": {
                        "ports": [
                            "LPF_Q_Out/dataOut",
                            "dataOut"
                        ]
                    },
                    "c_shift_ram_0_Q_1": {
                        "ports": [
                            "c_shift_ram_1/Q",
                            "vecSubNoOverflow_6/dataIn1"
                        ]
                    }
                }
            },
            "HighLevel": {
                "interface_ports": {
                    "data_o": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                    },
                    "data_o1": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                    }
                },
                "ports": {
                    "clk": {
                        "type": "clk",
                        "direction": "I"
                    },
                    "dataShiftR": {
                        "direction": "I",
                        "left": "4",
                        "right": "0"
                    },
                    "SCLR": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "dataOut": {
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                    },
                    "dataIn1": {
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                    },
                    "dataIn2": {
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                    },
                    "A": {
                        "type": "data",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                    },
                    "B": {
                        "type": "data",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                    },
                    "dataShiftL": {
                        "direction": "I",
                        "left": "4",
                        "right": "0"
                    },
                    "dataInSwitch": {
                        "direction": "I"
                    },
                    "clk1": {
                        "type": "clk",
                        "direction": "I"
                    },
                    "dataInSwitch1": {
                        "direction": "I"
                    },
                    "dataOut1": {
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                    }
                },
                "components": {
                    "xlconstant_1": {
                        "vlnv": "xilinx.com:ip:xlconstant:1.1",
                        "xci_name": "mode0_xlconstant_1_0",
                        "xci_path": "ip/mode0_xlconstant_1_0/mode0_xlconstant_1_0.xci",
                        "inst_hier_path": "HighLevel/xlconstant_1",
                        "parameters": {
                            "CONST_VAL": {
                                "value": "0"
                            },
                            "CONST_WIDTH": {
                                "value": "32"
                            }
                        }
                    },
                    "vecDiode_0": {
                        "vlnv": "xilinx.com:module_ref:vecDiode:1.0",
                        "xci_name": "mode0_vecDiode_0_0",
                        "xci_path": "ip/mode0_vecDiode_0_0/mode0_vecDiode_0_0.xci",
                        "inst_hier_path": "HighLevel/vecDiode_0",
                        "reference_info": {
                            "ref_type": "hdl",
                            "ref_name": "vecDiode",
                            "boundary_crc": "0x0"
                        },
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "dataIn": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataOut": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        }
                    },
                    "LPF_High_Lvl_Out": {
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "dataShiftR": {
                                "direction": "I",
                                "left": "4",
                                "right": "0"
                            },
                            "reset": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "dataIn0": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataOut": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        },
                        "components": {
                            "vecShiftR_2": {
                                "vlnv": "xilinx.com:module_ref:vecShiftR:1.0",
                                "xci_name": "mode0_vecShiftR_2_0",
                                "xci_path": "ip/mode0_vecShiftR_2_0/mode0_vecShiftR_2_0.xci",
                                "inst_hier_path": "HighLevel/LPF_High_Lvl_Out/vecShiftR_2",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecShiftR",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I"
                                    },
                                    "dataIn": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataShiftR": {
                                        "direction": "I",
                                        "left": "4",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecSubNoOverflow_3": {
                                "vlnv": "xilinx.com:module_ref:vecSubNoOverflow:1.0",
                                "xci_name": "mode0_vecSubNoOverflow_3_0",
                                "xci_path": "ip/mode0_vecSubNoOverflow_3_0/mode0_vecSubNoOverflow_3_0.xci",
                                "inst_hier_path": "HighLevel/LPF_High_Lvl_Out/vecSubNoOverflow_3",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecSubNoOverflow",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "ASSOCIATED_RESET": {
                                                "value": "reset",
                                                "value_src": "constant"
                                            }
                                        }
                                    },
                                    "reset": {
                                        "type": "rst",
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecAddNoOverflow_3": {
                                "vlnv": "xilinx.com:module_ref:vecAddNoOverflow:1.0",
                                "xci_name": "mode0_vecAddNoOverflow_3_0",
                                "xci_path": "ip/mode0_vecAddNoOverflow_3_0/mode0_vecAddNoOverflow_3_0.xci",
                                "inst_hier_path": "HighLevel/LPF_High_Lvl_Out/vecAddNoOverflow_3",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecAddNoOverflow",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "ASSOCIATED_RESET": {
                                                "value": "reset",
                                                "value_src": "constant"
                                            }
                                        }
                                    },
                                    "reset": {
                                        "type": "rst",
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            }
                        },
                        "nets": {
                            "vecSubNoOverflow_3_dataOut": {
                                "ports": [
                                    "vecSubNoOverflow_3/dataOut",
                                    "vecShiftR_2/dataIn"
                                ]
                            },
                            "vecShiftR_2_dataOut": {
                                "ports": [
                                    "vecShiftR_2/dataOut",
                                    "vecAddNoOverflow_3/dataIn0"
                                ]
                            },
                            "clkDivider_0_clk_o": {
                                "ports": [
                                    "clk",
                                    "vecSubNoOverflow_3/clk",
                                    "vecAddNoOverflow_3/clk",
                                    "vecShiftR_2/clk"
                                ]
                            },
                            "reg_bank_0_regOut12": {
                                "ports": [
                                    "dataShiftR",
                                    "vecShiftR_2/dataShiftR"
                                ]
                            },
                            "reg_bank_0_regOut00": {
                                "ports": [
                                    "reset",
                                    "vecAddNoOverflow_3/reset",
                                    "vecSubNoOverflow_3/reset"
                                ]
                            },
                            "vecDiode_0_dataOut": {
                                "ports": [
                                    "dataIn0",
                                    "vecSubNoOverflow_3/dataIn0"
                                ]
                            },
                            "vecAddNoOverflow_3_dataOut": {
                                "ports": [
                                    "vecAddNoOverflow_3/dataOut",
                                    "dataOut",
                                    "vecAddNoOverflow_3/dataIn1",
                                    "vecSubNoOverflow_3/dataIn1"
                                ]
                            }
                        }
                    },
                    "Clipper": {
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "dataIn0": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataIn1": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataIn2": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataOut": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        },
                        "components": {
                            "vecSwitch_0": {
                                "vlnv": "xilinx.com:module_ref:vecSwitch:1.0",
                                "xci_name": "mode0_vecSwitch_0_0",
                                "xci_path": "ip/mode0_vecSwitch_0_0/mode0_vecSwitch_0_0.xci",
                                "inst_hier_path": "HighLevel/Clipper/vecSwitch_0",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecSwitch",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I"
                                    },
                                    "dataInSwitch": {
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecCompareGreaterEqu_0": {
                                "vlnv": "xilinx.com:module_ref:vecCompareGreaterEqual:1.0",
                                "xci_name": "mode0_vecCompareGreaterEqu_0_0",
                                "xci_path": "ip/mode0_vecCompareGreaterEqu_0_0/mode0_vecCompareGreaterEqu_0_0.xci",
                                "inst_hier_path": "HighLevel/Clipper/vecCompareGreaterEqu_0",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecCompareGreaterEqual",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O"
                                    }
                                }
                            },
                            "vecCompareSmallerEqu_0": {
                                "vlnv": "xilinx.com:module_ref:vecCompareSmallerEqual:1.0",
                                "xci_name": "mode0_vecCompareSmallerEqu_0_0",
                                "xci_path": "ip/mode0_vecCompareSmallerEqu_0_0/mode0_vecCompareSmallerEqu_0_0.xci",
                                "inst_hier_path": "HighLevel/Clipper/vecCompareSmallerEqu_0",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecCompareSmallerEqual",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O"
                                    }
                                }
                            },
                            "vecSwitch_1": {
                                "vlnv": "xilinx.com:module_ref:vecSwitch:1.0",
                                "xci_name": "mode0_vecSwitch_1_0",
                                "xci_path": "ip/mode0_vecSwitch_1_0/mode0_vecSwitch_1_0.xci",
                                "inst_hier_path": "HighLevel/Clipper/vecSwitch_1",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecSwitch",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I"
                                    },
                                    "dataInSwitch": {
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            }
                        },
                        "nets": {
                            "vecCompareGreaterEqu_0_dataOut": {
                                "ports": [
                                    "vecCompareGreaterEqu_0/dataOut",
                                    "vecSwitch_0/dataInSwitch"
                                ]
                            },
                            "vecSwitch_0_dataOut": {
                                "ports": [
                                    "vecSwitch_0/dataOut",
                                    "vecSwitch_1/dataIn0",
                                    "vecCompareSmallerEqu_0/dataIn0"
                                ]
                            },
                            "vecCompareSmallerEqu_0_dataOut": {
                                "ports": [
                                    "vecCompareSmallerEqu_0/dataOut",
                                    "vecSwitch_1/dataInSwitch"
                                ]
                            },
                            "clkDivider_0_clk_o": {
                                "ports": [
                                    "clk",
                                    "vecCompareGreaterEqu_0/clk",
                                    "vecSwitch_1/clk",
                                    "vecCompareSmallerEqu_0/clk",
                                    "vecSwitch_0/clk"
                                ]
                            },
                            "Net": {
                                "ports": [
                                    "dataIn0",
                                    "vecCompareGreaterEqu_0/dataIn0",
                                    "vecSwitch_0/dataIn0"
                                ]
                            },
                            "reg_bank_0_regOut08": {
                                "ports": [
                                    "dataIn1",
                                    "vecCompareGreaterEqu_0/dataIn1",
                                    "vecSwitch_0/dataIn1"
                                ]
                            },
                            "reg_bank_0_regOut09": {
                                "ports": [
                                    "dataIn2",
                                    "vecSwitch_1/dataIn1",
                                    "vecCompareSmallerEqu_0/dataIn1"
                                ]
                            },
                            "vecSwitch_1_dataOut": {
                                "ports": [
                                    "vecSwitch_1/dataOut",
                                    "dataOut"
                                ]
                            }
                        }
                    },
                    "High_Lvl_Gain": {
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "A": {
                                "type": "data",
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "B": {
                                "type": "data",
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "SCLR": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "dataShiftL": {
                                "direction": "I",
                                "left": "4",
                                "right": "0"
                            },
                            "dataOut": {
                                "direction": "O",
                                "left": "31",
                                "right": "0"
                            }
                        },
                        "components": {
                            "xlslice_2": {
                                "vlnv": "xilinx.com:ip:xlslice:1.0",
                                "xci_name": "mode0_xlslice_0_2",
                                "xci_path": "ip/mode0_xlslice_0_2/mode0_xlslice_0_2.xci",
                                "inst_hier_path": "HighLevel/High_Lvl_Gain/xlslice_2",
                                "parameters": {
                                    "DIN_FROM": {
                                        "value": "63"
                                    },
                                    "DIN_TO": {
                                        "value": "32"
                                    },
                                    "DIN_WIDTH": {
                                        "value": "64"
                                    },
                                    "DOUT_WIDTH": {
                                        "value": "32"
                                    }
                                }
                            },
                            "mult_gen_2": {
                                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                                "xci_name": "mode0_mult_gen_0_4",
                                "xci_path": "ip/mode0_mult_gen_0_4/mode0_mult_gen_0_4.xci",
                                "inst_hier_path": "HighLevel/High_Lvl_Gain/mult_gen_2",
                                "parameters": {
                                    "OutputWidthHigh": {
                                        "value": "63"
                                    },
                                    "PortAWidth": {
                                        "value": "32"
                                    },
                                    "PortBWidth": {
                                        "value": "32"
                                    },
                                    "SyncClear": {
                                        "value": "true"
                                    },
                                    "Use_Custom_Output_Width": {
                                        "value": "true"
                                    }
                                }
                            },
                            "vecShiftL_1": {
                                "vlnv": "xilinx.com:module_ref:vecShiftL:1.0",
                                "xci_name": "mode0_vecShiftL_0_3",
                                "xci_path": "ip/mode0_vecShiftL_0_3/mode0_vecShiftL_0_3.xci",
                                "inst_hier_path": "HighLevel/High_Lvl_Gain/vecShiftL_1",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecShiftL",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I"
                                    },
                                    "dataIn": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataShiftL": {
                                        "direction": "I",
                                        "left": "4",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            }
                        },
                        "nets": {
                            "mult_gen_2_P": {
                                "ports": [
                                    "mult_gen_2/P",
                                    "xlslice_2/Din"
                                ]
                            },
                            "xlslice_2_Dout": {
                                "ports": [
                                    "xlslice_2/Dout",
                                    "vecShiftL_1/dataIn"
                                ]
                            },
                            "clkDivider_0_clk_o": {
                                "ports": [
                                    "clk",
                                    "vecShiftL_1/clk",
                                    "mult_gen_2/CLK"
                                ]
                            },
                            "vecAddNoOverflow_2_dataOut": {
                                "ports": [
                                    "A",
                                    "mult_gen_2/A"
                                ]
                            },
                            "reg_bank_0_regOut06": {
                                "ports": [
                                    "B",
                                    "mult_gen_2/B"
                                ]
                            },
                            "reg_bank_0_regOut00": {
                                "ports": [
                                    "SCLR",
                                    "mult_gen_2/SCLR"
                                ]
                            },
                            "reg_bank_0_regOut07": {
                                "ports": [
                                    "dataShiftL",
                                    "vecShiftL_1/dataShiftL"
                                ]
                            },
                            "Net": {
                                "ports": [
                                    "vecShiftL_1/dataOut",
                                    "dataOut"
                                ]
                            }
                        }
                    },
                    "DAC2Switch": {
                        "interface_ports": {
                            "data_o": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                            }
                        },
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "dataInSwitch": {
                                "direction": "I"
                            },
                            "dataIn0": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataIn1": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "clk1": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "resetn": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "components": {
                            "vecSwitch_3": {
                                "vlnv": "xilinx.com:module_ref:vecSwitch:1.0",
                                "xci_name": "mode0_vecSwitch_2_1",
                                "xci_path": "ip/mode0_vecSwitch_2_1/mode0_vecSwitch_2_1.xci",
                                "inst_hier_path": "HighLevel/DAC2Switch/vecSwitch_3",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecSwitch",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I"
                                    },
                                    "dataInSwitch": {
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecToStream16_1": {
                                "vlnv": "xilinx.com:module_ref:vecToStream16:1.0",
                                "xci_name": "mode0_vecToStream16_1_0",
                                "xci_path": "ip/mode0_vecToStream16_1_0/mode0_vecToStream16_1_0.xci",
                                "inst_hier_path": "HighLevel/DAC2Switch/vecToStream16_1",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecToStream16",
                                    "boundary_crc": "0x0"
                                },
                                "interface_ports": {
                                    "data_o": {
                                        "mode": "Master",
                                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                                        "parameters": {
                                            "TDATA_NUM_BYTES": {
                                                "value": "2",
                                                "value_src": "constant"
                                            },
                                            "TDEST_WIDTH": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "TID_WIDTH": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "TUSER_WIDTH": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "HAS_TREADY": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "HAS_TSTRB": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "HAS_TKEEP": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "HAS_TLAST": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "FREQ_HZ": {
                                                "value": "125000000",
                                                "value_src": "const_prop"
                                            },
                                            "PHASE": {
                                                "value": "0.0",
                                                "value_src": "const_prop"
                                            },
                                            "CLK_DOMAIN": {
                                                "value": "mode0_clk_0_0_clk_125",
                                                "value_src": "default_prop"
                                            }
                                        },
                                        "port_maps": {
                                            "TDATA": {
                                                "physical_name": "data_o_tdata",
                                                "direction": "O",
                                                "left": "15",
                                                "right": "0"
                                            },
                                            "TVALID": {
                                                "physical_name": "data_o_tvalid",
                                                "direction": "O"
                                            }
                                        }
                                    }
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "ASSOCIATED_BUSIF": {
                                                "value": "data_o",
                                                "value_src": "constant"
                                            },
                                            "ASSOCIATED_RESET": {
                                                "value": "resetn",
                                                "value_src": "constant"
                                            },
                                            "FREQ_HZ": {
                                                "value": "125000000",
                                                "value_src": "const_prop"
                                            },
                                            "PHASE": {
                                                "value": "0.0",
                                                "value_src": "const_prop"
                                            },
                                            "CLK_DOMAIN": {
                                                "value": "mode0_clk_0_0_clk_125",
                                                "value_src": "default_prop"
                                            }
                                        }
                                    },
                                    "resetn": {
                                        "type": "rst",
                                        "direction": "I",
                                        "parameters": {
                                            "POLARITY": {
                                                "value": "ACTIVE_LOW",
                                                "value_src": "constant"
                                            }
                                        }
                                    },
                                    "data": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            }
                        },
                        "interface_nets": {
                            "vecToStream16_1_data_o": {
                                "interface_ports": [
                                    "data_o",
                                    "vecToStream16_1/data_o"
                                ]
                            }
                        },
                        "nets": {
                            "vecSwitch_3_dataOut": {
                                "ports": [
                                    "vecSwitch_3/dataOut",
                                    "vecToStream16_1/data"
                                ]
                            },
                            "clkDivider_0_clk_o": {
                                "ports": [
                                    "clk",
                                    "vecSwitch_3/clk"
                                ]
                            },
                            "reg_bank_0_regOut11": {
                                "ports": [
                                    "dataInSwitch",
                                    "vecSwitch_3/dataInSwitch"
                                ]
                            },
                            "xlconstant_1_dout": {
                                "ports": [
                                    "dataIn0",
                                    "vecSwitch_3/dataIn0"
                                ]
                            },
                            "vecSwitch_1_dataOut": {
                                "ports": [
                                    "dataIn1",
                                    "vecSwitch_3/dataIn1"
                                ]
                            },
                            "clk_0_clk_125": {
                                "ports": [
                                    "clk1",
                                    "vecToStream16_1/clk"
                                ]
                            },
                            "reg_bank_0_regOut00": {
                                "ports": [
                                    "resetn",
                                    "vecToStream16_1/resetn"
                                ]
                            }
                        }
                    },
                    "DAC1Switch": {
                        "interface_ports": {
                            "data_o": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                            }
                        },
                        "ports": {
                            "clk": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "dataInSwitch": {
                                "direction": "I"
                            },
                            "dataIn0": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "dataIn1": {
                                "direction": "I",
                                "left": "31",
                                "right": "0"
                            },
                            "clk1": {
                                "type": "clk",
                                "direction": "I"
                            },
                            "resetn": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "components": {
                            "vecSwitch_2": {
                                "vlnv": "xilinx.com:module_ref:vecSwitch:1.0",
                                "xci_name": "mode0_vecSwitch_2_0",
                                "xci_path": "ip/mode0_vecSwitch_2_0/mode0_vecSwitch_2_0.xci",
                                "inst_hier_path": "HighLevel/DAC1Switch/vecSwitch_2",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecSwitch",
                                    "boundary_crc": "0x0"
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I"
                                    },
                                    "dataInSwitch": {
                                        "direction": "I"
                                    },
                                    "dataIn0": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataIn1": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    },
                                    "dataOut": {
                                        "direction": "O",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            },
                            "vecToStream16_0": {
                                "vlnv": "xilinx.com:module_ref:vecToStream16:1.0",
                                "xci_name": "mode0_vecToStream16_0_0",
                                "xci_path": "ip/mode0_vecToStream16_0_0/mode0_vecToStream16_0_0.xci",
                                "inst_hier_path": "HighLevel/DAC1Switch/vecToStream16_0",
                                "reference_info": {
                                    "ref_type": "hdl",
                                    "ref_name": "vecToStream16",
                                    "boundary_crc": "0x0"
                                },
                                "interface_ports": {
                                    "data_o": {
                                        "mode": "Master",
                                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                                        "parameters": {
                                            "TDATA_NUM_BYTES": {
                                                "value": "2",
                                                "value_src": "constant"
                                            },
                                            "TDEST_WIDTH": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "TID_WIDTH": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "TUSER_WIDTH": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "HAS_TREADY": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "HAS_TSTRB": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "HAS_TKEEP": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "HAS_TLAST": {
                                                "value": "0",
                                                "value_src": "constant"
                                            },
                                            "FREQ_HZ": {
                                                "value": "125000000",
                                                "value_src": "const_prop"
                                            },
                                            "PHASE": {
                                                "value": "0.0",
                                                "value_src": "const_prop"
                                            },
                                            "CLK_DOMAIN": {
                                                "value": "mode0_clk_0_0_clk_125",
                                                "value_src": "default_prop"
                                            }
                                        },
                                        "port_maps": {
                                            "TDATA": {
                                                "physical_name": "data_o_tdata",
                                                "direction": "O",
                                                "left": "15",
                                                "right": "0"
                                            },
                                            "TVALID": {
                                                "physical_name": "data_o_tvalid",
                                                "direction": "O"
                                            }
                                        }
                                    }
                                },
                                "ports": {
                                    "clk": {
                                        "type": "clk",
                                        "direction": "I",
                                        "parameters": {
                                            "ASSOCIATED_BUSIF": {
                                                "value": "data_o",
                                                "value_src": "constant"
                                            },
                                            "ASSOCIATED_RESET": {
                                                "value": "resetn",
                                                "value_src": "constant"
                                            },
                                            "FREQ_HZ": {
                                                "value": "125000000",
                                                "value_src": "const_prop"
                                            },
                                            "PHASE": {
                                                "value": "0.0",
                                                "value_src": "const_prop"
                                            },
                                            "CLK_DOMAIN": {
                                                "value": "mode0_clk_0_0_clk_125",
                                                "value_src": "default_prop"
                                            }
                                        }
                                    },
                                    "resetn": {
                                        "type": "rst",
                                        "direction": "I",
                                        "parameters": {
                                            "POLARITY": {
                                                "value": "ACTIVE_LOW",
                                                "value_src": "constant"
                                            }
                                        }
                                    },
                                    "data": {
                                        "direction": "I",
                                        "left": "31",
                                        "right": "0"
                                    }
                                }
                            }
                        },
                        "interface_nets": {
                            "vecToStream16_0_data_o": {
                                "interface_ports": [
                                    "data_o",
                                    "vecToStream16_0/data_o"
                                ]
                            }
                        },
                        "nets": {
                            "vecSwitch_2_dataOut": {
                                "ports": [
                                    "vecSwitch_2/dataOut",
                                    "vecToStream16_0/data"
                                ]
                            },
                            "clkDivider_0_clk_o": {
                                "ports": [
                                    "clk",
                                    "vecSwitch_2/clk"
                                ]
                            },
                            "reg_bank_0_regOut10": {
                                "ports": [
                                    "dataInSwitch",
                                    "vecSwitch_2/dataInSwitch"
                                ]
                            },
                            "xlconstant_1_dout": {
                                "ports": [
                                    "dataIn0",
                                    "vecSwitch_2/dataIn0"
                                ]
                            },
                            "vecSwitch_1_dataOut": {
                                "ports": [
                                    "dataIn1",
                                    "vecSwitch_2/dataIn1"
                                ]
                            },
                            "clk_0_clk_125": {
                                "ports": [
                                    "clk1",
                                    "vecToStream16_0/clk"
                                ]
                            },
                            "reg_bank_0_regOut00": {
                                "ports": [
                                    "resetn",
                                    "vecToStream16_0/resetn"
                                ]
                            }
                        }
                    }
                },
                "interface_nets": {
                    "vecToStream16_0_data_o": {
                        "interface_ports": [
                            "data_o1",
                            "DAC1Switch/data_o"
                        ]
                    },
                    "vecToStream16_1_data_o": {
                        "interface_ports": [
                            "data_o",
                            "DAC2Switch/data_o"
                        ]
                    }
                },
                "nets": {
                    "xlconstant_1_dout": {
                        "ports": [
                            "xlconstant_1/dout",
                            "DAC2Switch/dataIn0",
                            "DAC1Switch/dataIn0"
                        ]
                    },
                    "vecSwitch_1_dataOut": {
                        "ports": [
                            "Clipper/dataOut",
                            "vecDiode_0/dataIn",
                            "DAC2Switch/dataIn1",
                            "DAC1Switch/dataIn1",
                            "dataOut1"
                        ]
                    },
                    "vecDiode_0_dataOut": {
                        "ports": [
                            "vecDiode_0/dataOut",
                            "LPF_High_Lvl_Out/dataIn0"
                        ]
                    },
                    "Net": {
                        "ports": [
                            "High_Lvl_Gain/dataOut",
                            "Clipper/dataIn0"
                        ]
                    },
                    "clkDivider_0_clk_o": {
                        "ports": [
                            "clk",
                            "LPF_High_Lvl_Out/clk",
                            "High_Lvl_Gain/clk",
                            "Clipper/clk",
                            "DAC2Switch/clk",
                            "DAC1Switch/clk",
                            "vecDiode_0/clk"
                        ]
                    },
                    "reg_bank_0_regOut12": {
                        "ports": [
                            "dataShiftR",
                            "LPF_High_Lvl_Out/dataShiftR"
                        ]
                    },
                    "reg_bank_0_regOut00": {
                        "ports": [
                            "SCLR",
                            "High_Lvl_Gain/SCLR",
                            "DAC2Switch/resetn",
                            "DAC1Switch/resetn",
                            "LPF_High_Lvl_Out/reset"
                        ]
                    },
                    "vecAddNoOverflow_3_dataOut": {
                        "ports": [
                            "LPF_High_Lvl_Out/dataOut",
                            "dataOut"
                        ]
                    },
                    "reg_bank_0_regOut08": {
                        "ports": [
                            "dataIn1",
                            "Clipper/dataIn1"
                        ]
                    },
                    "reg_bank_0_regOut09": {
                        "ports": [
                            "dataIn2",
                            "Clipper/dataIn2"
                        ]
                    },
                    "vecAddNoOverflow_2_dataOut": {
                        "ports": [
                            "A",
                            "High_Lvl_Gain/A"
                        ]
                    },
                    "reg_bank_0_regOut06": {
                        "ports": [
                            "B",
                            "High_Lvl_Gain/B"
                        ]
                    },
                    "reg_bank_0_regOut07": {
                        "ports": [
                            "dataShiftL",
                            "High_Lvl_Gain/dataShiftL"
                        ]
                    },
                    "reg_bank_0_regOut11": {
                        "ports": [
                            "dataInSwitch",
                            "DAC2Switch/dataInSwitch"
                        ]
                    },
                    "clk_0_clk_125": {
                        "ports": [
                            "clk1",
                            "DAC1Switch/clk1",
                            "DAC2Switch/clk1"
                        ]
                    },
                    "reg_bank_0_regOut10": {
                        "ports": [
                            "dataInSwitch1",
                            "DAC1Switch/dataInSwitch"
                        ]
                    }
                }
            },
            "axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "mode0_axi_gpio_0_0",
                "xci_path": "ip/mode0_axi_gpio_0_0/mode0_axi_gpio_0_0.xci",
                "inst_hier_path": "axi_gpio_0",
                "parameters": {
                    "C_ALL_OUTPUTS": {
                        "value": "1"
                    },
                    "C_ALL_OUTPUTS_2": {
                        "value": "1"
                    },
                    "C_GPIO_WIDTH": {
                        "value": "1"
                    },
                    "C_IS_DUAL": {
                        "value": "1"
                    }
                }
            },
            "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip/mode0_axi_interconnect_0_0/mode0_axi_interconnect_0_0.xci",
                "inst_hier_path": "axi_interconnect_0",
                "xci_name": "mode0_axi_interconnect_0_0",
                "parameters": {
                    "NUM_MI": {
                        "value": "1"
                    }
                },
                "interface_ports": {
                    "S00_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M00_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    }
                },
                "ports": {
                    "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_RESET": {
                                "value": "ARESETN"
                            }
                        }
                    },
                    "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "S00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "S00_ARESETN"
                            }
                        }
                    },
                    "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M00_ARESETN"
                            }
                        }
                    },
                    "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    }
                },
                "components": {
                    "s00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "components": {
                            "auto_pc": {
                                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                                "xci_name": "mode0_auto_pc_1",
                                "xci_path": "ip/mode0_auto_pc_1/mode0_auto_pc_1.xci",
                                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                                "parameters": {
                                    "MI_PROTOCOL": {
                                        "value": "AXI3"
                                    },
                                    "SI_PROTOCOL": {
                                        "value": "AXI4"
                                    }
                                },
                                "interface_ports": {
                                    "S_AXI": {
                                        "mode": "Slave",
                                        "bridges": [
                                            "M_AXI"
                                        ]
                                    }
                                }
                            }
                        },
                        "interface_nets": {
                            "s00_couplers_to_auto_pc": {
                                "interface_ports": [
                                    "S_AXI",
                                    "auto_pc/S_AXI"
                                ]
                            },
                            "auto_pc_to_s00_couplers": {
                                "interface_ports": [
                                    "M_AXI",
                                    "auto_pc/M_AXI"
                                ]
                            }
                        },
                        "nets": {
                            "S_ACLK_1": {
                                "ports": [
                                    "S_ACLK",
                                    "auto_pc/aclk"
                                ]
                            },
                            "S_ARESETN_1": {
                                "ports": [
                                    "S_ARESETN",
                                    "auto_pc/aresetn"
                                ]
                            }
                        }
                    }
                },
                "interface_nets": {
                    "axi_interconnect_0_to_s00_couplers": {
                        "interface_ports": [
                            "S00_AXI",
                            "s00_couplers/S_AXI"
                        ]
                    },
                    "s00_couplers_to_axi_interconnect_0": {
                        "interface_ports": [
                            "M00_AXI",
                            "s00_couplers/M_AXI"
                        ]
                    }
                },
                "nets": {
                    "axi_interconnect_0_ACLK_net": {
                        "ports": [
                            "M00_ACLK",
                            "s00_couplers/M_ACLK"
                        ]
                    },
                    "axi_interconnect_0_ARESETN_net": {
                        "ports": [
                            "M00_ARESETN",
                            "s00_couplers/M_ARESETN"
                        ]
                    },
                    "S00_ACLK_1": {
                        "ports": [
                            "S00_ACLK",
                            "s00_couplers/S_ACLK"
                        ]
                    },
                    "S00_ARESETN_1": {
                        "ports": [
                            "S00_ARESETN",
                            "s00_couplers/S_ARESETN"
                        ]
                    }
                }
            },
            "axi_dma_0": {
                "vlnv": "xilinx.com:ip:axi_dma:7.1",
                "xci_name": "mode0_axi_dma_0_0",
                "xci_path": "ip/mode0_axi_dma_0_0/mode0_axi_dma_0_0.xci",
                "inst_hier_path": "axi_dma_0",
                "parameters": {
                    "c_include_mm2s": {
                        "value": "0"
                    },
                    "c_include_sg": {
                        "value": "0"
                    },
                    "c_m_axi_s2mm_data_width": {
                        "value": "64"
                    },
                    "c_s2mm_burst_size": {
                        "value": "64"
                    },
                    "c_s_axis_s2mm_tdata_width": {
                        "value": "16"
                    },
                    "c_sg_length_width": {
                        "value": "26"
                    }
                },
                "addressing": {
                    "address_spaces": {
                        "Data_S2MM": {
                            "range": "4G",
                            "width": "32"
                        }
                    }
                },
                "interface_ports": {
                    "M_AXI_S2MM": {
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                            "minimum": "0x00000000",
                            "maximum": "0xFFFFFFFF",
                            "width": "32"
                        }
                    }
                }
            },
            "vecToStream16_0": {
                "vlnv": "xilinx.com:module_ref:vecToStream16:1.0",
                "xci_name": "mode0_vecToStream16_0_1",
                "xci_path": "ip/mode0_vecToStream16_0_1/mode0_vecToStream16_0_1.xci",
                "inst_hier_path": "vecToStream16_0",
                "reference_info": {
                    "ref_type": "hdl",
                    "ref_name": "vecToStream16",
                    "boundary_crc": "0x0"
                },
                "interface_ports": {
                    "data_o": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "parameters": {
                            "TDATA_NUM_BYTES": {
                                "value": "2",
                                "value_src": "constant"
                            },
                            "TDEST_WIDTH": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "TID_WIDTH": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "TUSER_WIDTH": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "HAS_TREADY": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "HAS_TSTRB": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "HAS_TKEEP": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "HAS_TLAST": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "CLK_DOMAIN": {
                                "value": "mode0_clk_0_0_clk_125",
                                "value_src": "default_prop"
                            }
                        },
                        "port_maps": {
                            "TDATA": {
                                "physical_name": "data_o_tdata",
                                "direction": "O",
                                "left": "15",
                                "right": "0"
                            },
                            "TVALID": {
                                "physical_name": "data_o_tvalid",
                                "direction": "O"
                            }
                        }
                    }
                },
                "ports": {
                    "clk": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "data_o",
                                "value_src": "constant"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "resetn",
                                "value_src": "constant"
                            },
                            "CLK_DOMAIN": {
                                "value": "mode0_clk_0_0_clk_125",
                                "value_src": "default_prop"
                            }
                        }
                    },
                    "resetn": {
                        "type": "rst",
                        "direction": "I",
                        "parameters": {
                            "POLARITY": {
                                "value": "ACTIVE_LOW",
                                "value_src": "constant"
                            }
                        }
                    },
                    "data": {
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                    }
                }
            },
            "stream_ctrl_0": {
                "vlnv": "xilinx.com:module_ref:stream_ctrl:1.0",
                "xci_name": "mode0_stream_ctrl_0_0",
                "xci_path": "ip/mode0_stream_ctrl_0_0/mode0_stream_ctrl_0_0.xci",
                "inst_hier_path": "stream_ctrl_0",
                "reference_info": {
                    "ref_type": "hdl",
                    "ref_name": "stream_ctrl",
                    "boundary_crc": "0x0"
                },
                "interface_ports": {
                    "stream_i": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "parameters": {
                            "TDATA_NUM_BYTES": {
                                "value": "2",
                                "value_src": "auto"
                            },
                            "TDEST_WIDTH": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "TID_WIDTH": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "TUSER_WIDTH": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "HAS_TREADY": {
                                "value": "1",
                                "value_src": "constant"
                            },
                            "HAS_TSTRB": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "HAS_TKEEP": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "HAS_TLAST": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "FREQ_HZ": {
                                "value": "125000000",
                                "value_src": "const_prop"
                            },
                            "PHASE": {
                                "value": "0.0",
                                "value_src": "const_prop"
                            },
                            "CLK_DOMAIN": {
                                "value": "mode0_clk_0_0_clk_125",
                                "value_src": "default_prop"
                            }
                        },
                        "port_maps": {
                            "TDATA": {
                                "physical_name": "stream_i_tdata",
                                "direction": "I",
                                "left": "15",
                                "right": "0"
                            },
                            "TVALID": {
                                "physical_name": "stream_i_tvalid",
                                "direction": "I"
                            },
                            "TREADY": {
                                "physical_name": "stream_i_tready",
                                "direction": "O"
                            }
                        }
                    },
                    "stream_o": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "parameters": {
                            "TDATA_NUM_BYTES": {
                                "value": "2",
                                "value_src": "auto"
                            },
                            "TDEST_WIDTH": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "TID_WIDTH": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "TUSER_WIDTH": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "HAS_TREADY": {
                                "value": "1",
                                "value_src": "constant"
                            },
                            "HAS_TSTRB": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "HAS_TKEEP": {
                                "value": "0",
                                "value_src": "constant"
                            },
                            "HAS_TLAST": {
                                "value": "1",
                                "value_src": "constant"
                            },
                            "FREQ_HZ": {
                                "value": "125000000",
                                "value_src": "const_prop"
                            },
                            "PHASE": {
                                "value": "0.0",
                                "value_src": "const_prop"
                            },
                            "CLK_DOMAIN": {
                                "value": "mode0_clk_0_0_clk_125",
                                "value_src": "default_prop"
                            }
                        },
                        "port_maps": {
                            "TDATA": {
                                "physical_name": "stream_o_tdata",
                                "direction": "O",
                                "left": "15",
                                "right": "0"
                            },
                            "TLAST": {
                                "physical_name": "stream_o_tlast",
                                "direction": "O"
                            },
                            "TVALID": {
                                "physical_name": "stream_o_tvalid",
                                "direction": "O"
                            },
                            "TREADY": {
                                "physical_name": "stream_o_tready",
                                "direction": "I"
                            }
                        }
                    }
                },
                "ports": {
                    "clk": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "stream_i:stream_o",
                                "value_src": "constant"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "resetn",
                                "value_src": "constant"
                            },
                            "FREQ_HZ": {
                                "value": "125000000",
                                "value_src": "const_prop"
                            },
                            "PHASE": {
                                "value": "0.0",
                                "value_src": "const_prop"
                            },
                            "CLK_DOMAIN": {
                                "value": "mode0_clk_0_0_clk_125",
                                "value_src": "default_prop"
                            }
                        }
                    },
                    "clk_divide": {
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                    },
                    "resetn": {
                        "type": "rst",
                        "direction": "I",
                        "parameters": {
                            "POLARITY": {
                                "value": "ACTIVE_LOW",
                                "value_src": "constant"
                            }
                        }
                    },
                    "samples": {
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                    },
                    "trig": {
                        "direction": "I"
                    }
                }
            }
        },
        "interface_nets": {
            "adc_0_adc_data_1": {
                "interface_ports": [
                    "adc_0/adc_data_1",
                    "Ichannel/data_i"
                ]
            },
            "processing_system7_0_FIXED_IO": {
                "interface_ports": [
                    "FIXED_IO",
                    "processing_system7_0/FIXED_IO"
                ]
            },
            "ps7_0_axi_periph_M02_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M02_AXI",
                    "axi_gpio_0/S_AXI"
                ]
            },
            "processing_system7_0_M_AXI_GP0": {
                "interface_ports": [
                    "processing_system7_0/M_AXI_GP0",
                    "ps7_0_axi_periph/S00_AXI"
                ]
            },
            "vecToStream16_0_data_o": {
                "interface_ports": [
                    "HighLevel/data_o1",
                    "dac_0/dac_data_1"
                ]
            },
            "adc_0_adc_data_2": {
                "interface_ports": [
                    "adc_0/adc_data_2",
                    "Qchannel/data_i"
                ]
            },
            "processing_system7_0_DDR": {
                "interface_ports": [
                    "DDR",
                    "processing_system7_0/DDR"
                ]
            },
            "ps7_0_axi_periph_M00_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M00_AXI",
                    "reg_bank_0/S00_AXI"
                ]
            },
            "vecToStream16_1_data_o": {
                "interface_ports": [
                    "HighLevel/data_o",
                    "dac_0/dac_data_2"
                ]
            },
            "axi_dma_0_M_AXI_S2MM": {
                "interface_ports": [
                    "axi_dma_0/M_AXI_S2MM",
                    "axi_interconnect_0/S00_AXI"
                ]
            },
            "vecToStream16_0_data_o1": {
                "interface_ports": [
                    "stream_ctrl_0/stream_i",
                    "vecToStream16_0/data_o"
                ]
            },
            "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                    "axi_interconnect_0/M00_AXI",
                    "processing_system7_0/S_AXI_HP0"
                ]
            },
            "stream_ctrl_0_stream_o": {
                "interface_ports": [
                    "stream_ctrl_0/stream_o",
                    "axi_dma_0/S_AXIS_S2MM"
                ]
            },
            "ps7_0_axi_periph_M01_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M01_AXI",
                    "axi_dma_0/S_AXI_LITE"
                ]
            }
        },
        "nets": {
            "clk_0_clk_125": {
                "ports": [
                    "clock/clk_125",
                    "reg_bank_0/s00_axi_aclk",
                    "proc_sys_reset_0/slowest_sync_clk",
                    "ps7_0_axi_periph/ACLK",
                    "ps7_0_axi_periph/S00_ACLK",
                    "ps7_0_axi_periph/M00_ACLK",
                    "processing_system7_0/M_AXI_GP0_ACLK",
                    "watchdog_0/clk",
                    "dac_0/clk_125",
                    "adc_0/clk_125",
                    "Ichannel/clk",
                    "Qchannel/clk",
                    "HighLevel/clk1",
                    "axi_dma_0/m_axi_s2mm_aclk",
                    "axi_dma_0/s_axi_lite_aclk",
                    "axi_interconnect_0/ACLK",
                    "axi_interconnect_0/S00_ACLK",
                    "axi_interconnect_0/M00_ACLK",
                    "axi_gpio_0/s_axi_aclk",
                    "processing_system7_0/S_AXI_HP0_ACLK",
                    "ps7_0_axi_periph/M01_ACLK",
                    "ps7_0_axi_periph/M02_ACLK",
                    "stream_ctrl_0/clk"
                ]
            },
            "clk_0_clk_250": {
                "ports": [
                    "clock/clk_250",
                    "dac_0/clk_250"
                ]
            },
            "clk_0_clk_250_m45": {
                "ports": [
                    "clock/clk_250_m45",
                    "dac_0/clk_250_m45"
                ]
            },
            "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                    "proc_sys_reset_0/peripheral_aresetn",
                    "reg_bank_0/s00_axi_aresetn",
                    "ps7_0_axi_periph/S00_ARESETN",
                    "ps7_0_axi_periph/M00_ARESETN",
                    "ps7_0_axi_periph/ARESETN",
                    "dac_0/resetn",
                    "adc_0/resetn",
                    "axi_dma_0/axi_resetn",
                    "axi_interconnect_0/ARESETN",
                    "axi_interconnect_0/S00_ARESETN",
                    "axi_interconnect_0/M00_ARESETN",
                    "axi_gpio_0/s_axi_aresetn",
                    "ps7_0_axi_periph/M01_ARESETN",
                    "ps7_0_axi_periph/M02_ARESETN",
                    "stream_ctrl_0/resetn"
                ]
            },
            "adc_clk_p_i_1": {
                "ports": [
                    "adc_clk_p_i",
                    "clock/adc_clk_p_i"
                ]
            },
            "adc_clk_n_i_1": {
                "ports": [
                    "adc_clk_n_i",
                    "clock/adc_clk_n_i"
                ]
            },
            "adc_data_1_i_1": {
                "ports": [
                    "adc_data_1_i",
                    "adc_0/adc_data_1_i"
                ]
            },
            "adc_data_2_i_1": {
                "ports": [
                    "adc_data_2_i",
                    "adc_0/adc_data_2_i"
                ]
            },
            "clk_0_adc_cdcs_o": {
                "ports": [
                    "clock/adc_cdcs_o",
                    "adc_cdcs_o"
                ]
            },
            "dac_0_dac_clk_o": {
                "ports": [
                    "dac_0/dac_clk_o",
                    "dac_clk_o"
                ]
            },
            "dac_0_dac_data_o": {
                "ports": [
                    "dac_0/dac_data_o",
                    "dac_data_o"
                ]
            },
            "dac_0_dac_rst_o": {
                "ports": [
                    "dac_0/dac_rst_o",
                    "dac_rst_o"
                ]
            },
            "dac_0_dac_sel_o": {
                "ports": [
                    "dac_0/dac_sel_o",
                    "dac_sel_o"
                ]
            },
            "dac_0_dac_wrt_o": {
                "ports": [
                    "dac_0/dac_wrt_o",
                    "dac_wrt_o"
                ]
            },
            "reg_bank_0_regOut00": {
                "ports": [
                    "reg_bank_0/regOut00",
                    "vecAddNoOverflow_2/reset",
                    "watchdog_0/resetn",
                    "clock/reset",
                    "Ichannel/reset",
                    "Qchannel/reset",
                    "HighLevel/SCLR",
                    "vecToStream16_0/resetn"
                ]
            },
            "reg_bank_0_regOut01": {
                "ports": [
                    "reg_bank_0/regOut01",
                    "Ichannel/dataShiftR",
                    "Qchannel/dataShiftR"
                ]
            },
            "clkDivider_0_clk_o": {
                "ports": [
                    "clock/clk_o",
                    "vecAddNoOverflow_2/clk",
                    "Ichannel/CLK1",
                    "Qchannel/CLK1",
                    "HighLevel/clk",
                    "vecToStream16_0/clk"
                ]
            },
            "reg_bank_0_regOut05": {
                "ports": [
                    "reg_bank_0/regOut05",
                    "Ichannel/A",
                    "Qchannel/A"
                ]
            },
            "reg_bank_0_regOut06": {
                "ports": [
                    "reg_bank_0/regOut06",
                    "HighLevel/B"
                ]
            },
            "reg_bank_0_regOut07": {
                "ports": [
                    "reg_bank_0/regOut07",
                    "HighLevel/dataShiftL"
                ]
            },
            "reg_bank_0_regOut08": {
                "ports": [
                    "reg_bank_0/regOut08",
                    "HighLevel/dataIn1"
                ]
            },
            "reg_bank_0_regOut09": {
                "ports": [
                    "reg_bank_0/regOut09",
                    "HighLevel/dataIn2"
                ]
            },
            "reg_bank_0_regOut10": {
                "ports": [
                    "reg_bank_0/regOut10",
                    "HighLevel/dataInSwitch1"
                ]
            },
            "reg_bank_0_regOut11": {
                "ports": [
                    "reg_bank_0/regOut11",
                    "HighLevel/dataInSwitch"
                ]
            },
            "reg_bank_0_regOut12": {
                "ports": [
                    "reg_bank_0/regOut12",
                    "HighLevel/dataShiftR"
                ]
            },
            "vecAddNoOverflow_3_dataOut": {
                "ports": [
                    "HighLevel/dataOut",
                    "reg_bank_0/regIn00"
                ]
            },
            "reg_bank_0_regOut13": {
                "ports": [
                    "reg_bank_0/regOut13",
                    "Ichannel/dataShiftR1",
                    "Qchannel/dataShiftR1"
                ]
            },
            "Imult1_Dout": {
                "ports": [
                    "Ichannel/Dout",
                    "vecAddNoOverflow_2/dataIn0"
                ]
            },
            "Qmult1_Dout": {
                "ports": [
                    "Qchannel/Dout",
                    "vecAddNoOverflow_2/dataIn1"
                ]
            },
            "vecAddNoOverflow_2_dataOut": {
                "ports": [
                    "vecAddNoOverflow_2/dataOut",
                    "HighLevel/A"
                ]
            },
            "reg_bank_0_regOut03": {
                "ports": [
                    "reg_bank_0/regOut03",
                    "Ichannel/B"
                ]
            },
            "reg_bank_0_regOut04": {
                "ports": [
                    "reg_bank_0/regOut04",
                    "Qchannel/B"
                ]
            },
            "Ichannel_dataOut": {
                "ports": [
                    "Ichannel/dataOut",
                    "reg_bank_0/regIn01"
                ]
            },
            "Qchannel_dataOut": {
                "ports": [
                    "Qchannel/dataOut",
                    "reg_bank_0/regIn02"
                ]
            },
            "system_watchdog_o": {
                "ports": [
                    "watchdog_0/watchdog_o",
                    "reg_bank_0/regIn03"
                ]
            },
            "processing_system7_0_FCLK_RESET0_N": {
                "ports": [
                    "processing_system7_0/FCLK_RESET0_N",
                    "proc_sys_reset_0/ext_reset_in"
                ]
            },
            "clk_0_locked": {
                "ports": [
                    "clock/locked",
                    "proc_sys_reset_0/dcm_locked"
                ]
            },
            "reg_bank_0_regOut14": {
                "ports": [
                    "reg_bank_0/regOut14",
                    "led_o",
                    "exp_n_io"
                ]
            },
            "HighLevel_dataOut1": {
                "ports": [
                    "HighLevel/dataOut1",
                    "vecToStream16_0/data"
                ]
            },
            "axi_gpio_0_gpio_io_o": {
                "ports": [
                    "axi_gpio_0/gpio_io_o",
                    "stream_ctrl_0/trig"
                ]
            },
            "axi_gpio_0_gpio2_io_o": {
                "ports": [
                    "axi_gpio_0/gpio2_io_o",
                    "stream_ctrl_0/samples"
                ]
            },
            "reg_bank_0_regOut02": {
                "ports": [
                    "reg_bank_0/regOut02",
                    "clock/divide2"
                ]
            },
            "reg_bank_0_regOut15": {
                "ports": [
                    "reg_bank_0/regOut15",
                    "stream_ctrl_0/clk_divide"
                ]
            }
        },
        "addressing": {
            "/processing_system7_0": {
                "address_spaces": {
                    "Data": {
                        "segments": {
                            "SEG_axi_dma_0_Reg": {
                                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                                "offset": "0x40400000",
                                "range": "64K"
                            },
                            "SEG_axi_gpio_0_Reg": {
                                "address_block": "/axi_gpio_0/S_AXI/Reg",
                                "offset": "0x41200000",
                                "range": "64K"
                            },
                            "SEG_reg_bank_0_S00_AXI_reg": {
                                "address_block": "/reg_bank_0/S00_AXI/S00_AXI_reg",
                                "offset": "0x43C00000",
                                "range": "64K"
                            }
                        }
                    }
                }
            },
            "/axi_dma_0": {
                "address_spaces": {
                    "Data_S2MM": {
                        "segments": {
                            "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                                "offset": "0x00000000",
                                "range": "512M"
                            }
                        }
                    }
                }
            }
        }
    }
}