// Seed: 160358520
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_6(
      .id_0(~id_5)
  );
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input tri1 id_2,
    input wire id_3,
    input wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    input supply0 id_8
    , id_13,
    output wor id_9,
    input uwire id_10,
    output tri0 id_11
);
  wire id_14;
  module_0(
      id_13, id_13, id_13, id_13, id_14
  );
endmodule
