// Seed: 1382794375
module module_0 (
    output logic id_0,
    input id_1
    , id_7,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    input id_6
);
  type_12(
      1, ~id_1, 1
  );
  assign id_0 = (id_1) ? 1 : id_1;
endmodule
