PHM_ClockGateSetting_StaticOff	,	V_12
pStorage	,	V_23
PPSMC_MSG_EnableAllSmuFeatures	,	V_35
AMD_CG_STATE_UNGATE	,	V_44
PHM_ClockGateSetting	,	V_5
Result	,	V_24
cz_phm_gate_unused_display_phys	,	F_9
dpm_features	,	V_27
PHM_AsicBlock_UVD_HD	,	V_10
PHM_AsicBlock_GFX	,	V_13
enable	,	V_16
gating	,	V_6
cz_tf_uvd_power_gating_initialize	,	F_11
AMD_IP_BLOCK_TYPE_VCE	,	V_48
block	,	V_4
state	,	V_15
up	,	V_18
dpm_flags	,	V_31
UVD_DPM_MASK	,	V_33
cgs_set_powergating_state	,	F_19
cgs_set_clockgating_state	,	F_18
ret	,	V_7
PHM_PlatformCaps_UVDDPM	,	V_30
cz_dpm_powerdown_uvd	,	F_2
cz_phm_initialize_display_phy_access	,	F_7
phm_cap_enabled	,	F_14
smumgr	,	V_34
PPSMC_MSG_DisableAllSmuFeatures	,	V_36
cz_dpm_powergate_vce	,	F_21
DPMFlags_VCE_Enabled	,	V_38
bgate	,	V_40
PHM_AsicBlock_UVD_MVC	,	V_8
PHM_AsicBlock	,	V_3
cz_hwmgr	,	V_25
device	,	V_42
PHM_AsicBlock_UVD	,	V_9
pOutput	,	V_22
cz_dpm_powergate_uvd	,	F_17
smum_send_msg_to_smc_with_parameter	,	F_15
PHM_PlatformCaps_VCEPowerGating	,	V_46
uvd_power_gated	,	V_41
PHM_AsicBlock_UVD_SD	,	V_11
platformCaps	,	V_29
DPMFlags_UVD_Enabled	,	V_32
cz_phm_ungate_all_display_phys	,	F_10
cz_phm_enable_disable_gfx_power_gating	,	F_5
vce_power_gated	,	V_47
cz_dpm_powerup_vce	,	F_22
hwmgr	,	V_2
platform_descriptor	,	V_28
cz_dpm_update_uvd_dpm	,	F_20
cz_dpm_powerup_uvd	,	F_3
backend	,	V_26
cz_phm_smu_power_up_down_pcie	,	F_6
cz_dpm_update_vce_dpm	,	F_23
pp_hwmgr	,	V_1
cz_enable_disable_vce_dpm	,	F_16
cz_phm_get_display_phy_access_info	,	F_8
cz_phm_set_asic_block_gating	,	F_1
uint32_t	,	T_1
pInput	,	V_21
PHM_PlatformCaps_VCEDPM	,	V_37
VCE_DPM_MASK	,	V_39
target	,	V_17
AMD_IP_BLOCK_TYPE_UVD	,	V_43
pp_hw_power_state	,	V_14
cz_tf_vce_power_gating_initialize	,	F_12
AMD_PG_STATE_GATE	,	V_45
cz_phm_is_safe_for_asic_block	,	F_4
cz_enable_disable_uvd_dpm	,	F_13
initialize	,	V_19
accesshw	,	V_20
