<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MeterLogger: esp-open-lwip/include/netif/espenc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MeterLogger
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_84d76a54d5d264f7baa245697b2fd85c.html">esp-open-lwip</a></li><li class="navelem"><a class="el" href="dir_f216ed0e1c8bb9adcb9945fcb7109cd5.html">include</a></li><li class="navelem"><a class="el" href="dir_b9f6fd14cbe5a620a1f9101eb38f129d.html">netif</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">espenc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="espenc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="netif_8h.html">lwip/netif.h</a>&gt;</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="etharp_8h.html">netif/etharp.h</a>&gt;</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div><div class="line"><a name="l00004"></a><span class="lineno"><a class="line" href="espenc_8h.html#ae67f75525186459d0249cdb59004ddf7">    4</a></span>&#160;<span class="preprocessor">#define ENC_SW_INTERRUPT 1</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<a class="code" href="err_8h.html#af02d9da80fd66b4f986d2c53d7231ddb">err_t</a> <a class="code" href="espenc_8h.html#a29210e2ffb9833ba9c34ff6f920b7c65">enc28j60_link_output</a>(<span class="keyword">struct</span> <a class="code" href="structnetif.html">netif</a> *<a class="code" href="structnetif.html">netif</a>, <span class="keyword">struct</span> <a class="code" href="structpbuf.html">pbuf</a> *p);</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<a class="code" href="err_8h.html#af02d9da80fd66b4f986d2c53d7231ddb">err_t</a> <a class="code" href="espenc_8h.html#a0406062344146c59e0f32c0676e90482">enc28j60_init</a>(<span class="keyword">struct</span> <a class="code" href="structnetif.html">netif</a> *<a class="code" href="structnetif.html">netif</a>);</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">struct </span><a class="code" href="structnetif.html">netif</a>* <a class="code" href="espenc_8h.html#a193505f7e2d8f132ca9698a32783fe93">espenc_init</a>(uint8_t *mac_addr, <a class="code" href="esp-open-lwip_2include_2lwip_2ip__addr_8h.html#aa21d642e6874b9df89f9e404574d62a9">ip_addr_t</a> *ip, <a class="code" href="esp-open-lwip_2include_2lwip_2ip__addr_8h.html#aa21d642e6874b9df89f9e404574d62a9">ip_addr_t</a> *mask, <a class="code" href="esp-open-lwip_2include_2lwip_2ip__addr_8h.html#aa21d642e6874b9df89f9e404574d62a9">ip_addr_t</a> *<a class="code" href="structnetif.html#a353875b68ea303d237d1c3406134ec76">gw</a>, <span class="keywordtype">bool</span> dhcp);</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno"><a class="line" href="espenc_8h.html#a76d9284e2250dff140330852fa235da7">   10</a></span>&#160;<span class="preprocessor">#define log(s, ...)</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//#define log(s, ...) os_printf (&quot;[%s:%s:%d] &quot; s &quot;\n&quot;, __FILE__, __FUNCTION__, __LINE__, ##__VA_ARGS__)</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="espenc_8h.html#a4d4e73c59441d82b68666731df7759fd">   13</a></span>&#160;<span class="preprocessor">#define ESP_CS 15</span></div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="espenc_8h.html#a7352b390036608eec8d381476b7a7c68">   14</a></span>&#160;<span class="preprocessor">#define ESP_INT 5</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// ENC28J60 Control Registers</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// Control register definitions are a combination of address,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// bank number, and Ethernet/MAC/PHY indicator bits.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// - Register address        (bits 0-4)</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// - Bank number        (bits 5-6)</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// - MAC/PHY indicator        (bit 7)</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="espenc_8h.html#a15b16c1073c60f0be255caf0a60251be">   23</a></span>&#160;<span class="preprocessor">#define ADDR_MASK        0x1F</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="espenc_8h.html#ac60597badc76e6f2c5ce64d862746c67">   24</a></span>&#160;<span class="preprocessor">#define BANK_MASK        0x60</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="espenc_8h.html#af95ee1390b9678f34abf0c4e19bfb051">   25</a></span>&#160;<span class="preprocessor">#define SPRD_MASK        0x80</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// All-bank registers</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="espenc_8h.html#a72ac42db94893a565a52821f5ae95856">   27</a></span>&#160;<span class="preprocessor">#define EIE              0x1B</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="espenc_8h.html#a303aba585a8da3f8dc80315dc94cb0e5">   28</a></span>&#160;<span class="preprocessor">#define EIR              0x1C</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="espenc_8h.html#ad05043a04b51b3953259c24040e2e99f">   29</a></span>&#160;<span class="preprocessor">#define ESTAT            0x1D</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="espenc_8h.html#a86d77e305cc8d23f335fb733870a873c">   30</a></span>&#160;<span class="preprocessor">#define ECON2            0x1E</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="espenc_8h.html#a461b29cd8a06dc2f331f664eb0f9165a">   31</a></span>&#160;<span class="preprocessor">#define ECON1            0x1F</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// Bank 0 registers</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="espenc_8h.html#a870382e2bccef5159be20fe2fd187b59">   33</a></span>&#160;<span class="preprocessor">#define ERDPT           (0x00|0x00)</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="espenc_8h.html#aa9add9ea9c8ec92be8d2a159e6d3cdfa">   34</a></span>&#160;<span class="preprocessor">#define EWRPT           (0x02|0x00)</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="espenc_8h.html#acc0affa8c69ea2a90c8ffa6b50764c30">   35</a></span>&#160;<span class="preprocessor">#define ETXST           (0x04|0x00)</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="espenc_8h.html#a47ff0cb1c26fb850f8a241a472817b03">   36</a></span>&#160;<span class="preprocessor">#define ETXND           (0x06|0x00)</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="espenc_8h.html#af659fef7d667a4aef848535ca3d47e29">   37</a></span>&#160;<span class="preprocessor">#define ERXST           (0x08|0x00)</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="espenc_8h.html#a2c2511b1039fa0939bc33262effaa9ba">   38</a></span>&#160;<span class="preprocessor">#define ERXND           (0x0A|0x00)</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="espenc_8h.html#a48479a2d2567c0d512bd7a3a62a2ed00">   39</a></span>&#160;<span class="preprocessor">#define ERXRDPT         (0x0C|0x00)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// #define ERXWRPT         (0x0E|0x00)</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="espenc_8h.html#a6242e88a86e25fc0c72bc4edcdc5c309">   41</a></span>&#160;<span class="preprocessor">#define EDMAST          (0x10|0x00)</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="espenc_8h.html#a497dcda2e4c83676adcf74d37b732238">   42</a></span>&#160;<span class="preprocessor">#define EDMAND          (0x12|0x00)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// #define EDMADST         (0x14|0x00)</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="espenc_8h.html#a7582dd439a21ee5473e1b50d0eb76bcd">   44</a></span>&#160;<span class="preprocessor">#define EDMACS          (0x16|0x00)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// Bank 1 registers</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="espenc_8h.html#ad1d8a24d50000168964dc660074bf044">   46</a></span>&#160;<span class="preprocessor">#define EHT0             (0x00|0x20)</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="espenc_8h.html#acf17605d4551244f07220b4fdf778b38">   47</a></span>&#160;<span class="preprocessor">#define EHT1             (0x01|0x20)</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="espenc_8h.html#a2e1a60e1a93a4e6f288d89c825ff1f26">   48</a></span>&#160;<span class="preprocessor">#define EHT2             (0x02|0x20)</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="espenc_8h.html#a1644d7f0cca924f726f81a03423eded6">   49</a></span>&#160;<span class="preprocessor">#define EHT3             (0x03|0x20)</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="espenc_8h.html#ad983f328c5a5606195cdf5ace8768335">   50</a></span>&#160;<span class="preprocessor">#define EHT4             (0x04|0x20)</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="espenc_8h.html#a2788e2e180096007012a6eb7cf6ec951">   51</a></span>&#160;<span class="preprocessor">#define EHT5             (0x05|0x20)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="espenc_8h.html#a4eb1b56144bc6cf300486b8e6da871d3">   52</a></span>&#160;<span class="preprocessor">#define EHT6             (0x06|0x20)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="espenc_8h.html#a469059ed79caab2c9733f6044a318d3f">   53</a></span>&#160;<span class="preprocessor">#define EHT7             (0x07|0x20)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="espenc_8h.html#a7231ae8160a585d71a3e96d93358970c">   54</a></span>&#160;<span class="preprocessor">#define EPMM0            (0x08|0x20)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="espenc_8h.html#a1a0b4ba274784466f2094833facc6792">   55</a></span>&#160;<span class="preprocessor">#define EPMM1            (0x09|0x20)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="espenc_8h.html#a045c306adf0b93289ad90721439ff811">   56</a></span>&#160;<span class="preprocessor">#define EPMM2            (0x0A|0x20)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="espenc_8h.html#af60e219282fed81ae6e08fb65aad48dc">   57</a></span>&#160;<span class="preprocessor">#define EPMM3            (0x0B|0x20)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="espenc_8h.html#acc1614ff436a3aee2b85320db84d28ba">   58</a></span>&#160;<span class="preprocessor">#define EPMM4            (0x0C|0x20)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="espenc_8h.html#ad2c168fc15ba3b06d8ebbf0713ed9e6b">   59</a></span>&#160;<span class="preprocessor">#define EPMM5            (0x0D|0x20)</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="espenc_8h.html#a8300c5c4aa4c2296ea27686c149006d6">   60</a></span>&#160;<span class="preprocessor">#define EPMM6            (0x0E|0x20)</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="espenc_8h.html#aabe6953f6fb64613948c418b1764dc20">   61</a></span>&#160;<span class="preprocessor">#define EPMM7            (0x0F|0x20)</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="espenc_8h.html#aa0148f7ca7a2f103f153ce5d0b5030dd">   62</a></span>&#160;<span class="preprocessor">#define EPMCS           (0x10|0x20)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// #define EPMO            (0x14|0x20)</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab7da9e76b01d840f66c49ae0cdcb91f9">   64</a></span>&#160;<span class="preprocessor">#define EWOLIE           (0x16|0x20)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="espenc_8h.html#a2e40c6ad151e1b77b892b538ff3ea98f">   65</a></span>&#160;<span class="preprocessor">#define EWOLIR           (0x17|0x20)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="espenc_8h.html#ac5ff36d9b43977e5dd6548170ec93ddc">   66</a></span>&#160;<span class="preprocessor">#define ERXFCON          (0x18|0x20)</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="espenc_8h.html#a029f8b5f05e4e5182aa9a73e31c4a4f0">   67</a></span>&#160;<span class="preprocessor">#define EPKTCNT          (0x19|0x20)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// Bank 2 registers</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab64add14e73a7308bd32343c45caf79d">   69</a></span>&#160;<span class="preprocessor">#define MACON1           (0x00|0x40|0x80)</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="espenc_8h.html#a01501b400de6174cd44cd52cf9da0950">   70</a></span>&#160;<span class="preprocessor">#define MACON2           (0x01|0x40|0x80)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="espenc_8h.html#a37e80f66673c39e7db383e0b11a159ea">   71</a></span>&#160;<span class="preprocessor">#define MACON3           (0x02|0x40|0x80)</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="espenc_8h.html#a53c0d8f74a3ba17d1337e297ef749a22">   72</a></span>&#160;<span class="preprocessor">#define MACON4           (0x03|0x40|0x80)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="espenc_8h.html#a0aa3bb65f69bc921f3b4020410f7efc2">   73</a></span>&#160;<span class="preprocessor">#define MABBIPG          (0x04|0x40|0x80)</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="espenc_8h.html#a06154d588a4de88a36a07d4a840df794">   74</a></span>&#160;<span class="preprocessor">#define MAIPG           (0x06|0x40|0x80)</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="espenc_8h.html#af78bae411a3ae7fe363ad63e93a2e618">   75</a></span>&#160;<span class="preprocessor">#define MACLCON1         (0x08|0x40|0x80)</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="espenc_8h.html#acf3356546b7e518a4cf8b368d48a2710">   76</a></span>&#160;<span class="preprocessor">#define MACLCON2         (0x09|0x40|0x80)</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="espenc_8h.html#a119009b9b272e3785b7f77a307295303">   77</a></span>&#160;<span class="preprocessor">#define MAMXFL          (0x0A|0x40|0x80)</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="espenc_8h.html#a816b343221c59f459624c8195e148f7a">   78</a></span>&#160;<span class="preprocessor">#define MAPHSUP          (0x0D|0x40|0x80)</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="espenc_8h.html#a6106a2077dfc25ff781bdb7af193168a">   79</a></span>&#160;<span class="preprocessor">#define MICON            (0x11|0x40|0x80)</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="espenc_8h.html#a6ca2ed513306c83432028d8ad3d49354">   80</a></span>&#160;<span class="preprocessor">#define MICMD            (0x12|0x40|0x80)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="espenc_8h.html#a01fb4e4ea7a7b71cbf2b341b0ebd77a3">   81</a></span>&#160;<span class="preprocessor">#define MIREGADR         (0x14|0x40|0x80)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="espenc_8h.html#a56c95e39fee5469165e12011658d6b0d">   82</a></span>&#160;<span class="preprocessor">#define MIWR            (0x16|0x40|0x80)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="espenc_8h.html#aad379004aeaf17af6de1ecdf580bc185">   83</a></span>&#160;<span class="preprocessor">#define MIRD            (0x18|0x40|0x80)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// Bank 3 registers</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="espenc_8h.html#ae90f98e596cd117bc03ec08e12303948">   85</a></span>&#160;<span class="preprocessor">#define MAADR1           (0x00|0x60|0x80)</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="espenc_8h.html#a120bccb0df5d68a311c7030cfb96cb60">   86</a></span>&#160;<span class="preprocessor">#define MAADR0           (0x01|0x60|0x80)</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="espenc_8h.html#adab05794c311d260abaaec301a942be5">   87</a></span>&#160;<span class="preprocessor">#define MAADR3           (0x02|0x60|0x80)</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="espenc_8h.html#a12821080889b4c07b4d6592fbcb67aca">   88</a></span>&#160;<span class="preprocessor">#define MAADR2           (0x03|0x60|0x80)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab09dce1b21cca7564099bf5c2977027d">   89</a></span>&#160;<span class="preprocessor">#define MAADR5           (0x04|0x60|0x80)</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab5bd94627c03b8c599997934df7f0091">   90</a></span>&#160;<span class="preprocessor">#define MAADR4           (0x05|0x60|0x80)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="espenc_8h.html#a03d42560946d9312f090c168ed035988">   91</a></span>&#160;<span class="preprocessor">#define EBSTSD           (0x06|0x60)</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="espenc_8h.html#a9adab6368f16f6fe28aa65834b2ede72">   92</a></span>&#160;<span class="preprocessor">#define EBSTCON          (0x07|0x60)</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab0941922d0d198a1bd58201f0554e368">   93</a></span>&#160;<span class="preprocessor">#define EBSTCS          (0x08|0x60)</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="espenc_8h.html#abd6aab564bb58e789243684804aff335">   94</a></span>&#160;<span class="preprocessor">#define MISTAT           (0x0A|0x60|0x80)</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="espenc_8h.html#a5eec0cbe196f0a26a9b2f30a74e70c60">   95</a></span>&#160;<span class="preprocessor">#define EREVID           (0x12|0x60)</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="espenc_8h.html#a023f4ef8ad02a85b4dcfae743368eb87">   96</a></span>&#160;<span class="preprocessor">#define ECOCON           (0x15|0x60)</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="espenc_8h.html#abfa8c1ae2adec73924517bf2b1aad124">   97</a></span>&#160;<span class="preprocessor">#define EFLOCON          (0x17|0x60)</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab9fe2c1e9443a1105de49490e4cfe031">   98</a></span>&#160;<span class="preprocessor">#define EPAUS           (0x18|0x60)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// ENC28J60 ERXFCON Register Bit Definitions</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="espenc_8h.html#af22d9ed047710a75f3226e12945e7014">  101</a></span>&#160;<span class="preprocessor">#define ERXFCON_UCEN     0x80</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="espenc_8h.html#ade909f7a8faf56ad7d5f13515d942ab6">  102</a></span>&#160;<span class="preprocessor">#define ERXFCON_ANDOR    0x40</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab24fd0fbd4dd4ef84ee86db0d20f655c">  103</a></span>&#160;<span class="preprocessor">#define ERXFCON_CRCEN    0x20</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="espenc_8h.html#ac491e02aff4b227289f14f7b98c0ab35">  104</a></span>&#160;<span class="preprocessor">#define ERXFCON_PMEN     0x10</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="espenc_8h.html#abfabdd6a69abafb9834baceca99c73d1">  105</a></span>&#160;<span class="preprocessor">#define ERXFCON_MPEN     0x08</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="espenc_8h.html#adcc185e8904cddc96ace6ee23660db6c">  106</a></span>&#160;<span class="preprocessor">#define ERXFCON_HTEN     0x04</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="espenc_8h.html#a7fc4dde73df1ef59ece808277e2bc2c2">  107</a></span>&#160;<span class="preprocessor">#define ERXFCON_MCEN     0x02</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="espenc_8h.html#a1b56128234d0790b0d7253f4357d2adb">  108</a></span>&#160;<span class="preprocessor">#define ERXFCON_BCEN     0x01</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// ENC28J60 EIE Register Bit Definitions</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="espenc_8h.html#a6e7ec3932ab30e65b5ea60440053a4bc">  110</a></span>&#160;<span class="preprocessor">#define EIE_INTIE        0x80</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="espenc_8h.html#a1171f52b3a35649112ce502a26834bdd">  111</a></span>&#160;<span class="preprocessor">#define EIE_PKTIE        0x40</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="espenc_8h.html#aa20955e6134203e7784e16fbfb137eb1">  112</a></span>&#160;<span class="preprocessor">#define EIE_DMAIE        0x20</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="espenc_8h.html#aad07156c0f73a7ec41d0c385f2c091b1">  113</a></span>&#160;<span class="preprocessor">#define EIE_LINKIE       0x10</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="espenc_8h.html#aa2c4d9a05314661d9b5ba5c106097d0f">  114</a></span>&#160;<span class="preprocessor">#define EIE_TXIE         0x08</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="espenc_8h.html#a0ac64e1af64188179c8ebe57cb882fff">  115</a></span>&#160;<span class="preprocessor">#define EIE_WOLIE        0x04</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="espenc_8h.html#a31359eb0905b74f9d0b6f398181deb34">  116</a></span>&#160;<span class="preprocessor">#define EIE_TXERIE       0x02</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="espenc_8h.html#aab0e5983ac209ba5afae4769ebf3d237">  117</a></span>&#160;<span class="preprocessor">#define EIE_RXERIE       0x01</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">// ENC28J60 EIR Register Bit Definitions</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="espenc_8h.html#a11fcfa608a5040c26cc8f2c2d314ba80">  119</a></span>&#160;<span class="preprocessor">#define EIR_PKTIF        0x40</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="espenc_8h.html#af394e55c2679301d7e5eac148dfaddea">  120</a></span>&#160;<span class="preprocessor">#define EIR_DMAIF        0x20</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="espenc_8h.html#a9fe92c2717bcd98bb324409ed2d84210">  121</a></span>&#160;<span class="preprocessor">#define EIR_LINKIF       0x10</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="espenc_8h.html#af193c0a7f0208c18b1d49668e68266e0">  122</a></span>&#160;<span class="preprocessor">#define EIR_TXIF         0x08</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="espenc_8h.html#a93413173c7231eb9d949db8f2018608e">  123</a></span>&#160;<span class="preprocessor">#define EIR_WOLIF        0x04</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="espenc_8h.html#a66297d20ff1a92778edc575b8d7a6659">  124</a></span>&#160;<span class="preprocessor">#define EIR_TXERIF       0x02</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="espenc_8h.html#a3acd30902b20a2ea68b6968f72ea7058">  125</a></span>&#160;<span class="preprocessor">#define EIR_RXERIF       0x01</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// ENC28J60 ESTAT Register Bit Definitions</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="espenc_8h.html#a8f8c4e7735230256935df041a27c98b1">  127</a></span>&#160;<span class="preprocessor">#define ESTAT_INT        0x80</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="espenc_8h.html#a89dac2fdd99e9fbb1e86ae1c9dd050ad">  128</a></span>&#160;<span class="preprocessor">#define ESTAT_LATECOL    0x10</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="espenc_8h.html#a38177751cfa630916f0f7232bc54c02b">  129</a></span>&#160;<span class="preprocessor">#define ESTAT_RXBUSY     0x04</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="espenc_8h.html#a987290afbd4ab0dfd3c58d359e6d0dd5">  130</a></span>&#160;<span class="preprocessor">#define ESTAT_TXABRT     0x02</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="espenc_8h.html#a4283378a63dc5913f07e96ea96cf8cdb">  131</a></span>&#160;<span class="preprocessor">#define ESTAT_CLKRDY     0x01</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// ENC28J60 ECON2 Register Bit Definitions</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="espenc_8h.html#a8c7bbdb91c6bccb7e7180efa7b158f8e">  133</a></span>&#160;<span class="preprocessor">#define ECON2_AUTOINC    0x80</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="espenc_8h.html#a1fab919c4d16b2e96072b0479fc4b617">  134</a></span>&#160;<span class="preprocessor">#define ECON2_PKTDEC     0x40</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="espenc_8h.html#a51ca94c72bbf275190842da7206a4c5a">  135</a></span>&#160;<span class="preprocessor">#define ECON2_PWRSV      0x20</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="espenc_8h.html#ae1512105aac7756db740d0bf681ec372">  136</a></span>&#160;<span class="preprocessor">#define ECON2_VRPS       0x08</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// ENC28J60 ECON1 Register Bit Definitions</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="espenc_8h.html#a671b1bccaaf1d135073b3604c85a8ff2">  138</a></span>&#160;<span class="preprocessor">#define ECON1_TXRST      0x80</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="espenc_8h.html#a09d71773e064dba125290e6de263d808">  139</a></span>&#160;<span class="preprocessor">#define ECON1_RXRST      0x40</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="espenc_8h.html#af55696d9c836e2e41b61537cca6263da">  140</a></span>&#160;<span class="preprocessor">#define ECON1_DMAST      0x20</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="espenc_8h.html#a2f4ee7ff91ad9469954ac054b43abfd0">  141</a></span>&#160;<span class="preprocessor">#define ECON1_CSUMEN     0x10</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="espenc_8h.html#a3a2e731dca9ed10137c429b3d2db006f">  142</a></span>&#160;<span class="preprocessor">#define ECON1_TXRTS      0x08</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="espenc_8h.html#ace8508fae6ed0c6d29e8879194de5fbc">  143</a></span>&#160;<span class="preprocessor">#define ECON1_RXEN       0x04</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="espenc_8h.html#a81c320643a8fcfb3c91f4e059a14c2c0">  144</a></span>&#160;<span class="preprocessor">#define ECON1_BSEL1      0x02</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="espenc_8h.html#ac05b5a98cc41d8736c62a6a96c248940">  145</a></span>&#160;<span class="preprocessor">#define ECON1_BSEL0      0x01</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// ENC28J60 MACON1 Register Bit Definitions</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="espenc_8h.html#aff579e2fb0f716bcd4e17a5358b20844">  147</a></span>&#160;<span class="preprocessor">#define MACON1_LOOPBK    0x10</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="espenc_8h.html#adad2d7dff2675636ec7625e5e3661da1">  148</a></span>&#160;<span class="preprocessor">#define MACON1_TXPAUS    0x08</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="espenc_8h.html#af2966ecb11b3dccc4a6eead5321b268d">  149</a></span>&#160;<span class="preprocessor">#define MACON1_RXPAUS    0x04</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="espenc_8h.html#a199167559a9fd81e2aeac5ae0d03a004">  150</a></span>&#160;<span class="preprocessor">#define MACON1_PASSALL   0x02</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="espenc_8h.html#acca2bd606f4beb5ecf4051879d3f8484">  151</a></span>&#160;<span class="preprocessor">#define MACON1_MARXEN    0x01</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// ENC28J60 MACON2 Register Bit Definitions</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="espenc_8h.html#a81a72130c83ba86915410008f20eddbe">  153</a></span>&#160;<span class="preprocessor">#define MACON2_MARST     0x80</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab20f2abe3961106b97c36ede5d77bfb9">  154</a></span>&#160;<span class="preprocessor">#define MACON2_RNDRST    0x40</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="espenc_8h.html#a55d9baf2d11828fc3a193a002be9bd22">  155</a></span>&#160;<span class="preprocessor">#define MACON2_MARXRST   0x08</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="espenc_8h.html#ad372899ae444839145245c8756508c31">  156</a></span>&#160;<span class="preprocessor">#define MACON2_RFUNRST   0x04</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="espenc_8h.html#ad1fbc29800b40b168368037ed9a85cb6">  157</a></span>&#160;<span class="preprocessor">#define MACON2_MATXRST   0x02</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab07287e8a5f4d4a531343f6a5c8fc368">  158</a></span>&#160;<span class="preprocessor">#define MACON2_TFUNRST   0x01</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// ENC28J60 MACON3 Register Bit Definitions</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="espenc_8h.html#a2a908483af906e4a8da7b2f7679b0b5f">  160</a></span>&#160;<span class="preprocessor">#define MACON3_PADCFG2   0x80</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="espenc_8h.html#a4efd0fbdf0ec4268228deacfebfa64b7">  161</a></span>&#160;<span class="preprocessor">#define MACON3_PADCFG1   0x40</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="espenc_8h.html#a92092773c7b76344f6c318f416007f5c">  162</a></span>&#160;<span class="preprocessor">#define MACON3_PADCFG0   0x20</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="espenc_8h.html#a73e8f004b429cdbc2161d418b8e2e4c2">  163</a></span>&#160;<span class="preprocessor">#define MACON3_TXCRCEN   0x10</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="espenc_8h.html#a33f45bb110bc5e1fff872d418a010371">  164</a></span>&#160;<span class="preprocessor">#define MACON3_PHDRLEN   0x08</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="espenc_8h.html#af32c059302221a9c8209e4483cfac422">  165</a></span>&#160;<span class="preprocessor">#define MACON3_HFRMLEN   0x04</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="espenc_8h.html#a9cbf4c5171f6d945f142b8150aaf9c0e">  166</a></span>&#160;<span class="preprocessor">#define MACON3_FRMLNEN   0x02</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="espenc_8h.html#a4b3d2fc8f8ce15be89f1ba918fb03311">  167</a></span>&#160;<span class="preprocessor">#define MACON3_FULDPX    0x01</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">// ENC28J60 MICMD Register Bit Definitions</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="espenc_8h.html#ad4d797b2622ac7d03417e7d1cdf2cf6e">  169</a></span>&#160;<span class="preprocessor">#define MICMD_MIISCAN    0x02</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="espenc_8h.html#a5c468f805202bfc0737c024cbd1be32c">  170</a></span>&#160;<span class="preprocessor">#define MICMD_MIIRD      0x01</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">// ENC28J60 MISTAT Register Bit Definitions</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="espenc_8h.html#ad647dd76e4085dbcd7fd9fb0a9302c3d">  172</a></span>&#160;<span class="preprocessor">#define MISTAT_NVALID    0x04</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="espenc_8h.html#afb43454dd912607f90782c6d18df8c12">  173</a></span>&#160;<span class="preprocessor">#define MISTAT_SCAN      0x02</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="espenc_8h.html#a22b9a31e2a6d031cd672eed1ad883ba8">  174</a></span>&#160;<span class="preprocessor">#define MISTAT_BUSY      0x01</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// ENC28J60 EBSTCON Register Bit Definitions</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="espenc_8h.html#a980f4fe2a3c7091059b097b0632efbf9">  177</a></span>&#160;<span class="preprocessor">#define EBSTCON_PSV2     0x80</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="espenc_8h.html#a3f797ce0d6918f50b1d793975dcaabf6">  178</a></span>&#160;<span class="preprocessor">#define EBSTCON_PSV1     0x40</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="espenc_8h.html#af81e9d638cac840f3d47737902b1584f">  179</a></span>&#160;<span class="preprocessor">#define EBSTCON_PSV0     0x20</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="espenc_8h.html#a704dd451335ae57b26ef5a31e54d3c74">  180</a></span>&#160;<span class="preprocessor">#define EBSTCON_PSEL     0x10</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="espenc_8h.html#a5c417aa7cf8aa54134affd60ca575a8d">  181</a></span>&#160;<span class="preprocessor">#define EBSTCON_TMSEL1   0x08</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="espenc_8h.html#a760ae4471e7105fa05abd5886b0d5b87">  182</a></span>&#160;<span class="preprocessor">#define EBSTCON_TMSEL0   0x04</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="espenc_8h.html#aac6d1a74513a3ecb724272d97ebf9bc5">  183</a></span>&#160;<span class="preprocessor">#define EBSTCON_TME      0x02</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab03f3e3acf5dde104f6ecca49dd32eee">  184</a></span>&#160;<span class="preprocessor">#define EBSTCON_BISTST    0x01</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// PHY registers</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="espenc_8h.html#a03e10f035e4f21f0d422a10037bd484c">  187</a></span>&#160;<span class="preprocessor">#define PHCON1           0x00</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="espenc_8h.html#a050305807ece6fe1683464afecf06e6e">  188</a></span>&#160;<span class="preprocessor">#define PHSTAT1          0x01</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="espenc_8h.html#a2bf519ac94423619c5aa5ee1e16e5b19">  189</a></span>&#160;<span class="preprocessor">#define PHHID1           0x02</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="espenc_8h.html#aff08147128718490f111dbe35a6b9ac3">  190</a></span>&#160;<span class="preprocessor">#define PHHID2           0x03</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="espenc_8h.html#a9cf7f25d840eaf2d2101797ee0e2e29e">  191</a></span>&#160;<span class="preprocessor">#define PHCON2           0x10</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="espenc_8h.html#aec37b8c76a880a3c2b8205920f8b911d">  192</a></span>&#160;<span class="preprocessor">#define PHSTAT2          0x11</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="espenc_8h.html#a1f3e93fc5cdb723f0d77d9f7303cbf9a">  193</a></span>&#160;<span class="preprocessor">#define PHIE             0x12</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="espenc_8h.html#a62760190e719a54dd75a66d8b0a24aa2">  194</a></span>&#160;<span class="preprocessor">#define PHIR             0x13</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="espenc_8h.html#a311d5ecccdeb773484bf84f33f0f0b37">  195</a></span>&#160;<span class="preprocessor">#define PHLCON           0x14</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// ENC28J60 PHY PHCON1 Register Bit Definitions</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="espenc_8h.html#a3b13c70f7318bbdfec1c49d048f7610a">  198</a></span>&#160;<span class="preprocessor">#define PHCON1_PRST      0x8000</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="espenc_8h.html#acbef2d9e9f4e233a149730bbdb2c0009">  199</a></span>&#160;<span class="preprocessor">#define PHCON1_PLOOPBK   0x4000</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="espenc_8h.html#a5165842cfe6a2246596b6e2ddc48b8c3">  200</a></span>&#160;<span class="preprocessor">#define PHCON1_PPWRSV    0x0800</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="espenc_8h.html#a8b09db143b4e790b8c19205ecdd5bec3">  201</a></span>&#160;<span class="preprocessor">#define PHCON1_PDPXMD    0x0100</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">// ENC28J60 PHY PHSTAT1 Register Bit Definitions</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="espenc_8h.html#a983d1ada3e9b2ab49806cccd18c82abd">  203</a></span>&#160;<span class="preprocessor">#define PHSTAT1_PFDPX    0x1000</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="espenc_8h.html#a8c8b01b101b4804e449c1cac5cdfe536">  204</a></span>&#160;<span class="preprocessor">#define PHSTAT1_PHDPX    0x0800</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="espenc_8h.html#adb7600331cca33cdaae68bb171dcf161">  205</a></span>&#160;<span class="preprocessor">#define PHSTAT1_LLSTAT   0x0004</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="espenc_8h.html#a02146c30f24ea1db705628beadbfdc2f">  206</a></span>&#160;<span class="preprocessor">#define PHSTAT1_JBSTAT   0x0002</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// ENC28J60 PHY PHCON2 Register Bit Definitions</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab34b4f3c597576748622faa7fda75961">  208</a></span>&#160;<span class="preprocessor">#define PHCON2_FRCLINK   0x4000</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="espenc_8h.html#a3b6de47ed62173b51a17ef84f05cdacc">  209</a></span>&#160;<span class="preprocessor">#define PHCON2_TXDIS     0x2000</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="espenc_8h.html#ad90179b1e67d14d774755d0ab1b74151">  210</a></span>&#160;<span class="preprocessor">#define PHCON2_JABBER    0x0400</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="espenc_8h.html#a67f4baba49a56729548246a2c4cf60c4">  211</a></span>&#160;<span class="preprocessor">#define PHCON2_HDLDIS    0x0100</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">// ENC28J60 Packet Control Byte Bit Definitions</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="espenc_8h.html#a7ab72c3f8b20559aa6d295c2f8bb2f98">  214</a></span>&#160;<span class="preprocessor">#define PKTCTRL_PHUGEEN  0x08</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="espenc_8h.html#a23c013afe30162229cb35cf2d51da591">  215</a></span>&#160;<span class="preprocessor">#define PKTCTRL_PPADEN   0x04</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="espenc_8h.html#a8da16ac32f1b7a508017903bd5dc78d1">  216</a></span>&#160;<span class="preprocessor">#define PKTCTRL_PCRCEN   0x02</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="espenc_8h.html#a3f9c6a5e29f732210f35bb8a8126445d">  217</a></span>&#160;<span class="preprocessor">#define PKTCTRL_POVERRIDE 0x01</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">// SPI operation codes</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="espenc_8h.html#a608ce779a7d649d80e6ae75b1efe4e68">  220</a></span>&#160;<span class="preprocessor">#define ENC28J60_READ_CTRL_REG       0x00</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="espenc_8h.html#a2df968e548600d1a94988d3fa73f9a90">  221</a></span>&#160;<span class="preprocessor">#define ENC28J60_READ_BUF_MEM        0x3A</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab1b6d259b563e0360243658157a023b2">  222</a></span>&#160;<span class="preprocessor">#define ENC28J60_WRITE_CTRL_REG      0x40</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="espenc_8h.html#a767136e24c87ed51e701f78724ebc78d">  223</a></span>&#160;<span class="preprocessor">#define ENC28J60_WRITE_BUF_MEM       0x7A</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="espenc_8h.html#af19457b6e7f2859f8ef8d7eff7867c65">  224</a></span>&#160;<span class="preprocessor">#define ENC28J60_BIT_FIELD_SET       0x80</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="espenc_8h.html#a59f396f9aefa5b448d786be7dec45cab">  225</a></span>&#160;<span class="preprocessor">#define ENC28J60_BIT_FIELD_CLR       0xA0</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="espenc_8h.html#ae1ae45ce0e49f35d25bb1641f7c6942c">  226</a></span>&#160;<span class="preprocessor">#define ENC28J60_SOFT_RESET          0xFF</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// max frame length which the controller will accept:</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// (note: maximum ethernet frame length would be 1518)</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="espenc_8h.html#a685a78b7765b2e4683a6e156cb08f553">  231</a></span>&#160;<span class="preprocessor">#define MAX_FRAMELEN      1518</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="espenc_8h.html#a309b853d290b30f66e8eb75543c7095f">  233</a></span>&#160;<span class="preprocessor">#define FULL_SPEED  1   // switch to full-speed SPI for bulk transfers</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">// buffer boundaries applied to internal 8K ram</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">// the entire available packet buffer space is allocated</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="espenc_8h.html#a30fc7709c1cdffc38bd8949480456470">  239</a></span>&#160;<span class="preprocessor">#define RXSTART_INIT        0x0000  // start of RX buffer, (must be zero, Rev. B4 Errata point 5)</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="espenc_8h.html#a410181bf68959f297703e3afdf73454b">  240</a></span>&#160;<span class="preprocessor">#define RXSTOP_INIT         0x0BFF  // end of RX buffer, room for 2 packets</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="espenc_8h.html#aa9108e0c4b3004b06668c1f213cbfbad">  242</a></span>&#160;<span class="preprocessor">#define TXSTART_INIT        0x0C00  // start of TX buffer, room for 1 packet</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="espenc_8h.html#ac199471e69f679cbf9e5e69c1d34bcef">  243</a></span>&#160;<span class="preprocessor">#define TXSTOP_INIT         0x11FF  // end of TX buffer</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="espenc_8h.html#a7056b8352a4cf78ec05828f1c33b02bf">  245</a></span>&#160;<span class="preprocessor">#define SCRATCH_START       0x1200  // start of scratch area</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="espenc_8h.html#ab4348e81a0860e6c133e109df4ddc688">  246</a></span>&#160;<span class="preprocessor">#define SCRATCH_LIMIT       0x2000  // past end of area, i.e. 3 Kb</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="espenc_8h.html#a70edaf370d94e7f128662938db9705bb">  247</a></span>&#160;<span class="preprocessor">#define SCRATCH_PAGE_SHIFT  6       // addressing is in pages of 64 bytes</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="espenc_8h.html#a23c214a2532d91d8b8dd1a1d6758b476">  248</a></span>&#160;<span class="preprocessor">#define SCRATCH_PAGE_SIZE   (1 &lt;&lt; SCRATCH_PAGE_SHIFT)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="espenc_8h.html#ae34b073ac70ab94529675362225a2639">  249</a></span>&#160;<span class="preprocessor">#define SCRATCH_PAGE_NUM    ((SCRATCH_LIMIT-SCRATCH_START) &gt;&gt; SCRATCH_PAGE_SHIFT)</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="espenc_8h.html#ad21fc3226b7cbb8d893ff30244044fca">  250</a></span>&#160;<span class="preprocessor">#define SCRATCH_MAP_SIZE    (((SCRATCH_PAGE_NUM % 8) == 0) ? (SCRATCH_PAGE_NUM / 8) : (SCRATCH_PAGE_NUM/8+1))</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// area in the enc memory that can be used via enc_malloc; by default 0 bytes; decrease SCRATCH_LIMIT in order</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// to use this functionality</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="espenc_8h.html#a9b326d8704d49bc7d8a1abc48da4c4c9">  254</a></span>&#160;<span class="preprocessor">#define ENC_HEAP_START      SCRATCH_LIMIT</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="espenc_8h.html#a4db8447f69c35ddc48e6848541d92e7d">  255</a></span>&#160;<span class="preprocessor">#define ENC_HEAP_END        0x2000</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="ttc" id="etharp_8h_html"><div class="ttname"><a href="etharp_8h.html">etharp.h</a></div></div>
<div class="ttc" id="structnetif_html_a353875b68ea303d237d1c3406134ec76"><div class="ttname"><a href="structnetif.html#a353875b68ea303d237d1c3406134ec76">netif::gw</a></div><div class="ttdeci">ip_addr_t gw</div><div class="ttdef"><b>Definition:</b> <a href="netif_8h_source.html#l00146">netif.h:146</a></div></div>
<div class="ttc" id="netif_8h_html"><div class="ttname"><a href="netif_8h.html">netif.h</a></div></div>
<div class="ttc" id="espenc_8h_html_a0406062344146c59e0f32c0676e90482"><div class="ttname"><a href="espenc_8h.html#a0406062344146c59e0f32c0676e90482">enc28j60_init</a></div><div class="ttdeci">err_t enc28j60_init(struct netif *netif)</div><div class="ttdef"><b>Definition:</b> <a href="espenc_8c_source.html#l00340">espenc.c:340</a></div></div>
<div class="ttc" id="structpbuf_html"><div class="ttname"><a href="structpbuf.html">pbuf</a></div><div class="ttdef"><b>Definition:</b> <a href="pbuf_8h_source.html#l00076">pbuf.h:76</a></div></div>
<div class="ttc" id="err_8h_html_af02d9da80fd66b4f986d2c53d7231ddb"><div class="ttname"><a href="err_8h.html#af02d9da80fd66b4f986d2c53d7231ddb">err_t</a></div><div class="ttdeci">s8_t err_t</div><div class="ttdef"><b>Definition:</b> <a href="err_8h_source.html#l00047">err.h:47</a></div></div>
<div class="ttc" id="esp-open-lwip_2include_2lwip_2ip__addr_8h_html_aa21d642e6874b9df89f9e404574d62a9"><div class="ttname"><a href="esp-open-lwip_2include_2lwip_2ip__addr_8h.html#aa21d642e6874b9df89f9e404574d62a9">ip_addr_t</a></div><div class="ttdeci">typedefPACK_STRUCT_END struct ip_addr ip_addr_t</div><div class="ttdef"><b>Definition:</b> <a href="esp-open-lwip_2include_2lwip_2ip__addr_8h_source.html#l00064">ip_addr.h:64</a></div></div>
<div class="ttc" id="structnetif_html"><div class="ttname"><a href="structnetif.html">netif</a></div><div class="ttdef"><b>Definition:</b> <a href="netif_8h_source.html#l00139">netif.h:139</a></div></div>
<div class="ttc" id="espenc_8h_html_a29210e2ffb9833ba9c34ff6f920b7c65"><div class="ttname"><a href="espenc_8h.html#a29210e2ffb9833ba9c34ff6f920b7c65">enc28j60_link_output</a></div><div class="ttdeci">err_t enc28j60_link_output(struct netif *netif, struct pbuf *p)</div><div class="ttdef"><b>Definition:</b> <a href="espenc_8c_source.html#l00122">espenc.c:122</a></div></div>
<div class="ttc" id="espenc_8h_html_a193505f7e2d8f132ca9698a32783fe93"><div class="ttname"><a href="espenc_8h.html#a193505f7e2d8f132ca9698a32783fe93">espenc_init</a></div><div class="ttdeci">struct netif * espenc_init(uint8_t *mac_addr, ip_addr_t *ip, ip_addr_t *mask, ip_addr_t *gw, bool dhcp)</div><div class="ttdef"><b>Definition:</b> <a href="espenc_8c_source.html#l00429">espenc.c:429</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
