$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module reference_counter_testbench $end
  $var wire 32 # ref_result [31:0] $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
#10
