<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE GENESYSV1.00>

<Keysight_Modular_Digitizer name="M9703_FPGA_Design_Tutorial" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
<M9703AMap BitFilePath="..\FPGA0\bitfiles\" BlockRegister="0" CLKSelection="INT" ChannelSetting="0" EXTCLKFreq="1.6" EXTIOOption="EXTIO_2" FPGADevice="0" FPGAOption="-LX2" InterFPGAIn="0" InterFPGAOut="0" OutPort="2" Register="1" SampleRateOption="-SR2" TriggerType="0" UseEXTIO="0" UseInterFPGALink="0" UseSameSampleRateMode="1" VFIFO="0" VRAM="0">
<Register index="0" iwl="1" name="switch" offset="0" overflow="3" quantization="5" readable="true" saturationbits="0" sign="0" value="0" wl="1" writable="false" />
<OutPort index="0" iwl="2" length="1" name="OutI" overflow="3" quantization="5" readable="false" saturationbits="0" sign="1" wl="16" writable="true" />
<OutPort index="1" iwl="2" length="1" name="OutQ" overflow="3" quantization="5" readable="false" saturationbits="0" sign="1" wl="16" writable="true" /></M9703AMap></Keysight_Modular_Digitizer>
