// Seed: 806126825
module module_0 (
    output uwire id_0,
    output tri id_1,
    input wand id_2,
    input uwire id_3,
    output tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input wire id_8,
    output uwire id_9,
    output uwire id_10,
    input wand id_11
    , id_16,
    input supply1 id_12,
    input supply1 id_13,
    input tri id_14
);
  wire id_17;
  assign id_10 = 1 ? 1 | 1 : 1;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply1 id_1
);
  assign id_0 = 1;
  assign id_0 = 1 - 1;
  module_0(
      id_0, id_0, id_1, id_1, id_0, id_1, id_1, id_1, id_1, id_0, id_0, id_1, id_1, id_1, id_1
  );
  wire id_3;
endmodule
