{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1746933706873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746933706874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 10:21:46 2025 " "Processing started: Sun May 11 10:21:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1746933706874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1746933706874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Doan -c Doan " "Command: quartus_map --read_settings_files=on --write_settings_files=off Doan -c Doan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1746933706874 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1746933707146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE iDFT.v(12) " "Verilog HDL Declaration information at iDFT.v(12): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746933707178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idft.v 1 1 " "Found 1 design units, including 1 entities, in source file idft.v" { { "Info" "ISGN_ENTITY_NAME" "1 iDFT " "Found entity 1: iDFT" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746933707181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746933707181 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wishbone_slave.v(104) " "Verilog HDL warning at wishbone_slave.v(104): extended using \"x\" or \"z\"" {  } { { "wishbone_slave.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/wishbone_slave.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1746933707182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE wishbone_slave.v(12) " "Verilog HDL Declaration information at wishbone_slave.v(12): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "wishbone_slave.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/wishbone_slave.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746933707182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_slave " "Found entity 1: wishbone_slave" {  } { { "wishbone_slave.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/wishbone_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746933707182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746933707182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "local_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file local_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 local_ram " "Found entity 1: local_ram" {  } { { "local_ram.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/local_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746933707185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746933707185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746933707187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746933707187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_tb " "Found entity 1: top_module_tb" {  } { { "top_module_tb.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/top_module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746933707189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746933707189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1746933707230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_slave wishbone_slave:u_slave " "Elaborating entity \"wishbone_slave\" for hierarchy \"wishbone_slave:u_slave\"" {  } { { "top_module.v" "u_slave" { Text "C:/Users/SUS/Desktop/HDL/Doan/top_module.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746933707232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wishbone_slave.v(130) " "Verilog HDL assignment warning at wishbone_slave.v(130): truncated value with size 32 to match size of target (4)" {  } { { "wishbone_slave.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/wishbone_slave.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746933707234 "|top_module|wishbone_slave:u_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iDFT iDFT:u_idft " "Elaborating entity \"iDFT\" for hierarchy \"iDFT:u_idft\"" {  } { { "top_module.v" "u_idft" { Text "C:/Users/SUS/Desktop/HDL/Doan/top_module.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746933707235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 iDFT.v(151) " "Verilog HDL assignment warning at iDFT.v(151): truncated value with size 4 to match size of target (3)" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746933707238 "|top_module|iDFT:u_idft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iDFT.v(168) " "Verilog HDL assignment warning at iDFT.v(168): truncated value with size 32 to match size of target (4)" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746933707238 "|top_module|iDFT:u_idft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 iDFT.v(177) " "Verilog HDL assignment warning at iDFT.v(177): truncated value with size 4 to match size of target (3)" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746933707238 "|top_module|iDFT:u_idft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iDFT.v(178) " "Verilog HDL assignment warning at iDFT.v(178): truncated value with size 32 to match size of target (4)" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746933707238 "|top_module|iDFT:u_idft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "W_real.data_a 0 iDFT.v(29) " "Net \"W_real.data_a\" at iDFT.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1746933707238 "|top_module|iDFT:u_idft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "W_real.waddr_a 0 iDFT.v(29) " "Net \"W_real.waddr_a\" at iDFT.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1746933707238 "|top_module|iDFT:u_idft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "W_imag.data_a 0 iDFT.v(30) " "Net \"W_imag.data_a\" at iDFT.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1746933707238 "|top_module|iDFT:u_idft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "W_imag.waddr_a 0 iDFT.v(30) " "Net \"W_imag.waddr_a\" at iDFT.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1746933707238 "|top_module|iDFT:u_idft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "W_real.we_a 0 iDFT.v(29) " "Net \"W_real.we_a\" at iDFT.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1746933707239 "|top_module|iDFT:u_idft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "W_imag.we_a 0 iDFT.v(30) " "Net \"W_imag.we_a\" at iDFT.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1746933707239 "|top_module|iDFT:u_idft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "local_ram local_ram:u_ram " "Elaborating entity \"local_ram\" for hierarchy \"local_ram:u_ram\"" {  } { { "top_module.v" "u_ram" { Text "C:/Users/SUS/Desktop/HDL/Doan/top_module.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746933707240 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_mem " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_mem\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1746933707247 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "iDFT:u_idft\|sum_real " "RAM logic \"iDFT:u_idft\|sum_real\" is uninferred due to inappropriate RAM size" {  } { { "iDFT.v" "sum_real" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1746933707746 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "iDFT:u_idft\|sum_imag " "RAM logic \"iDFT:u_idft\|sum_imag\" is uninferred due to inappropriate RAM size" {  } { { "iDFT.v" "sum_imag" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1746933707746 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "iDFT:u_idft\|W_imag " "RAM logic \"iDFT:u_idft\|W_imag\" is uninferred due to asynchronous read logic" {  } { { "iDFT.v" "W_imag" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1746933707746 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "iDFT:u_idft\|W_real " "RAM logic \"iDFT:u_idft\|W_real\" is uninferred due to asynchronous read logic" {  } { { "iDFT.v" "W_real" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1746933707746 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1746933707746 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 65 C:/Users/SUS/Desktop/HDL/Doan/db/Doan.ram1_iDFT_a4263e6b.hdl.mif " "Memory depth (128) in the design file differs from memory depth (65) in the Memory Initialization File \"C:/Users/SUS/Desktop/HDL/Doan/db/Doan.ram1_iDFT_a4263e6b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1746933708169 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/SUS/Desktop/HDL/Doan/db/Doan.ram1_iDFT_a4263e6b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/SUS/Desktop/HDL/Doan/db/Doan.ram1_iDFT_a4263e6b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1746933708170 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 65 C:/Users/SUS/Desktop/HDL/Doan/db/Doan.ram0_iDFT_a4263e6b.hdl.mif " "Memory depth (128) in the design file differs from memory depth (65) in the Memory Initialization File \"C:/Users/SUS/Desktop/HDL/Doan/db/Doan.ram0_iDFT_a4263e6b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1746933708189 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/SUS/Desktop/HDL/Doan/db/Doan.ram0_iDFT_a4263e6b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/SUS/Desktop/HDL/Doan/db/Doan.ram0_iDFT_a4263e6b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1746933708190 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "iDFT:u_idft\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"iDFT:u_idft\|Mult0\"" {  } { { "iDFT.v" "Mult0" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 165 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746933708971 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "iDFT:u_idft\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"iDFT:u_idft\|Mult1\"" {  } { { "iDFT.v" "Mult1" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 165 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746933708971 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "iDFT:u_idft\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"iDFT:u_idft\|Mult2\"" {  } { { "iDFT.v" "Mult2" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 166 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746933708971 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "iDFT:u_idft\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"iDFT:u_idft\|Mult3\"" {  } { { "iDFT.v" "Mult3" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 166 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746933708971 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1746933708971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iDFT:u_idft\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"iDFT:u_idft\|lpm_mult:Mult0\"" {  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746933708999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iDFT:u_idft\|lpm_mult:Mult0 " "Instantiated megafunction \"iDFT:u_idft\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746933709000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746933709000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746933709000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746933709000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746933709000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746933709000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746933709000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746933709000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746933709000 ""}  } { { "iDFT.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/iDFT.v" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746933709000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e1t " "Found entity 1: mult_e1t" {  } { { "db/mult_e1t.tdf" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/db/mult_e1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746933709041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746933709041 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "184 " "Ignored 184 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "184 " "Ignored 184 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1746933709248 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1746933709248 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "wishbone_slave.v" "" { Text "C:/Users/SUS/Desktop/HDL/Doan/wishbone_slave.v" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1746933709277 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1746933709278 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1746933710503 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SUS/Desktop/HDL/Doan/output_files/Doan.map.smsg " "Generated suppressed messages file C:/Users/SUS/Desktop/HDL/Doan/output_files/Doan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1746933710628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1746933710812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746933710812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3268 " "Implemented 3268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1746933711037 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1746933711037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3174 " "Implemented 3174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1746933711037 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1746933711037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1746933711037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1746933711066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 10:21:51 2025 " "Processing ended: Sun May 11 10:21:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1746933711066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1746933711066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1746933711066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1746933711066 ""}
