
Ç
3Changing the constrs_type of fileset '%s' to '%s'.
11*project2
	constrs_12default:default2
XDC2default:defaultZ1-11
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
]
-Analyzing %s Unisim elements for replacement
17*netlist2
752default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.32default:defaultZ1-479
ò
Loading clock regions from %s
13*device2a
M/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
ô
Loading clock buffers from %s
11*device2b
N/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
E/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
A/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ï
Loading package from %s
16*device2d
P/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
B/opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2ü
ä/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_processing_system7_0_0/testDMA_processing_system7_0_0.xdc2default:default27
#testDMA_i/processing_system7_0/inst2default:defaultZ20-848
¶
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ü
ä/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_processing_system7_0_0/testDMA_processing_system7_0_0.xdc2default:default27
#testDMA_i/processing_system7_0/inst2default:defaultZ20-847
˘
$Parsing XDC File [%s] for cell '%s'
848*designutils2à
t/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0.xdc2default:default2*
testDMA_i/axi_dma_0/U02default:defaultZ20-848
Ç
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2à
t/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0.xdc2default:default2*
testDMA_i/axi_dma_0/U02default:defaultZ20-847
è
$Parsing XDC File [%s] for cell '%s'
848*designutils2ô
Ñ/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0_board.xdc2default:default2/
testDMA_i/proc_sys_reset/U02default:defaultZ20-848
ò
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ô
Ñ/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0_board.xdc2default:default2/
testDMA_i/proc_sys_reset/U02default:defaultZ20-847
à
$Parsing XDC File [%s] for cell '%s'
848*designutils2í
~/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc2default:default2/
testDMA_i/proc_sys_reset/U02default:defaultZ20-848
·
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2/
testDMA_i/proc_sys_reset/U02default:default2,
[get_ports ext_reset_in]2default:default2/
testDMA_i/proc_sys_reset/U02default:default2î
~/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc2default:default2
552default:default8@Z12-1399
ë
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2í
~/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc2default:default2/
testDMA_i/proc_sys_reset/U02default:defaultZ20-847
ú
Parsing XDC File [%s]
179*designutils2f
R/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:defaultZ20-179
•
Finished Parsing XDC File [%s]
178*designutils2f
R/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:defaultZ20-178
Ä
$Parsing XDC File [%s] for cell '%s'
848*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0_clocks.xdc2default:default2*
testDMA_i/axi_dma_0/U02default:defaultZ20-848
â
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0_clocks.xdc2default:default2*
testDMA_i/axi_dma_0/U02default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2û
â/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axis_data_fifo_0_1/testDMA_axis_data_fifo_0_1_clocks.xdc2default:default23
testDMA_i/axis_data_fifo_0/inst2default:defaultZ20-848
°
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2û
â/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axis_data_fifo_0_1/testDMA_axis_data_fifo_0_1_clocks.xdc2default:default23
testDMA_i/axis_data_fifo_0/inst2default:defaultZ20-847
≠
$Parsing XDC File [%s] for cell '%s'
848*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_444/testDMA_auto_ds_444_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst2default:defaultZ20-848
∂
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_444/testDMA_auto_ds_444_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst2default:defaultZ20-847
≠
$Parsing XDC File [%s] for cell '%s'
848*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_445/testDMA_auto_ds_445_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst2default:defaultZ20-848
∂
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_445/testDMA_auto_ds_445_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst2default:defaultZ20-847
≠
$Parsing XDC File [%s] for cell '%s'
848*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_446/testDMA_auto_ds_446_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst2default:defaultZ20-848
∂
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_446/testDMA_auto_ds_446_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst2default:defaultZ20-847
≠
$Parsing XDC File [%s] for cell '%s'
848*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_447/testDMA_auto_us_447_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst2default:defaultZ20-848
∂
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_447/testDMA_auto_us_447_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst2default:defaultZ20-847
≠
$Parsing XDC File [%s] for cell '%s'
848*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_448/testDMA_auto_us_448_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/s01_couplers/auto_us/inst2default:defaultZ20-848
∂
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_448/testDMA_auto_us_448_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/s01_couplers/auto_us/inst2default:defaultZ20-847
û
$Parsing XDC File [%s] for cell '%s'
848*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_449/testDMA_auto_us_449_clocks.xdc2default:default2H
4testDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst2default:defaultZ20-848
ß
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2è
{/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_449/testDMA_auto_us_449_clocks.xdc2default:default2H
4testDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst2default:defaultZ20-847
≤
Parsing XDC File [%s]
179*designutils2|
h/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/.Xil/Vivado-20715-ubuntu/dcp/testDMA_wrapper.xdc2default:defaultZ20-179
ª
Finished Parsing XDC File [%s]
178*designutils2|
h/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/.Xil/Vivado-20715-ubuntu/dcp/testDMA_wrapper.xdc2default:defaultZ20-178
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
ï
!Unisim Transformation Summary:
%s111*project2ÿ
√  A total of 41 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
2default:defaultZ1-111
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:172default:default2
00:00:182default:default2
1333.3282default:default2
611.4962default:defaultZ17-268


End Record