/*
 * usb_comm.v - USB communications for the RAM Tracer.
 *
 * Copyright (C) 2009 Micah Dowty
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

/*
 * Assemble a 32-bit packet from its common component pieces.
 * This only fills in the parts that every packet has- there is still
 * a 23-bit portion which has a type-specific meaning.
 *
 * The general packet structure is:
 *
 *   Byte 0             Byte 1             Byte 2             Byte 3
 *
 *   7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0
 *  +-+-+-+-+-+-+-+-+  +-+-+-+-+-+-+-+-+  +-+-+-+-+-+-+-+-+  +-+-+-+-+-+-+-+-+
 *   1 t t p p p p p    0 p p p p p p p    0 p p p p p p p    0 p p p p c c c
 *  +-+-+-+-+-+-+-+-+  +-+-+-+-+-+-+-+-+  +-+-+-+-+-+-+-+-+  +-+-+-+-+-+-+-+-+
 *         2 2 2 1 1      1 1 1 1 1 1 1      1
 *     1 0 2 1 0 9 8      7 6 5 4 3 2 1      0 9 8 7 6 5 4      3 2 1 0 2 1 0
 *
 *  MSB:  Flag bit, for packet alignment.
 *  t:    Type. 0=addr, 1=read data, 2=write data, 3=timestamp
 *  p:    23-bit payload (type-specific)
 *  c:    3-bit checksum.
 *
 * The checksum is computed by padding the payload to 24-bits with an extra zero, adding
 * each 3-bit portion of that payload, then adding a (zero-padded) copy of the type code.
 *
 * Payloads
 * --------
 *
 * Address Packets (0):
 *   Payload consists of only a 23-bit address.
 *
 * Read data burst (1):
 *
 *   +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
 *    t t t t t u l c c c c c c c c n n n n n n n n
 *   +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
 *    4 3 2 1 0     7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
 *
 *    t: 5-bit count of how many RAM clock cycles were skipped
 *       since the last packet that contained a timestamp.
 *    u: AND of upper byte valid flags on all words in the burst
 *    l: AND of lower byte valid flags on all words in the burst
 *    c: 8-bit checksum of all read words
 *    n: number of words in burst
 *
 * Write data word (2):
 *
 *   +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
 *    t t t t t u l d d d d d d d d d d d d d d d d
 *   +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
 *                  1 1 1 1 1 1
 *    4 3 2 1 0     5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
 *
 *    d: 16-bit data word
 *    u: upper byte valid
 *    l: lower byte valid
 *    t: 5-bit count of how many RAM clock cycles were skipped
 *       since the last packet that contained a timestamp.
 *
 * Timestamp (3):
 *   Payload consists of a 23-bit count of how many RAM cycles
 *   were skipped since the last packet that contained a timestamp.
 */

module usb_packet_assemble(packet_out, type_code, payload);

   output [31:0] packet_out;
   input [1:0]   type_code;
   input [22:0]  payload;

   wire [2:0] check = ( { 1'b0, type_code } +
                        { 1'b0, payload[22:21] } +
                        payload[20:18] +
                        payload[17:15] +
                        payload[14:12] +
                        payload[11:9] +
                        payload[8:6] +
                        payload[5:3] +
                        payload[2:0] );

   assign packet_out = { 1'b1, type_code, payload[22:18],
                         1'b0, payload[17:11],
                         1'b0, payload[10:4],
                         1'b0, payload[3:0], check };
endmodule


/*
 * This module is in charge of USB communications through the
 * FX2's byte-wide FIFO. It provides a single-entry writeable 32-bit
 * packet buffer. If either that packet buffer or the external FIFO
 * overflows, an error pulse is generated.
 */

module usb_comm(mclk, reset,
                usb_d, usb_slwr, usb_slrd, usb_pktend,
                usb_sloe, usb_fifoadr, usb_flagb,
                packet_data, packet_strobe,
                overflow);

   input mclk, reset;

   output [7:0]  usb_d;
   output [1:0]  usb_fifoadr;
   output        usb_slwr, usb_slrd;
   output        usb_pktend, usb_sloe;
   input         usb_flagb;

   input [31:0]  packet_data;
   input         packet_strobe;

   output        overflow;


   /************************************************
    * USB Setup
    */

   assign usb_fifoadr = 2'b10;     // EP6
   assign usb_sloe = 1;            // FIFO outputs always disabled
   assign usb_slrd = 1;            // We don't read yet
   assign usb_pktend = !reset;     // Flush the packet buffer on reset
   wire   usb_full = !usb_flagb;   // External FIFO is full

   // USB write registers, positive logic
   reg [7:0]  usb_d;
   reg        usb_wr_strobe;
   assign usb_slwr = !usb_wr_strobe;


   /************************************************
    * Packet buffer
    */

   reg [31:0]  packet_buf;
   reg         packet_reset;
   wire        packet_full;

   set_reset_flipflop pktbuf(mclk, reset, packet_strobe, packet_reset, packet_full);

   assign overflow = packet_full && packet_strobe;

   always @(posedge mclk or posedge reset)
     if (reset)
       packet_buf <= 0;
     else if (packet_strobe)
       packet_buf <= packet_data;


   /************************************************
    * USB FIFO State Machine
    */

   reg [31:0]  usb_reg;
   reg [3:0]   usb_bytecnt;

   always @(posedge mclk or posedge reset)
     if (reset) begin
        usb_reg <= 0;
        usb_bytecnt <= 0;
        usb_d <= 0;
        usb_wr_strobe <= 0;
        packet_reset <= 0;
     end
     else if (usb_wr_strobe) begin
        /*
         * We just wrote a byte. Wait one cycle, to give the FIFO
         * a chance to report whether it's full or not.
         */
        usb_wr_strobe <= 0;
        packet_reset <= 0;
     end
     else if (usb_full) begin
        /*
         * Wait for room in the USB FIFO
         */
        usb_wr_strobe <= 0;
        packet_reset <= 0;
     end
     else if (usb_bytecnt == 0) begin
        // Idle. Do we have another packet to send?
        if (packet_full) begin
           // Start a write. Load our shift register, clear the packet buffer.
           usb_reg <= packet_buf;
           usb_bytecnt <= 4;
           usb_wr_strobe <= 0;
           packet_reset <= 1;
        end
        else begin
           // Sit idle
           usb_bytecnt <= 0;
           usb_wr_strobe <= 0;
           packet_reset <= 0;
        end
     end
     else begin
        // Next byte
        usb_reg <= { usb_reg[23:0], 8'hXX };
        usb_bytecnt <= usb_bytecnt - 1;
        usb_d <= usb_reg[31:24];
        usb_wr_strobe <= 1;
        packet_reset <= 0;
     end

endmodule // usb_comm
