#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000148d4669fd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000148d48d1180_0 .net "PC", 31 0, L_00000148d495a880;  1 drivers
v00000148d48d2120_0 .net "cycles_consumed", 31 0, v00000148d48d0fa0_0;  1 drivers
v00000148d48d1ae0_0 .var "input_clk", 0 0;
v00000148d48d1b80_0 .var "rst", 0 0;
S_00000148d46796f0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000148d4669fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000148d4811520 .functor NOR 1, v00000148d48d1ae0_0, v00000148d48c2600_0, C4<0>, C4<0>;
L_00000148d4810330 .functor AND 1, v00000148d48a2ab0_0, v00000148d48a2a10_0, C4<1>, C4<1>;
L_00000148d48104f0 .functor AND 1, L_00000148d4810330, L_00000148d48d1cc0, C4<1>, C4<1>;
L_00000148d48108e0 .functor AND 1, v00000148d4892870_0, v00000148d4892eb0_0, C4<1>, C4<1>;
L_00000148d48105d0 .functor AND 1, L_00000148d48108e0, L_00000148d48d21c0, C4<1>, C4<1>;
L_00000148d48106b0 .functor AND 1, v00000148d48c2420_0, v00000148d48c3fa0_0, C4<1>, C4<1>;
L_00000148d4810720 .functor AND 1, L_00000148d48106b0, L_00000148d48d2440, C4<1>, C4<1>;
L_00000148d4810950 .functor AND 1, v00000148d48a2ab0_0, v00000148d48a2a10_0, C4<1>, C4<1>;
L_00000148d48109c0 .functor AND 1, L_00000148d4810950, L_00000148d48d2580, C4<1>, C4<1>;
L_00000148d4810a30 .functor AND 1, v00000148d4892870_0, v00000148d4892eb0_0, C4<1>, C4<1>;
L_00000148d4811210 .functor AND 1, L_00000148d4810a30, L_00000148d48d2620, C4<1>, C4<1>;
L_00000148d4810d40 .functor AND 1, v00000148d48c2420_0, v00000148d48c3fa0_0, C4<1>, C4<1>;
L_00000148d4810f00 .functor AND 1, L_00000148d4810d40, L_00000148d48d26c0, C4<1>, C4<1>;
L_00000148d48d9330 .functor NOT 1, L_00000148d4811520, C4<0>, C4<0>, C4<0>;
L_00000148d48d99c0 .functor NOT 1, L_00000148d4811520, C4<0>, C4<0>, C4<0>;
L_00000148d493f390 .functor NOT 1, L_00000148d4811520, C4<0>, C4<0>, C4<0>;
L_00000148d493f0f0 .functor NOT 1, L_00000148d4811520, C4<0>, C4<0>, C4<0>;
L_00000148d493dbf0 .functor NOT 1, L_00000148d4811520, C4<0>, C4<0>, C4<0>;
L_00000148d495a880 .functor BUFZ 32, v00000148d48c7ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000148d48c3c80_0 .net "EX1_ALU_OPER1", 31 0, L_00000148d48da210;  1 drivers
v00000148d48c3dc0_0 .net "EX1_ALU_OPER2", 31 0, L_00000148d493e210;  1 drivers
v00000148d48c3e60_0 .net "EX1_PC", 31 0, v00000148d48a41d0_0;  1 drivers
v00000148d48c1f20_0 .net "EX1_PFC", 31 0, v00000148d48a35f0_0;  1 drivers
v00000148d48c3f00_0 .net "EX1_PFC_to_IF", 31 0, L_00000148d48d6cc0;  1 drivers
v00000148d48c4220_0 .net "EX1_forward_to_B", 31 0, v00000148d48a3af0_0;  1 drivers
v00000148d48c4360_0 .net "EX1_is_beq", 0 0, v00000148d48a3690_0;  1 drivers
v00000148d48c4400_0 .net "EX1_is_bne", 0 0, v00000148d48a4590_0;  1 drivers
v00000148d48c6c00_0 .net "EX1_is_jal", 0 0, v00000148d48a3730_0;  1 drivers
v00000148d48c5260_0 .net "EX1_is_jr", 0 0, v00000148d48a37d0_0;  1 drivers
v00000148d48c5580_0 .net "EX1_is_oper2_immed", 0 0, v00000148d48a4810_0;  1 drivers
v00000148d48c60c0_0 .net "EX1_memread", 0 0, v00000148d48a4630_0;  1 drivers
v00000148d48c62a0_0 .net "EX1_memwrite", 0 0, v00000148d48a3eb0_0;  1 drivers
v00000148d48c6840_0 .net "EX1_opcode", 11 0, v00000148d48a3b90_0;  1 drivers
v00000148d48c5440_0 .net "EX1_predicted", 0 0, v00000148d48a3c30_0;  1 drivers
v00000148d48c68e0_0 .net "EX1_rd_ind", 4 0, v00000148d48a46d0_0;  1 drivers
v00000148d48c45e0_0 .net "EX1_rd_indzero", 0 0, v00000148d48a3d70_0;  1 drivers
v00000148d48c56c0_0 .net "EX1_regwrite", 0 0, v00000148d48a3f50_0;  1 drivers
v00000148d48c6a20_0 .net "EX1_rs1", 31 0, v00000148d48a4770_0;  1 drivers
v00000148d48c5620_0 .net "EX1_rs1_ind", 4 0, v00000148d48a4950_0;  1 drivers
v00000148d48c5da0_0 .net "EX1_rs2", 31 0, v00000148d48a3ff0_0;  1 drivers
v00000148d48c6ca0_0 .net "EX1_rs2_ind", 4 0, v00000148d48a4130_0;  1 drivers
v00000148d48c59e0_0 .net "EX1_rs2_out", 31 0, L_00000148d493ea60;  1 drivers
v00000148d48c5e40_0 .net "EX2_ALU_OPER1", 31 0, v00000148d48a1890_0;  1 drivers
v00000148d48c6160_0 .net "EX2_ALU_OPER2", 31 0, v00000148d48a1cf0_0;  1 drivers
v00000148d48c5120_0 .net "EX2_ALU_OUT", 31 0, L_00000148d48d7620;  1 drivers
v00000148d48c4ea0_0 .net "EX2_PC", 31 0, v00000148d48a1930_0;  1 drivers
v00000148d48c4680_0 .net "EX2_PFC_to_IF", 31 0, v00000148d48a25b0_0;  1 drivers
v00000148d48c6520_0 .net "EX2_forward_to_B", 31 0, v00000148d48a19d0_0;  1 drivers
v00000148d48c6340_0 .net "EX2_is_beq", 0 0, v00000148d48a1b10_0;  1 drivers
v00000148d48c5080_0 .net "EX2_is_bne", 0 0, v00000148d48a2650_0;  1 drivers
v00000148d48c4c20_0 .net "EX2_is_jal", 0 0, v00000148d48a1c50_0;  1 drivers
v00000148d48c5b20_0 .net "EX2_is_jr", 0 0, v00000148d48a1d90_0;  1 drivers
v00000148d48c63e0_0 .net "EX2_is_oper2_immed", 0 0, v00000148d48a1e30_0;  1 drivers
v00000148d48c5ee0_0 .net "EX2_memread", 0 0, v00000148d48a1ed0_0;  1 drivers
v00000148d48c6480_0 .net "EX2_memwrite", 0 0, v00000148d48a1f70_0;  1 drivers
v00000148d48c5300_0 .net "EX2_opcode", 11 0, v00000148d48a2010_0;  1 drivers
v00000148d48c6020_0 .net "EX2_predicted", 0 0, v00000148d48a23d0_0;  1 drivers
v00000148d48c51c0_0 .net "EX2_rd_ind", 4 0, v00000148d48a2970_0;  1 drivers
v00000148d48c5bc0_0 .net "EX2_rd_indzero", 0 0, v00000148d48a2a10_0;  1 drivers
v00000148d48c53a0_0 .net "EX2_regwrite", 0 0, v00000148d48a2ab0_0;  1 drivers
v00000148d48c6d40_0 .net "EX2_rs1", 31 0, v00000148d48a2b50_0;  1 drivers
v00000148d48c65c0_0 .net "EX2_rs1_ind", 4 0, v00000148d48a2bf0_0;  1 drivers
v00000148d48c54e0_0 .net "EX2_rs2_ind", 4 0, v00000148d48a2c90_0;  1 drivers
v00000148d48c6700_0 .net "EX2_rs2_out", 31 0, v00000148d48a2d30_0;  1 drivers
v00000148d48c4f40_0 .net "ID_INST", 31 0, v00000148d48acfc0_0;  1 drivers
v00000148d48c5a80_0 .net "ID_PC", 31 0, v00000148d48ad420_0;  1 drivers
v00000148d48c4720_0 .net "ID_PFC_to_EX", 31 0, L_00000148d48d3660;  1 drivers
v00000148d48c4900_0 .net "ID_PFC_to_IF", 31 0, L_00000148d48d46a0;  1 drivers
v00000148d48c67a0_0 .net "ID_forward_to_B", 31 0, L_00000148d48d5320;  1 drivers
v00000148d48c5760_0 .net "ID_is_beq", 0 0, L_00000148d48d4d80;  1 drivers
v00000148d48c6200_0 .net "ID_is_bne", 0 0, L_00000148d48d4ec0;  1 drivers
v00000148d48c58a0_0 .net "ID_is_j", 0 0, L_00000148d48d5f00;  1 drivers
v00000148d48c4d60_0 .net "ID_is_jal", 0 0, L_00000148d48d7b20;  1 drivers
v00000148d48c6980_0 .net "ID_is_jr", 0 0, L_00000148d48d2f80;  1 drivers
v00000148d48c5800_0 .net "ID_is_oper2_immed", 0 0, L_00000148d48d9410;  1 drivers
v00000148d48c4b80_0 .net "ID_memread", 0 0, L_00000148d48d6180;  1 drivers
v00000148d48c4fe0_0 .net "ID_memwrite", 0 0, L_00000148d48d7300;  1 drivers
v00000148d48c5940_0 .net "ID_opcode", 11 0, v00000148d48c79c0_0;  1 drivers
v00000148d48c6660_0 .net "ID_predicted", 0 0, v00000148d48a6800_0;  1 drivers
v00000148d48c5d00_0 .net "ID_rd_ind", 4 0, v00000148d48c9040_0;  1 drivers
v00000148d48c4cc0_0 .net "ID_regwrite", 0 0, L_00000148d48d5820;  1 drivers
v00000148d48c4a40_0 .net "ID_rs1", 31 0, v00000148d48ab4e0_0;  1 drivers
v00000148d48c6b60_0 .net "ID_rs1_ind", 4 0, v00000148d48c6de0_0;  1 drivers
v00000148d48c5c60_0 .net "ID_rs2", 31 0, v00000148d48ab300_0;  1 drivers
v00000148d48c5f80_0 .net "ID_rs2_ind", 4 0, v00000148d48c8280_0;  1 drivers
v00000148d48c6ac0_0 .net "IF_INST", 31 0, L_00000148d48d9020;  1 drivers
v00000148d48c47c0_0 .net "IF_pc", 31 0, v00000148d48c7ec0_0;  1 drivers
v00000148d48c4860_0 .net "MEM_ALU_OUT", 31 0, v00000148d4891a10_0;  1 drivers
v00000148d48c49a0_0 .net "MEM_Data_mem_out", 31 0, v00000148d48c1de0_0;  1 drivers
v00000148d48c4ae0_0 .net "MEM_memread", 0 0, v00000148d48916f0_0;  1 drivers
v00000148d48c4e00_0 .net "MEM_memwrite", 0 0, v00000148d48925f0_0;  1 drivers
v00000148d48d2940_0 .net "MEM_opcode", 11 0, v00000148d4893590_0;  1 drivers
v00000148d48d1680_0 .net "MEM_rd_ind", 4 0, v00000148d48927d0_0;  1 drivers
v00000148d48d2760_0 .net "MEM_rd_indzero", 0 0, v00000148d4892eb0_0;  1 drivers
v00000148d48d0aa0_0 .net "MEM_regwrite", 0 0, v00000148d4892870_0;  1 drivers
v00000148d48d2260_0 .net "MEM_rs2", 31 0, v00000148d4892af0_0;  1 drivers
v00000148d48d0c80_0 .net "PC", 31 0, L_00000148d495a880;  alias, 1 drivers
v00000148d48d29e0_0 .net "STALL_ID1_FLUSH", 0 0, v00000148d48a7700_0;  1 drivers
v00000148d48d1720_0 .net "STALL_ID2_FLUSH", 0 0, v00000148d48a7ac0_0;  1 drivers
v00000148d48d1e00_0 .net "STALL_IF_FLUSH", 0 0, v00000148d48a8380_0;  1 drivers
v00000148d48d2a80_0 .net "WB_ALU_OUT", 31 0, v00000148d48c1e80_0;  1 drivers
v00000148d48d0820_0 .net "WB_Data_mem_out", 31 0, v00000148d48c22e0_0;  1 drivers
v00000148d48d2b20_0 .net "WB_memread", 0 0, v00000148d48c2380_0;  1 drivers
v00000148d48d0e60_0 .net "WB_rd_ind", 4 0, v00000148d48c30a0_0;  1 drivers
v00000148d48d0f00_0 .net "WB_rd_indzero", 0 0, v00000148d48c3fa0_0;  1 drivers
v00000148d48d2bc0_0 .net "WB_regwrite", 0 0, v00000148d48c2420_0;  1 drivers
v00000148d48d14a0_0 .net "Wrong_prediction", 0 0, L_00000148d493eec0;  1 drivers
v00000148d48d1540_0 .net *"_ivl_1", 0 0, L_00000148d4810330;  1 drivers
v00000148d48d2c60_0 .net *"_ivl_13", 0 0, L_00000148d48106b0;  1 drivers
v00000148d48d1860_0 .net *"_ivl_14", 0 0, L_00000148d48d2440;  1 drivers
v00000148d48d08c0_0 .net *"_ivl_19", 0 0, L_00000148d4810950;  1 drivers
v00000148d48d2d00_0 .net *"_ivl_2", 0 0, L_00000148d48d1cc0;  1 drivers
v00000148d48d1360_0 .net *"_ivl_20", 0 0, L_00000148d48d2580;  1 drivers
v00000148d48d0be0_0 .net *"_ivl_25", 0 0, L_00000148d4810a30;  1 drivers
v00000148d48d05a0_0 .net *"_ivl_26", 0 0, L_00000148d48d2620;  1 drivers
v00000148d48d0b40_0 .net *"_ivl_31", 0 0, L_00000148d4810d40;  1 drivers
v00000148d48d0960_0 .net *"_ivl_32", 0 0, L_00000148d48d26c0;  1 drivers
v00000148d48d0640_0 .net *"_ivl_40", 31 0, L_00000148d48d5a00;  1 drivers
L_00000148d48f0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000148d48d12c0_0 .net *"_ivl_43", 26 0, L_00000148d48f0c58;  1 drivers
L_00000148d48f0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000148d48d1f40_0 .net/2u *"_ivl_44", 31 0, L_00000148d48f0ca0;  1 drivers
v00000148d48d1d60_0 .net *"_ivl_52", 31 0, L_00000148d4944b80;  1 drivers
L_00000148d48f0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000148d48d0d20_0 .net *"_ivl_55", 26 0, L_00000148d48f0d30;  1 drivers
L_00000148d48f0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000148d48d23a0_0 .net/2u *"_ivl_56", 31 0, L_00000148d48f0d78;  1 drivers
v00000148d48d2800_0 .net *"_ivl_7", 0 0, L_00000148d48108e0;  1 drivers
v00000148d48d06e0_0 .net *"_ivl_8", 0 0, L_00000148d48d21c0;  1 drivers
v00000148d48d1900_0 .net "alu_selA", 1 0, L_00000148d48d24e0;  1 drivers
v00000148d48d0780_0 .net "alu_selB", 1 0, L_00000148d48d5460;  1 drivers
v00000148d48d1fe0_0 .net "clk", 0 0, L_00000148d4811520;  1 drivers
v00000148d48d0fa0_0 .var "cycles_consumed", 31 0;
v00000148d48d0a00_0 .net "exhaz", 0 0, L_00000148d48105d0;  1 drivers
v00000148d48d17c0_0 .net "exhaz2", 0 0, L_00000148d4811210;  1 drivers
v00000148d48d1ea0_0 .net "hlt", 0 0, v00000148d48c2600_0;  1 drivers
v00000148d48d28a0_0 .net "idhaz", 0 0, L_00000148d48104f0;  1 drivers
v00000148d48d0dc0_0 .net "idhaz2", 0 0, L_00000148d48109c0;  1 drivers
v00000148d48d15e0_0 .net "if_id_write", 0 0, v00000148d48a8a60_0;  1 drivers
v00000148d48d19a0_0 .net "input_clk", 0 0, v00000148d48d1ae0_0;  1 drivers
v00000148d48d1040_0 .net "is_branch_and_taken", 0 0, L_00000148d48d86f0;  1 drivers
v00000148d48d1220_0 .net "memhaz", 0 0, L_00000148d4810720;  1 drivers
v00000148d48d2080_0 .net "memhaz2", 0 0, L_00000148d4810f00;  1 drivers
v00000148d48d2300_0 .net "pc_src", 2 0, L_00000148d48d3200;  1 drivers
v00000148d48d10e0_0 .net "pc_write", 0 0, v00000148d48aa4a0_0;  1 drivers
v00000148d48d1400_0 .net "rst", 0 0, v00000148d48d1b80_0;  1 drivers
v00000148d48d1c20_0 .net "store_rs2_forward", 1 0, L_00000148d48d3480;  1 drivers
v00000148d48d1a40_0 .net "wdata_to_reg_file", 31 0, L_00000148d4959ee0;  1 drivers
E_00000148d4817330/0 .event negedge, v00000148d48a6080_0;
E_00000148d4817330/1 .event posedge, v00000148d4891830_0;
E_00000148d4817330 .event/or E_00000148d4817330/0, E_00000148d4817330/1;
L_00000148d48d1cc0 .cmp/eq 5, v00000148d48a2970_0, v00000148d48a4950_0;
L_00000148d48d21c0 .cmp/eq 5, v00000148d48927d0_0, v00000148d48a4950_0;
L_00000148d48d2440 .cmp/eq 5, v00000148d48c30a0_0, v00000148d48a4950_0;
L_00000148d48d2580 .cmp/eq 5, v00000148d48a2970_0, v00000148d48a4130_0;
L_00000148d48d2620 .cmp/eq 5, v00000148d48927d0_0, v00000148d48a4130_0;
L_00000148d48d26c0 .cmp/eq 5, v00000148d48c30a0_0, v00000148d48a4130_0;
L_00000148d48d5a00 .concat [ 5 27 0 0], v00000148d48c9040_0, L_00000148d48f0c58;
L_00000148d48d7d00 .cmp/ne 32, L_00000148d48d5a00, L_00000148d48f0ca0;
L_00000148d4944b80 .concat [ 5 27 0 0], v00000148d48a2970_0, L_00000148d48f0d30;
L_00000148d49468e0 .cmp/ne 32, L_00000148d4944b80, L_00000148d48f0d78;
S_00000148d45ed800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000148d480f990 .functor NOT 1, L_00000148d48105d0, C4<0>, C4<0>, C4<0>;
L_00000148d4810790 .functor AND 1, L_00000148d4810720, L_00000148d480f990, C4<1>, C4<1>;
L_00000148d4810aa0 .functor OR 1, L_00000148d48104f0, L_00000148d4810790, C4<0>, C4<0>;
L_00000148d4810800 .functor OR 1, L_00000148d48104f0, L_00000148d48105d0, C4<0>, C4<0>;
v00000148d483a210_0 .net *"_ivl_12", 0 0, L_00000148d4810800;  1 drivers
v00000148d483b070_0 .net *"_ivl_2", 0 0, L_00000148d480f990;  1 drivers
v00000148d483aa30_0 .net *"_ivl_5", 0 0, L_00000148d4810790;  1 drivers
v00000148d483a850_0 .net *"_ivl_7", 0 0, L_00000148d4810aa0;  1 drivers
v00000148d483b750_0 .net "alu_selA", 1 0, L_00000148d48d24e0;  alias, 1 drivers
v00000148d4839b30_0 .net "exhaz", 0 0, L_00000148d48105d0;  alias, 1 drivers
v00000148d483a490_0 .net "idhaz", 0 0, L_00000148d48104f0;  alias, 1 drivers
v00000148d48399f0_0 .net "memhaz", 0 0, L_00000148d4810720;  alias, 1 drivers
L_00000148d48d24e0 .concat8 [ 1 1 0 0], L_00000148d4810aa0, L_00000148d4810800;
S_00000148d45ed990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000148d480fae0 .functor NOT 1, L_00000148d4811210, C4<0>, C4<0>, C4<0>;
L_00000148d48110c0 .functor AND 1, L_00000148d4810f00, L_00000148d480fae0, C4<1>, C4<1>;
L_00000148d4810db0 .functor OR 1, L_00000148d48109c0, L_00000148d48110c0, C4<0>, C4<0>;
L_00000148d4811130 .functor NOT 1, v00000148d48a4810_0, C4<0>, C4<0>, C4<0>;
L_00000148d4811280 .functor AND 1, L_00000148d4810db0, L_00000148d4811130, C4<1>, C4<1>;
L_00000148d48111a0 .functor OR 1, L_00000148d48109c0, L_00000148d4811210, C4<0>, C4<0>;
L_00000148d480fbc0 .functor NOT 1, v00000148d48a4810_0, C4<0>, C4<0>, C4<0>;
L_00000148d4811750 .functor AND 1, L_00000148d48111a0, L_00000148d480fbc0, C4<1>, C4<1>;
v00000148d483ac10_0 .net "EX1_is_oper2_immed", 0 0, v00000148d48a4810_0;  alias, 1 drivers
v00000148d4839e50_0 .net *"_ivl_11", 0 0, L_00000148d4811280;  1 drivers
v00000148d4839db0_0 .net *"_ivl_16", 0 0, L_00000148d48111a0;  1 drivers
v00000148d483a8f0_0 .net *"_ivl_17", 0 0, L_00000148d480fbc0;  1 drivers
v00000148d483ae90_0 .net *"_ivl_2", 0 0, L_00000148d480fae0;  1 drivers
v00000148d483b1b0_0 .net *"_ivl_20", 0 0, L_00000148d4811750;  1 drivers
v00000148d483acb0_0 .net *"_ivl_5", 0 0, L_00000148d48110c0;  1 drivers
v00000148d483a2b0_0 .net *"_ivl_7", 0 0, L_00000148d4810db0;  1 drivers
v00000148d483aad0_0 .net *"_ivl_8", 0 0, L_00000148d4811130;  1 drivers
v00000148d483b250_0 .net "alu_selB", 1 0, L_00000148d48d5460;  alias, 1 drivers
v00000148d4839ef0_0 .net "exhaz", 0 0, L_00000148d4811210;  alias, 1 drivers
v00000148d483ad50_0 .net "idhaz", 0 0, L_00000148d48109c0;  alias, 1 drivers
v00000148d4839f90_0 .net "memhaz", 0 0, L_00000148d4810f00;  alias, 1 drivers
L_00000148d48d5460 .concat8 [ 1 1 0 0], L_00000148d4811280, L_00000148d4811750;
S_00000148d46029c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000148d48117c0 .functor NOT 1, L_00000148d4811210, C4<0>, C4<0>, C4<0>;
L_00000148d4811830 .functor AND 1, L_00000148d4810f00, L_00000148d48117c0, C4<1>, C4<1>;
L_00000148d48118a0 .functor OR 1, L_00000148d48109c0, L_00000148d4811830, C4<0>, C4<0>;
L_00000148d4811590 .functor OR 1, L_00000148d48109c0, L_00000148d4811210, C4<0>, C4<0>;
v00000148d483b2f0_0 .net *"_ivl_12", 0 0, L_00000148d4811590;  1 drivers
v00000148d483a530_0 .net *"_ivl_2", 0 0, L_00000148d48117c0;  1 drivers
v00000148d483a0d0_0 .net *"_ivl_5", 0 0, L_00000148d4811830;  1 drivers
v00000148d483ab70_0 .net *"_ivl_7", 0 0, L_00000148d48118a0;  1 drivers
v00000148d483a350_0 .net "exhaz", 0 0, L_00000148d4811210;  alias, 1 drivers
v00000148d483a5d0_0 .net "idhaz", 0 0, L_00000148d48109c0;  alias, 1 drivers
v00000148d47b5060_0 .net "memhaz", 0 0, L_00000148d4810f00;  alias, 1 drivers
v00000148d47b56a0_0 .net "store_rs2_forward", 1 0, L_00000148d48d3480;  alias, 1 drivers
L_00000148d48d3480 .concat8 [ 1 1 0 0], L_00000148d48118a0, L_00000148d4811590;
S_00000148d4602b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000148d47b6500_0 .net "EX_ALU_OUT", 31 0, L_00000148d48d7620;  alias, 1 drivers
v00000148d47b6640_0 .net "EX_memread", 0 0, v00000148d48a1ed0_0;  alias, 1 drivers
v00000148d479f6c0_0 .net "EX_memwrite", 0 0, v00000148d48a1f70_0;  alias, 1 drivers
v00000148d479ed60_0 .net "EX_opcode", 11 0, v00000148d48a2010_0;  alias, 1 drivers
v00000148d4890f70_0 .net "EX_rd_ind", 4 0, v00000148d48a2970_0;  alias, 1 drivers
v00000148d4891790_0 .net "EX_rd_indzero", 0 0, L_00000148d49468e0;  1 drivers
v00000148d4892e10_0 .net "EX_regwrite", 0 0, v00000148d48a2ab0_0;  alias, 1 drivers
v00000148d4891290_0 .net "EX_rs2_out", 31 0, v00000148d48a2d30_0;  alias, 1 drivers
v00000148d4891a10_0 .var "MEM_ALU_OUT", 31 0;
v00000148d48916f0_0 .var "MEM_memread", 0 0;
v00000148d48925f0_0 .var "MEM_memwrite", 0 0;
v00000148d4893590_0 .var "MEM_opcode", 11 0;
v00000148d48927d0_0 .var "MEM_rd_ind", 4 0;
v00000148d4892eb0_0 .var "MEM_rd_indzero", 0 0;
v00000148d4892870_0 .var "MEM_regwrite", 0 0;
v00000148d4892af0_0 .var "MEM_rs2", 31 0;
v00000148d4893270_0 .net "clk", 0 0, L_00000148d493f0f0;  1 drivers
v00000148d4891830_0 .net "rst", 0 0, v00000148d48d1b80_0;  alias, 1 drivers
E_00000148d48173b0 .event posedge, v00000148d4891830_0, v00000148d4893270_0;
S_00000148d4659b20 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000148d46414e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000148d4641518 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000148d4641550 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000148d4641588 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000148d46415c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000148d46415f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000148d4641630 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000148d4641668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000148d46416a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000148d46416d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000148d4641710 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000148d4641748 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000148d4641780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000148d46417b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000148d46417f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000148d4641828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000148d4641860 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000148d4641898 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000148d46418d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000148d4641908 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000148d4641940 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000148d4641978 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000148d46419b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000148d46419e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000148d4641a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000148d493ec20 .functor XOR 1, L_00000148d493ebb0, v00000148d48a23d0_0, C4<0>, C4<0>;
L_00000148d493db80 .functor NOT 1, L_00000148d493ec20, C4<0>, C4<0>, C4<0>;
L_00000148d493ee50 .functor OR 1, v00000148d48d1b80_0, L_00000148d493db80, C4<0>, C4<0>;
L_00000148d493eec0 .functor NOT 1, L_00000148d493ee50, C4<0>, C4<0>, C4<0>;
v00000148d4896600_0 .net "ALU_OP", 3 0, v00000148d48964c0_0;  1 drivers
v00000148d4897fa0_0 .net "BranchDecision", 0 0, L_00000148d493ebb0;  1 drivers
v00000148d48989a0_0 .net "CF", 0 0, v00000148d4895ca0_0;  1 drivers
v00000148d4898400_0 .net "EX_opcode", 11 0, v00000148d48a2010_0;  alias, 1 drivers
v00000148d4897a00_0 .net "Wrong_prediction", 0 0, L_00000148d493eec0;  alias, 1 drivers
v00000148d4898ae0_0 .net "ZF", 0 0, L_00000148d493ef30;  1 drivers
L_00000148d48f0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000148d48984a0_0 .net/2u *"_ivl_0", 31 0, L_00000148d48f0ce8;  1 drivers
v00000148d4897820_0 .net *"_ivl_11", 0 0, L_00000148d493ee50;  1 drivers
v00000148d4898220_0 .net *"_ivl_2", 31 0, L_00000148d48d7580;  1 drivers
v00000148d4897640_0 .net *"_ivl_6", 0 0, L_00000148d493ec20;  1 drivers
v00000148d48978c0_0 .net *"_ivl_8", 0 0, L_00000148d493db80;  1 drivers
v00000148d4898860_0 .net "alu_out", 31 0, L_00000148d48d7620;  alias, 1 drivers
v00000148d4898540_0 .net "alu_outw", 31 0, v00000148d4896240_0;  1 drivers
v00000148d4897960_0 .net "is_beq", 0 0, v00000148d48a1b10_0;  alias, 1 drivers
v00000148d4898c20_0 .net "is_bne", 0 0, v00000148d48a2650_0;  alias, 1 drivers
v00000148d4898680_0 .net "is_jal", 0 0, v00000148d48a1c50_0;  alias, 1 drivers
v00000148d4897780_0 .net "oper1", 31 0, v00000148d48a1890_0;  alias, 1 drivers
v00000148d4897aa0_0 .net "oper2", 31 0, v00000148d48a1cf0_0;  alias, 1 drivers
v00000148d4898cc0_0 .net "pc", 31 0, v00000148d48a1930_0;  alias, 1 drivers
v00000148d4897b40_0 .net "predicted", 0 0, v00000148d48a23d0_0;  alias, 1 drivers
v00000148d4897d20_0 .net "rst", 0 0, v00000148d48d1b80_0;  alias, 1 drivers
L_00000148d48d7580 .arith/sum 32, v00000148d48a1930_0, L_00000148d48f0ce8;
L_00000148d48d7620 .functor MUXZ 32, v00000148d4896240_0, L_00000148d48d7580, v00000148d48a1c50_0, C4<>;
S_00000148d4659cb0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000148d4659b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000148d493e6e0 .functor AND 1, v00000148d48a1b10_0, L_00000148d493e750, C4<1>, C4<1>;
L_00000148d493e980 .functor NOT 1, L_00000148d493e750, C4<0>, C4<0>, C4<0>;
L_00000148d493efa0 .functor AND 1, v00000148d48a2650_0, L_00000148d493e980, C4<1>, C4<1>;
L_00000148d493ebb0 .functor OR 1, L_00000148d493e6e0, L_00000148d493efa0, C4<0>, C4<0>;
v00000148d4895520_0 .net "BranchDecision", 0 0, L_00000148d493ebb0;  alias, 1 drivers
v00000148d4896ce0_0 .net *"_ivl_2", 0 0, L_00000148d493e980;  1 drivers
v00000148d48973c0_0 .net "is_beq", 0 0, v00000148d48a1b10_0;  alias, 1 drivers
v00000148d4895020_0 .net "is_beq_taken", 0 0, L_00000148d493e6e0;  1 drivers
v00000148d4896420_0 .net "is_bne", 0 0, v00000148d48a2650_0;  alias, 1 drivers
v00000148d4897500_0 .net "is_bne_taken", 0 0, L_00000148d493efa0;  1 drivers
v00000148d48975a0_0 .net "is_eq", 0 0, L_00000148d493e750;  1 drivers
v00000148d48953e0_0 .net "oper1", 31 0, v00000148d48a1890_0;  alias, 1 drivers
v00000148d4895e80_0 .net "oper2", 31 0, v00000148d48a1cf0_0;  alias, 1 drivers
S_00000148d46a31c0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000148d4659cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000148d493e280 .functor XOR 1, L_00000148d48d8020, L_00000148d48d7f80, C4<0>, C4<0>;
L_00000148d493d9c0 .functor XOR 1, L_00000148d48d7e40, L_00000148d48d80c0, C4<0>, C4<0>;
L_00000148d493e360 .functor XOR 1, L_00000148d48d83e0, L_00000148d48d7da0, C4<0>, C4<0>;
L_00000148d493f2b0 .functor XOR 1, L_00000148d48d8160, L_00000148d48d8200, C4<0>, C4<0>;
L_00000148d493ead0 .functor XOR 1, L_00000148d48d82a0, L_00000148d48d7ee0, C4<0>, C4<0>;
L_00000148d493dd40 .functor XOR 1, L_00000148d48d8340, L_00000148d48d8480, C4<0>, C4<0>;
L_00000148d493ede0 .functor XOR 1, L_00000148d4943320, L_00000148d49435a0, C4<0>, C4<0>;
L_00000148d493df00 .functor XOR 1, L_00000148d4942560, L_00000148d49421a0, C4<0>, C4<0>;
L_00000148d493df70 .functor XOR 1, L_00000148d4943f00, L_00000148d4941e80, C4<0>, C4<0>;
L_00000148d493e600 .functor XOR 1, L_00000148d4943be0, L_00000148d4942740, C4<0>, C4<0>;
L_00000148d493e830 .functor XOR 1, L_00000148d4942240, L_00000148d4942880, C4<0>, C4<0>;
L_00000148d493f470 .functor XOR 1, L_00000148d4943d20, L_00000148d49438c0, C4<0>, C4<0>;
L_00000148d493e8a0 .functor XOR 1, L_00000148d4941f20, L_00000148d4943dc0, C4<0>, C4<0>;
L_00000148d493e0c0 .functor XOR 1, L_00000148d49422e0, L_00000148d4943140, C4<0>, C4<0>;
L_00000148d493da30 .functor XOR 1, L_00000148d4941a20, L_00000148d4943000, C4<0>, C4<0>;
L_00000148d493e3d0 .functor XOR 1, L_00000148d4942380, L_00000148d4942100, C4<0>, C4<0>;
L_00000148d493e910 .functor XOR 1, L_00000148d4942c40, L_00000148d49430a0, C4<0>, C4<0>;
L_00000148d493e520 .functor XOR 1, L_00000148d4943460, L_00000148d4943640, C4<0>, C4<0>;
L_00000148d493f240 .functor XOR 1, L_00000148d49427e0, L_00000148d4941980, C4<0>, C4<0>;
L_00000148d493e7c0 .functor XOR 1, L_00000148d4943780, L_00000148d4943500, C4<0>, C4<0>;
L_00000148d493e130 .functor XOR 1, L_00000148d4941fc0, L_00000148d4942060, C4<0>, C4<0>;
L_00000148d493f010 .functor XOR 1, L_00000148d4942f60, L_00000148d4941ca0, C4<0>, C4<0>;
L_00000148d493f080 .functor XOR 1, L_00000148d4942ce0, L_00000148d4942420, C4<0>, C4<0>;
L_00000148d493e440 .functor XOR 1, L_00000148d49436e0, L_00000148d4943280, C4<0>, C4<0>;
L_00000148d493ed00 .functor XOR 1, L_00000148d4943e60, L_00000148d49424c0, C4<0>, C4<0>;
L_00000148d493e4b0 .functor XOR 1, L_00000148d49431e0, L_00000148d4943fa0, C4<0>, C4<0>;
L_00000148d493e590 .functor XOR 1, L_00000148d49433c0, L_00000148d4942a60, C4<0>, C4<0>;
L_00000148d493ed70 .functor XOR 1, L_00000148d4942600, L_00000148d4943b40, C4<0>, C4<0>;
L_00000148d493daa0 .functor XOR 1, L_00000148d4941c00, L_00000148d4944040, C4<0>, C4<0>;
L_00000148d493e670 .functor XOR 1, L_00000148d49440e0, L_00000148d4942920, C4<0>, C4<0>;
L_00000148d493db10 .functor XOR 1, L_00000148d4941ac0, L_00000148d4943960, C4<0>, C4<0>;
L_00000148d493eb40 .functor XOR 1, L_00000148d4942ec0, L_00000148d4941b60, C4<0>, C4<0>;
L_00000148d493e750/0/0 .functor OR 1, L_00000148d4943a00, L_00000148d4943aa0, L_00000148d4942d80, L_00000148d49426a0;
L_00000148d493e750/0/4 .functor OR 1, L_00000148d4941d40, L_00000148d49429c0, L_00000148d4943c80, L_00000148d4942b00;
L_00000148d493e750/0/8 .functor OR 1, L_00000148d4942ba0, L_00000148d4941de0, L_00000148d4942e20, L_00000148d4945800;
L_00000148d493e750/0/12 .functor OR 1, L_00000148d4945440, L_00000148d4944cc0, L_00000148d49447c0, L_00000148d4944220;
L_00000148d493e750/0/16 .functor OR 1, L_00000148d4944f40, L_00000148d4946480, L_00000148d49442c0, L_00000148d4944e00;
L_00000148d493e750/0/20 .functor OR 1, L_00000148d4946840, L_00000148d4945d00, L_00000148d4946520, L_00000148d4944d60;
L_00000148d493e750/0/24 .functor OR 1, L_00000148d4944360, L_00000148d4945080, L_00000148d4944ae0, L_00000148d4945620;
L_00000148d493e750/0/28 .functor OR 1, L_00000148d49467a0, L_00000148d49451c0, L_00000148d4945b20, L_00000148d4944400;
L_00000148d493e750/1/0 .functor OR 1, L_00000148d493e750/0/0, L_00000148d493e750/0/4, L_00000148d493e750/0/8, L_00000148d493e750/0/12;
L_00000148d493e750/1/4 .functor OR 1, L_00000148d493e750/0/16, L_00000148d493e750/0/20, L_00000148d493e750/0/24, L_00000148d493e750/0/28;
L_00000148d493e750 .functor NOR 1, L_00000148d493e750/1/0, L_00000148d493e750/1/4, C4<0>, C4<0>;
v00000148d4892690_0 .net *"_ivl_0", 0 0, L_00000148d493e280;  1 drivers
v00000148d4892410_0 .net *"_ivl_101", 0 0, L_00000148d49430a0;  1 drivers
v00000148d4893310_0 .net *"_ivl_102", 0 0, L_00000148d493e520;  1 drivers
v00000148d48933b0_0 .net *"_ivl_105", 0 0, L_00000148d4943460;  1 drivers
v00000148d4891ab0_0 .net *"_ivl_107", 0 0, L_00000148d4943640;  1 drivers
v00000148d4890e30_0 .net *"_ivl_108", 0 0, L_00000148d493f240;  1 drivers
v00000148d4891c90_0 .net *"_ivl_11", 0 0, L_00000148d48d80c0;  1 drivers
v00000148d48924b0_0 .net *"_ivl_111", 0 0, L_00000148d49427e0;  1 drivers
v00000148d4890ed0_0 .net *"_ivl_113", 0 0, L_00000148d4941980;  1 drivers
v00000148d4891b50_0 .net *"_ivl_114", 0 0, L_00000148d493e7c0;  1 drivers
v00000148d48918d0_0 .net *"_ivl_117", 0 0, L_00000148d4943780;  1 drivers
v00000148d4891bf0_0 .net *"_ivl_119", 0 0, L_00000148d4943500;  1 drivers
v00000148d4891970_0 .net *"_ivl_12", 0 0, L_00000148d493e360;  1 drivers
v00000148d48929b0_0 .net *"_ivl_120", 0 0, L_00000148d493e130;  1 drivers
v00000148d4892a50_0 .net *"_ivl_123", 0 0, L_00000148d4941fc0;  1 drivers
v00000148d4891330_0 .net *"_ivl_125", 0 0, L_00000148d4942060;  1 drivers
v00000148d4891d30_0 .net *"_ivl_126", 0 0, L_00000148d493f010;  1 drivers
v00000148d48913d0_0 .net *"_ivl_129", 0 0, L_00000148d4942f60;  1 drivers
v00000148d4893450_0 .net *"_ivl_131", 0 0, L_00000148d4941ca0;  1 drivers
v00000148d48920f0_0 .net *"_ivl_132", 0 0, L_00000148d493f080;  1 drivers
v00000148d4892550_0 .net *"_ivl_135", 0 0, L_00000148d4942ce0;  1 drivers
v00000148d4891dd0_0 .net *"_ivl_137", 0 0, L_00000148d4942420;  1 drivers
v00000148d4892b90_0 .net *"_ivl_138", 0 0, L_00000148d493e440;  1 drivers
v00000148d4891470_0 .net *"_ivl_141", 0 0, L_00000148d49436e0;  1 drivers
v00000148d4891e70_0 .net *"_ivl_143", 0 0, L_00000148d4943280;  1 drivers
v00000148d4891010_0 .net *"_ivl_144", 0 0, L_00000148d493ed00;  1 drivers
v00000148d4891f10_0 .net *"_ivl_147", 0 0, L_00000148d4943e60;  1 drivers
v00000148d4892730_0 .net *"_ivl_149", 0 0, L_00000148d49424c0;  1 drivers
v00000148d48910b0_0 .net *"_ivl_15", 0 0, L_00000148d48d83e0;  1 drivers
v00000148d4891510_0 .net *"_ivl_150", 0 0, L_00000148d493e4b0;  1 drivers
v00000148d4892190_0 .net *"_ivl_153", 0 0, L_00000148d49431e0;  1 drivers
v00000148d4892ff0_0 .net *"_ivl_155", 0 0, L_00000148d4943fa0;  1 drivers
v00000148d4891fb0_0 .net *"_ivl_156", 0 0, L_00000148d493e590;  1 drivers
v00000148d4892c30_0 .net *"_ivl_159", 0 0, L_00000148d49433c0;  1 drivers
v00000148d4892910_0 .net *"_ivl_161", 0 0, L_00000148d4942a60;  1 drivers
v00000148d4891650_0 .net *"_ivl_162", 0 0, L_00000148d493ed70;  1 drivers
v00000148d48934f0_0 .net *"_ivl_165", 0 0, L_00000148d4942600;  1 drivers
v00000148d4893090_0 .net *"_ivl_167", 0 0, L_00000148d4943b40;  1 drivers
v00000148d4892370_0 .net *"_ivl_168", 0 0, L_00000148d493daa0;  1 drivers
v00000148d4893130_0 .net *"_ivl_17", 0 0, L_00000148d48d7da0;  1 drivers
v00000148d4891150_0 .net *"_ivl_171", 0 0, L_00000148d4941c00;  1 drivers
v00000148d48911f0_0 .net *"_ivl_173", 0 0, L_00000148d4944040;  1 drivers
v00000148d4892050_0 .net *"_ivl_174", 0 0, L_00000148d493e670;  1 drivers
v00000148d4892230_0 .net *"_ivl_177", 0 0, L_00000148d49440e0;  1 drivers
v00000148d48931d0_0 .net *"_ivl_179", 0 0, L_00000148d4942920;  1 drivers
v00000148d4892cd0_0 .net *"_ivl_18", 0 0, L_00000148d493f2b0;  1 drivers
v00000148d48922d0_0 .net *"_ivl_180", 0 0, L_00000148d493db10;  1 drivers
v00000148d4892d70_0 .net *"_ivl_183", 0 0, L_00000148d4941ac0;  1 drivers
v00000148d4892f50_0 .net *"_ivl_185", 0 0, L_00000148d4943960;  1 drivers
v00000148d4893770_0 .net *"_ivl_186", 0 0, L_00000148d493eb40;  1 drivers
v00000148d4894b70_0 .net *"_ivl_190", 0 0, L_00000148d4942ec0;  1 drivers
v00000148d4893db0_0 .net *"_ivl_192", 0 0, L_00000148d4941b60;  1 drivers
v00000148d4893a90_0 .net *"_ivl_194", 0 0, L_00000148d4943a00;  1 drivers
v00000148d4893bd0_0 .net *"_ivl_196", 0 0, L_00000148d4943aa0;  1 drivers
v00000148d48940d0_0 .net *"_ivl_198", 0 0, L_00000148d4942d80;  1 drivers
v00000148d4894ad0_0 .net *"_ivl_200", 0 0, L_00000148d49426a0;  1 drivers
v00000148d48945d0_0 .net *"_ivl_202", 0 0, L_00000148d4941d40;  1 drivers
v00000148d48939f0_0 .net *"_ivl_204", 0 0, L_00000148d49429c0;  1 drivers
v00000148d4893b30_0 .net *"_ivl_206", 0 0, L_00000148d4943c80;  1 drivers
v00000148d4894670_0 .net *"_ivl_208", 0 0, L_00000148d4942b00;  1 drivers
v00000148d4893c70_0 .net *"_ivl_21", 0 0, L_00000148d48d8160;  1 drivers
v00000148d4894c10_0 .net *"_ivl_210", 0 0, L_00000148d4942ba0;  1 drivers
v00000148d4894710_0 .net *"_ivl_212", 0 0, L_00000148d4941de0;  1 drivers
v00000148d4894cb0_0 .net *"_ivl_214", 0 0, L_00000148d4942e20;  1 drivers
v00000148d4894530_0 .net *"_ivl_216", 0 0, L_00000148d4945800;  1 drivers
v00000148d48948f0_0 .net *"_ivl_218", 0 0, L_00000148d4945440;  1 drivers
v00000148d4893f90_0 .net *"_ivl_220", 0 0, L_00000148d4944cc0;  1 drivers
v00000148d4893d10_0 .net *"_ivl_222", 0 0, L_00000148d49447c0;  1 drivers
v00000148d48947b0_0 .net *"_ivl_224", 0 0, L_00000148d4944220;  1 drivers
v00000148d4893e50_0 .net *"_ivl_226", 0 0, L_00000148d4944f40;  1 drivers
v00000148d4894030_0 .net *"_ivl_228", 0 0, L_00000148d4946480;  1 drivers
v00000148d4894170_0 .net *"_ivl_23", 0 0, L_00000148d48d8200;  1 drivers
v00000148d4893630_0 .net *"_ivl_230", 0 0, L_00000148d49442c0;  1 drivers
v00000148d4894210_0 .net *"_ivl_232", 0 0, L_00000148d4944e00;  1 drivers
v00000148d48936d0_0 .net *"_ivl_234", 0 0, L_00000148d4946840;  1 drivers
v00000148d4894a30_0 .net *"_ivl_236", 0 0, L_00000148d4945d00;  1 drivers
v00000148d4894990_0 .net *"_ivl_238", 0 0, L_00000148d4946520;  1 drivers
v00000148d4894850_0 .net *"_ivl_24", 0 0, L_00000148d493ead0;  1 drivers
v00000148d4893810_0 .net *"_ivl_240", 0 0, L_00000148d4944d60;  1 drivers
v00000148d48938b0_0 .net *"_ivl_242", 0 0, L_00000148d4944360;  1 drivers
v00000148d48942b0_0 .net *"_ivl_244", 0 0, L_00000148d4945080;  1 drivers
v00000148d4893ef0_0 .net *"_ivl_246", 0 0, L_00000148d4944ae0;  1 drivers
v00000148d4893950_0 .net *"_ivl_248", 0 0, L_00000148d4945620;  1 drivers
v00000148d4894350_0 .net *"_ivl_250", 0 0, L_00000148d49467a0;  1 drivers
v00000148d48943f0_0 .net *"_ivl_252", 0 0, L_00000148d49451c0;  1 drivers
v00000148d4894490_0 .net *"_ivl_254", 0 0, L_00000148d4945b20;  1 drivers
v00000148d47b5e20_0 .net *"_ivl_256", 0 0, L_00000148d4944400;  1 drivers
v00000148d48966a0_0 .net *"_ivl_27", 0 0, L_00000148d48d82a0;  1 drivers
v00000148d48967e0_0 .net *"_ivl_29", 0 0, L_00000148d48d7ee0;  1 drivers
v00000148d48962e0_0 .net *"_ivl_3", 0 0, L_00000148d48d8020;  1 drivers
v00000148d4896060_0 .net *"_ivl_30", 0 0, L_00000148d493dd40;  1 drivers
v00000148d4897000_0 .net *"_ivl_33", 0 0, L_00000148d48d8340;  1 drivers
v00000148d4896740_0 .net *"_ivl_35", 0 0, L_00000148d48d8480;  1 drivers
v00000148d4895480_0 .net *"_ivl_36", 0 0, L_00000148d493ede0;  1 drivers
v00000148d4896880_0 .net *"_ivl_39", 0 0, L_00000148d4943320;  1 drivers
v00000148d4897140_0 .net *"_ivl_41", 0 0, L_00000148d49435a0;  1 drivers
v00000148d48970a0_0 .net *"_ivl_42", 0 0, L_00000148d493df00;  1 drivers
v00000148d4897280_0 .net *"_ivl_45", 0 0, L_00000148d4942560;  1 drivers
v00000148d48957a0_0 .net *"_ivl_47", 0 0, L_00000148d49421a0;  1 drivers
v00000148d4895980_0 .net *"_ivl_48", 0 0, L_00000148d493df70;  1 drivers
v00000148d4896f60_0 .net *"_ivl_5", 0 0, L_00000148d48d7f80;  1 drivers
v00000148d4896d80_0 .net *"_ivl_51", 0 0, L_00000148d4943f00;  1 drivers
v00000148d48969c0_0 .net *"_ivl_53", 0 0, L_00000148d4941e80;  1 drivers
v00000148d4895a20_0 .net *"_ivl_54", 0 0, L_00000148d493e600;  1 drivers
v00000148d4895ac0_0 .net *"_ivl_57", 0 0, L_00000148d4943be0;  1 drivers
v00000148d4896920_0 .net *"_ivl_59", 0 0, L_00000148d4942740;  1 drivers
v00000148d4895200_0 .net *"_ivl_6", 0 0, L_00000148d493d9c0;  1 drivers
v00000148d4897320_0 .net *"_ivl_60", 0 0, L_00000148d493e830;  1 drivers
v00000148d4894e40_0 .net *"_ivl_63", 0 0, L_00000148d4942240;  1 drivers
v00000148d4895160_0 .net *"_ivl_65", 0 0, L_00000148d4942880;  1 drivers
v00000148d4896e20_0 .net *"_ivl_66", 0 0, L_00000148d493f470;  1 drivers
v00000148d4896a60_0 .net *"_ivl_69", 0 0, L_00000148d4943d20;  1 drivers
v00000148d48950c0_0 .net *"_ivl_71", 0 0, L_00000148d49438c0;  1 drivers
v00000148d4896ec0_0 .net *"_ivl_72", 0 0, L_00000148d493e8a0;  1 drivers
v00000148d4894f80_0 .net *"_ivl_75", 0 0, L_00000148d4941f20;  1 drivers
v00000148d48952a0_0 .net *"_ivl_77", 0 0, L_00000148d4943dc0;  1 drivers
v00000148d48971e0_0 .net *"_ivl_78", 0 0, L_00000148d493e0c0;  1 drivers
v00000148d4896b00_0 .net *"_ivl_81", 0 0, L_00000148d49422e0;  1 drivers
v00000148d4895f20_0 .net *"_ivl_83", 0 0, L_00000148d4943140;  1 drivers
v00000148d4895700_0 .net *"_ivl_84", 0 0, L_00000148d493da30;  1 drivers
v00000148d4895840_0 .net *"_ivl_87", 0 0, L_00000148d4941a20;  1 drivers
v00000148d4895340_0 .net *"_ivl_89", 0 0, L_00000148d4943000;  1 drivers
v00000148d4895b60_0 .net *"_ivl_9", 0 0, L_00000148d48d7e40;  1 drivers
v00000148d4896ba0_0 .net *"_ivl_90", 0 0, L_00000148d493e3d0;  1 drivers
v00000148d48961a0_0 .net *"_ivl_93", 0 0, L_00000148d4942380;  1 drivers
v00000148d4895c00_0 .net *"_ivl_95", 0 0, L_00000148d4942100;  1 drivers
v00000148d4894ee0_0 .net *"_ivl_96", 0 0, L_00000148d493e910;  1 drivers
v00000148d4896380_0 .net *"_ivl_99", 0 0, L_00000148d4942c40;  1 drivers
v00000148d4896c40_0 .net "a", 31 0, v00000148d48a1890_0;  alias, 1 drivers
v00000148d4896100_0 .net "b", 31 0, v00000148d48a1cf0_0;  alias, 1 drivers
v00000148d4895de0_0 .net "out", 0 0, L_00000148d493e750;  alias, 1 drivers
v00000148d4897460_0 .net "temp", 31 0, L_00000148d4943820;  1 drivers
L_00000148d48d8020 .part v00000148d48a1890_0, 0, 1;
L_00000148d48d7f80 .part v00000148d48a1cf0_0, 0, 1;
L_00000148d48d7e40 .part v00000148d48a1890_0, 1, 1;
L_00000148d48d80c0 .part v00000148d48a1cf0_0, 1, 1;
L_00000148d48d83e0 .part v00000148d48a1890_0, 2, 1;
L_00000148d48d7da0 .part v00000148d48a1cf0_0, 2, 1;
L_00000148d48d8160 .part v00000148d48a1890_0, 3, 1;
L_00000148d48d8200 .part v00000148d48a1cf0_0, 3, 1;
L_00000148d48d82a0 .part v00000148d48a1890_0, 4, 1;
L_00000148d48d7ee0 .part v00000148d48a1cf0_0, 4, 1;
L_00000148d48d8340 .part v00000148d48a1890_0, 5, 1;
L_00000148d48d8480 .part v00000148d48a1cf0_0, 5, 1;
L_00000148d4943320 .part v00000148d48a1890_0, 6, 1;
L_00000148d49435a0 .part v00000148d48a1cf0_0, 6, 1;
L_00000148d4942560 .part v00000148d48a1890_0, 7, 1;
L_00000148d49421a0 .part v00000148d48a1cf0_0, 7, 1;
L_00000148d4943f00 .part v00000148d48a1890_0, 8, 1;
L_00000148d4941e80 .part v00000148d48a1cf0_0, 8, 1;
L_00000148d4943be0 .part v00000148d48a1890_0, 9, 1;
L_00000148d4942740 .part v00000148d48a1cf0_0, 9, 1;
L_00000148d4942240 .part v00000148d48a1890_0, 10, 1;
L_00000148d4942880 .part v00000148d48a1cf0_0, 10, 1;
L_00000148d4943d20 .part v00000148d48a1890_0, 11, 1;
L_00000148d49438c0 .part v00000148d48a1cf0_0, 11, 1;
L_00000148d4941f20 .part v00000148d48a1890_0, 12, 1;
L_00000148d4943dc0 .part v00000148d48a1cf0_0, 12, 1;
L_00000148d49422e0 .part v00000148d48a1890_0, 13, 1;
L_00000148d4943140 .part v00000148d48a1cf0_0, 13, 1;
L_00000148d4941a20 .part v00000148d48a1890_0, 14, 1;
L_00000148d4943000 .part v00000148d48a1cf0_0, 14, 1;
L_00000148d4942380 .part v00000148d48a1890_0, 15, 1;
L_00000148d4942100 .part v00000148d48a1cf0_0, 15, 1;
L_00000148d4942c40 .part v00000148d48a1890_0, 16, 1;
L_00000148d49430a0 .part v00000148d48a1cf0_0, 16, 1;
L_00000148d4943460 .part v00000148d48a1890_0, 17, 1;
L_00000148d4943640 .part v00000148d48a1cf0_0, 17, 1;
L_00000148d49427e0 .part v00000148d48a1890_0, 18, 1;
L_00000148d4941980 .part v00000148d48a1cf0_0, 18, 1;
L_00000148d4943780 .part v00000148d48a1890_0, 19, 1;
L_00000148d4943500 .part v00000148d48a1cf0_0, 19, 1;
L_00000148d4941fc0 .part v00000148d48a1890_0, 20, 1;
L_00000148d4942060 .part v00000148d48a1cf0_0, 20, 1;
L_00000148d4942f60 .part v00000148d48a1890_0, 21, 1;
L_00000148d4941ca0 .part v00000148d48a1cf0_0, 21, 1;
L_00000148d4942ce0 .part v00000148d48a1890_0, 22, 1;
L_00000148d4942420 .part v00000148d48a1cf0_0, 22, 1;
L_00000148d49436e0 .part v00000148d48a1890_0, 23, 1;
L_00000148d4943280 .part v00000148d48a1cf0_0, 23, 1;
L_00000148d4943e60 .part v00000148d48a1890_0, 24, 1;
L_00000148d49424c0 .part v00000148d48a1cf0_0, 24, 1;
L_00000148d49431e0 .part v00000148d48a1890_0, 25, 1;
L_00000148d4943fa0 .part v00000148d48a1cf0_0, 25, 1;
L_00000148d49433c0 .part v00000148d48a1890_0, 26, 1;
L_00000148d4942a60 .part v00000148d48a1cf0_0, 26, 1;
L_00000148d4942600 .part v00000148d48a1890_0, 27, 1;
L_00000148d4943b40 .part v00000148d48a1cf0_0, 27, 1;
L_00000148d4941c00 .part v00000148d48a1890_0, 28, 1;
L_00000148d4944040 .part v00000148d48a1cf0_0, 28, 1;
L_00000148d49440e0 .part v00000148d48a1890_0, 29, 1;
L_00000148d4942920 .part v00000148d48a1cf0_0, 29, 1;
L_00000148d4941ac0 .part v00000148d48a1890_0, 30, 1;
L_00000148d4943960 .part v00000148d48a1cf0_0, 30, 1;
LS_00000148d4943820_0_0 .concat8 [ 1 1 1 1], L_00000148d493e280, L_00000148d493d9c0, L_00000148d493e360, L_00000148d493f2b0;
LS_00000148d4943820_0_4 .concat8 [ 1 1 1 1], L_00000148d493ead0, L_00000148d493dd40, L_00000148d493ede0, L_00000148d493df00;
LS_00000148d4943820_0_8 .concat8 [ 1 1 1 1], L_00000148d493df70, L_00000148d493e600, L_00000148d493e830, L_00000148d493f470;
LS_00000148d4943820_0_12 .concat8 [ 1 1 1 1], L_00000148d493e8a0, L_00000148d493e0c0, L_00000148d493da30, L_00000148d493e3d0;
LS_00000148d4943820_0_16 .concat8 [ 1 1 1 1], L_00000148d493e910, L_00000148d493e520, L_00000148d493f240, L_00000148d493e7c0;
LS_00000148d4943820_0_20 .concat8 [ 1 1 1 1], L_00000148d493e130, L_00000148d493f010, L_00000148d493f080, L_00000148d493e440;
LS_00000148d4943820_0_24 .concat8 [ 1 1 1 1], L_00000148d493ed00, L_00000148d493e4b0, L_00000148d493e590, L_00000148d493ed70;
LS_00000148d4943820_0_28 .concat8 [ 1 1 1 1], L_00000148d493daa0, L_00000148d493e670, L_00000148d493db10, L_00000148d493eb40;
LS_00000148d4943820_1_0 .concat8 [ 4 4 4 4], LS_00000148d4943820_0_0, LS_00000148d4943820_0_4, LS_00000148d4943820_0_8, LS_00000148d4943820_0_12;
LS_00000148d4943820_1_4 .concat8 [ 4 4 4 4], LS_00000148d4943820_0_16, LS_00000148d4943820_0_20, LS_00000148d4943820_0_24, LS_00000148d4943820_0_28;
L_00000148d4943820 .concat8 [ 16 16 0 0], LS_00000148d4943820_1_0, LS_00000148d4943820_1_4;
L_00000148d4942ec0 .part v00000148d48a1890_0, 31, 1;
L_00000148d4941b60 .part v00000148d48a1cf0_0, 31, 1;
L_00000148d4943a00 .part L_00000148d4943820, 0, 1;
L_00000148d4943aa0 .part L_00000148d4943820, 1, 1;
L_00000148d4942d80 .part L_00000148d4943820, 2, 1;
L_00000148d49426a0 .part L_00000148d4943820, 3, 1;
L_00000148d4941d40 .part L_00000148d4943820, 4, 1;
L_00000148d49429c0 .part L_00000148d4943820, 5, 1;
L_00000148d4943c80 .part L_00000148d4943820, 6, 1;
L_00000148d4942b00 .part L_00000148d4943820, 7, 1;
L_00000148d4942ba0 .part L_00000148d4943820, 8, 1;
L_00000148d4941de0 .part L_00000148d4943820, 9, 1;
L_00000148d4942e20 .part L_00000148d4943820, 10, 1;
L_00000148d4945800 .part L_00000148d4943820, 11, 1;
L_00000148d4945440 .part L_00000148d4943820, 12, 1;
L_00000148d4944cc0 .part L_00000148d4943820, 13, 1;
L_00000148d49447c0 .part L_00000148d4943820, 14, 1;
L_00000148d4944220 .part L_00000148d4943820, 15, 1;
L_00000148d4944f40 .part L_00000148d4943820, 16, 1;
L_00000148d4946480 .part L_00000148d4943820, 17, 1;
L_00000148d49442c0 .part L_00000148d4943820, 18, 1;
L_00000148d4944e00 .part L_00000148d4943820, 19, 1;
L_00000148d4946840 .part L_00000148d4943820, 20, 1;
L_00000148d4945d00 .part L_00000148d4943820, 21, 1;
L_00000148d4946520 .part L_00000148d4943820, 22, 1;
L_00000148d4944d60 .part L_00000148d4943820, 23, 1;
L_00000148d4944360 .part L_00000148d4943820, 24, 1;
L_00000148d4945080 .part L_00000148d4943820, 25, 1;
L_00000148d4944ae0 .part L_00000148d4943820, 26, 1;
L_00000148d4945620 .part L_00000148d4943820, 27, 1;
L_00000148d49467a0 .part L_00000148d4943820, 28, 1;
L_00000148d49451c0 .part L_00000148d4943820, 29, 1;
L_00000148d4945b20 .part L_00000148d4943820, 30, 1;
L_00000148d4944400 .part L_00000148d4943820, 31, 1;
S_00000148d46a3350 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000148d4659b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000148d4816cf0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000148d493ef30 .functor NOT 1, L_00000148d48d7080, C4<0>, C4<0>, C4<0>;
v00000148d48955c0_0 .net "A", 31 0, v00000148d48a1890_0;  alias, 1 drivers
v00000148d4895660_0 .net "ALUOP", 3 0, v00000148d48964c0_0;  alias, 1 drivers
v00000148d48958e0_0 .net "B", 31 0, v00000148d48a1cf0_0;  alias, 1 drivers
v00000148d4895ca0_0 .var "CF", 0 0;
v00000148d4895d40_0 .net "ZF", 0 0, L_00000148d493ef30;  alias, 1 drivers
v00000148d4895fc0_0 .net *"_ivl_1", 0 0, L_00000148d48d7080;  1 drivers
v00000148d4896240_0 .var "res", 31 0;
E_00000148d48187f0 .event anyedge, v00000148d4895660_0, v00000148d4896c40_0, v00000148d4896100_0, v00000148d4895ca0_0;
L_00000148d48d7080 .reduce/or v00000148d4896240_0;
S_00000148d469c910 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000148d4659b20;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000148d4899600 .param/l "add" 0 9 6, C4<000000100000>;
P_00000148d4899638 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000148d4899670 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000148d48996a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000148d48996e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000148d4899718 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000148d4899750 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000148d4899788 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000148d48997c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000148d48997f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000148d4899830 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000148d4899868 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000148d48998a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000148d48998d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000148d4899910 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000148d4899948 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000148d4899980 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000148d48999b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000148d48999f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000148d4899a28 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000148d4899a60 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000148d4899a98 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000148d4899ad0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000148d4899b08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000148d4899b40 .param/l "xori" 0 9 12, C4<001110000000>;
v00000148d48964c0_0 .var "ALU_OP", 3 0;
v00000148d4896560_0 .net "opcode", 11 0, v00000148d48a2010_0;  alias, 1 drivers
E_00000148d4818930 .event anyedge, v00000148d479ed60_0;
S_00000148d469caa0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000148d48a3e10_0 .net "EX1_forward_to_B", 31 0, v00000148d48a3af0_0;  alias, 1 drivers
v00000148d48a4450_0 .net "EX_PFC", 31 0, v00000148d48a35f0_0;  alias, 1 drivers
v00000148d48a3870_0 .net "EX_PFC_to_IF", 31 0, L_00000148d48d6cc0;  alias, 1 drivers
v00000148d48a3a50_0 .net "alu_selA", 1 0, L_00000148d48d24e0;  alias, 1 drivers
v00000148d48a4310_0 .net "alu_selB", 1 0, L_00000148d48d5460;  alias, 1 drivers
v00000148d48a39b0_0 .net "ex_haz", 31 0, v00000148d4891a10_0;  alias, 1 drivers
v00000148d48a43b0_0 .net "id_haz", 31 0, L_00000148d48d7620;  alias, 1 drivers
v00000148d48a3410_0 .net "is_jr", 0 0, v00000148d48a37d0_0;  alias, 1 drivers
v00000148d48a4a90_0 .net "mem_haz", 31 0, L_00000148d4959ee0;  alias, 1 drivers
v00000148d48a34b0_0 .net "oper1", 31 0, L_00000148d48da210;  alias, 1 drivers
v00000148d48a48b0_0 .net "oper2", 31 0, L_00000148d493e210;  alias, 1 drivers
v00000148d48a4270_0 .net "pc", 31 0, v00000148d48a41d0_0;  alias, 1 drivers
v00000148d48a3550_0 .net "rs1", 31 0, v00000148d48a4770_0;  alias, 1 drivers
v00000148d48a3cd0_0 .net "rs2_in", 31 0, v00000148d48a3ff0_0;  alias, 1 drivers
v00000148d48a44f0_0 .net "rs2_out", 31 0, L_00000148d493ea60;  alias, 1 drivers
v00000148d48a3910_0 .net "store_rs2_forward", 1 0, L_00000148d48d3480;  alias, 1 drivers
L_00000148d48d6cc0 .functor MUXZ 32, v00000148d48a35f0_0, L_00000148d48da210, v00000148d48a37d0_0, C4<>;
S_00000148d4658280 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000148d469caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000148d48185f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000148d48d9b10 .functor NOT 1, L_00000148d48d55a0, C4<0>, C4<0>, C4<0>;
L_00000148d48d9f70 .functor NOT 1, L_00000148d48d5640, C4<0>, C4<0>, C4<0>;
L_00000148d48d8e60 .functor NOT 1, L_00000148d48d7c60, C4<0>, C4<0>, C4<0>;
L_00000148d48d8ed0 .functor NOT 1, L_00000148d48d79e0, C4<0>, C4<0>, C4<0>;
L_00000148d48d9250 .functor AND 32, L_00000148d48d9a30, v00000148d48a4770_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d48d9480 .functor AND 32, L_00000148d48d8c30, L_00000148d4959ee0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d48d9560 .functor OR 32, L_00000148d48d9250, L_00000148d48d9480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000148d48d9d40 .functor AND 32, L_00000148d48d9bf0, v00000148d4891a10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d48da360 .functor OR 32, L_00000148d48d9560, L_00000148d48d9d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000148d48da3d0 .functor AND 32, L_00000148d48d9c60, L_00000148d48d7620, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d48da210 .functor OR 32, L_00000148d48da360, L_00000148d48da3d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000148d4898040_0 .net *"_ivl_1", 0 0, L_00000148d48d55a0;  1 drivers
v00000148d4898a40_0 .net *"_ivl_13", 0 0, L_00000148d48d7c60;  1 drivers
v00000148d48980e0_0 .net *"_ivl_14", 0 0, L_00000148d48d8e60;  1 drivers
v00000148d4898b80_0 .net *"_ivl_19", 0 0, L_00000148d48d5be0;  1 drivers
v00000148d4898180_0 .net *"_ivl_2", 0 0, L_00000148d48d9b10;  1 drivers
v00000148d489c090_0 .net *"_ivl_23", 0 0, L_00000148d48d6d60;  1 drivers
v00000148d489cf90_0 .net *"_ivl_27", 0 0, L_00000148d48d79e0;  1 drivers
v00000148d489c450_0 .net *"_ivl_28", 0 0, L_00000148d48d8ed0;  1 drivers
v00000148d489bd70_0 .net *"_ivl_33", 0 0, L_00000148d48d6220;  1 drivers
v00000148d489bb90_0 .net *"_ivl_37", 0 0, L_00000148d48d6c20;  1 drivers
v00000148d489c8b0_0 .net *"_ivl_40", 31 0, L_00000148d48d9250;  1 drivers
v00000148d489b190_0 .net *"_ivl_42", 31 0, L_00000148d48d9480;  1 drivers
v00000148d489bc30_0 .net *"_ivl_44", 31 0, L_00000148d48d9560;  1 drivers
v00000148d489abf0_0 .net *"_ivl_46", 31 0, L_00000148d48d9d40;  1 drivers
v00000148d489ba50_0 .net *"_ivl_48", 31 0, L_00000148d48da360;  1 drivers
v00000148d489c1d0_0 .net *"_ivl_50", 31 0, L_00000148d48da3d0;  1 drivers
v00000148d489ac90_0 .net *"_ivl_7", 0 0, L_00000148d48d5640;  1 drivers
v00000148d489b870_0 .net *"_ivl_8", 0 0, L_00000148d48d9f70;  1 drivers
v00000148d489b550_0 .net "ina", 31 0, v00000148d48a4770_0;  alias, 1 drivers
v00000148d489b7d0_0 .net "inb", 31 0, L_00000148d4959ee0;  alias, 1 drivers
v00000148d489b5f0_0 .net "inc", 31 0, v00000148d4891a10_0;  alias, 1 drivers
v00000148d489c770_0 .net "ind", 31 0, L_00000148d48d7620;  alias, 1 drivers
v00000148d489c810_0 .net "out", 31 0, L_00000148d48da210;  alias, 1 drivers
v00000148d489b050_0 .net "s0", 31 0, L_00000148d48d9a30;  1 drivers
v00000148d489b910_0 .net "s1", 31 0, L_00000148d48d8c30;  1 drivers
v00000148d489b690_0 .net "s2", 31 0, L_00000148d48d9bf0;  1 drivers
v00000148d489afb0_0 .net "s3", 31 0, L_00000148d48d9c60;  1 drivers
v00000148d489b9b0_0 .net "sel", 1 0, L_00000148d48d24e0;  alias, 1 drivers
L_00000148d48d55a0 .part L_00000148d48d24e0, 1, 1;
LS_00000148d48d7760_0_0 .concat [ 1 1 1 1], L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10;
LS_00000148d48d7760_0_4 .concat [ 1 1 1 1], L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10;
LS_00000148d48d7760_0_8 .concat [ 1 1 1 1], L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10;
LS_00000148d48d7760_0_12 .concat [ 1 1 1 1], L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10;
LS_00000148d48d7760_0_16 .concat [ 1 1 1 1], L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10;
LS_00000148d48d7760_0_20 .concat [ 1 1 1 1], L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10;
LS_00000148d48d7760_0_24 .concat [ 1 1 1 1], L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10;
LS_00000148d48d7760_0_28 .concat [ 1 1 1 1], L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10, L_00000148d48d9b10;
LS_00000148d48d7760_1_0 .concat [ 4 4 4 4], LS_00000148d48d7760_0_0, LS_00000148d48d7760_0_4, LS_00000148d48d7760_0_8, LS_00000148d48d7760_0_12;
LS_00000148d48d7760_1_4 .concat [ 4 4 4 4], LS_00000148d48d7760_0_16, LS_00000148d48d7760_0_20, LS_00000148d48d7760_0_24, LS_00000148d48d7760_0_28;
L_00000148d48d7760 .concat [ 16 16 0 0], LS_00000148d48d7760_1_0, LS_00000148d48d7760_1_4;
L_00000148d48d5640 .part L_00000148d48d24e0, 0, 1;
LS_00000148d48d58c0_0_0 .concat [ 1 1 1 1], L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70;
LS_00000148d48d58c0_0_4 .concat [ 1 1 1 1], L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70;
LS_00000148d48d58c0_0_8 .concat [ 1 1 1 1], L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70;
LS_00000148d48d58c0_0_12 .concat [ 1 1 1 1], L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70;
LS_00000148d48d58c0_0_16 .concat [ 1 1 1 1], L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70;
LS_00000148d48d58c0_0_20 .concat [ 1 1 1 1], L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70;
LS_00000148d48d58c0_0_24 .concat [ 1 1 1 1], L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70;
LS_00000148d48d58c0_0_28 .concat [ 1 1 1 1], L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70, L_00000148d48d9f70;
LS_00000148d48d58c0_1_0 .concat [ 4 4 4 4], LS_00000148d48d58c0_0_0, LS_00000148d48d58c0_0_4, LS_00000148d48d58c0_0_8, LS_00000148d48d58c0_0_12;
LS_00000148d48d58c0_1_4 .concat [ 4 4 4 4], LS_00000148d48d58c0_0_16, LS_00000148d48d58c0_0_20, LS_00000148d48d58c0_0_24, LS_00000148d48d58c0_0_28;
L_00000148d48d58c0 .concat [ 16 16 0 0], LS_00000148d48d58c0_1_0, LS_00000148d48d58c0_1_4;
L_00000148d48d7c60 .part L_00000148d48d24e0, 1, 1;
LS_00000148d48d6360_0_0 .concat [ 1 1 1 1], L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60;
LS_00000148d48d6360_0_4 .concat [ 1 1 1 1], L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60;
LS_00000148d48d6360_0_8 .concat [ 1 1 1 1], L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60;
LS_00000148d48d6360_0_12 .concat [ 1 1 1 1], L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60;
LS_00000148d48d6360_0_16 .concat [ 1 1 1 1], L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60;
LS_00000148d48d6360_0_20 .concat [ 1 1 1 1], L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60;
LS_00000148d48d6360_0_24 .concat [ 1 1 1 1], L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60;
LS_00000148d48d6360_0_28 .concat [ 1 1 1 1], L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60, L_00000148d48d8e60;
LS_00000148d48d6360_1_0 .concat [ 4 4 4 4], LS_00000148d48d6360_0_0, LS_00000148d48d6360_0_4, LS_00000148d48d6360_0_8, LS_00000148d48d6360_0_12;
LS_00000148d48d6360_1_4 .concat [ 4 4 4 4], LS_00000148d48d6360_0_16, LS_00000148d48d6360_0_20, LS_00000148d48d6360_0_24, LS_00000148d48d6360_0_28;
L_00000148d48d6360 .concat [ 16 16 0 0], LS_00000148d48d6360_1_0, LS_00000148d48d6360_1_4;
L_00000148d48d5be0 .part L_00000148d48d24e0, 0, 1;
LS_00000148d48d60e0_0_0 .concat [ 1 1 1 1], L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0;
LS_00000148d48d60e0_0_4 .concat [ 1 1 1 1], L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0;
LS_00000148d48d60e0_0_8 .concat [ 1 1 1 1], L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0;
LS_00000148d48d60e0_0_12 .concat [ 1 1 1 1], L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0;
LS_00000148d48d60e0_0_16 .concat [ 1 1 1 1], L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0;
LS_00000148d48d60e0_0_20 .concat [ 1 1 1 1], L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0;
LS_00000148d48d60e0_0_24 .concat [ 1 1 1 1], L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0;
LS_00000148d48d60e0_0_28 .concat [ 1 1 1 1], L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0, L_00000148d48d5be0;
LS_00000148d48d60e0_1_0 .concat [ 4 4 4 4], LS_00000148d48d60e0_0_0, LS_00000148d48d60e0_0_4, LS_00000148d48d60e0_0_8, LS_00000148d48d60e0_0_12;
LS_00000148d48d60e0_1_4 .concat [ 4 4 4 4], LS_00000148d48d60e0_0_16, LS_00000148d48d60e0_0_20, LS_00000148d48d60e0_0_24, LS_00000148d48d60e0_0_28;
L_00000148d48d60e0 .concat [ 16 16 0 0], LS_00000148d48d60e0_1_0, LS_00000148d48d60e0_1_4;
L_00000148d48d6d60 .part L_00000148d48d24e0, 1, 1;
LS_00000148d48d56e0_0_0 .concat [ 1 1 1 1], L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60;
LS_00000148d48d56e0_0_4 .concat [ 1 1 1 1], L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60;
LS_00000148d48d56e0_0_8 .concat [ 1 1 1 1], L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60;
LS_00000148d48d56e0_0_12 .concat [ 1 1 1 1], L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60;
LS_00000148d48d56e0_0_16 .concat [ 1 1 1 1], L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60;
LS_00000148d48d56e0_0_20 .concat [ 1 1 1 1], L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60;
LS_00000148d48d56e0_0_24 .concat [ 1 1 1 1], L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60;
LS_00000148d48d56e0_0_28 .concat [ 1 1 1 1], L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60, L_00000148d48d6d60;
LS_00000148d48d56e0_1_0 .concat [ 4 4 4 4], LS_00000148d48d56e0_0_0, LS_00000148d48d56e0_0_4, LS_00000148d48d56e0_0_8, LS_00000148d48d56e0_0_12;
LS_00000148d48d56e0_1_4 .concat [ 4 4 4 4], LS_00000148d48d56e0_0_16, LS_00000148d48d56e0_0_20, LS_00000148d48d56e0_0_24, LS_00000148d48d56e0_0_28;
L_00000148d48d56e0 .concat [ 16 16 0 0], LS_00000148d48d56e0_1_0, LS_00000148d48d56e0_1_4;
L_00000148d48d79e0 .part L_00000148d48d24e0, 0, 1;
LS_00000148d48d6680_0_0 .concat [ 1 1 1 1], L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0;
LS_00000148d48d6680_0_4 .concat [ 1 1 1 1], L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0;
LS_00000148d48d6680_0_8 .concat [ 1 1 1 1], L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0;
LS_00000148d48d6680_0_12 .concat [ 1 1 1 1], L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0;
LS_00000148d48d6680_0_16 .concat [ 1 1 1 1], L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0;
LS_00000148d48d6680_0_20 .concat [ 1 1 1 1], L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0;
LS_00000148d48d6680_0_24 .concat [ 1 1 1 1], L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0;
LS_00000148d48d6680_0_28 .concat [ 1 1 1 1], L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0, L_00000148d48d8ed0;
LS_00000148d48d6680_1_0 .concat [ 4 4 4 4], LS_00000148d48d6680_0_0, LS_00000148d48d6680_0_4, LS_00000148d48d6680_0_8, LS_00000148d48d6680_0_12;
LS_00000148d48d6680_1_4 .concat [ 4 4 4 4], LS_00000148d48d6680_0_16, LS_00000148d48d6680_0_20, LS_00000148d48d6680_0_24, LS_00000148d48d6680_0_28;
L_00000148d48d6680 .concat [ 16 16 0 0], LS_00000148d48d6680_1_0, LS_00000148d48d6680_1_4;
L_00000148d48d6220 .part L_00000148d48d24e0, 1, 1;
LS_00000148d48d74e0_0_0 .concat [ 1 1 1 1], L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220;
LS_00000148d48d74e0_0_4 .concat [ 1 1 1 1], L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220;
LS_00000148d48d74e0_0_8 .concat [ 1 1 1 1], L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220;
LS_00000148d48d74e0_0_12 .concat [ 1 1 1 1], L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220;
LS_00000148d48d74e0_0_16 .concat [ 1 1 1 1], L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220;
LS_00000148d48d74e0_0_20 .concat [ 1 1 1 1], L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220;
LS_00000148d48d74e0_0_24 .concat [ 1 1 1 1], L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220;
LS_00000148d48d74e0_0_28 .concat [ 1 1 1 1], L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220, L_00000148d48d6220;
LS_00000148d48d74e0_1_0 .concat [ 4 4 4 4], LS_00000148d48d74e0_0_0, LS_00000148d48d74e0_0_4, LS_00000148d48d74e0_0_8, LS_00000148d48d74e0_0_12;
LS_00000148d48d74e0_1_4 .concat [ 4 4 4 4], LS_00000148d48d74e0_0_16, LS_00000148d48d74e0_0_20, LS_00000148d48d74e0_0_24, LS_00000148d48d74e0_0_28;
L_00000148d48d74e0 .concat [ 16 16 0 0], LS_00000148d48d74e0_1_0, LS_00000148d48d74e0_1_4;
L_00000148d48d6c20 .part L_00000148d48d24e0, 0, 1;
LS_00000148d48d5960_0_0 .concat [ 1 1 1 1], L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20;
LS_00000148d48d5960_0_4 .concat [ 1 1 1 1], L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20;
LS_00000148d48d5960_0_8 .concat [ 1 1 1 1], L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20;
LS_00000148d48d5960_0_12 .concat [ 1 1 1 1], L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20;
LS_00000148d48d5960_0_16 .concat [ 1 1 1 1], L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20;
LS_00000148d48d5960_0_20 .concat [ 1 1 1 1], L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20;
LS_00000148d48d5960_0_24 .concat [ 1 1 1 1], L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20;
LS_00000148d48d5960_0_28 .concat [ 1 1 1 1], L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20, L_00000148d48d6c20;
LS_00000148d48d5960_1_0 .concat [ 4 4 4 4], LS_00000148d48d5960_0_0, LS_00000148d48d5960_0_4, LS_00000148d48d5960_0_8, LS_00000148d48d5960_0_12;
LS_00000148d48d5960_1_4 .concat [ 4 4 4 4], LS_00000148d48d5960_0_16, LS_00000148d48d5960_0_20, LS_00000148d48d5960_0_24, LS_00000148d48d5960_0_28;
L_00000148d48d5960 .concat [ 16 16 0 0], LS_00000148d48d5960_1_0, LS_00000148d48d5960_1_4;
S_00000148d4658410 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000148d4658280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000148d48d9a30 .functor AND 32, L_00000148d48d7760, L_00000148d48d58c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000148d4898360_0 .net "in1", 31 0, L_00000148d48d7760;  1 drivers
v00000148d48982c0_0 .net "in2", 31 0, L_00000148d48d58c0;  1 drivers
v00000148d48985e0_0 .net "out", 31 0, L_00000148d48d9a30;  alias, 1 drivers
S_00000148d46915c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000148d4658280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000148d48d8c30 .functor AND 32, L_00000148d48d6360, L_00000148d48d60e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000148d4897be0_0 .net "in1", 31 0, L_00000148d48d6360;  1 drivers
v00000148d4898720_0 .net "in2", 31 0, L_00000148d48d60e0;  1 drivers
v00000148d48976e0_0 .net "out", 31 0, L_00000148d48d8c30;  alias, 1 drivers
S_00000148d4691750 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000148d4658280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000148d48d9bf0 .functor AND 32, L_00000148d48d56e0, L_00000148d48d6680, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000148d48987c0_0 .net "in1", 31 0, L_00000148d48d56e0;  1 drivers
v00000148d4898900_0 .net "in2", 31 0, L_00000148d48d6680;  1 drivers
v00000148d4897c80_0 .net "out", 31 0, L_00000148d48d9bf0;  alias, 1 drivers
S_00000148d489a210 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000148d4658280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000148d48d9c60 .functor AND 32, L_00000148d48d74e0, L_00000148d48d5960, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000148d4897dc0_0 .net "in1", 31 0, L_00000148d48d74e0;  1 drivers
v00000148d4897e60_0 .net "in2", 31 0, L_00000148d48d5960;  1 drivers
v00000148d4897f00_0 .net "out", 31 0, L_00000148d48d9c60;  alias, 1 drivers
S_00000148d489a530 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000148d469caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000148d48182f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000148d48da280 .functor NOT 1, L_00000148d48d6400, C4<0>, C4<0>, C4<0>;
L_00000148d48da2f0 .functor NOT 1, L_00000148d48d5aa0, C4<0>, C4<0>, C4<0>;
L_00000148d48da440 .functor NOT 1, L_00000148d48d71c0, C4<0>, C4<0>, C4<0>;
L_00000148d493f550 .functor NOT 1, L_00000148d48d6720, C4<0>, C4<0>, C4<0>;
L_00000148d493f5c0 .functor AND 32, L_00000148d48da4b0, v00000148d48a3af0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d493f630 .functor AND 32, L_00000148d48da1a0, L_00000148d4959ee0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d493f7f0 .functor OR 32, L_00000148d493f5c0, L_00000148d493f630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000148d493f780 .functor AND 32, L_00000148d4811050, v00000148d4891a10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d493f860 .functor OR 32, L_00000148d493f7f0, L_00000148d493f780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000148d493f6a0 .functor AND 32, L_00000148d493f710, L_00000148d48d7620, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d493e210 .functor OR 32, L_00000148d493f860, L_00000148d493f6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000148d489d030_0 .net *"_ivl_1", 0 0, L_00000148d48d6400;  1 drivers
v00000148d489c310_0 .net *"_ivl_13", 0 0, L_00000148d48d71c0;  1 drivers
v00000148d489b0f0_0 .net *"_ivl_14", 0 0, L_00000148d48da440;  1 drivers
v00000148d489c130_0 .net *"_ivl_19", 0 0, L_00000148d48d6b80;  1 drivers
v00000148d489b2d0_0 .net *"_ivl_2", 0 0, L_00000148d48da280;  1 drivers
v00000148d489cef0_0 .net *"_ivl_23", 0 0, L_00000148d48d6540;  1 drivers
v00000148d489ad30_0 .net *"_ivl_27", 0 0, L_00000148d48d6720;  1 drivers
v00000148d489b370_0 .net *"_ivl_28", 0 0, L_00000148d493f550;  1 drivers
v00000148d489d210_0 .net *"_ivl_33", 0 0, L_00000148d48d5c80;  1 drivers
v00000148d489d170_0 .net *"_ivl_37", 0 0, L_00000148d48d5fa0;  1 drivers
v00000148d489b4b0_0 .net *"_ivl_40", 31 0, L_00000148d493f5c0;  1 drivers
v00000148d489c9f0_0 .net *"_ivl_42", 31 0, L_00000148d493f630;  1 drivers
v00000148d489c270_0 .net *"_ivl_44", 31 0, L_00000148d493f7f0;  1 drivers
v00000148d489c3b0_0 .net *"_ivl_46", 31 0, L_00000148d493f780;  1 drivers
v00000148d489c4f0_0 .net *"_ivl_48", 31 0, L_00000148d493f860;  1 drivers
v00000148d489c590_0 .net *"_ivl_50", 31 0, L_00000148d493f6a0;  1 drivers
v00000148d489c630_0 .net *"_ivl_7", 0 0, L_00000148d48d5aa0;  1 drivers
v00000148d489af10_0 .net *"_ivl_8", 0 0, L_00000148d48da2f0;  1 drivers
v00000148d489cb30_0 .net "ina", 31 0, v00000148d48a3af0_0;  alias, 1 drivers
v00000148d489c6d0_0 .net "inb", 31 0, L_00000148d4959ee0;  alias, 1 drivers
v00000148d489ae70_0 .net "inc", 31 0, v00000148d4891a10_0;  alias, 1 drivers
v00000148d489cbd0_0 .net "ind", 31 0, L_00000148d48d7620;  alias, 1 drivers
v00000148d489cc70_0 .net "out", 31 0, L_00000148d493e210;  alias, 1 drivers
v00000148d489ca90_0 .net "s0", 31 0, L_00000148d48da4b0;  1 drivers
v00000148d489d2b0_0 .net "s1", 31 0, L_00000148d48da1a0;  1 drivers
v00000148d489ce50_0 .net "s2", 31 0, L_00000148d4811050;  1 drivers
v00000148d489d0d0_0 .net "s3", 31 0, L_00000148d493f710;  1 drivers
v00000148d489d350_0 .net "sel", 1 0, L_00000148d48d5460;  alias, 1 drivers
L_00000148d48d6400 .part L_00000148d48d5460, 1, 1;
LS_00000148d48d5780_0_0 .concat [ 1 1 1 1], L_00000148d48da280, L_00000148d48da280, L_00000148d48da280, L_00000148d48da280;
LS_00000148d48d5780_0_4 .concat [ 1 1 1 1], L_00000148d48da280, L_00000148d48da280, L_00000148d48da280, L_00000148d48da280;
LS_00000148d48d5780_0_8 .concat [ 1 1 1 1], L_00000148d48da280, L_00000148d48da280, L_00000148d48da280, L_00000148d48da280;
LS_00000148d48d5780_0_12 .concat [ 1 1 1 1], L_00000148d48da280, L_00000148d48da280, L_00000148d48da280, L_00000148d48da280;
LS_00000148d48d5780_0_16 .concat [ 1 1 1 1], L_00000148d48da280, L_00000148d48da280, L_00000148d48da280, L_00000148d48da280;
LS_00000148d48d5780_0_20 .concat [ 1 1 1 1], L_00000148d48da280, L_00000148d48da280, L_00000148d48da280, L_00000148d48da280;
LS_00000148d48d5780_0_24 .concat [ 1 1 1 1], L_00000148d48da280, L_00000148d48da280, L_00000148d48da280, L_00000148d48da280;
LS_00000148d48d5780_0_28 .concat [ 1 1 1 1], L_00000148d48da280, L_00000148d48da280, L_00000148d48da280, L_00000148d48da280;
LS_00000148d48d5780_1_0 .concat [ 4 4 4 4], LS_00000148d48d5780_0_0, LS_00000148d48d5780_0_4, LS_00000148d48d5780_0_8, LS_00000148d48d5780_0_12;
LS_00000148d48d5780_1_4 .concat [ 4 4 4 4], LS_00000148d48d5780_0_16, LS_00000148d48d5780_0_20, LS_00000148d48d5780_0_24, LS_00000148d48d5780_0_28;
L_00000148d48d5780 .concat [ 16 16 0 0], LS_00000148d48d5780_1_0, LS_00000148d48d5780_1_4;
L_00000148d48d5aa0 .part L_00000148d48d5460, 0, 1;
LS_00000148d48d64a0_0_0 .concat [ 1 1 1 1], L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0;
LS_00000148d48d64a0_0_4 .concat [ 1 1 1 1], L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0;
LS_00000148d48d64a0_0_8 .concat [ 1 1 1 1], L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0;
LS_00000148d48d64a0_0_12 .concat [ 1 1 1 1], L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0;
LS_00000148d48d64a0_0_16 .concat [ 1 1 1 1], L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0;
LS_00000148d48d64a0_0_20 .concat [ 1 1 1 1], L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0;
LS_00000148d48d64a0_0_24 .concat [ 1 1 1 1], L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0;
LS_00000148d48d64a0_0_28 .concat [ 1 1 1 1], L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0, L_00000148d48da2f0;
LS_00000148d48d64a0_1_0 .concat [ 4 4 4 4], LS_00000148d48d64a0_0_0, LS_00000148d48d64a0_0_4, LS_00000148d48d64a0_0_8, LS_00000148d48d64a0_0_12;
LS_00000148d48d64a0_1_4 .concat [ 4 4 4 4], LS_00000148d48d64a0_0_16, LS_00000148d48d64a0_0_20, LS_00000148d48d64a0_0_24, LS_00000148d48d64a0_0_28;
L_00000148d48d64a0 .concat [ 16 16 0 0], LS_00000148d48d64a0_1_0, LS_00000148d48d64a0_1_4;
L_00000148d48d71c0 .part L_00000148d48d5460, 1, 1;
LS_00000148d48d65e0_0_0 .concat [ 1 1 1 1], L_00000148d48da440, L_00000148d48da440, L_00000148d48da440, L_00000148d48da440;
LS_00000148d48d65e0_0_4 .concat [ 1 1 1 1], L_00000148d48da440, L_00000148d48da440, L_00000148d48da440, L_00000148d48da440;
LS_00000148d48d65e0_0_8 .concat [ 1 1 1 1], L_00000148d48da440, L_00000148d48da440, L_00000148d48da440, L_00000148d48da440;
LS_00000148d48d65e0_0_12 .concat [ 1 1 1 1], L_00000148d48da440, L_00000148d48da440, L_00000148d48da440, L_00000148d48da440;
LS_00000148d48d65e0_0_16 .concat [ 1 1 1 1], L_00000148d48da440, L_00000148d48da440, L_00000148d48da440, L_00000148d48da440;
LS_00000148d48d65e0_0_20 .concat [ 1 1 1 1], L_00000148d48da440, L_00000148d48da440, L_00000148d48da440, L_00000148d48da440;
LS_00000148d48d65e0_0_24 .concat [ 1 1 1 1], L_00000148d48da440, L_00000148d48da440, L_00000148d48da440, L_00000148d48da440;
LS_00000148d48d65e0_0_28 .concat [ 1 1 1 1], L_00000148d48da440, L_00000148d48da440, L_00000148d48da440, L_00000148d48da440;
LS_00000148d48d65e0_1_0 .concat [ 4 4 4 4], LS_00000148d48d65e0_0_0, LS_00000148d48d65e0_0_4, LS_00000148d48d65e0_0_8, LS_00000148d48d65e0_0_12;
LS_00000148d48d65e0_1_4 .concat [ 4 4 4 4], LS_00000148d48d65e0_0_16, LS_00000148d48d65e0_0_20, LS_00000148d48d65e0_0_24, LS_00000148d48d65e0_0_28;
L_00000148d48d65e0 .concat [ 16 16 0 0], LS_00000148d48d65e0_1_0, LS_00000148d48d65e0_1_4;
L_00000148d48d6b80 .part L_00000148d48d5460, 0, 1;
LS_00000148d48d76c0_0_0 .concat [ 1 1 1 1], L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80;
LS_00000148d48d76c0_0_4 .concat [ 1 1 1 1], L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80;
LS_00000148d48d76c0_0_8 .concat [ 1 1 1 1], L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80;
LS_00000148d48d76c0_0_12 .concat [ 1 1 1 1], L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80;
LS_00000148d48d76c0_0_16 .concat [ 1 1 1 1], L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80;
LS_00000148d48d76c0_0_20 .concat [ 1 1 1 1], L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80;
LS_00000148d48d76c0_0_24 .concat [ 1 1 1 1], L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80;
LS_00000148d48d76c0_0_28 .concat [ 1 1 1 1], L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80, L_00000148d48d6b80;
LS_00000148d48d76c0_1_0 .concat [ 4 4 4 4], LS_00000148d48d76c0_0_0, LS_00000148d48d76c0_0_4, LS_00000148d48d76c0_0_8, LS_00000148d48d76c0_0_12;
LS_00000148d48d76c0_1_4 .concat [ 4 4 4 4], LS_00000148d48d76c0_0_16, LS_00000148d48d76c0_0_20, LS_00000148d48d76c0_0_24, LS_00000148d48d76c0_0_28;
L_00000148d48d76c0 .concat [ 16 16 0 0], LS_00000148d48d76c0_1_0, LS_00000148d48d76c0_1_4;
L_00000148d48d6540 .part L_00000148d48d5460, 1, 1;
LS_00000148d48d6e00_0_0 .concat [ 1 1 1 1], L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540;
LS_00000148d48d6e00_0_4 .concat [ 1 1 1 1], L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540;
LS_00000148d48d6e00_0_8 .concat [ 1 1 1 1], L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540;
LS_00000148d48d6e00_0_12 .concat [ 1 1 1 1], L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540;
LS_00000148d48d6e00_0_16 .concat [ 1 1 1 1], L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540;
LS_00000148d48d6e00_0_20 .concat [ 1 1 1 1], L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540;
LS_00000148d48d6e00_0_24 .concat [ 1 1 1 1], L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540;
LS_00000148d48d6e00_0_28 .concat [ 1 1 1 1], L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540, L_00000148d48d6540;
LS_00000148d48d6e00_1_0 .concat [ 4 4 4 4], LS_00000148d48d6e00_0_0, LS_00000148d48d6e00_0_4, LS_00000148d48d6e00_0_8, LS_00000148d48d6e00_0_12;
LS_00000148d48d6e00_1_4 .concat [ 4 4 4 4], LS_00000148d48d6e00_0_16, LS_00000148d48d6e00_0_20, LS_00000148d48d6e00_0_24, LS_00000148d48d6e00_0_28;
L_00000148d48d6e00 .concat [ 16 16 0 0], LS_00000148d48d6e00_1_0, LS_00000148d48d6e00_1_4;
L_00000148d48d6720 .part L_00000148d48d5460, 0, 1;
LS_00000148d48d6f40_0_0 .concat [ 1 1 1 1], L_00000148d493f550, L_00000148d493f550, L_00000148d493f550, L_00000148d493f550;
LS_00000148d48d6f40_0_4 .concat [ 1 1 1 1], L_00000148d493f550, L_00000148d493f550, L_00000148d493f550, L_00000148d493f550;
LS_00000148d48d6f40_0_8 .concat [ 1 1 1 1], L_00000148d493f550, L_00000148d493f550, L_00000148d493f550, L_00000148d493f550;
LS_00000148d48d6f40_0_12 .concat [ 1 1 1 1], L_00000148d493f550, L_00000148d493f550, L_00000148d493f550, L_00000148d493f550;
LS_00000148d48d6f40_0_16 .concat [ 1 1 1 1], L_00000148d493f550, L_00000148d493f550, L_00000148d493f550, L_00000148d493f550;
LS_00000148d48d6f40_0_20 .concat [ 1 1 1 1], L_00000148d493f550, L_00000148d493f550, L_00000148d493f550, L_00000148d493f550;
LS_00000148d48d6f40_0_24 .concat [ 1 1 1 1], L_00000148d493f550, L_00000148d493f550, L_00000148d493f550, L_00000148d493f550;
LS_00000148d48d6f40_0_28 .concat [ 1 1 1 1], L_00000148d493f550, L_00000148d493f550, L_00000148d493f550, L_00000148d493f550;
LS_00000148d48d6f40_1_0 .concat [ 4 4 4 4], LS_00000148d48d6f40_0_0, LS_00000148d48d6f40_0_4, LS_00000148d48d6f40_0_8, LS_00000148d48d6f40_0_12;
LS_00000148d48d6f40_1_4 .concat [ 4 4 4 4], LS_00000148d48d6f40_0_16, LS_00000148d48d6f40_0_20, LS_00000148d48d6f40_0_24, LS_00000148d48d6f40_0_28;
L_00000148d48d6f40 .concat [ 16 16 0 0], LS_00000148d48d6f40_1_0, LS_00000148d48d6f40_1_4;
L_00000148d48d5c80 .part L_00000148d48d5460, 1, 1;
LS_00000148d48d78a0_0_0 .concat [ 1 1 1 1], L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80;
LS_00000148d48d78a0_0_4 .concat [ 1 1 1 1], L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80;
LS_00000148d48d78a0_0_8 .concat [ 1 1 1 1], L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80;
LS_00000148d48d78a0_0_12 .concat [ 1 1 1 1], L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80;
LS_00000148d48d78a0_0_16 .concat [ 1 1 1 1], L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80;
LS_00000148d48d78a0_0_20 .concat [ 1 1 1 1], L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80;
LS_00000148d48d78a0_0_24 .concat [ 1 1 1 1], L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80;
LS_00000148d48d78a0_0_28 .concat [ 1 1 1 1], L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80, L_00000148d48d5c80;
LS_00000148d48d78a0_1_0 .concat [ 4 4 4 4], LS_00000148d48d78a0_0_0, LS_00000148d48d78a0_0_4, LS_00000148d48d78a0_0_8, LS_00000148d48d78a0_0_12;
LS_00000148d48d78a0_1_4 .concat [ 4 4 4 4], LS_00000148d48d78a0_0_16, LS_00000148d48d78a0_0_20, LS_00000148d48d78a0_0_24, LS_00000148d48d78a0_0_28;
L_00000148d48d78a0 .concat [ 16 16 0 0], LS_00000148d48d78a0_1_0, LS_00000148d48d78a0_1_4;
L_00000148d48d5fa0 .part L_00000148d48d5460, 0, 1;
LS_00000148d48d67c0_0_0 .concat [ 1 1 1 1], L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0;
LS_00000148d48d67c0_0_4 .concat [ 1 1 1 1], L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0;
LS_00000148d48d67c0_0_8 .concat [ 1 1 1 1], L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0;
LS_00000148d48d67c0_0_12 .concat [ 1 1 1 1], L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0;
LS_00000148d48d67c0_0_16 .concat [ 1 1 1 1], L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0;
LS_00000148d48d67c0_0_20 .concat [ 1 1 1 1], L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0;
LS_00000148d48d67c0_0_24 .concat [ 1 1 1 1], L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0;
LS_00000148d48d67c0_0_28 .concat [ 1 1 1 1], L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0, L_00000148d48d5fa0;
LS_00000148d48d67c0_1_0 .concat [ 4 4 4 4], LS_00000148d48d67c0_0_0, LS_00000148d48d67c0_0_4, LS_00000148d48d67c0_0_8, LS_00000148d48d67c0_0_12;
LS_00000148d48d67c0_1_4 .concat [ 4 4 4 4], LS_00000148d48d67c0_0_16, LS_00000148d48d67c0_0_20, LS_00000148d48d67c0_0_24, LS_00000148d48d67c0_0_28;
L_00000148d48d67c0 .concat [ 16 16 0 0], LS_00000148d48d67c0_1_0, LS_00000148d48d67c0_1_4;
S_00000148d4899ef0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000148d489a530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000148d48da4b0 .functor AND 32, L_00000148d48d5780, L_00000148d48d64a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000148d489bcd0_0 .net "in1", 31 0, L_00000148d48d5780;  1 drivers
v00000148d489b230_0 .net "in2", 31 0, L_00000148d48d64a0;  1 drivers
v00000148d489baf0_0 .net "out", 31 0, L_00000148d48da4b0;  alias, 1 drivers
S_00000148d489a9e0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000148d489a530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000148d48da1a0 .functor AND 32, L_00000148d48d65e0, L_00000148d48d76c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000148d489beb0_0 .net "in1", 31 0, L_00000148d48d65e0;  1 drivers
v00000148d489cd10_0 .net "in2", 31 0, L_00000148d48d76c0;  1 drivers
v00000148d489be10_0 .net "out", 31 0, L_00000148d48da1a0;  alias, 1 drivers
S_00000148d489a3a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000148d489a530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000148d4811050 .functor AND 32, L_00000148d48d6e00, L_00000148d48d6f40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000148d489bf50_0 .net "in1", 31 0, L_00000148d48d6e00;  1 drivers
v00000148d489c950_0 .net "in2", 31 0, L_00000148d48d6f40;  1 drivers
v00000148d489cdb0_0 .net "out", 31 0, L_00000148d4811050;  alias, 1 drivers
S_00000148d489a080 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000148d489a530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000148d493f710 .functor AND 32, L_00000148d48d78a0, L_00000148d48d67c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000148d489b730_0 .net "in1", 31 0, L_00000148d48d78a0;  1 drivers
v00000148d489b410_0 .net "in2", 31 0, L_00000148d48d67c0;  1 drivers
v00000148d489bff0_0 .net "out", 31 0, L_00000148d493f710;  alias, 1 drivers
S_00000148d489a6c0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000148d469caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000148d48184b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000148d493ec90 .functor NOT 1, L_00000148d48d7260, C4<0>, C4<0>, C4<0>;
L_00000148d493de90 .functor NOT 1, L_00000148d48d6ea0, C4<0>, C4<0>, C4<0>;
L_00000148d493f400 .functor NOT 1, L_00000148d48d7800, C4<0>, C4<0>, C4<0>;
L_00000148d493dfe0 .functor NOT 1, L_00000148d48d5e60, C4<0>, C4<0>, C4<0>;
L_00000148d493f160 .functor AND 32, L_00000148d493e1a0, v00000148d48a3ff0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d493f1d0 .functor AND 32, L_00000148d493dcd0, L_00000148d4959ee0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d493f320 .functor OR 32, L_00000148d493f160, L_00000148d493f1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000148d493f4e0 .functor AND 32, L_00000148d493e2f0, v00000148d4891a10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d493e9f0 .functor OR 32, L_00000148d493f320, L_00000148d493f4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000148d493d950 .functor AND 32, L_00000148d493e050, L_00000148d48d7620, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d493ea60 .functor OR 32, L_00000148d493e9f0, L_00000148d493d950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000148d489e890_0 .net *"_ivl_1", 0 0, L_00000148d48d7260;  1 drivers
v00000148d489e570_0 .net *"_ivl_13", 0 0, L_00000148d48d7800;  1 drivers
v00000148d489d530_0 .net *"_ivl_14", 0 0, L_00000148d493f400;  1 drivers
v00000148d489dad0_0 .net *"_ivl_19", 0 0, L_00000148d48d7a80;  1 drivers
v00000148d489e610_0 .net *"_ivl_2", 0 0, L_00000148d493ec90;  1 drivers
v00000148d489dc10_0 .net *"_ivl_23", 0 0, L_00000148d48d5dc0;  1 drivers
v00000148d489d5d0_0 .net *"_ivl_27", 0 0, L_00000148d48d5e60;  1 drivers
v00000148d489e250_0 .net *"_ivl_28", 0 0, L_00000148d493dfe0;  1 drivers
v00000148d489d8f0_0 .net *"_ivl_33", 0 0, L_00000148d48d6860;  1 drivers
v00000148d489d670_0 .net *"_ivl_37", 0 0, L_00000148d48d69a0;  1 drivers
v00000148d489d7b0_0 .net *"_ivl_40", 31 0, L_00000148d493f160;  1 drivers
v00000148d489da30_0 .net *"_ivl_42", 31 0, L_00000148d493f1d0;  1 drivers
v00000148d489d850_0 .net *"_ivl_44", 31 0, L_00000148d493f320;  1 drivers
v00000148d489e2f0_0 .net *"_ivl_46", 31 0, L_00000148d493f4e0;  1 drivers
v00000148d489d990_0 .net *"_ivl_48", 31 0, L_00000148d493e9f0;  1 drivers
v00000148d489db70_0 .net *"_ivl_50", 31 0, L_00000148d493d950;  1 drivers
v00000148d489e390_0 .net *"_ivl_7", 0 0, L_00000148d48d6ea0;  1 drivers
v00000148d489e750_0 .net *"_ivl_8", 0 0, L_00000148d493de90;  1 drivers
v00000148d489e6b0_0 .net "ina", 31 0, v00000148d48a3ff0_0;  alias, 1 drivers
v00000148d489ddf0_0 .net "inb", 31 0, L_00000148d4959ee0;  alias, 1 drivers
v00000148d489de90_0 .net "inc", 31 0, v00000148d4891a10_0;  alias, 1 drivers
v00000148d489e7f0_0 .net "ind", 31 0, L_00000148d48d7620;  alias, 1 drivers
v00000148d489e430_0 .net "out", 31 0, L_00000148d493ea60;  alias, 1 drivers
v00000148d489df30_0 .net "s0", 31 0, L_00000148d493e1a0;  1 drivers
v00000148d489dfd0_0 .net "s1", 31 0, L_00000148d493dcd0;  1 drivers
v00000148d489e070_0 .net "s2", 31 0, L_00000148d493e2f0;  1 drivers
v00000148d48a4090_0 .net "s3", 31 0, L_00000148d493e050;  1 drivers
v00000148d48a49f0_0 .net "sel", 1 0, L_00000148d48d3480;  alias, 1 drivers
L_00000148d48d7260 .part L_00000148d48d3480, 1, 1;
LS_00000148d48d7bc0_0_0 .concat [ 1 1 1 1], L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90;
LS_00000148d48d7bc0_0_4 .concat [ 1 1 1 1], L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90;
LS_00000148d48d7bc0_0_8 .concat [ 1 1 1 1], L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90;
LS_00000148d48d7bc0_0_12 .concat [ 1 1 1 1], L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90;
LS_00000148d48d7bc0_0_16 .concat [ 1 1 1 1], L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90;
LS_00000148d48d7bc0_0_20 .concat [ 1 1 1 1], L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90;
LS_00000148d48d7bc0_0_24 .concat [ 1 1 1 1], L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90;
LS_00000148d48d7bc0_0_28 .concat [ 1 1 1 1], L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90, L_00000148d493ec90;
LS_00000148d48d7bc0_1_0 .concat [ 4 4 4 4], LS_00000148d48d7bc0_0_0, LS_00000148d48d7bc0_0_4, LS_00000148d48d7bc0_0_8, LS_00000148d48d7bc0_0_12;
LS_00000148d48d7bc0_1_4 .concat [ 4 4 4 4], LS_00000148d48d7bc0_0_16, LS_00000148d48d7bc0_0_20, LS_00000148d48d7bc0_0_24, LS_00000148d48d7bc0_0_28;
L_00000148d48d7bc0 .concat [ 16 16 0 0], LS_00000148d48d7bc0_1_0, LS_00000148d48d7bc0_1_4;
L_00000148d48d6ea0 .part L_00000148d48d3480, 0, 1;
LS_00000148d48d7440_0_0 .concat [ 1 1 1 1], L_00000148d493de90, L_00000148d493de90, L_00000148d493de90, L_00000148d493de90;
LS_00000148d48d7440_0_4 .concat [ 1 1 1 1], L_00000148d493de90, L_00000148d493de90, L_00000148d493de90, L_00000148d493de90;
LS_00000148d48d7440_0_8 .concat [ 1 1 1 1], L_00000148d493de90, L_00000148d493de90, L_00000148d493de90, L_00000148d493de90;
LS_00000148d48d7440_0_12 .concat [ 1 1 1 1], L_00000148d493de90, L_00000148d493de90, L_00000148d493de90, L_00000148d493de90;
LS_00000148d48d7440_0_16 .concat [ 1 1 1 1], L_00000148d493de90, L_00000148d493de90, L_00000148d493de90, L_00000148d493de90;
LS_00000148d48d7440_0_20 .concat [ 1 1 1 1], L_00000148d493de90, L_00000148d493de90, L_00000148d493de90, L_00000148d493de90;
LS_00000148d48d7440_0_24 .concat [ 1 1 1 1], L_00000148d493de90, L_00000148d493de90, L_00000148d493de90, L_00000148d493de90;
LS_00000148d48d7440_0_28 .concat [ 1 1 1 1], L_00000148d493de90, L_00000148d493de90, L_00000148d493de90, L_00000148d493de90;
LS_00000148d48d7440_1_0 .concat [ 4 4 4 4], LS_00000148d48d7440_0_0, LS_00000148d48d7440_0_4, LS_00000148d48d7440_0_8, LS_00000148d48d7440_0_12;
LS_00000148d48d7440_1_4 .concat [ 4 4 4 4], LS_00000148d48d7440_0_16, LS_00000148d48d7440_0_20, LS_00000148d48d7440_0_24, LS_00000148d48d7440_0_28;
L_00000148d48d7440 .concat [ 16 16 0 0], LS_00000148d48d7440_1_0, LS_00000148d48d7440_1_4;
L_00000148d48d7800 .part L_00000148d48d3480, 1, 1;
LS_00000148d48d6ae0_0_0 .concat [ 1 1 1 1], L_00000148d493f400, L_00000148d493f400, L_00000148d493f400, L_00000148d493f400;
LS_00000148d48d6ae0_0_4 .concat [ 1 1 1 1], L_00000148d493f400, L_00000148d493f400, L_00000148d493f400, L_00000148d493f400;
LS_00000148d48d6ae0_0_8 .concat [ 1 1 1 1], L_00000148d493f400, L_00000148d493f400, L_00000148d493f400, L_00000148d493f400;
LS_00000148d48d6ae0_0_12 .concat [ 1 1 1 1], L_00000148d493f400, L_00000148d493f400, L_00000148d493f400, L_00000148d493f400;
LS_00000148d48d6ae0_0_16 .concat [ 1 1 1 1], L_00000148d493f400, L_00000148d493f400, L_00000148d493f400, L_00000148d493f400;
LS_00000148d48d6ae0_0_20 .concat [ 1 1 1 1], L_00000148d493f400, L_00000148d493f400, L_00000148d493f400, L_00000148d493f400;
LS_00000148d48d6ae0_0_24 .concat [ 1 1 1 1], L_00000148d493f400, L_00000148d493f400, L_00000148d493f400, L_00000148d493f400;
LS_00000148d48d6ae0_0_28 .concat [ 1 1 1 1], L_00000148d493f400, L_00000148d493f400, L_00000148d493f400, L_00000148d493f400;
LS_00000148d48d6ae0_1_0 .concat [ 4 4 4 4], LS_00000148d48d6ae0_0_0, LS_00000148d48d6ae0_0_4, LS_00000148d48d6ae0_0_8, LS_00000148d48d6ae0_0_12;
LS_00000148d48d6ae0_1_4 .concat [ 4 4 4 4], LS_00000148d48d6ae0_0_16, LS_00000148d48d6ae0_0_20, LS_00000148d48d6ae0_0_24, LS_00000148d48d6ae0_0_28;
L_00000148d48d6ae0 .concat [ 16 16 0 0], LS_00000148d48d6ae0_1_0, LS_00000148d48d6ae0_1_4;
L_00000148d48d7a80 .part L_00000148d48d3480, 0, 1;
LS_00000148d48d5d20_0_0 .concat [ 1 1 1 1], L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80;
LS_00000148d48d5d20_0_4 .concat [ 1 1 1 1], L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80;
LS_00000148d48d5d20_0_8 .concat [ 1 1 1 1], L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80;
LS_00000148d48d5d20_0_12 .concat [ 1 1 1 1], L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80;
LS_00000148d48d5d20_0_16 .concat [ 1 1 1 1], L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80;
LS_00000148d48d5d20_0_20 .concat [ 1 1 1 1], L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80;
LS_00000148d48d5d20_0_24 .concat [ 1 1 1 1], L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80;
LS_00000148d48d5d20_0_28 .concat [ 1 1 1 1], L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80, L_00000148d48d7a80;
LS_00000148d48d5d20_1_0 .concat [ 4 4 4 4], LS_00000148d48d5d20_0_0, LS_00000148d48d5d20_0_4, LS_00000148d48d5d20_0_8, LS_00000148d48d5d20_0_12;
LS_00000148d48d5d20_1_4 .concat [ 4 4 4 4], LS_00000148d48d5d20_0_16, LS_00000148d48d5d20_0_20, LS_00000148d48d5d20_0_24, LS_00000148d48d5d20_0_28;
L_00000148d48d5d20 .concat [ 16 16 0 0], LS_00000148d48d5d20_1_0, LS_00000148d48d5d20_1_4;
L_00000148d48d5dc0 .part L_00000148d48d3480, 1, 1;
LS_00000148d48d7940_0_0 .concat [ 1 1 1 1], L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0;
LS_00000148d48d7940_0_4 .concat [ 1 1 1 1], L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0;
LS_00000148d48d7940_0_8 .concat [ 1 1 1 1], L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0;
LS_00000148d48d7940_0_12 .concat [ 1 1 1 1], L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0;
LS_00000148d48d7940_0_16 .concat [ 1 1 1 1], L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0;
LS_00000148d48d7940_0_20 .concat [ 1 1 1 1], L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0;
LS_00000148d48d7940_0_24 .concat [ 1 1 1 1], L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0;
LS_00000148d48d7940_0_28 .concat [ 1 1 1 1], L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0, L_00000148d48d5dc0;
LS_00000148d48d7940_1_0 .concat [ 4 4 4 4], LS_00000148d48d7940_0_0, LS_00000148d48d7940_0_4, LS_00000148d48d7940_0_8, LS_00000148d48d7940_0_12;
LS_00000148d48d7940_1_4 .concat [ 4 4 4 4], LS_00000148d48d7940_0_16, LS_00000148d48d7940_0_20, LS_00000148d48d7940_0_24, LS_00000148d48d7940_0_28;
L_00000148d48d7940 .concat [ 16 16 0 0], LS_00000148d48d7940_1_0, LS_00000148d48d7940_1_4;
L_00000148d48d5e60 .part L_00000148d48d3480, 0, 1;
LS_00000148d48d73a0_0_0 .concat [ 1 1 1 1], L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0;
LS_00000148d48d73a0_0_4 .concat [ 1 1 1 1], L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0;
LS_00000148d48d73a0_0_8 .concat [ 1 1 1 1], L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0;
LS_00000148d48d73a0_0_12 .concat [ 1 1 1 1], L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0;
LS_00000148d48d73a0_0_16 .concat [ 1 1 1 1], L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0;
LS_00000148d48d73a0_0_20 .concat [ 1 1 1 1], L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0;
LS_00000148d48d73a0_0_24 .concat [ 1 1 1 1], L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0;
LS_00000148d48d73a0_0_28 .concat [ 1 1 1 1], L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0, L_00000148d493dfe0;
LS_00000148d48d73a0_1_0 .concat [ 4 4 4 4], LS_00000148d48d73a0_0_0, LS_00000148d48d73a0_0_4, LS_00000148d48d73a0_0_8, LS_00000148d48d73a0_0_12;
LS_00000148d48d73a0_1_4 .concat [ 4 4 4 4], LS_00000148d48d73a0_0_16, LS_00000148d48d73a0_0_20, LS_00000148d48d73a0_0_24, LS_00000148d48d73a0_0_28;
L_00000148d48d73a0 .concat [ 16 16 0 0], LS_00000148d48d73a0_1_0, LS_00000148d48d73a0_1_4;
L_00000148d48d6860 .part L_00000148d48d3480, 1, 1;
LS_00000148d48d6900_0_0 .concat [ 1 1 1 1], L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860;
LS_00000148d48d6900_0_4 .concat [ 1 1 1 1], L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860;
LS_00000148d48d6900_0_8 .concat [ 1 1 1 1], L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860;
LS_00000148d48d6900_0_12 .concat [ 1 1 1 1], L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860;
LS_00000148d48d6900_0_16 .concat [ 1 1 1 1], L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860;
LS_00000148d48d6900_0_20 .concat [ 1 1 1 1], L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860;
LS_00000148d48d6900_0_24 .concat [ 1 1 1 1], L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860;
LS_00000148d48d6900_0_28 .concat [ 1 1 1 1], L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860, L_00000148d48d6860;
LS_00000148d48d6900_1_0 .concat [ 4 4 4 4], LS_00000148d48d6900_0_0, LS_00000148d48d6900_0_4, LS_00000148d48d6900_0_8, LS_00000148d48d6900_0_12;
LS_00000148d48d6900_1_4 .concat [ 4 4 4 4], LS_00000148d48d6900_0_16, LS_00000148d48d6900_0_20, LS_00000148d48d6900_0_24, LS_00000148d48d6900_0_28;
L_00000148d48d6900 .concat [ 16 16 0 0], LS_00000148d48d6900_1_0, LS_00000148d48d6900_1_4;
L_00000148d48d69a0 .part L_00000148d48d3480, 0, 1;
LS_00000148d48d6a40_0_0 .concat [ 1 1 1 1], L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0;
LS_00000148d48d6a40_0_4 .concat [ 1 1 1 1], L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0;
LS_00000148d48d6a40_0_8 .concat [ 1 1 1 1], L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0;
LS_00000148d48d6a40_0_12 .concat [ 1 1 1 1], L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0;
LS_00000148d48d6a40_0_16 .concat [ 1 1 1 1], L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0;
LS_00000148d48d6a40_0_20 .concat [ 1 1 1 1], L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0;
LS_00000148d48d6a40_0_24 .concat [ 1 1 1 1], L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0;
LS_00000148d48d6a40_0_28 .concat [ 1 1 1 1], L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0, L_00000148d48d69a0;
LS_00000148d48d6a40_1_0 .concat [ 4 4 4 4], LS_00000148d48d6a40_0_0, LS_00000148d48d6a40_0_4, LS_00000148d48d6a40_0_8, LS_00000148d48d6a40_0_12;
LS_00000148d48d6a40_1_4 .concat [ 4 4 4 4], LS_00000148d48d6a40_0_16, LS_00000148d48d6a40_0_20, LS_00000148d48d6a40_0_24, LS_00000148d48d6a40_0_28;
L_00000148d48d6a40 .concat [ 16 16 0 0], LS_00000148d48d6a40_1_0, LS_00000148d48d6a40_1_4;
S_00000148d489a850 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000148d489a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000148d493e1a0 .functor AND 32, L_00000148d48d7bc0, L_00000148d48d7440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000148d489add0_0 .net "in1", 31 0, L_00000148d48d7bc0;  1 drivers
v00000148d489e1b0_0 .net "in2", 31 0, L_00000148d48d7440;  1 drivers
v00000148d489e930_0 .net "out", 31 0, L_00000148d493e1a0;  alias, 1 drivers
S_00000148d4899bd0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000148d489a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000148d493dcd0 .functor AND 32, L_00000148d48d6ae0, L_00000148d48d5d20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000148d489d710_0 .net "in1", 31 0, L_00000148d48d6ae0;  1 drivers
v00000148d489e110_0 .net "in2", 31 0, L_00000148d48d5d20;  1 drivers
v00000148d489d3f0_0 .net "out", 31 0, L_00000148d493dcd0;  alias, 1 drivers
S_00000148d4899d60 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000148d489a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000148d493e2f0 .functor AND 32, L_00000148d48d7940, L_00000148d48d73a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000148d489ea70_0 .net "in1", 31 0, L_00000148d48d7940;  1 drivers
v00000148d489e9d0_0 .net "in2", 31 0, L_00000148d48d73a0;  1 drivers
v00000148d489d490_0 .net "out", 31 0, L_00000148d493e2f0;  alias, 1 drivers
S_00000148d48a09a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000148d489a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000148d493e050 .functor AND 32, L_00000148d48d6900, L_00000148d48d6a40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000148d489dd50_0 .net "in1", 31 0, L_00000148d48d6900;  1 drivers
v00000148d489dcb0_0 .net "in2", 31 0, L_00000148d48d6a40;  1 drivers
v00000148d489e4d0_0 .net "out", 31 0, L_00000148d493e050;  alias, 1 drivers
S_00000148d489f870 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000148d48a4bc0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000148d48a4bf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000148d48a4c30 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000148d48a4c68 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000148d48a4ca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000148d48a4cd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000148d48a4d10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000148d48a4d48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000148d48a4d80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000148d48a4db8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000148d48a4df0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000148d48a4e28 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000148d48a4e60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000148d48a4e98 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000148d48a4ed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000148d48a4f08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000148d48a4f40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000148d48a4f78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000148d48a4fb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000148d48a4fe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000148d48a5020 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000148d48a5058 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000148d48a5090 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000148d48a50c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000148d48a5100 .param/l "xori" 0 9 12, C4<001110000000>;
v00000148d48a41d0_0 .var "EX1_PC", 31 0;
v00000148d48a35f0_0 .var "EX1_PFC", 31 0;
v00000148d48a3af0_0 .var "EX1_forward_to_B", 31 0;
v00000148d48a3690_0 .var "EX1_is_beq", 0 0;
v00000148d48a4590_0 .var "EX1_is_bne", 0 0;
v00000148d48a3730_0 .var "EX1_is_jal", 0 0;
v00000148d48a37d0_0 .var "EX1_is_jr", 0 0;
v00000148d48a4810_0 .var "EX1_is_oper2_immed", 0 0;
v00000148d48a4630_0 .var "EX1_memread", 0 0;
v00000148d48a3eb0_0 .var "EX1_memwrite", 0 0;
v00000148d48a3b90_0 .var "EX1_opcode", 11 0;
v00000148d48a3c30_0 .var "EX1_predicted", 0 0;
v00000148d48a46d0_0 .var "EX1_rd_ind", 4 0;
v00000148d48a3d70_0 .var "EX1_rd_indzero", 0 0;
v00000148d48a3f50_0 .var "EX1_regwrite", 0 0;
v00000148d48a4770_0 .var "EX1_rs1", 31 0;
v00000148d48a4950_0 .var "EX1_rs1_ind", 4 0;
v00000148d48a3ff0_0 .var "EX1_rs2", 31 0;
v00000148d48a4130_0 .var "EX1_rs2_ind", 4 0;
v00000148d48a1610_0 .net "FLUSH", 0 0, v00000148d48a7700_0;  alias, 1 drivers
v00000148d48a1750_0 .net "ID_PC", 31 0, v00000148d48ad420_0;  alias, 1 drivers
v00000148d48a0c10_0 .net "ID_PFC_to_EX", 31 0, L_00000148d48d3660;  alias, 1 drivers
v00000148d48a2150_0 .net "ID_forward_to_B", 31 0, L_00000148d48d5320;  alias, 1 drivers
v00000148d48a2470_0 .net "ID_is_beq", 0 0, L_00000148d48d4d80;  alias, 1 drivers
v00000148d48a2e70_0 .net "ID_is_bne", 0 0, L_00000148d48d4ec0;  alias, 1 drivers
v00000148d48a30f0_0 .net "ID_is_jal", 0 0, L_00000148d48d7b20;  alias, 1 drivers
v00000148d48a1bb0_0 .net "ID_is_jr", 0 0, L_00000148d48d2f80;  alias, 1 drivers
v00000148d48a3230_0 .net "ID_is_oper2_immed", 0 0, L_00000148d48d9410;  alias, 1 drivers
v00000148d48a0cb0_0 .net "ID_memread", 0 0, L_00000148d48d6180;  alias, 1 drivers
v00000148d48a17f0_0 .net "ID_memwrite", 0 0, L_00000148d48d7300;  alias, 1 drivers
v00000148d48a2510_0 .net "ID_opcode", 11 0, v00000148d48c79c0_0;  alias, 1 drivers
v00000148d48a1110_0 .net "ID_predicted", 0 0, v00000148d48a6800_0;  alias, 1 drivers
v00000148d48a28d0_0 .net "ID_rd_ind", 4 0, v00000148d48c9040_0;  alias, 1 drivers
v00000148d48a2f10_0 .net "ID_rd_indzero", 0 0, L_00000148d48d7d00;  1 drivers
v00000148d48a0fd0_0 .net "ID_regwrite", 0 0, L_00000148d48d5820;  alias, 1 drivers
v00000148d48a3190_0 .net "ID_rs1", 31 0, v00000148d48ab4e0_0;  alias, 1 drivers
v00000148d48a20b0_0 .net "ID_rs1_ind", 4 0, v00000148d48c6de0_0;  alias, 1 drivers
v00000148d48a3370_0 .net "ID_rs2", 31 0, v00000148d48ab300_0;  alias, 1 drivers
v00000148d48a2fb0_0 .net "ID_rs2_ind", 4 0, v00000148d48c8280_0;  alias, 1 drivers
v00000148d48a32d0_0 .net "clk", 0 0, L_00000148d48d99c0;  1 drivers
v00000148d48a21f0_0 .net "rst", 0 0, v00000148d48d1b80_0;  alias, 1 drivers
E_00000148d4817fb0 .event posedge, v00000148d4891830_0, v00000148d48a32d0_0;
S_00000148d489f230 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000148d48a5140 .param/l "add" 0 9 6, C4<000000100000>;
P_00000148d48a5178 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000148d48a51b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000148d48a51e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000148d48a5220 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000148d48a5258 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000148d48a5290 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000148d48a52c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000148d48a5300 .param/l "j" 0 9 19, C4<000010000000>;
P_00000148d48a5338 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000148d48a5370 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000148d48a53a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000148d48a53e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000148d48a5418 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000148d48a5450 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000148d48a5488 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000148d48a54c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000148d48a54f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000148d48a5530 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000148d48a5568 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000148d48a55a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000148d48a55d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000148d48a5610 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000148d48a5648 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000148d48a5680 .param/l "xori" 0 9 12, C4<001110000000>;
v00000148d48a1a70_0 .net "EX1_ALU_OPER1", 31 0, L_00000148d48da210;  alias, 1 drivers
v00000148d48a1070_0 .net "EX1_ALU_OPER2", 31 0, L_00000148d493e210;  alias, 1 drivers
v00000148d48a11b0_0 .net "EX1_PC", 31 0, v00000148d48a41d0_0;  alias, 1 drivers
v00000148d48a2830_0 .net "EX1_PFC_to_IF", 31 0, L_00000148d48d6cc0;  alias, 1 drivers
v00000148d48a0d50_0 .net "EX1_forward_to_B", 31 0, v00000148d48a3af0_0;  alias, 1 drivers
v00000148d48a1250_0 .net "EX1_is_beq", 0 0, v00000148d48a3690_0;  alias, 1 drivers
v00000148d48a26f0_0 .net "EX1_is_bne", 0 0, v00000148d48a4590_0;  alias, 1 drivers
v00000148d48a1570_0 .net "EX1_is_jal", 0 0, v00000148d48a3730_0;  alias, 1 drivers
v00000148d48a2dd0_0 .net "EX1_is_jr", 0 0, v00000148d48a37d0_0;  alias, 1 drivers
v00000148d48a14d0_0 .net "EX1_is_oper2_immed", 0 0, v00000148d48a4810_0;  alias, 1 drivers
v00000148d48a3050_0 .net "EX1_memread", 0 0, v00000148d48a4630_0;  alias, 1 drivers
v00000148d48a2790_0 .net "EX1_memwrite", 0 0, v00000148d48a3eb0_0;  alias, 1 drivers
v00000148d48a2330_0 .net "EX1_opcode", 11 0, v00000148d48a3b90_0;  alias, 1 drivers
v00000148d48a12f0_0 .net "EX1_predicted", 0 0, v00000148d48a3c30_0;  alias, 1 drivers
v00000148d48a0df0_0 .net "EX1_rd_ind", 4 0, v00000148d48a46d0_0;  alias, 1 drivers
v00000148d48a2290_0 .net "EX1_rd_indzero", 0 0, v00000148d48a3d70_0;  alias, 1 drivers
v00000148d48a16b0_0 .net "EX1_regwrite", 0 0, v00000148d48a3f50_0;  alias, 1 drivers
v00000148d48a1390_0 .net "EX1_rs1", 31 0, v00000148d48a4770_0;  alias, 1 drivers
v00000148d48a0e90_0 .net "EX1_rs1_ind", 4 0, v00000148d48a4950_0;  alias, 1 drivers
v00000148d48a0f30_0 .net "EX1_rs2_ind", 4 0, v00000148d48a4130_0;  alias, 1 drivers
v00000148d48a1430_0 .net "EX1_rs2_out", 31 0, L_00000148d493ea60;  alias, 1 drivers
v00000148d48a1890_0 .var "EX2_ALU_OPER1", 31 0;
v00000148d48a1cf0_0 .var "EX2_ALU_OPER2", 31 0;
v00000148d48a1930_0 .var "EX2_PC", 31 0;
v00000148d48a25b0_0 .var "EX2_PFC_to_IF", 31 0;
v00000148d48a19d0_0 .var "EX2_forward_to_B", 31 0;
v00000148d48a1b10_0 .var "EX2_is_beq", 0 0;
v00000148d48a2650_0 .var "EX2_is_bne", 0 0;
v00000148d48a1c50_0 .var "EX2_is_jal", 0 0;
v00000148d48a1d90_0 .var "EX2_is_jr", 0 0;
v00000148d48a1e30_0 .var "EX2_is_oper2_immed", 0 0;
v00000148d48a1ed0_0 .var "EX2_memread", 0 0;
v00000148d48a1f70_0 .var "EX2_memwrite", 0 0;
v00000148d48a2010_0 .var "EX2_opcode", 11 0;
v00000148d48a23d0_0 .var "EX2_predicted", 0 0;
v00000148d48a2970_0 .var "EX2_rd_ind", 4 0;
v00000148d48a2a10_0 .var "EX2_rd_indzero", 0 0;
v00000148d48a2ab0_0 .var "EX2_regwrite", 0 0;
v00000148d48a2b50_0 .var "EX2_rs1", 31 0;
v00000148d48a2bf0_0 .var "EX2_rs1_ind", 4 0;
v00000148d48a2c90_0 .var "EX2_rs2_ind", 4 0;
v00000148d48a2d30_0 .var "EX2_rs2_out", 31 0;
v00000148d48a61c0_0 .net "FLUSH", 0 0, v00000148d48a7ac0_0;  alias, 1 drivers
v00000148d48a6440_0 .net "clk", 0 0, L_00000148d493f390;  1 drivers
v00000148d48a5900_0 .net "rst", 0 0, v00000148d48d1b80_0;  alias, 1 drivers
E_00000148d4818130 .event posedge, v00000148d4891830_0, v00000148d48a6440_0;
S_00000148d489ef10 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000148d48ad6d0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000148d48ad708 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000148d48ad740 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000148d48ad778 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000148d48ad7b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000148d48ad7e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000148d48ad820 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000148d48ad858 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000148d48ad890 .param/l "j" 0 9 19, C4<000010000000>;
P_00000148d48ad8c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000148d48ad900 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000148d48ad938 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000148d48ad970 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000148d48ad9a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000148d48ad9e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000148d48ada18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000148d48ada50 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000148d48ada88 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000148d48adac0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000148d48adaf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000148d48adb30 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000148d48adb68 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000148d48adba0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000148d48adbd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000148d48adc10 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000148d48da0c0 .functor OR 1, L_00000148d48d4d80, L_00000148d48d4ec0, C4<0>, C4<0>;
L_00000148d48d86f0 .functor AND 1, L_00000148d48da0c0, L_00000148d48d9cd0, C4<1>, C4<1>;
L_00000148d48d87d0 .functor OR 1, L_00000148d48d4d80, L_00000148d48d4ec0, C4<0>, C4<0>;
L_00000148d48d96b0 .functor AND 1, L_00000148d48d87d0, L_00000148d48d9cd0, C4<1>, C4<1>;
L_00000148d48d9720 .functor OR 1, L_00000148d48d4d80, L_00000148d48d4ec0, C4<0>, C4<0>;
L_00000148d48d8840 .functor AND 1, L_00000148d48d9720, v00000148d48a6800_0, C4<1>, C4<1>;
v00000148d48aac20_0 .net "EX1_memread", 0 0, v00000148d48a4630_0;  alias, 1 drivers
v00000148d48abf80_0 .net "EX1_opcode", 11 0, v00000148d48a3b90_0;  alias, 1 drivers
v00000148d48aae00_0 .net "EX1_rd_ind", 4 0, v00000148d48a46d0_0;  alias, 1 drivers
v00000148d48acc00_0 .net "EX1_rd_indzero", 0 0, v00000148d48a3d70_0;  alias, 1 drivers
v00000148d48ab800_0 .net "EX2_memread", 0 0, v00000148d48a1ed0_0;  alias, 1 drivers
v00000148d48acd40_0 .net "EX2_opcode", 11 0, v00000148d48a2010_0;  alias, 1 drivers
v00000148d48aaae0_0 .net "EX2_rd_ind", 4 0, v00000148d48a2970_0;  alias, 1 drivers
v00000148d48abd00_0 .net "EX2_rd_indzero", 0 0, v00000148d48a2a10_0;  alias, 1 drivers
v00000148d48acde0_0 .net "ID_EX1_flush", 0 0, v00000148d48a7700_0;  alias, 1 drivers
v00000148d48ab580_0 .net "ID_EX2_flush", 0 0, v00000148d48a7ac0_0;  alias, 1 drivers
v00000148d48aaa40_0 .net "ID_is_beq", 0 0, L_00000148d48d4d80;  alias, 1 drivers
v00000148d48ace80_0 .net "ID_is_bne", 0 0, L_00000148d48d4ec0;  alias, 1 drivers
v00000148d48ab120_0 .net "ID_is_j", 0 0, L_00000148d48d5f00;  alias, 1 drivers
v00000148d48ac020_0 .net "ID_is_jal", 0 0, L_00000148d48d7b20;  alias, 1 drivers
v00000148d48aa900_0 .net "ID_is_jr", 0 0, L_00000148d48d2f80;  alias, 1 drivers
v00000148d48acac0_0 .net "ID_opcode", 11 0, v00000148d48c79c0_0;  alias, 1 drivers
v00000148d48ac660_0 .net "ID_rs1_ind", 4 0, v00000148d48c6de0_0;  alias, 1 drivers
v00000148d48aaea0_0 .net "ID_rs2_ind", 4 0, v00000148d48c8280_0;  alias, 1 drivers
v00000148d48aa720_0 .net "IF_ID_flush", 0 0, v00000148d48a8380_0;  alias, 1 drivers
v00000148d48aacc0_0 .net "IF_ID_write", 0 0, v00000148d48a8a60_0;  alias, 1 drivers
v00000148d48aa9a0_0 .net "PC_src", 2 0, L_00000148d48d3200;  alias, 1 drivers
v00000148d48ab1c0_0 .net "PFC_to_EX", 31 0, L_00000148d48d3660;  alias, 1 drivers
v00000148d48ac840_0 .net "PFC_to_IF", 31 0, L_00000148d48d46a0;  alias, 1 drivers
v00000148d48aafe0_0 .net "WB_rd_ind", 4 0, v00000148d48c30a0_0;  alias, 1 drivers
v00000148d48ab080_0 .net "Wrong_prediction", 0 0, L_00000148d493eec0;  alias, 1 drivers
v00000148d48aaf40_0 .net *"_ivl_11", 0 0, L_00000148d48d96b0;  1 drivers
v00000148d48ac0c0_0 .net *"_ivl_13", 9 0, L_00000148d48d4ba0;  1 drivers
v00000148d48ac7a0_0 .net *"_ivl_15", 9 0, L_00000148d48d4420;  1 drivers
v00000148d48ab760_0 .net *"_ivl_16", 9 0, L_00000148d48d3840;  1 drivers
v00000148d48ab260_0 .net *"_ivl_19", 9 0, L_00000148d48d35c0;  1 drivers
v00000148d48ac160_0 .net *"_ivl_20", 9 0, L_00000148d48d3fc0;  1 drivers
v00000148d48ab440_0 .net *"_ivl_25", 0 0, L_00000148d48d9720;  1 drivers
v00000148d48abda0_0 .net *"_ivl_27", 0 0, L_00000148d48d8840;  1 drivers
v00000148d48aa860_0 .net *"_ivl_29", 9 0, L_00000148d48d4ce0;  1 drivers
v00000148d48aca20_0 .net *"_ivl_3", 0 0, L_00000148d48da0c0;  1 drivers
L_00000148d48f01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000148d48aab80_0 .net/2u *"_ivl_30", 9 0, L_00000148d48f01f0;  1 drivers
v00000148d48ab940_0 .net *"_ivl_32", 9 0, L_00000148d48d30c0;  1 drivers
v00000148d48ab620_0 .net *"_ivl_35", 9 0, L_00000148d48d3160;  1 drivers
v00000148d48ac700_0 .net *"_ivl_37", 9 0, L_00000148d48d4240;  1 drivers
v00000148d48ac5c0_0 .net *"_ivl_38", 9 0, L_00000148d48d51e0;  1 drivers
v00000148d48ac480_0 .net *"_ivl_40", 9 0, L_00000148d48d4560;  1 drivers
L_00000148d48f0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000148d48ab6c0_0 .net/2s *"_ivl_45", 21 0, L_00000148d48f0238;  1 drivers
L_00000148d48f0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000148d48ab9e0_0 .net/2s *"_ivl_50", 21 0, L_00000148d48f0280;  1 drivers
v00000148d48aba80_0 .net *"_ivl_9", 0 0, L_00000148d48d87d0;  1 drivers
v00000148d48abb20_0 .net "clk", 0 0, L_00000148d4811520;  alias, 1 drivers
v00000148d48abbc0_0 .net "forward_to_B", 31 0, L_00000148d48d5320;  alias, 1 drivers
v00000148d48ac200_0 .net "imm", 31 0, v00000148d48a89c0_0;  1 drivers
v00000148d48abee0_0 .net "inst", 31 0, v00000148d48acfc0_0;  alias, 1 drivers
v00000148d48ac2a0_0 .net "is_branch_and_taken", 0 0, L_00000148d48d86f0;  alias, 1 drivers
v00000148d48ac340_0 .net "is_oper2_immed", 0 0, L_00000148d48d9410;  alias, 1 drivers
v00000148d48ac520_0 .net "mem_read", 0 0, L_00000148d48d6180;  alias, 1 drivers
v00000148d48ac8e0_0 .net "mem_write", 0 0, L_00000148d48d7300;  alias, 1 drivers
v00000148d48ad060_0 .net "pc", 31 0, v00000148d48ad420_0;  alias, 1 drivers
v00000148d48ad100_0 .net "pc_write", 0 0, v00000148d48aa4a0_0;  alias, 1 drivers
v00000148d48ad1a0_0 .net "predicted", 0 0, L_00000148d48d9cd0;  1 drivers
v00000148d48ad240_0 .net "predicted_to_EX", 0 0, v00000148d48a6800_0;  alias, 1 drivers
v00000148d48ad2e0_0 .net "reg_write", 0 0, L_00000148d48d5820;  alias, 1 drivers
v00000148d48acf20_0 .net "reg_write_from_wb", 0 0, v00000148d48c2420_0;  alias, 1 drivers
v00000148d48ad380_0 .net "rs1", 31 0, v00000148d48ab4e0_0;  alias, 1 drivers
v00000148d48ad4c0_0 .net "rs2", 31 0, v00000148d48ab300_0;  alias, 1 drivers
v00000148d48ad600_0 .net "rst", 0 0, v00000148d48d1b80_0;  alias, 1 drivers
v00000148d48ad560_0 .net "wr_reg_data", 31 0, L_00000148d4959ee0;  alias, 1 drivers
L_00000148d48d5320 .functor MUXZ 32, v00000148d48ab300_0, v00000148d48a89c0_0, L_00000148d48d9410, C4<>;
L_00000148d48d4ba0 .part v00000148d48ad420_0, 0, 10;
L_00000148d48d4420 .part v00000148d48acfc0_0, 0, 10;
L_00000148d48d3840 .arith/sum 10, L_00000148d48d4ba0, L_00000148d48d4420;
L_00000148d48d35c0 .part v00000148d48acfc0_0, 0, 10;
L_00000148d48d3fc0 .functor MUXZ 10, L_00000148d48d35c0, L_00000148d48d3840, L_00000148d48d96b0, C4<>;
L_00000148d48d4ce0 .part v00000148d48ad420_0, 0, 10;
L_00000148d48d30c0 .arith/sum 10, L_00000148d48d4ce0, L_00000148d48f01f0;
L_00000148d48d3160 .part v00000148d48ad420_0, 0, 10;
L_00000148d48d4240 .part v00000148d48acfc0_0, 0, 10;
L_00000148d48d51e0 .arith/sum 10, L_00000148d48d3160, L_00000148d48d4240;
L_00000148d48d4560 .functor MUXZ 10, L_00000148d48d51e0, L_00000148d48d30c0, L_00000148d48d8840, C4<>;
L_00000148d48d46a0 .concat8 [ 10 22 0 0], L_00000148d48d3fc0, L_00000148d48f0238;
L_00000148d48d3660 .concat8 [ 10 22 0 0], L_00000148d48d4560, L_00000148d48f0280;
S_00000148d489f6e0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000148d489ef10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000148d48adc50 .param/l "add" 0 9 6, C4<000000100000>;
P_00000148d48adc88 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000148d48adcc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000148d48adcf8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000148d48add30 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000148d48add68 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000148d48adda0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000148d48addd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000148d48ade10 .param/l "j" 0 9 19, C4<000010000000>;
P_00000148d48ade48 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000148d48ade80 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000148d48adeb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000148d48adef0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000148d48adf28 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000148d48adf60 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000148d48adf98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000148d48adfd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000148d48ae008 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000148d48ae040 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000148d48ae078 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000148d48ae0b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000148d48ae0e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000148d48ae120 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000148d48ae158 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000148d48ae190 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000148d48d9fe0 .functor OR 1, L_00000148d48d9cd0, L_00000148d48d3ca0, C4<0>, C4<0>;
L_00000148d48d9800 .functor OR 1, L_00000148d48d9fe0, L_00000148d48d3de0, C4<0>, C4<0>;
v00000148d48a5cc0_0 .net "EX1_opcode", 11 0, v00000148d48a3b90_0;  alias, 1 drivers
v00000148d48a6120_0 .net "EX2_opcode", 11 0, v00000148d48a2010_0;  alias, 1 drivers
v00000148d48a66c0_0 .net "ID_opcode", 11 0, v00000148d48c79c0_0;  alias, 1 drivers
v00000148d48a7b60_0 .net "PC_src", 2 0, L_00000148d48d3200;  alias, 1 drivers
v00000148d48a7020_0 .net "Wrong_prediction", 0 0, L_00000148d493eec0;  alias, 1 drivers
L_00000148d48f03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000148d48a6a80_0 .net/2u *"_ivl_0", 2 0, L_00000148d48f03e8;  1 drivers
v00000148d48a57c0_0 .net *"_ivl_10", 0 0, L_00000148d48d3980;  1 drivers
L_00000148d48f0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000148d48a6b20_0 .net/2u *"_ivl_12", 2 0, L_00000148d48f0508;  1 drivers
L_00000148d48f0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a6c60_0 .net/2u *"_ivl_14", 11 0, L_00000148d48f0550;  1 drivers
v00000148d48a6d00_0 .net *"_ivl_16", 0 0, L_00000148d48d3ca0;  1 drivers
v00000148d48a6da0_0 .net *"_ivl_19", 0 0, L_00000148d48d9fe0;  1 drivers
L_00000148d48f0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a5860_0 .net/2u *"_ivl_2", 11 0, L_00000148d48f0430;  1 drivers
L_00000148d48f0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a5ae0_0 .net/2u *"_ivl_20", 11 0, L_00000148d48f0598;  1 drivers
v00000148d48a59a0_0 .net *"_ivl_22", 0 0, L_00000148d48d3de0;  1 drivers
v00000148d48a6ee0_0 .net *"_ivl_25", 0 0, L_00000148d48d9800;  1 drivers
L_00000148d48f05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000148d48a7ca0_0 .net/2u *"_ivl_26", 2 0, L_00000148d48f05e0;  1 drivers
L_00000148d48f0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000148d48a5c20_0 .net/2u *"_ivl_28", 2 0, L_00000148d48f0628;  1 drivers
v00000148d48a6e40_0 .net *"_ivl_30", 2 0, L_00000148d48d5140;  1 drivers
v00000148d48a7160_0 .net *"_ivl_32", 2 0, L_00000148d48d32a0;  1 drivers
v00000148d48a7200_0 .net *"_ivl_34", 2 0, L_00000148d48d50a0;  1 drivers
v00000148d48a7340_0 .net *"_ivl_4", 0 0, L_00000148d48d3700;  1 drivers
L_00000148d48f0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000148d48a5a40_0 .net/2u *"_ivl_6", 2 0, L_00000148d48f0478;  1 drivers
L_00000148d48f04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000148d48a73e0_0 .net/2u *"_ivl_8", 11 0, L_00000148d48f04c0;  1 drivers
v00000148d48a5d60_0 .net "clk", 0 0, L_00000148d4811520;  alias, 1 drivers
v00000148d48a5e00_0 .net "predicted", 0 0, L_00000148d48d9cd0;  alias, 1 drivers
v00000148d48a7480_0 .net "predicted_to_EX", 0 0, v00000148d48a6800_0;  alias, 1 drivers
v00000148d48a7520_0 .net "rst", 0 0, v00000148d48d1b80_0;  alias, 1 drivers
v00000148d48a7980_0 .net "state", 1 0, v00000148d48a5720_0;  1 drivers
L_00000148d48d3700 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0430;
L_00000148d48d3980 .cmp/eq 12, v00000148d48a3b90_0, L_00000148d48f04c0;
L_00000148d48d3ca0 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0550;
L_00000148d48d3de0 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0598;
L_00000148d48d5140 .functor MUXZ 3, L_00000148d48f0628, L_00000148d48f05e0, L_00000148d48d9800, C4<>;
L_00000148d48d32a0 .functor MUXZ 3, L_00000148d48d5140, L_00000148d48f0508, L_00000148d48d3980, C4<>;
L_00000148d48d50a0 .functor MUXZ 3, L_00000148d48d32a0, L_00000148d48f0478, L_00000148d48d3700, C4<>;
L_00000148d48d3200 .functor MUXZ 3, L_00000148d48d50a0, L_00000148d48f03e8, L_00000148d493eec0, C4<>;
S_00000148d48a04f0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000148d489f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000148d48ae1d0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000148d48ae208 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000148d48ae240 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000148d48ae278 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000148d48ae2b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000148d48ae2e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000148d48ae320 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000148d48ae358 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000148d48ae390 .param/l "j" 0 9 19, C4<000010000000>;
P_00000148d48ae3c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000148d48ae400 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000148d48ae438 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000148d48ae470 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000148d48ae4a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000148d48ae4e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000148d48ae518 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000148d48ae550 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000148d48ae588 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000148d48ae5c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000148d48ae5f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000148d48ae630 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000148d48ae668 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000148d48ae6a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000148d48ae6d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000148d48ae710 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000148d48d9e20 .functor OR 1, L_00000148d48d4c40, L_00000148d48d4f60, C4<0>, C4<0>;
L_00000148d48d9b80 .functor OR 1, L_00000148d48d38e0, L_00000148d48d4e20, C4<0>, C4<0>;
L_00000148d48d8f40 .functor AND 1, L_00000148d48d9e20, L_00000148d48d9b80, C4<1>, C4<1>;
L_00000148d48d8920 .functor NOT 1, L_00000148d48d8f40, C4<0>, C4<0>, C4<0>;
L_00000148d48d8a00 .functor OR 1, v00000148d48d1b80_0, L_00000148d48d8920, C4<0>, C4<0>;
L_00000148d48d9cd0 .functor NOT 1, L_00000148d48d8a00, C4<0>, C4<0>, C4<0>;
v00000148d48a6f80_0 .net "EX_opcode", 11 0, v00000148d48a2010_0;  alias, 1 drivers
v00000148d48a63a0_0 .net "ID_opcode", 11 0, v00000148d48c79c0_0;  alias, 1 drivers
v00000148d48a6260_0 .net "Wrong_prediction", 0 0, L_00000148d493eec0;  alias, 1 drivers
L_00000148d48f02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a6300_0 .net/2u *"_ivl_0", 11 0, L_00000148d48f02c8;  1 drivers
L_00000148d48f0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000148d48a7d40_0 .net/2u *"_ivl_10", 1 0, L_00000148d48f0358;  1 drivers
v00000148d48a7a20_0 .net *"_ivl_12", 0 0, L_00000148d48d38e0;  1 drivers
L_00000148d48f03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000148d48a64e0_0 .net/2u *"_ivl_14", 1 0, L_00000148d48f03a0;  1 drivers
v00000148d48a7840_0 .net *"_ivl_16", 0 0, L_00000148d48d4e20;  1 drivers
v00000148d48a7de0_0 .net *"_ivl_19", 0 0, L_00000148d48d9b80;  1 drivers
v00000148d48a6bc0_0 .net *"_ivl_2", 0 0, L_00000148d48d4c40;  1 drivers
v00000148d48a7e80_0 .net *"_ivl_21", 0 0, L_00000148d48d8f40;  1 drivers
v00000148d48a6760_0 .net *"_ivl_22", 0 0, L_00000148d48d8920;  1 drivers
v00000148d48a69e0_0 .net *"_ivl_25", 0 0, L_00000148d48d8a00;  1 drivers
L_00000148d48f0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a68a0_0 .net/2u *"_ivl_4", 11 0, L_00000148d48f0310;  1 drivers
v00000148d48a6940_0 .net *"_ivl_6", 0 0, L_00000148d48d4f60;  1 drivers
v00000148d48a72a0_0 .net *"_ivl_9", 0 0, L_00000148d48d9e20;  1 drivers
v00000148d48a6080_0 .net "clk", 0 0, L_00000148d4811520;  alias, 1 drivers
v00000148d48a6580_0 .net "predicted", 0 0, L_00000148d48d9cd0;  alias, 1 drivers
v00000148d48a6800_0 .var "predicted_to_EX", 0 0;
v00000148d48a6620_0 .net "rst", 0 0, v00000148d48d1b80_0;  alias, 1 drivers
v00000148d48a5720_0 .var "state", 1 0;
E_00000148d48187b0 .event posedge, v00000148d48a6080_0, v00000148d4891830_0;
L_00000148d48d4c40 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f02c8;
L_00000148d48d4f60 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0310;
L_00000148d48d38e0 .cmp/eq 2, v00000148d48a5720_0, L_00000148d48f0358;
L_00000148d48d4e20 .cmp/eq 2, v00000148d48a5720_0, L_00000148d48f03a0;
S_00000148d48a0680 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000148d489ef10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000148d48b8770 .param/l "add" 0 9 6, C4<000000100000>;
P_00000148d48b87a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000148d48b87e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000148d48b8818 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000148d48b8850 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000148d48b8888 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000148d48b88c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000148d48b88f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000148d48b8930 .param/l "j" 0 9 19, C4<000010000000>;
P_00000148d48b8968 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000148d48b89a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000148d48b89d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000148d48b8a10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000148d48b8a48 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000148d48b8a80 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000148d48b8ab8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000148d48b8af0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000148d48b8b28 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000148d48b8b60 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000148d48b8b98 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000148d48b8bd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000148d48b8c08 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000148d48b8c40 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000148d48b8c78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000148d48b8cb0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000148d48a75c0_0 .net "EX1_memread", 0 0, v00000148d48a4630_0;  alias, 1 drivers
v00000148d48a5b80_0 .net "EX1_rd_ind", 4 0, v00000148d48a46d0_0;  alias, 1 drivers
v00000148d48a5ea0_0 .net "EX1_rd_indzero", 0 0, v00000148d48a3d70_0;  alias, 1 drivers
v00000148d48a5f40_0 .net "EX2_memread", 0 0, v00000148d48a1ed0_0;  alias, 1 drivers
v00000148d48a78e0_0 .net "EX2_rd_ind", 4 0, v00000148d48a2970_0;  alias, 1 drivers
v00000148d48a7660_0 .net "EX2_rd_indzero", 0 0, v00000148d48a2a10_0;  alias, 1 drivers
v00000148d48a7700_0 .var "ID_EX1_flush", 0 0;
v00000148d48a7ac0_0 .var "ID_EX2_flush", 0 0;
v00000148d48a5fe0_0 .net "ID_opcode", 11 0, v00000148d48c79c0_0;  alias, 1 drivers
v00000148d48a7c00_0 .net "ID_rs1_ind", 4 0, v00000148d48c6de0_0;  alias, 1 drivers
v00000148d48a77a0_0 .net "ID_rs2_ind", 4 0, v00000148d48c8280_0;  alias, 1 drivers
v00000148d48a8a60_0 .var "IF_ID_Write", 0 0;
v00000148d48a8380_0 .var "IF_ID_flush", 0 0;
v00000148d48aa4a0_0 .var "PC_Write", 0 0;
v00000148d48a9460_0 .net "Wrong_prediction", 0 0, L_00000148d493eec0;  alias, 1 drivers
E_00000148d4817cf0/0 .event anyedge, v00000148d4897a00_0, v00000148d48a4630_0, v00000148d48a3d70_0, v00000148d48a20b0_0;
E_00000148d4817cf0/1 .event anyedge, v00000148d48a46d0_0, v00000148d48a2fb0_0, v00000148d47b6640_0, v00000148d48a2a10_0;
E_00000148d4817cf0/2 .event anyedge, v00000148d4890f70_0, v00000148d48a2510_0;
E_00000148d4817cf0 .event/or E_00000148d4817cf0/0, E_00000148d4817cf0/1, E_00000148d4817cf0/2;
S_00000148d489f0a0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000148d489ef10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000148d48b8cf0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000148d48b8d28 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000148d48b8d60 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000148d48b8d98 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000148d48b8dd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000148d48b8e08 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000148d48b8e40 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000148d48b8e78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000148d48b8eb0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000148d48b8ee8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000148d48b8f20 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000148d48b8f58 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000148d48b8f90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000148d48b8fc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000148d48b9000 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000148d48b9038 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000148d48b9070 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000148d48b90a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000148d48b90e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000148d48b9118 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000148d48b9150 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000148d48b9188 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000148d48b91c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000148d48b91f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000148d48b9230 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000148d48d93a0 .functor OR 1, L_00000148d48d42e0, L_00000148d48d3d40, C4<0>, C4<0>;
L_00000148d48d8fb0 .functor OR 1, L_00000148d48d93a0, L_00000148d48d4740, C4<0>, C4<0>;
L_00000148d48d98e0 .functor OR 1, L_00000148d48d8fb0, L_00000148d48d33e0, C4<0>, C4<0>;
L_00000148d48d8a70 .functor OR 1, L_00000148d48d98e0, L_00000148d48d47e0, C4<0>, C4<0>;
L_00000148d48d8ae0 .functor OR 1, L_00000148d48d8a70, L_00000148d48d53c0, C4<0>, C4<0>;
L_00000148d48d9950 .functor OR 1, L_00000148d48d8ae0, L_00000148d48d4880, C4<0>, C4<0>;
L_00000148d48d8b50 .functor OR 1, L_00000148d48d9950, L_00000148d48d4920, C4<0>, C4<0>;
L_00000148d48d9410 .functor OR 1, L_00000148d48d8b50, L_00000148d48d4a60, C4<0>, C4<0>;
L_00000148d48d91e0 .functor OR 1, L_00000148d48d6040, L_00000148d48d5b40, C4<0>, C4<0>;
L_00000148d48d9090 .functor OR 1, L_00000148d48d91e0, L_00000148d48d6fe0, C4<0>, C4<0>;
L_00000148d48d8d80 .functor OR 1, L_00000148d48d9090, L_00000148d48d7120, C4<0>, C4<0>;
L_00000148d48d9e90 .functor OR 1, L_00000148d48d8d80, L_00000148d48d62c0, C4<0>, C4<0>;
v00000148d48a86a0_0 .net "ID_opcode", 11 0, v00000148d48c79c0_0;  alias, 1 drivers
L_00000148d48f0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000148d48aa540_0 .net/2u *"_ivl_0", 11 0, L_00000148d48f0670;  1 drivers
L_00000148d48f0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a91e0_0 .net/2u *"_ivl_10", 11 0, L_00000148d48f0700;  1 drivers
L_00000148d48f0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a9000_0 .net/2u *"_ivl_102", 11 0, L_00000148d48f0bc8;  1 drivers
L_00000148d48f0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a81a0_0 .net/2u *"_ivl_106", 11 0, L_00000148d48f0c10;  1 drivers
v00000148d48aa220_0 .net *"_ivl_12", 0 0, L_00000148d48d4740;  1 drivers
v00000148d48a8f60_0 .net *"_ivl_15", 0 0, L_00000148d48d8fb0;  1 drivers
L_00000148d48f0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a9aa0_0 .net/2u *"_ivl_16", 11 0, L_00000148d48f0748;  1 drivers
v00000148d48aa400_0 .net *"_ivl_18", 0 0, L_00000148d48d33e0;  1 drivers
v00000148d48a9b40_0 .net *"_ivl_2", 0 0, L_00000148d48d42e0;  1 drivers
v00000148d48a8b00_0 .net *"_ivl_21", 0 0, L_00000148d48d98e0;  1 drivers
L_00000148d48f0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a87e0_0 .net/2u *"_ivl_22", 11 0, L_00000148d48f0790;  1 drivers
v00000148d48a8ba0_0 .net *"_ivl_24", 0 0, L_00000148d48d47e0;  1 drivers
v00000148d48a90a0_0 .net *"_ivl_27", 0 0, L_00000148d48d8a70;  1 drivers
L_00000148d48f07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a95a0_0 .net/2u *"_ivl_28", 11 0, L_00000148d48f07d8;  1 drivers
v00000148d48a9280_0 .net *"_ivl_30", 0 0, L_00000148d48d53c0;  1 drivers
v00000148d48a9500_0 .net *"_ivl_33", 0 0, L_00000148d48d8ae0;  1 drivers
L_00000148d48f0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a9140_0 .net/2u *"_ivl_34", 11 0, L_00000148d48f0820;  1 drivers
v00000148d48a9be0_0 .net *"_ivl_36", 0 0, L_00000148d48d4880;  1 drivers
v00000148d48a8c40_0 .net *"_ivl_39", 0 0, L_00000148d48d9950;  1 drivers
L_00000148d48f06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a9960_0 .net/2u *"_ivl_4", 11 0, L_00000148d48f06b8;  1 drivers
L_00000148d48f0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000148d48aa2c0_0 .net/2u *"_ivl_40", 11 0, L_00000148d48f0868;  1 drivers
v00000148d48aa5e0_0 .net *"_ivl_42", 0 0, L_00000148d48d4920;  1 drivers
v00000148d48aa360_0 .net *"_ivl_45", 0 0, L_00000148d48d8b50;  1 drivers
L_00000148d48f08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a96e0_0 .net/2u *"_ivl_46", 11 0, L_00000148d48f08b0;  1 drivers
v00000148d48aa680_0 .net *"_ivl_48", 0 0, L_00000148d48d4a60;  1 drivers
L_00000148d48f08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a8ce0_0 .net/2u *"_ivl_52", 11 0, L_00000148d48f08f8;  1 drivers
L_00000148d48f0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000148d48aa040_0 .net/2u *"_ivl_56", 11 0, L_00000148d48f0940;  1 drivers
v00000148d48a8880_0 .net *"_ivl_6", 0 0, L_00000148d48d3d40;  1 drivers
L_00000148d48f0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000148d48a93c0_0 .net/2u *"_ivl_60", 11 0, L_00000148d48f0988;  1 drivers
L_00000148d48f09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a7f20_0 .net/2u *"_ivl_64", 11 0, L_00000148d48f09d0;  1 drivers
L_00000148d48f0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a9780_0 .net/2u *"_ivl_68", 11 0, L_00000148d48f0a18;  1 drivers
L_00000148d48f0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000148d48a9320_0 .net/2u *"_ivl_72", 11 0, L_00000148d48f0a60;  1 drivers
v00000148d48a9640_0 .net *"_ivl_74", 0 0, L_00000148d48d6040;  1 drivers
L_00000148d48f0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a9c80_0 .net/2u *"_ivl_76", 11 0, L_00000148d48f0aa8;  1 drivers
v00000148d48a9820_0 .net *"_ivl_78", 0 0, L_00000148d48d5b40;  1 drivers
v00000148d48a8d80_0 .net *"_ivl_81", 0 0, L_00000148d48d91e0;  1 drivers
L_00000148d48f0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a98c0_0 .net/2u *"_ivl_82", 11 0, L_00000148d48f0af0;  1 drivers
v00000148d48a9a00_0 .net *"_ivl_84", 0 0, L_00000148d48d6fe0;  1 drivers
v00000148d48a8060_0 .net *"_ivl_87", 0 0, L_00000148d48d9090;  1 drivers
L_00000148d48f0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a8e20_0 .net/2u *"_ivl_88", 11 0, L_00000148d48f0b38;  1 drivers
v00000148d48a9d20_0 .net *"_ivl_9", 0 0, L_00000148d48d93a0;  1 drivers
v00000148d48a8240_0 .net *"_ivl_90", 0 0, L_00000148d48d7120;  1 drivers
v00000148d48aa0e0_0 .net *"_ivl_93", 0 0, L_00000148d48d8d80;  1 drivers
L_00000148d48f0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000148d48a84c0_0 .net/2u *"_ivl_94", 11 0, L_00000148d48f0b80;  1 drivers
v00000148d48a9dc0_0 .net *"_ivl_96", 0 0, L_00000148d48d62c0;  1 drivers
v00000148d48a8740_0 .net *"_ivl_99", 0 0, L_00000148d48d9e90;  1 drivers
v00000148d48a8ec0_0 .net "is_beq", 0 0, L_00000148d48d4d80;  alias, 1 drivers
v00000148d48a8920_0 .net "is_bne", 0 0, L_00000148d48d4ec0;  alias, 1 drivers
v00000148d48a7fc0_0 .net "is_j", 0 0, L_00000148d48d5f00;  alias, 1 drivers
v00000148d48a9e60_0 .net "is_jal", 0 0, L_00000148d48d7b20;  alias, 1 drivers
v00000148d48a9f00_0 .net "is_jr", 0 0, L_00000148d48d2f80;  alias, 1 drivers
v00000148d48a9fa0_0 .net "is_oper2_immed", 0 0, L_00000148d48d9410;  alias, 1 drivers
v00000148d48a8420_0 .net "memread", 0 0, L_00000148d48d6180;  alias, 1 drivers
v00000148d48a8100_0 .net "memwrite", 0 0, L_00000148d48d7300;  alias, 1 drivers
v00000148d48aa180_0 .net "regwrite", 0 0, L_00000148d48d5820;  alias, 1 drivers
L_00000148d48d42e0 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0670;
L_00000148d48d3d40 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f06b8;
L_00000148d48d4740 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0700;
L_00000148d48d33e0 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0748;
L_00000148d48d47e0 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0790;
L_00000148d48d53c0 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f07d8;
L_00000148d48d4880 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0820;
L_00000148d48d4920 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0868;
L_00000148d48d4a60 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f08b0;
L_00000148d48d4d80 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f08f8;
L_00000148d48d4ec0 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0940;
L_00000148d48d2f80 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0988;
L_00000148d48d7b20 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f09d0;
L_00000148d48d5f00 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0a18;
L_00000148d48d6040 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0a60;
L_00000148d48d5b40 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0aa8;
L_00000148d48d6fe0 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0af0;
L_00000148d48d7120 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0b38;
L_00000148d48d62c0 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0b80;
L_00000148d48d5820 .reduce/nor L_00000148d48d9e90;
L_00000148d48d6180 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0bc8;
L_00000148d48d7300 .cmp/eq 12, v00000148d48c79c0_0, L_00000148d48f0c10;
S_00000148d489f3c0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000148d489ef10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000148d48b9270 .param/l "add" 0 9 6, C4<000000100000>;
P_00000148d48b92a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000148d48b92e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000148d48b9318 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000148d48b9350 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000148d48b9388 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000148d48b93c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000148d48b93f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000148d48b9430 .param/l "j" 0 9 19, C4<000010000000>;
P_00000148d48b9468 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000148d48b94a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000148d48b94d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000148d48b9510 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000148d48b9548 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000148d48b9580 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000148d48b95b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000148d48b95f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000148d48b9628 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000148d48b9660 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000148d48b9698 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000148d48b96d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000148d48b9708 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000148d48b9740 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000148d48b9778 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000148d48b97b0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000148d48a89c0_0 .var "Immed", 31 0;
v00000148d48a82e0_0 .net "Inst", 31 0, v00000148d48acfc0_0;  alias, 1 drivers
v00000148d48a8560_0 .net "opcode", 11 0, v00000148d48c79c0_0;  alias, 1 drivers
E_00000148d4818970 .event anyedge, v00000148d48a2510_0, v00000148d48a82e0_0;
S_00000148d489ebf0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000148d489ef10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000148d48ab4e0_0 .var "Read_data1", 31 0;
v00000148d48ab300_0 .var "Read_data2", 31 0;
v00000148d48acb60_0 .net "Read_reg1", 4 0, v00000148d48c6de0_0;  alias, 1 drivers
v00000148d48abe40_0 .net "Read_reg2", 4 0, v00000148d48c8280_0;  alias, 1 drivers
v00000148d48aad60_0 .net "Write_data", 31 0, L_00000148d4959ee0;  alias, 1 drivers
v00000148d48ab3a0_0 .net "Write_en", 0 0, v00000148d48c2420_0;  alias, 1 drivers
v00000148d48ac980_0 .net "Write_reg", 4 0, v00000148d48c30a0_0;  alias, 1 drivers
v00000148d48abc60_0 .net "clk", 0 0, L_00000148d4811520;  alias, 1 drivers
v00000148d48ab8a0_0 .var/i "i", 31 0;
v00000148d48aa7c0 .array "reg_file", 0 31, 31 0;
v00000148d48acca0_0 .net "rst", 0 0, v00000148d48d1b80_0;  alias, 1 drivers
E_00000148d4818730 .event posedge, v00000148d48a6080_0;
S_00000148d48a0810 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000148d489ebf0;
 .timescale 0 0;
v00000148d48ac3e0_0 .var/i "i", 31 0;
S_00000148d489f550 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000148d48b97f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000148d48b9828 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000148d48b9860 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000148d48b9898 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000148d48b98d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000148d48b9908 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000148d48b9940 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000148d48b9978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000148d48b99b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000148d48b99e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000148d48b9a20 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000148d48b9a58 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000148d48b9a90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000148d48b9ac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000148d48b9b00 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000148d48b9b38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000148d48b9b70 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000148d48b9ba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000148d48b9be0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000148d48b9c18 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000148d48b9c50 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000148d48b9c88 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000148d48b9cc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000148d48b9cf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000148d48b9d30 .param/l "xori" 0 9 12, C4<001110000000>;
v00000148d48acfc0_0 .var "ID_INST", 31 0;
v00000148d48ad420_0 .var "ID_PC", 31 0;
v00000148d48c79c0_0 .var "ID_opcode", 11 0;
v00000148d48c9040_0 .var "ID_rd_ind", 4 0;
v00000148d48c6de0_0 .var "ID_rs1_ind", 4 0;
v00000148d48c8280_0 .var "ID_rs2_ind", 4 0;
v00000148d48c9540_0 .net "IF_FLUSH", 0 0, v00000148d48a8380_0;  alias, 1 drivers
v00000148d48c8640_0 .net "IF_INST", 31 0, L_00000148d48d9020;  alias, 1 drivers
v00000148d48c7e20_0 .net "IF_PC", 31 0, v00000148d48c7ec0_0;  alias, 1 drivers
v00000148d48c81e0_0 .net "clk", 0 0, L_00000148d48d9330;  1 drivers
v00000148d48c85a0_0 .net "if_id_Write", 0 0, v00000148d48a8a60_0;  alias, 1 drivers
v00000148d48c8960_0 .net "rst", 0 0, v00000148d48d1b80_0;  alias, 1 drivers
E_00000148d48180f0 .event posedge, v00000148d4891830_0, v00000148d48c81e0_0;
S_00000148d489fa00 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000148d48c2b00_0 .net "EX1_PFC", 31 0, L_00000148d48d6cc0;  alias, 1 drivers
v00000148d48c3780_0 .net "EX2_PFC", 31 0, v00000148d48a25b0_0;  alias, 1 drivers
v00000148d48c2740_0 .net "ID_PFC", 31 0, L_00000148d48d46a0;  alias, 1 drivers
v00000148d48c35a0_0 .net "PC_src", 2 0, L_00000148d48d3200;  alias, 1 drivers
v00000148d48c44a0_0 .net "PC_write", 0 0, v00000148d48aa4a0_0;  alias, 1 drivers
L_00000148d48f0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000148d48c4040_0 .net/2u *"_ivl_0", 31 0, L_00000148d48f0088;  1 drivers
v00000148d48c2ba0_0 .net "clk", 0 0, L_00000148d4811520;  alias, 1 drivers
v00000148d48c3140_0 .net "inst", 31 0, L_00000148d48d9020;  alias, 1 drivers
v00000148d48c2920_0 .net "inst_mem_in", 31 0, v00000148d48c7ec0_0;  alias, 1 drivers
v00000148d48c2560_0 .net "pc_reg_in", 31 0, L_00000148d48da130;  1 drivers
v00000148d48c2ec0_0 .net "rst", 0 0, v00000148d48d1b80_0;  alias, 1 drivers
L_00000148d48d49c0 .arith/sum 32, v00000148d48c7ec0_0, L_00000148d48f0088;
S_00000148d489fb90 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000148d489fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000148d48d9020 .functor BUFZ 32, L_00000148d48d37a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000148d48c7a60_0 .net "Data_Out", 31 0, L_00000148d48d9020;  alias, 1 drivers
v00000148d48c7880 .array "InstMem", 0 1023, 31 0;
v00000148d48c8320_0 .net *"_ivl_0", 31 0, L_00000148d48d37a0;  1 drivers
v00000148d48c9400_0 .net *"_ivl_3", 9 0, L_00000148d48d3c00;  1 drivers
v00000148d48c77e0_0 .net *"_ivl_4", 11 0, L_00000148d48d5280;  1 drivers
L_00000148d48f01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000148d48c7240_0 .net *"_ivl_7", 1 0, L_00000148d48f01a8;  1 drivers
v00000148d48c7ce0_0 .net "addr", 31 0, v00000148d48c7ec0_0;  alias, 1 drivers
v00000148d48c7b00_0 .net "clk", 0 0, L_00000148d4811520;  alias, 1 drivers
v00000148d48c7d80_0 .var/i "i", 31 0;
L_00000148d48d37a0 .array/port v00000148d48c7880, L_00000148d48d5280;
L_00000148d48d3c00 .part v00000148d48c7ec0_0, 0, 10;
L_00000148d48d5280 .concat [ 10 2 0 0], L_00000148d48d3c00, L_00000148d48f01a8;
S_00000148d489fd20 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000148d489fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000148d4818170 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000148d48c83c0_0 .net "DataIn", 31 0, L_00000148d48da130;  alias, 1 drivers
v00000148d48c7ec0_0 .var "DataOut", 31 0;
v00000148d48c6f20_0 .net "PC_Write", 0 0, v00000148d48aa4a0_0;  alias, 1 drivers
v00000148d48c7920_0 .net "clk", 0 0, L_00000148d4811520;  alias, 1 drivers
v00000148d48c6e80_0 .net "rst", 0 0, v00000148d48d1b80_0;  alias, 1 drivers
S_00000148d489feb0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000148d489fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000148d4817df0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000148d4811600 .functor NOT 1, L_00000148d48d2e40, C4<0>, C4<0>, C4<0>;
L_00000148d48116e0 .functor NOT 1, L_00000148d48d3a20, C4<0>, C4<0>, C4<0>;
L_00000148d4811670 .functor AND 1, L_00000148d4811600, L_00000148d48116e0, C4<1>, C4<1>;
L_00000148d47adc00 .functor NOT 1, L_00000148d48d44c0, C4<0>, C4<0>, C4<0>;
L_00000148d47ad960 .functor AND 1, L_00000148d4811670, L_00000148d47adc00, C4<1>, C4<1>;
L_00000148d47ade30 .functor AND 32, L_00000148d48d3f20, L_00000148d48d49c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d47adff0 .functor NOT 1, L_00000148d48d3e80, C4<0>, C4<0>, C4<0>;
L_00000148d48d9db0 .functor NOT 1, L_00000148d48d3520, C4<0>, C4<0>, C4<0>;
L_00000148d48d8760 .functor AND 1, L_00000148d47adff0, L_00000148d48d9db0, C4<1>, C4<1>;
L_00000148d48d9f00 .functor AND 1, L_00000148d48d8760, L_00000148d48d4060, C4<1>, C4<1>;
L_00000148d48d94f0 .functor AND 32, L_00000148d48d4100, L_00000148d48d46a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d48d8990 .functor OR 32, L_00000148d47ade30, L_00000148d48d94f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000148d48d9790 .functor NOT 1, L_00000148d48d3ac0, C4<0>, C4<0>, C4<0>;
L_00000148d48d9640 .functor AND 1, L_00000148d48d9790, L_00000148d48d5500, C4<1>, C4<1>;
L_00000148d48d8ca0 .functor NOT 1, L_00000148d48d2da0, C4<0>, C4<0>, C4<0>;
L_00000148d48d85a0 .functor AND 1, L_00000148d48d9640, L_00000148d48d8ca0, C4<1>, C4<1>;
L_00000148d48d9170 .functor AND 32, L_00000148d48d4600, v00000148d48c7ec0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d48d9100 .functor OR 32, L_00000148d48d8990, L_00000148d48d9170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000148d48d8610 .functor NOT 1, L_00000148d48d41a0, C4<0>, C4<0>, C4<0>;
L_00000148d48da050 .functor AND 1, L_00000148d48d8610, L_00000148d48d3b60, C4<1>, C4<1>;
L_00000148d48d9aa0 .functor AND 1, L_00000148d48da050, L_00000148d48d3020, C4<1>, C4<1>;
L_00000148d48d8680 .functor AND 32, L_00000148d48d4380, L_00000148d48d6cc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d48d8d10 .functor OR 32, L_00000148d48d9100, L_00000148d48d8680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000148d48d92c0 .functor NOT 1, L_00000148d48d3340, C4<0>, C4<0>, C4<0>;
L_00000148d48d8df0 .functor AND 1, L_00000148d48d2ee0, L_00000148d48d92c0, C4<1>, C4<1>;
L_00000148d48d95d0 .functor NOT 1, L_00000148d48d4b00, C4<0>, C4<0>, C4<0>;
L_00000148d48d88b0 .functor AND 1, L_00000148d48d8df0, L_00000148d48d95d0, C4<1>, C4<1>;
L_00000148d48d9870 .functor AND 32, L_00000148d48d5000, v00000148d48a25b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d48da130 .functor OR 32, L_00000148d48d8d10, L_00000148d48d9870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000148d48c7740_0 .net *"_ivl_1", 0 0, L_00000148d48d2e40;  1 drivers
v00000148d48c86e0_0 .net *"_ivl_11", 0 0, L_00000148d48d44c0;  1 drivers
v00000148d48c7420_0 .net *"_ivl_12", 0 0, L_00000148d47adc00;  1 drivers
v00000148d48c7ba0_0 .net *"_ivl_14", 0 0, L_00000148d47ad960;  1 drivers
v00000148d48c7c40_0 .net *"_ivl_16", 31 0, L_00000148d48d3f20;  1 drivers
v00000148d48c7f60_0 .net *"_ivl_18", 31 0, L_00000148d47ade30;  1 drivers
v00000148d48c8000_0 .net *"_ivl_2", 0 0, L_00000148d4811600;  1 drivers
v00000148d48c9360_0 .net *"_ivl_21", 0 0, L_00000148d48d3e80;  1 drivers
v00000148d48c7060_0 .net *"_ivl_22", 0 0, L_00000148d47adff0;  1 drivers
v00000148d48c80a0_0 .net *"_ivl_25", 0 0, L_00000148d48d3520;  1 drivers
v00000148d48c8fa0_0 .net *"_ivl_26", 0 0, L_00000148d48d9db0;  1 drivers
v00000148d48c8780_0 .net *"_ivl_28", 0 0, L_00000148d48d8760;  1 drivers
v00000148d48c74c0_0 .net *"_ivl_31", 0 0, L_00000148d48d4060;  1 drivers
v00000148d48c9220_0 .net *"_ivl_32", 0 0, L_00000148d48d9f00;  1 drivers
v00000148d48c92c0_0 .net *"_ivl_34", 31 0, L_00000148d48d4100;  1 drivers
v00000148d48c7100_0 .net *"_ivl_36", 31 0, L_00000148d48d94f0;  1 drivers
v00000148d48c94a0_0 .net *"_ivl_38", 31 0, L_00000148d48d8990;  1 drivers
v00000148d48c8140_0 .net *"_ivl_41", 0 0, L_00000148d48d3ac0;  1 drivers
v00000148d48c8460_0 .net *"_ivl_42", 0 0, L_00000148d48d9790;  1 drivers
v00000148d48c8820_0 .net *"_ivl_45", 0 0, L_00000148d48d5500;  1 drivers
v00000148d48c71a0_0 .net *"_ivl_46", 0 0, L_00000148d48d9640;  1 drivers
v00000148d48c8500_0 .net *"_ivl_49", 0 0, L_00000148d48d2da0;  1 drivers
v00000148d48c88c0_0 .net *"_ivl_5", 0 0, L_00000148d48d3a20;  1 drivers
v00000148d48c8a00_0 .net *"_ivl_50", 0 0, L_00000148d48d8ca0;  1 drivers
v00000148d48c8b40_0 .net *"_ivl_52", 0 0, L_00000148d48d85a0;  1 drivers
v00000148d48c8be0_0 .net *"_ivl_54", 31 0, L_00000148d48d4600;  1 drivers
v00000148d48c6fc0_0 .net *"_ivl_56", 31 0, L_00000148d48d9170;  1 drivers
v00000148d48c8c80_0 .net *"_ivl_58", 31 0, L_00000148d48d9100;  1 drivers
v00000148d48c8d20_0 .net *"_ivl_6", 0 0, L_00000148d48116e0;  1 drivers
v00000148d48c72e0_0 .net *"_ivl_61", 0 0, L_00000148d48d41a0;  1 drivers
v00000148d48c7380_0 .net *"_ivl_62", 0 0, L_00000148d48d8610;  1 drivers
v00000148d48c8dc0_0 .net *"_ivl_65", 0 0, L_00000148d48d3b60;  1 drivers
v00000148d48c90e0_0 .net *"_ivl_66", 0 0, L_00000148d48da050;  1 drivers
v00000148d48c76a0_0 .net *"_ivl_69", 0 0, L_00000148d48d3020;  1 drivers
v00000148d48c8e60_0 .net *"_ivl_70", 0 0, L_00000148d48d9aa0;  1 drivers
v00000148d48c8f00_0 .net *"_ivl_72", 31 0, L_00000148d48d4380;  1 drivers
v00000148d48c7560_0 .net *"_ivl_74", 31 0, L_00000148d48d8680;  1 drivers
v00000148d48c7600_0 .net *"_ivl_76", 31 0, L_00000148d48d8d10;  1 drivers
v00000148d48c9180_0 .net *"_ivl_79", 0 0, L_00000148d48d2ee0;  1 drivers
v00000148d48c99a0_0 .net *"_ivl_8", 0 0, L_00000148d4811670;  1 drivers
v00000148d48c9c20_0 .net *"_ivl_81", 0 0, L_00000148d48d3340;  1 drivers
v00000148d48c95e0_0 .net *"_ivl_82", 0 0, L_00000148d48d92c0;  1 drivers
v00000148d48c9720_0 .net *"_ivl_84", 0 0, L_00000148d48d8df0;  1 drivers
v00000148d48c9680_0 .net *"_ivl_87", 0 0, L_00000148d48d4b00;  1 drivers
v00000148d48c9ae0_0 .net *"_ivl_88", 0 0, L_00000148d48d95d0;  1 drivers
v00000148d48c97c0_0 .net *"_ivl_90", 0 0, L_00000148d48d88b0;  1 drivers
v00000148d48c9cc0_0 .net *"_ivl_92", 31 0, L_00000148d48d5000;  1 drivers
v00000148d48c9a40_0 .net *"_ivl_94", 31 0, L_00000148d48d9870;  1 drivers
v00000148d48c9860_0 .net "ina", 31 0, L_00000148d48d49c0;  1 drivers
v00000148d48c9900_0 .net "inb", 31 0, L_00000148d48d46a0;  alias, 1 drivers
v00000148d48c9b80_0 .net "inc", 31 0, v00000148d48c7ec0_0;  alias, 1 drivers
v00000148d48c42c0_0 .net "ind", 31 0, L_00000148d48d6cc0;  alias, 1 drivers
v00000148d48c26a0_0 .net "ine", 31 0, v00000148d48a25b0_0;  alias, 1 drivers
L_00000148d48f00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000148d48c2e20_0 .net "inf", 31 0, L_00000148d48f00d0;  1 drivers
L_00000148d48f0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000148d48c2d80_0 .net "ing", 31 0, L_00000148d48f0118;  1 drivers
L_00000148d48f0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000148d48c3640_0 .net "inh", 31 0, L_00000148d48f0160;  1 drivers
v00000148d48c2060_0 .net "out", 31 0, L_00000148d48da130;  alias, 1 drivers
v00000148d48c3d20_0 .net "sel", 2 0, L_00000148d48d3200;  alias, 1 drivers
L_00000148d48d2e40 .part L_00000148d48d3200, 2, 1;
L_00000148d48d3a20 .part L_00000148d48d3200, 1, 1;
L_00000148d48d44c0 .part L_00000148d48d3200, 0, 1;
LS_00000148d48d3f20_0_0 .concat [ 1 1 1 1], L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960;
LS_00000148d48d3f20_0_4 .concat [ 1 1 1 1], L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960;
LS_00000148d48d3f20_0_8 .concat [ 1 1 1 1], L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960;
LS_00000148d48d3f20_0_12 .concat [ 1 1 1 1], L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960;
LS_00000148d48d3f20_0_16 .concat [ 1 1 1 1], L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960;
LS_00000148d48d3f20_0_20 .concat [ 1 1 1 1], L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960;
LS_00000148d48d3f20_0_24 .concat [ 1 1 1 1], L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960;
LS_00000148d48d3f20_0_28 .concat [ 1 1 1 1], L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960, L_00000148d47ad960;
LS_00000148d48d3f20_1_0 .concat [ 4 4 4 4], LS_00000148d48d3f20_0_0, LS_00000148d48d3f20_0_4, LS_00000148d48d3f20_0_8, LS_00000148d48d3f20_0_12;
LS_00000148d48d3f20_1_4 .concat [ 4 4 4 4], LS_00000148d48d3f20_0_16, LS_00000148d48d3f20_0_20, LS_00000148d48d3f20_0_24, LS_00000148d48d3f20_0_28;
L_00000148d48d3f20 .concat [ 16 16 0 0], LS_00000148d48d3f20_1_0, LS_00000148d48d3f20_1_4;
L_00000148d48d3e80 .part L_00000148d48d3200, 2, 1;
L_00000148d48d3520 .part L_00000148d48d3200, 1, 1;
L_00000148d48d4060 .part L_00000148d48d3200, 0, 1;
LS_00000148d48d4100_0_0 .concat [ 1 1 1 1], L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00;
LS_00000148d48d4100_0_4 .concat [ 1 1 1 1], L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00;
LS_00000148d48d4100_0_8 .concat [ 1 1 1 1], L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00;
LS_00000148d48d4100_0_12 .concat [ 1 1 1 1], L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00;
LS_00000148d48d4100_0_16 .concat [ 1 1 1 1], L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00;
LS_00000148d48d4100_0_20 .concat [ 1 1 1 1], L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00;
LS_00000148d48d4100_0_24 .concat [ 1 1 1 1], L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00;
LS_00000148d48d4100_0_28 .concat [ 1 1 1 1], L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00, L_00000148d48d9f00;
LS_00000148d48d4100_1_0 .concat [ 4 4 4 4], LS_00000148d48d4100_0_0, LS_00000148d48d4100_0_4, LS_00000148d48d4100_0_8, LS_00000148d48d4100_0_12;
LS_00000148d48d4100_1_4 .concat [ 4 4 4 4], LS_00000148d48d4100_0_16, LS_00000148d48d4100_0_20, LS_00000148d48d4100_0_24, LS_00000148d48d4100_0_28;
L_00000148d48d4100 .concat [ 16 16 0 0], LS_00000148d48d4100_1_0, LS_00000148d48d4100_1_4;
L_00000148d48d3ac0 .part L_00000148d48d3200, 2, 1;
L_00000148d48d5500 .part L_00000148d48d3200, 1, 1;
L_00000148d48d2da0 .part L_00000148d48d3200, 0, 1;
LS_00000148d48d4600_0_0 .concat [ 1 1 1 1], L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0;
LS_00000148d48d4600_0_4 .concat [ 1 1 1 1], L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0;
LS_00000148d48d4600_0_8 .concat [ 1 1 1 1], L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0;
LS_00000148d48d4600_0_12 .concat [ 1 1 1 1], L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0;
LS_00000148d48d4600_0_16 .concat [ 1 1 1 1], L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0;
LS_00000148d48d4600_0_20 .concat [ 1 1 1 1], L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0;
LS_00000148d48d4600_0_24 .concat [ 1 1 1 1], L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0;
LS_00000148d48d4600_0_28 .concat [ 1 1 1 1], L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0, L_00000148d48d85a0;
LS_00000148d48d4600_1_0 .concat [ 4 4 4 4], LS_00000148d48d4600_0_0, LS_00000148d48d4600_0_4, LS_00000148d48d4600_0_8, LS_00000148d48d4600_0_12;
LS_00000148d48d4600_1_4 .concat [ 4 4 4 4], LS_00000148d48d4600_0_16, LS_00000148d48d4600_0_20, LS_00000148d48d4600_0_24, LS_00000148d48d4600_0_28;
L_00000148d48d4600 .concat [ 16 16 0 0], LS_00000148d48d4600_1_0, LS_00000148d48d4600_1_4;
L_00000148d48d41a0 .part L_00000148d48d3200, 2, 1;
L_00000148d48d3b60 .part L_00000148d48d3200, 1, 1;
L_00000148d48d3020 .part L_00000148d48d3200, 0, 1;
LS_00000148d48d4380_0_0 .concat [ 1 1 1 1], L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0;
LS_00000148d48d4380_0_4 .concat [ 1 1 1 1], L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0;
LS_00000148d48d4380_0_8 .concat [ 1 1 1 1], L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0;
LS_00000148d48d4380_0_12 .concat [ 1 1 1 1], L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0;
LS_00000148d48d4380_0_16 .concat [ 1 1 1 1], L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0;
LS_00000148d48d4380_0_20 .concat [ 1 1 1 1], L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0;
LS_00000148d48d4380_0_24 .concat [ 1 1 1 1], L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0;
LS_00000148d48d4380_0_28 .concat [ 1 1 1 1], L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0, L_00000148d48d9aa0;
LS_00000148d48d4380_1_0 .concat [ 4 4 4 4], LS_00000148d48d4380_0_0, LS_00000148d48d4380_0_4, LS_00000148d48d4380_0_8, LS_00000148d48d4380_0_12;
LS_00000148d48d4380_1_4 .concat [ 4 4 4 4], LS_00000148d48d4380_0_16, LS_00000148d48d4380_0_20, LS_00000148d48d4380_0_24, LS_00000148d48d4380_0_28;
L_00000148d48d4380 .concat [ 16 16 0 0], LS_00000148d48d4380_1_0, LS_00000148d48d4380_1_4;
L_00000148d48d2ee0 .part L_00000148d48d3200, 2, 1;
L_00000148d48d3340 .part L_00000148d48d3200, 1, 1;
L_00000148d48d4b00 .part L_00000148d48d3200, 0, 1;
LS_00000148d48d5000_0_0 .concat [ 1 1 1 1], L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0;
LS_00000148d48d5000_0_4 .concat [ 1 1 1 1], L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0;
LS_00000148d48d5000_0_8 .concat [ 1 1 1 1], L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0;
LS_00000148d48d5000_0_12 .concat [ 1 1 1 1], L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0;
LS_00000148d48d5000_0_16 .concat [ 1 1 1 1], L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0;
LS_00000148d48d5000_0_20 .concat [ 1 1 1 1], L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0;
LS_00000148d48d5000_0_24 .concat [ 1 1 1 1], L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0;
LS_00000148d48d5000_0_28 .concat [ 1 1 1 1], L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0, L_00000148d48d88b0;
LS_00000148d48d5000_1_0 .concat [ 4 4 4 4], LS_00000148d48d5000_0_0, LS_00000148d48d5000_0_4, LS_00000148d48d5000_0_8, LS_00000148d48d5000_0_12;
LS_00000148d48d5000_1_4 .concat [ 4 4 4 4], LS_00000148d48d5000_0_16, LS_00000148d48d5000_0_20, LS_00000148d48d5000_0_24, LS_00000148d48d5000_0_28;
L_00000148d48d5000 .concat [ 16 16 0 0], LS_00000148d48d5000_1_0, LS_00000148d48d5000_1_4;
S_00000148d489ed80 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000148d48c2880_0 .net "Write_Data", 31 0, v00000148d4892af0_0;  alias, 1 drivers
v00000148d48c24c0_0 .net "addr", 31 0, v00000148d4891a10_0;  alias, 1 drivers
v00000148d48c27e0_0 .net "clk", 0 0, L_00000148d4811520;  alias, 1 drivers
v00000148d48c29c0_0 .net "mem_out", 31 0, v00000148d48c1de0_0;  alias, 1 drivers
v00000148d48c2a60_0 .net "mem_read", 0 0, v00000148d48916f0_0;  alias, 1 drivers
v00000148d48c3320_0 .net "mem_write", 0 0, v00000148d48925f0_0;  alias, 1 drivers
S_00000148d48a0040 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000148d489ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000148d48c2100 .array "DataMem", 1023 0, 31 0;
v00000148d48c3460_0 .net "Data_In", 31 0, v00000148d4892af0_0;  alias, 1 drivers
v00000148d48c1de0_0 .var "Data_Out", 31 0;
v00000148d48c3280_0 .net "Write_en", 0 0, v00000148d48925f0_0;  alias, 1 drivers
v00000148d48c21a0_0 .net "addr", 31 0, v00000148d4891a10_0;  alias, 1 drivers
v00000148d48c36e0_0 .net "clk", 0 0, L_00000148d4811520;  alias, 1 drivers
v00000148d48c40e0_0 .var/i "i", 31 0;
S_00000148d48a01d0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000148d48cbfb0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000148d48cbfe8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000148d48cc020 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000148d48cc058 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000148d48cc090 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000148d48cc0c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000148d48cc100 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000148d48cc138 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000148d48cc170 .param/l "j" 0 9 19, C4<000010000000>;
P_00000148d48cc1a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000148d48cc1e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000148d48cc218 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000148d48cc250 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000148d48cc288 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000148d48cc2c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000148d48cc2f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000148d48cc330 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000148d48cc368 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000148d48cc3a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000148d48cc3d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000148d48cc410 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000148d48cc448 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000148d48cc480 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000148d48cc4b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000148d48cc4f0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000148d48c3b40_0 .net "MEM_ALU_OUT", 31 0, v00000148d4891a10_0;  alias, 1 drivers
v00000148d48c3500_0 .net "MEM_Data_mem_out", 31 0, v00000148d48c1de0_0;  alias, 1 drivers
v00000148d48c2240_0 .net "MEM_memread", 0 0, v00000148d48916f0_0;  alias, 1 drivers
v00000148d48c2c40_0 .net "MEM_opcode", 11 0, v00000148d4893590_0;  alias, 1 drivers
v00000148d48c2ce0_0 .net "MEM_rd_ind", 4 0, v00000148d48927d0_0;  alias, 1 drivers
v00000148d48c2f60_0 .net "MEM_rd_indzero", 0 0, v00000148d4892eb0_0;  alias, 1 drivers
v00000148d48c3000_0 .net "MEM_regwrite", 0 0, v00000148d4892870_0;  alias, 1 drivers
v00000148d48c1e80_0 .var "WB_ALU_OUT", 31 0;
v00000148d48c22e0_0 .var "WB_Data_mem_out", 31 0;
v00000148d48c2380_0 .var "WB_memread", 0 0;
v00000148d48c30a0_0 .var "WB_rd_ind", 4 0;
v00000148d48c3fa0_0 .var "WB_rd_indzero", 0 0;
v00000148d48c2420_0 .var "WB_regwrite", 0 0;
v00000148d48c3aa0_0 .net "clk", 0 0, L_00000148d493dbf0;  1 drivers
v00000148d48c2600_0 .var "hlt", 0 0;
v00000148d48c31e0_0 .net "rst", 0 0, v00000148d48d1b80_0;  alias, 1 drivers
E_00000148d4817db0 .event posedge, v00000148d4891830_0, v00000148d48c3aa0_0;
S_00000148d48a0360 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000148d46796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000148d493dc60 .functor AND 32, v00000148d48c22e0_0, L_00000148d49458a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d493ddb0 .functor NOT 1, v00000148d48c2380_0, C4<0>, C4<0>, C4<0>;
L_00000148d493de20 .functor AND 32, v00000148d48c1e80_0, L_00000148d4945940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000148d4959ee0 .functor OR 32, L_00000148d493dc60, L_00000148d493de20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000148d48c33c0_0 .net "Write_Data_RegFile", 31 0, L_00000148d4959ee0;  alias, 1 drivers
v00000148d48c4180_0 .net *"_ivl_0", 31 0, L_00000148d49458a0;  1 drivers
v00000148d48c3820_0 .net *"_ivl_2", 31 0, L_00000148d493dc60;  1 drivers
v00000148d48c38c0_0 .net *"_ivl_4", 0 0, L_00000148d493ddb0;  1 drivers
v00000148d48c3960_0 .net *"_ivl_6", 31 0, L_00000148d4945940;  1 drivers
v00000148d48c3a00_0 .net *"_ivl_8", 31 0, L_00000148d493de20;  1 drivers
v00000148d48c1fc0_0 .net "alu_out", 31 0, v00000148d48c1e80_0;  alias, 1 drivers
v00000148d48c3be0_0 .net "mem_out", 31 0, v00000148d48c22e0_0;  alias, 1 drivers
v00000148d48c4540_0 .net "mem_read", 0 0, v00000148d48c2380_0;  alias, 1 drivers
LS_00000148d49458a0_0_0 .concat [ 1 1 1 1], v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0;
LS_00000148d49458a0_0_4 .concat [ 1 1 1 1], v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0;
LS_00000148d49458a0_0_8 .concat [ 1 1 1 1], v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0;
LS_00000148d49458a0_0_12 .concat [ 1 1 1 1], v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0;
LS_00000148d49458a0_0_16 .concat [ 1 1 1 1], v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0;
LS_00000148d49458a0_0_20 .concat [ 1 1 1 1], v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0;
LS_00000148d49458a0_0_24 .concat [ 1 1 1 1], v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0;
LS_00000148d49458a0_0_28 .concat [ 1 1 1 1], v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0, v00000148d48c2380_0;
LS_00000148d49458a0_1_0 .concat [ 4 4 4 4], LS_00000148d49458a0_0_0, LS_00000148d49458a0_0_4, LS_00000148d49458a0_0_8, LS_00000148d49458a0_0_12;
LS_00000148d49458a0_1_4 .concat [ 4 4 4 4], LS_00000148d49458a0_0_16, LS_00000148d49458a0_0_20, LS_00000148d49458a0_0_24, LS_00000148d49458a0_0_28;
L_00000148d49458a0 .concat [ 16 16 0 0], LS_00000148d49458a0_1_0, LS_00000148d49458a0_1_4;
LS_00000148d4945940_0_0 .concat [ 1 1 1 1], L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0;
LS_00000148d4945940_0_4 .concat [ 1 1 1 1], L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0;
LS_00000148d4945940_0_8 .concat [ 1 1 1 1], L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0;
LS_00000148d4945940_0_12 .concat [ 1 1 1 1], L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0;
LS_00000148d4945940_0_16 .concat [ 1 1 1 1], L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0;
LS_00000148d4945940_0_20 .concat [ 1 1 1 1], L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0;
LS_00000148d4945940_0_24 .concat [ 1 1 1 1], L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0;
LS_00000148d4945940_0_28 .concat [ 1 1 1 1], L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0, L_00000148d493ddb0;
LS_00000148d4945940_1_0 .concat [ 4 4 4 4], LS_00000148d4945940_0_0, LS_00000148d4945940_0_4, LS_00000148d4945940_0_8, LS_00000148d4945940_0_12;
LS_00000148d4945940_1_4 .concat [ 4 4 4 4], LS_00000148d4945940_0_16, LS_00000148d4945940_0_20, LS_00000148d4945940_0_24, LS_00000148d4945940_0_28;
L_00000148d4945940 .concat [ 16 16 0 0], LS_00000148d4945940_1_0, LS_00000148d4945940_1_4;
    .scope S_00000148d489fd20;
T_0 ;
    %wait E_00000148d48187b0;
    %load/vec4 v00000148d48c6e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000148d48c7ec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000148d48c6f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000148d48c83c0_0;
    %assign/vec4 v00000148d48c7ec0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000148d489fb90;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000148d48c7d80_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000148d48c7d80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000148d48c7d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %load/vec4 v00000148d48c7d80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000148d48c7d80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c7880, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000148d489f550;
T_2 ;
    %wait E_00000148d48180f0;
    %load/vec4 v00000148d48c8960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000148d48ad420_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48acfc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48c9040_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48c8280_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48c6de0_0, 0;
    %assign/vec4 v00000148d48c79c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000148d48c85a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000148d48c9540_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000148d48ad420_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48acfc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48c9040_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48c8280_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48c6de0_0, 0;
    %assign/vec4 v00000148d48c79c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000148d48c85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000148d48c8640_0;
    %assign/vec4 v00000148d48acfc0_0, 0;
    %load/vec4 v00000148d48c7e20_0;
    %assign/vec4 v00000148d48ad420_0, 0;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000148d48c8280_0, 0;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000148d48c79c0_0, 4, 5;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000148d48c79c0_0, 4, 5;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000148d48c8640_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000148d48c6de0_0, 0;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000148d48c9040_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000148d48c9040_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000148d48c8640_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000148d48c9040_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000148d489ebf0;
T_3 ;
    %wait E_00000148d48187b0;
    %load/vec4 v00000148d48acca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000148d48ab8a0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000148d48ab8a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000148d48ab8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48aa7c0, 0, 4;
    %load/vec4 v00000148d48ab8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000148d48ab8a0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000148d48ac980_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000148d48ab3a0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000148d48aad60_0;
    %load/vec4 v00000148d48ac980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48aa7c0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48aa7c0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000148d489ebf0;
T_4 ;
    %wait E_00000148d4818730;
    %load/vec4 v00000148d48ac980_0;
    %load/vec4 v00000148d48acb60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000148d48ac980_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000148d48ab3a0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000148d48aad60_0;
    %assign/vec4 v00000148d48ab4e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000148d48acb60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000148d48aa7c0, 4;
    %assign/vec4 v00000148d48ab4e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000148d489ebf0;
T_5 ;
    %wait E_00000148d4818730;
    %load/vec4 v00000148d48ac980_0;
    %load/vec4 v00000148d48abe40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000148d48ac980_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000148d48ab3a0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000148d48aad60_0;
    %assign/vec4 v00000148d48ab300_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000148d48abe40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000148d48aa7c0, 4;
    %assign/vec4 v00000148d48ab300_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000148d489ebf0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000148d48a0810;
    %jmp t_0;
    .scope S_00000148d48a0810;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000148d48ac3e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000148d48ac3e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000148d48ac3e0_0;
    %ix/getv/s 4, v00000148d48ac3e0_0;
    %load/vec4a v00000148d48aa7c0, 4;
    %ix/getv/s 4, v00000148d48ac3e0_0;
    %load/vec4a v00000148d48aa7c0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000148d48ac3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000148d48ac3e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000148d489ebf0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000148d489f3c0;
T_7 ;
    %wait E_00000148d4818970;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000148d48a89c0_0, 0, 32;
    %load/vec4 v00000148d48a8560_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000148d48a8560_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000148d48a82e0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000148d48a89c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000148d48a8560_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000148d48a8560_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000148d48a8560_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000148d48a82e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000148d48a89c0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000148d48a8560_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000148d48a8560_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000148d48a8560_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000148d48a8560_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000148d48a8560_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000148d48a8560_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000148d48a82e0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000148d48a82e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000148d48a89c0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000148d48a04f0;
T_8 ;
    %wait E_00000148d48187b0;
    %load/vec4 v00000148d48a6620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000148d48a5720_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000148d48a6f80_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000148d48a6f80_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000148d48a5720_0;
    %load/vec4 v00000148d48a6260_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000148d48a5720_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000148d48a5720_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000148d48a5720_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000148d48a5720_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000148d48a5720_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000148d48a5720_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000148d48a04f0;
T_9 ;
    %wait E_00000148d48187b0;
    %load/vec4 v00000148d48a6620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d48a6800_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000148d48a6580_0;
    %assign/vec4 v00000148d48a6800_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000148d48a0680;
T_10 ;
    %wait E_00000148d4817cf0;
    %load/vec4 v00000148d48a9460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148d48aa4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148d48a8a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d48a8380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148d48a7700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148d48a7ac0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000148d48a75c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000148d48a5ea0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000148d48a7c00_0;
    %load/vec4 v00000148d48a5b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000148d48a77a0_0;
    %load/vec4 v00000148d48a5b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000148d48a5f40_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000148d48a7660_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000148d48a7c00_0;
    %load/vec4 v00000148d48a78e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000148d48a77a0_0;
    %load/vec4 v00000148d48a78e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d48aa4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d48a8a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d48a8380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148d48a7700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d48a7ac0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000148d48a5fe0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d48aa4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148d48a8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148d48a8380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d48a7700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d48a7ac0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148d48aa4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148d48a8a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d48a8380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d48a7700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d48a7ac0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000148d489f870;
T_11 ;
    %wait E_00000148d4817fb0;
    %load/vec4 v00000148d48a21f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000148d48a3d70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a3af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a3730_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a37d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a4590_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a3690_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a4810_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a3c30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a3eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a4630_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a3f50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a3ff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a4770_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a41d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48a46d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48a4130_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48a4950_0, 0;
    %assign/vec4 v00000148d48a3b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000148d48a1610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000148d48a2510_0;
    %assign/vec4 v00000148d48a3b90_0, 0;
    %load/vec4 v00000148d48a20b0_0;
    %assign/vec4 v00000148d48a4950_0, 0;
    %load/vec4 v00000148d48a2fb0_0;
    %assign/vec4 v00000148d48a4130_0, 0;
    %load/vec4 v00000148d48a28d0_0;
    %assign/vec4 v00000148d48a46d0_0, 0;
    %load/vec4 v00000148d48a1750_0;
    %assign/vec4 v00000148d48a41d0_0, 0;
    %load/vec4 v00000148d48a3190_0;
    %assign/vec4 v00000148d48a4770_0, 0;
    %load/vec4 v00000148d48a3370_0;
    %assign/vec4 v00000148d48a3ff0_0, 0;
    %load/vec4 v00000148d48a0fd0_0;
    %assign/vec4 v00000148d48a3f50_0, 0;
    %load/vec4 v00000148d48a0cb0_0;
    %assign/vec4 v00000148d48a4630_0, 0;
    %load/vec4 v00000148d48a17f0_0;
    %assign/vec4 v00000148d48a3eb0_0, 0;
    %load/vec4 v00000148d48a0c10_0;
    %assign/vec4 v00000148d48a35f0_0, 0;
    %load/vec4 v00000148d48a1110_0;
    %assign/vec4 v00000148d48a3c30_0, 0;
    %load/vec4 v00000148d48a3230_0;
    %assign/vec4 v00000148d48a4810_0, 0;
    %load/vec4 v00000148d48a2470_0;
    %assign/vec4 v00000148d48a3690_0, 0;
    %load/vec4 v00000148d48a2e70_0;
    %assign/vec4 v00000148d48a4590_0, 0;
    %load/vec4 v00000148d48a1bb0_0;
    %assign/vec4 v00000148d48a37d0_0, 0;
    %load/vec4 v00000148d48a30f0_0;
    %assign/vec4 v00000148d48a3730_0, 0;
    %load/vec4 v00000148d48a2150_0;
    %assign/vec4 v00000148d48a3af0_0, 0;
    %load/vec4 v00000148d48a2f10_0;
    %assign/vec4 v00000148d48a3d70_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000148d48a3d70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a3af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a3730_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a37d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a4590_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a3690_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a4810_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a3c30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a3eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a4630_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a3f50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a3ff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a4770_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a41d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48a46d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48a4130_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48a4950_0, 0;
    %assign/vec4 v00000148d48a3b90_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000148d489f230;
T_12 ;
    %wait E_00000148d4818130;
    %load/vec4 v00000148d48a5900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000148d48a2a10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a25b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a19d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a1c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a1d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a2650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a1b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a1e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a23d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a1ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a2ab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a2d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a2b50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a1930_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48a2970_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48a2c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48a2bf0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000148d48a2010_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a1cf0_0, 0;
    %assign/vec4 v00000148d48a1890_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000148d48a61c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000148d48a1a70_0;
    %assign/vec4 v00000148d48a1890_0, 0;
    %load/vec4 v00000148d48a1070_0;
    %assign/vec4 v00000148d48a1cf0_0, 0;
    %load/vec4 v00000148d48a2330_0;
    %assign/vec4 v00000148d48a2010_0, 0;
    %load/vec4 v00000148d48a0e90_0;
    %assign/vec4 v00000148d48a2bf0_0, 0;
    %load/vec4 v00000148d48a0f30_0;
    %assign/vec4 v00000148d48a2c90_0, 0;
    %load/vec4 v00000148d48a0df0_0;
    %assign/vec4 v00000148d48a2970_0, 0;
    %load/vec4 v00000148d48a11b0_0;
    %assign/vec4 v00000148d48a1930_0, 0;
    %load/vec4 v00000148d48a1390_0;
    %assign/vec4 v00000148d48a2b50_0, 0;
    %load/vec4 v00000148d48a1430_0;
    %assign/vec4 v00000148d48a2d30_0, 0;
    %load/vec4 v00000148d48a16b0_0;
    %assign/vec4 v00000148d48a2ab0_0, 0;
    %load/vec4 v00000148d48a3050_0;
    %assign/vec4 v00000148d48a1ed0_0, 0;
    %load/vec4 v00000148d48a2790_0;
    %assign/vec4 v00000148d48a1f70_0, 0;
    %load/vec4 v00000148d48a12f0_0;
    %assign/vec4 v00000148d48a23d0_0, 0;
    %load/vec4 v00000148d48a14d0_0;
    %assign/vec4 v00000148d48a1e30_0, 0;
    %load/vec4 v00000148d48a1250_0;
    %assign/vec4 v00000148d48a1b10_0, 0;
    %load/vec4 v00000148d48a26f0_0;
    %assign/vec4 v00000148d48a2650_0, 0;
    %load/vec4 v00000148d48a2dd0_0;
    %assign/vec4 v00000148d48a1d90_0, 0;
    %load/vec4 v00000148d48a1570_0;
    %assign/vec4 v00000148d48a1c50_0, 0;
    %load/vec4 v00000148d48a0d50_0;
    %assign/vec4 v00000148d48a19d0_0, 0;
    %load/vec4 v00000148d48a2830_0;
    %assign/vec4 v00000148d48a25b0_0, 0;
    %load/vec4 v00000148d48a2290_0;
    %assign/vec4 v00000148d48a2a10_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000148d48a2a10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a25b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a19d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a1c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a1d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a2650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a1b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a1e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a23d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a1ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48a2ab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a2d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a2b50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a1930_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48a2970_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48a2c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48a2bf0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000148d48a2010_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48a1cf0_0, 0;
    %assign/vec4 v00000148d48a1890_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000148d469c910;
T_13 ;
    %wait E_00000148d4818930;
    %load/vec4 v00000148d4896560_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000148d48964c0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000148d46a3350;
T_14 ;
    %wait E_00000148d48187f0;
    %load/vec4 v00000148d4895660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000148d48955c0_0;
    %pad/u 33;
    %load/vec4 v00000148d48958e0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000148d4896240_0, 0;
    %assign/vec4 v00000148d4895ca0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000148d48955c0_0;
    %pad/u 33;
    %load/vec4 v00000148d48958e0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000148d4896240_0, 0;
    %assign/vec4 v00000148d4895ca0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000148d48955c0_0;
    %pad/u 33;
    %load/vec4 v00000148d48958e0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000148d4896240_0, 0;
    %assign/vec4 v00000148d4895ca0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000148d48955c0_0;
    %pad/u 33;
    %load/vec4 v00000148d48958e0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000148d4896240_0, 0;
    %assign/vec4 v00000148d4895ca0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000148d48955c0_0;
    %pad/u 33;
    %load/vec4 v00000148d48958e0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000148d4896240_0, 0;
    %assign/vec4 v00000148d4895ca0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000148d48955c0_0;
    %pad/u 33;
    %load/vec4 v00000148d48958e0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000148d4896240_0, 0;
    %assign/vec4 v00000148d4895ca0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000148d48958e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000148d4895ca0_0;
    %load/vec4 v00000148d48958e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000148d48955c0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000148d48958e0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000148d48958e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000148d4895ca0_0, 0;
    %load/vec4 v00000148d48955c0_0;
    %ix/getv 4, v00000148d48958e0_0;
    %shiftl 4;
    %assign/vec4 v00000148d4896240_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000148d48958e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000148d4895ca0_0;
    %load/vec4 v00000148d48958e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000148d48955c0_0;
    %load/vec4 v00000148d48958e0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000148d48958e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000148d4895ca0_0, 0;
    %load/vec4 v00000148d48955c0_0;
    %ix/getv 4, v00000148d48958e0_0;
    %shiftr 4;
    %assign/vec4 v00000148d4896240_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d4895ca0_0, 0;
    %load/vec4 v00000148d48955c0_0;
    %load/vec4 v00000148d48958e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000148d4896240_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148d4895ca0_0, 0;
    %load/vec4 v00000148d48958e0_0;
    %load/vec4 v00000148d48955c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000148d4896240_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000148d4602b50;
T_15 ;
    %wait E_00000148d48173b0;
    %load/vec4 v00000148d4891830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000148d4892eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d4892870_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48925f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48916f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000148d4893590_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48927d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d4892af0_0, 0;
    %assign/vec4 v00000148d4891a10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000148d47b6500_0;
    %assign/vec4 v00000148d4891a10_0, 0;
    %load/vec4 v00000148d4891290_0;
    %assign/vec4 v00000148d4892af0_0, 0;
    %load/vec4 v00000148d4890f70_0;
    %assign/vec4 v00000148d48927d0_0, 0;
    %load/vec4 v00000148d479ed60_0;
    %assign/vec4 v00000148d4893590_0, 0;
    %load/vec4 v00000148d47b6640_0;
    %assign/vec4 v00000148d48916f0_0, 0;
    %load/vec4 v00000148d479f6c0_0;
    %assign/vec4 v00000148d48925f0_0, 0;
    %load/vec4 v00000148d4892e10_0;
    %assign/vec4 v00000148d4892870_0, 0;
    %load/vec4 v00000148d4891790_0;
    %assign/vec4 v00000148d4892eb0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000148d48a0040;
T_16 ;
    %wait E_00000148d4818730;
    %load/vec4 v00000148d48c3280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000148d48c3460_0;
    %load/vec4 v00000148d48c21a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000148d48a0040;
T_17 ;
    %wait E_00000148d4818730;
    %load/vec4 v00000148d48c21a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000148d48c2100, 4;
    %assign/vec4 v00000148d48c1de0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000148d48a0040;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000148d48c40e0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000148d48c40e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000148d48c40e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %load/vec4 v00000148d48c40e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000148d48c40e0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148d48c2100, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000148d48a0040;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000148d48c40e0_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000148d48c40e0_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000148d48c40e0_0;
    %load/vec4a v00000148d48c2100, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000148d48c40e0_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000148d48c40e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000148d48c40e0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000148d48a01d0;
T_20 ;
    %wait E_00000148d4817db0;
    %load/vec4 v00000148d48c31e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000148d48c3fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48c2600_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48c2420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000148d48c2380_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000148d48c30a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000148d48c22e0_0, 0;
    %assign/vec4 v00000148d48c1e80_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000148d48c3b40_0;
    %assign/vec4 v00000148d48c1e80_0, 0;
    %load/vec4 v00000148d48c3500_0;
    %assign/vec4 v00000148d48c22e0_0, 0;
    %load/vec4 v00000148d48c2240_0;
    %assign/vec4 v00000148d48c2380_0, 0;
    %load/vec4 v00000148d48c2ce0_0;
    %assign/vec4 v00000148d48c30a0_0, 0;
    %load/vec4 v00000148d48c3000_0;
    %assign/vec4 v00000148d48c2420_0, 0;
    %load/vec4 v00000148d48c2f60_0;
    %assign/vec4 v00000148d48c3fa0_0, 0;
    %load/vec4 v00000148d48c2c40_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000148d48c2600_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000148d46796f0;
T_21 ;
    %wait E_00000148d4817330;
    %load/vec4 v00000148d48d1400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000148d48d0fa0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000148d48d0fa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000148d48d0fa0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000148d4669fd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148d48d1ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148d48d1b80_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000148d4669fd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000148d48d1ae0_0;
    %inv;
    %assign/vec4 v00000148d48d1ae0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000148d4669fd0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./RemoveDuplicates/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000148d48d1b80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148d48d1b80_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000148d48d2120_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
