<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="image_filter" language="c" vlnv="xilinx.com:hls:image_filter:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="S_AXI_CONTROL_BUS" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="rows" addressQualifier="0" id="0" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x14" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="cols" addressQualifier="0" id="1" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR0C0" addressQualifier="0" id="2" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x24" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR0C1" addressQualifier="0" id="3" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x2C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR0C2" addressQualifier="0" id="4" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR1C0" addressQualifier="0" id="5" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x3C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR1C1" addressQualifier="0" id="6" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x44" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR1C2" addressQualifier="0" id="7" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x4C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR2C0" addressQualifier="0" id="8" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x54" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR2C1" addressQualifier="0" id="9" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x5C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR2C2" addressQualifier="0" id="10" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x64" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR0C0" addressQualifier="0" id="11" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x6C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR0C1" addressQualifier="0" id="12" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x74" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR0C2" addressQualifier="0" id="13" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x7C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR1C0" addressQualifier="0" id="14" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x84" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR1C1" addressQualifier="0" id="15" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x8C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR1C2" addressQualifier="0" id="16" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x94" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR2C0" addressQualifier="0" id="17" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x9C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR2C1" addressQualifier="0" id="18" port="S_AXI_CONTROL_BUS" size="0x4" offset="0xA4" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR2C2" addressQualifier="0" id="19" port="S_AXI_CONTROL_BUS" size="0x4" offset="0xAC" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="c_high_thresh" addressQualifier="0" id="20" port="S_AXI_CONTROL_BUS" size="0x4" offset="0xB4" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="c_low_thresh" addressQualifier="0" id="21" port="S_AXI_CONTROL_BUS" size="0x4" offset="0xBC" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="c_invert" addressQualifier="0" id="22" port="S_AXI_CONTROL_BUS" size="0x4" offset="0xC4" hostOffset="0x0" hostSize="0x4" type="int"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
