Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Feb  1 13:53:28 2021
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file axi_algorithm_timing_summary_routed.rpt -rpx axi_algorithm_timing_summary_routed.rpx
| Design       : axi_algorithm
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 133 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.477        0.000                      0                 1854        0.043        0.000                      0                 1854        3.750        0.000                       0                   890  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.477        0.000                      0                 1854        0.043        0.000                      0                 1854        3.750        0.000                       0                   890  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 dato_U/tptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dedo1_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 0.668ns (12.715%)  route 4.585ns (87.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 11.641 - 10.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.744     1.744    dato_U/ap_clk
    SLICE_X16Y30         FDRE                                         r  dato_U/tptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.518     2.262 r  dato_U/tptr_reg[0]/Q
                         net (fo=67, routed)          3.379     5.641    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/tptr_reg[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.150     5.791 r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/SRL_SIG_reg[2][4]_srl3_i_1/O
                         net (fo=2, routed)           1.206     6.997    dedo1_0_V_U/U_fifo_w32_d2_A_shiftReg/in[4]
    SLICE_X6Y25          SRL16E                                       r  dedo1_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.641    11.641    dedo1_0_V_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X6Y25          SRL16E                                       r  dedo1_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][4]_srl3/CLK
                         clock pessimism              0.115    11.756    
                         clock uncertainty           -0.035    11.721    
    SLICE_X6Y25          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    11.475    dedo1_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][4]_srl3
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 dato_U/tptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dedo1_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.670ns (13.006%)  route 4.482ns (86.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 11.643 - 10.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.744     1.744    dato_U/ap_clk
    SLICE_X16Y30         FDRE                                         r  dato_U/tptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.518     2.262 r  dato_U/tptr_reg[0]/Q
                         net (fo=67, routed)          3.721     5.983    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/tptr_reg[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I1_O)        0.152     6.135 r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/SRL_SIG_reg[2][12]_srl3_i_1/O
                         net (fo=2, routed)           0.760     6.896    dedo1_0_V_U/U_fifo_w32_d2_A_shiftReg/in[12]
    SLICE_X6Y23          SRL16E                                       r  dedo1_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.643    11.643    dedo1_0_V_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X6Y23          SRL16E                                       r  dedo1_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][12]_srl3/CLK
                         clock pessimism              0.115    11.758    
                         clock uncertainty           -0.035    11.723    
    SLICE_X6Y23          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    11.477    dedo1_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][12]_srl3
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 dato_U/tptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 0.670ns (13.157%)  route 4.423ns (86.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 11.641 - 10.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.744     1.744    dato_U/ap_clk
    SLICE_X16Y30         FDRE                                         r  dato_U/tptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.518     2.262 r  dato_U/tptr_reg[0]/Q
                         net (fo=67, routed)          3.721     5.983    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/tptr_reg[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I1_O)        0.152     6.135 r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/SRL_SIG_reg[2][12]_srl3_i_1/O
                         net (fo=2, routed)           0.701     6.837    Block_arrayctor_loop_U0/in[12]
    SLICE_X5Y25          FDRE                                         r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.641    11.641    Block_arrayctor_loop_U0/ap_clk
    SLICE_X5Y25          FDRE                                         r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[12]/C
                         clock pessimism              0.115    11.756    
                         clock uncertainty           -0.035    11.721    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)       -0.295    11.426    Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[12]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 dato_U/tptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.668ns (13.086%)  route 4.437ns (86.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 11.641 - 10.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.744     1.744    dato_U/ap_clk
    SLICE_X16Y30         FDRE                                         r  dato_U/tptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.518     2.262 r  dato_U/tptr_reg[0]/Q
                         net (fo=67, routed)          3.554     5.816    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/tptr_reg[0]
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.150     5.966 r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/SRL_SIG_reg[2][14]_srl3_i_1/O
                         net (fo=2, routed)           0.882     6.849    Block_arrayctor_loop_U0/in[14]
    SLICE_X5Y25          FDRE                                         r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.641    11.641    Block_arrayctor_loop_U0/ap_clk
    SLICE_X5Y25          FDRE                                         r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[14]/C
                         clock pessimism              0.115    11.756    
                         clock uncertainty           -0.035    11.721    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)       -0.260    11.461    Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[14]
  -------------------------------------------------------------------
                         required time                         11.461    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 dato_U/tptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.642ns (12.231%)  route 4.607ns (87.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 11.643 - 10.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.744     1.744    dato_U/ap_clk
    SLICE_X16Y30         FDRE                                         r  dato_U/tptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.518     2.262 r  dato_U/tptr_reg[0]/Q
                         net (fo=67, routed)          3.721     5.983    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/tptr_reg[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.107 r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/SRL_SIG_reg[2][13]_srl3_i_1/O
                         net (fo=2, routed)           0.886     6.993    Block_arrayctor_loop_U0/in[13]
    SLICE_X7Y26          FDRE                                         r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.643    11.643    Block_arrayctor_loop_U0/ap_clk
    SLICE_X7Y26          FDRE                                         r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[13]/C
                         clock pessimism              0.115    11.758    
                         clock uncertainty           -0.035    11.723    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)       -0.067    11.656    Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[13]
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 dato_U/iptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.153ns (21.975%)  route 4.094ns (78.025%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.748     1.748    dato_U/ap_clk
    SLICE_X14Y32         FDRE                                         r  dato_U/iptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  dato_U/iptr_reg[0]/Q
                         net (fo=112, routed)         1.218     3.484    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/iptr_reg[0][0]
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.608 r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_0_0_i_3/O
                         net (fo=96, routed)          1.897     5.505    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_14_14/A0
    SLICE_X12Y24         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     5.661 r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_14_14/SP/O
                         net (fo=1, routed)           0.979     6.640    read_data_U0/p_1_out[14]
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.355     6.995 r  read_data_U0/q0[14]_i_1/O
                         net (fo=1, routed)           0.000     6.995    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/D[14]
    SLICE_X9Y23          FDRE                                         r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.565    11.565    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ap_clk
    SLICE_X9Y23          FDRE                                         r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[14]/C
                         clock pessimism              0.115    11.680    
                         clock uncertainty           -0.035    11.645    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.031    11.676    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[14]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 dato_U/iptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.795ns (16.186%)  route 4.117ns (83.814%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.748     1.748    dato_U/ap_clk
    SLICE_X14Y32         FDRE                                         r  dato_U/iptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518     2.266 f  dato_U/iptr_reg[0]/Q
                         net (fo=112, routed)         1.322     3.588    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/iptr_reg[0][0]
    SLICE_X12Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.712 r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_0_0_i_5/O
                         net (fo=32, routed)          2.271     5.983    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_29_29/DPRA0
    SLICE_X16Y27         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     6.136 r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_29_29/DP/O
                         net (fo=1, routed)           0.524     6.660    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_29_29_n_2
    SLICE_X17Y27         FDRE                                         r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.566    11.566    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ap_clk
    SLICE_X17Y27         FDRE                                         r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q1_reg[29]/C
                         clock pessimism              0.115    11.681    
                         clock uncertainty           -0.035    11.646    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)       -0.288    11.358    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q1_reg[29]
  -------------------------------------------------------------------
                         required time                         11.358    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 dato_U/iptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 1.142ns (21.635%)  route 4.136ns (78.365%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.748     1.748    dato_U/ap_clk
    SLICE_X14Y32         FDRE                                         r  dato_U/iptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  dato_U/iptr_reg[0]/Q
                         net (fo=112, routed)         1.218     3.484    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/iptr_reg[0][0]
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.608 r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_0_0_i_3/O
                         net (fo=96, routed)          2.256     5.864    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_8_8/A0
    SLICE_X8Y23          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.016 r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_8_8/SP/O
                         net (fo=1, routed)           0.662     6.678    read_data_U0/p_1_out[8]
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.348     7.026 r  read_data_U0/q0[8]_i_1/O
                         net (fo=1, routed)           0.000     7.026    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/D[8]
    SLICE_X8Y22          FDRE                                         r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.566    11.566    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ap_clk
    SLICE_X8Y22          FDRE                                         r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[8]/C
                         clock pessimism              0.115    11.681    
                         clock uncertainty           -0.035    11.646    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.079    11.725    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[8]
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 dato_U/tptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.642ns (12.509%)  route 4.490ns (87.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.744     1.744    dato_U/ap_clk
    SLICE_X16Y30         FDRE                                         r  dato_U/tptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.518     2.262 r  dato_U/tptr_reg[0]/Q
                         net (fo=67, routed)          3.304     5.566    dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/tptr_reg[0]
    SLICE_X16Y24         LUT3 (Prop_lut3_I1_O)        0.124     5.690 r  dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/SRL_SIG_reg[2][7]_srl3_i_1__0/O
                         net (fo=2, routed)           1.187     6.876    Block_arrayctor_loop_U0/q1_reg[31]_1[7]
    SLICE_X17Y22         FDRE                                         r  Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.566    11.566    Block_arrayctor_loop_U0/ap_clk
    SLICE_X17Y22         FDRE                                         r  Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[7]/C
                         clock pessimism              0.115    11.681    
                         clock uncertainty           -0.035    11.646    
    SLICE_X17Y22         FDRE (Setup_fdre_C_D)       -0.058    11.588    Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[7]
  -------------------------------------------------------------------
                         required time                         11.588    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 Block_arrayctor_loop_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_sync_reg_channel_write_dedo0_0_V_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.047ns (23.531%)  route 3.403ns (76.469%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.742     1.742    Block_arrayctor_loop_U0/ap_clk
    SLICE_X18Y28         FDRE                                         r  Block_arrayctor_loop_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.478     2.220 r  Block_arrayctor_loop_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=23, routed)          1.165     3.385    Block_arrayctor_loop_U0/Q[1]
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.295     3.680 f  Block_arrayctor_loop_U0/ap_sync_reg_channel_write_dedo1_0_V_i_4/O
                         net (fo=1, routed)           0.943     4.623    Block_arrayctor_loop_U0/ap_sync_reg_channel_write_dedo1_0_V_i_4_n_2
    SLICE_X16Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.747 f  Block_arrayctor_loop_U0/ap_sync_reg_channel_write_dedo1_0_V_i_3/O
                         net (fo=2, routed)           0.452     5.199    Block_arrayctor_loop_U0/ap_sync_reg_channel_write_dedo1_0_V_i_3_n_2
    SLICE_X16Y28         LUT4 (Prop_lut4_I0_O)        0.150     5.349 r  Block_arrayctor_loop_U0/ap_sync_reg_channel_write_dedo1_0_V_i_1/O
                         net (fo=4, routed)           0.842     6.192    Block_arrayctor_loop_U0_n_17
    SLICE_X8Y30          FDRE                                         r  ap_sync_reg_channel_write_dedo0_0_V_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=889, unset)          1.569    11.569    ap_clk
    SLICE_X8Y30          FDRE                                         r  ap_sync_reg_channel_write_dedo0_0_V_reg/C
                         clock pessimism              0.115    11.684    
                         clock uncertainty           -0.035    11.649    
    SLICE_X8Y30          FDRE (Setup_fdre_C_R)       -0.728    10.921    ap_sync_reg_channel_write_dedo0_0_V_reg
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  4.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.584     0.584    Block_arrayctor_loop_U0/ap_clk
    SLICE_X17Y22         FDRE                                         r  Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[7]/Q
                         net (fo=1, routed)           0.100     0.825    palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/in[7]
    SLICE_X18Y21         SRL16E                                       r  palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.853     0.853    palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X18Y21         SRL16E                                       r  palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][7]_srl3/CLK
                         clock pessimism             -0.254     0.599    
    SLICE_X18Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.782    palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.611     0.611    Block_arrayctor_loop_U0/ap_clk
    SLICE_X5Y25          FDRE                                         r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.128     0.739 r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[7]/Q
                         net (fo=1, routed)           0.120     0.859    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/in[7]
    SLICE_X4Y27          SRL16E                                       r  dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.880     0.880    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X4Y27          SRL16E                                       r  dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][7]_srl3/CLK
                         clock pessimism             -0.254     0.626    
    SLICE_X4Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.756    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.254%)  route 0.149ns (53.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.581     0.581    Block_arrayctor_loop_U0/ap_clk
    SLICE_X19Y25         FDRE                                         r  Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.128     0.709 r  Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[31]/Q
                         net (fo=1, routed)           0.149     0.858    palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/in[31]
    SLICE_X18Y23         SRL16E                                       r  palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.850     0.850    palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X18Y23         SRL16E                                       r  palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][31]_srl3/CLK
                         clock pessimism             -0.234     0.616    
    SLICE_X18Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.746    palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][31]_srl3
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.612     0.612    Block_arrayctor_loop_U0/ap_clk
    SLICE_X7Y26          FDRE                                         r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     0.753 r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[13]/Q
                         net (fo=1, routed)           0.101     0.854    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/in[13]
    SLICE_X4Y26          SRL16E                                       r  dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.878     0.878    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X4Y26          SRL16E                                       r  dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][13]_srl3/CLK
                         clock pessimism             -0.254     0.624    
    SLICE_X4Y26          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.739    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][13]_srl3
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.584     0.584    Block_arrayctor_loop_U0/ap_clk
    SLICE_X17Y22         FDRE                                         r  Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[6]/Q
                         net (fo=1, routed)           0.100     0.825    palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/in[6]
    SLICE_X18Y21         SRL16E                                       r  palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.853     0.853    palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X18Y21         SRL16E                                       r  palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][6]_srl3/CLK
                         clock pessimism             -0.254     0.599    
    SLICE_X18Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.708    palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][6]_srl3
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.612     0.612    Block_arrayctor_loop_U0/ap_clk
    SLICE_X7Y26          FDRE                                         r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     0.753 r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[3]/Q
                         net (fo=1, routed)           0.101     0.854    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/in[3]
    SLICE_X4Y27          SRL16E                                       r  dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.880     0.880    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X4Y27          SRL16E                                       r  dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][3]_srl3/CLK
                         clock pessimism             -0.254     0.626    
    SLICE_X4Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.734    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.616     0.616    Block_arrayctor_loop_U0/ap_clk
    SLICE_X7Y30          FDRE                                         r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     0.757 r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[20]/Q
                         net (fo=1, routed)           0.112     0.869    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/in[20]
    SLICE_X6Y31          SRL16E                                       r  dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.884     0.884    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X6Y31          SRL16E                                       r  dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][20]_srl3/CLK
                         clock pessimism             -0.254     0.630    
    SLICE_X6Y31          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.747    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][20]_srl3
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.616     0.616    Block_arrayctor_loop_U0/ap_clk
    SLICE_X7Y30          FDRE                                         r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     0.757 r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[28]/Q
                         net (fo=1, routed)           0.113     0.870    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/in[28]
    SLICE_X6Y30          SRL16E                                       r  dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.883     0.883    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X6Y30          SRL16E                                       r  dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][28]_srl3/CLK
                         clock pessimism             -0.254     0.629    
    SLICE_X6Y30          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.746    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][28]_srl3
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.582     0.582    Block_arrayctor_loop_U0/ap_clk
    SLICE_X19Y23         FDRE                                         r  Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  Block_arrayctor_loop_U0/palma0_0_V_reg_92_reg[5]/Q
                         net (fo=1, routed)           0.116     0.839    palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/in[5]
    SLICE_X18Y21         SRL16E                                       r  palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.853     0.853    palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X18Y21         SRL16E                                       r  palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][5]_srl3/CLK
                         clock pessimism             -0.254     0.599    
    SLICE_X18Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.714    palma0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][5]_srl3
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][25]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.615     0.615    Block_arrayctor_loop_U0/ap_clk
    SLICE_X7Y29          FDRE                                         r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     0.756 r  Block_arrayctor_loop_U0/dedo0_0_V_reg_87_reg[25]/Q
                         net (fo=1, routed)           0.110     0.866    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/in[25]
    SLICE_X6Y30          SRL16E                                       r  dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][25]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.883     0.883    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X6Y30          SRL16E                                       r  dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][25]_srl3/CLK
                         clock pessimism             -0.254     0.629    
    SLICE_X6Y30          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.738    dedo0_0_V_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][25]_srl3
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X15Y30  Block_arrayctor_loop_U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y30  Block_arrayctor_loop_U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y28  Block_arrayctor_loop_U0/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X16Y28  Block_arrayctor_loop_U0/ap_done_reg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y26  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y23  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y25  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y25  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y23  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/q0_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_14_14/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_14_14/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_15_15/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_15_15/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_16_16/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_16_16/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y26  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_29_29/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y26  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_29_29/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y26  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_2_2/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y26  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_2_2/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_14_14/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_14_14/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_14_14/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_14_14/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_15_15/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_15_15/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_15_15/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_15_15/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_16_16/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y24  dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg_0_3_16_16/DP/CLK



