(* quine: cv.exe -v -slicing -isafety -vo lex -jobs 40 -enable_rewriting:eqmod PQCLEAN_DILITHIUM3_AARCH64_ntt.cl
Parsing CryptoLine file:                    [OK]            0.2928 seconds
Checking well-formedness:                   [OK]            0.0844 seconds

Procedure main
--------------
Transforming to SSA form:                   [OK]            0.0720 seconds
Normalizing specification:                  [OK]            0.0610 seconds
Rewriting assignments:                      [OK]            0.0864 seconds
Verifying program safety:Overall                             [OK]            589.6629 seconds
Verifying range assertions:                 [OK]            0.0164 seconds
Verifying range specification:              [OK]            0.4909 seconds
Rewriting value-preserved casting:          [OK]            0.0249 seconds
Verifying algebraic assertions:             [OK]            150.7923 seconds
Verifying algebraic specification:          [OK]            90.9884 seconds
Procedure verification:                     [OK]            832.2304 seconds

Summary
-------
Verification result:                        [OK]            832.6084 seconds
*)
proc main (
int32 A00,int32 A01,int32 A02,int32 A03,int32 A04,int32 A05,int32 A06,int32 A07,
int32 A08,int32 A09,int32 A0a,int32 A0b,int32 A0c,int32 A0d,int32 A0e,int32 A0f,
int32 A10,int32 A11,int32 A12,int32 A13,int32 A14,int32 A15,int32 A16,int32 A17,
int32 A18,int32 A19,int32 A1a,int32 A1b,int32 A1c,int32 A1d,int32 A1e,int32 A1f,
int32 A20,int32 A21,int32 A22,int32 A23,int32 A24,int32 A25,int32 A26,int32 A27,
int32 A28,int32 A29,int32 A2a,int32 A2b,int32 A2c,int32 A2d,int32 A2e,int32 A2f,
int32 A30,int32 A31,int32 A32,int32 A33,int32 A34,int32 A35,int32 A36,int32 A37,
int32 A38,int32 A39,int32 A3a,int32 A3b,int32 A3c,int32 A3d,int32 A3e,int32 A3f,
int32 A40,int32 A41,int32 A42,int32 A43,int32 A44,int32 A45,int32 A46,int32 A47,
int32 A48,int32 A49,int32 A4a,int32 A4b,int32 A4c,int32 A4d,int32 A4e,int32 A4f,
int32 A50,int32 A51,int32 A52,int32 A53,int32 A54,int32 A55,int32 A56,int32 A57,
int32 A58,int32 A59,int32 A5a,int32 A5b,int32 A5c,int32 A5d,int32 A5e,int32 A5f,
int32 A60,int32 A61,int32 A62,int32 A63,int32 A64,int32 A65,int32 A66,int32 A67,
int32 A68,int32 A69,int32 A6a,int32 A6b,int32 A6c,int32 A6d,int32 A6e,int32 A6f,
int32 A70,int32 A71,int32 A72,int32 A73,int32 A74,int32 A75,int32 A76,int32 A77,
int32 A78,int32 A79,int32 A7a,int32 A7b,int32 A7c,int32 A7d,int32 A7e,int32 A7f,
int32 A80,int32 A81,int32 A82,int32 A83,int32 A84,int32 A85,int32 A86,int32 A87,
int32 A88,int32 A89,int32 A8a,int32 A8b,int32 A8c,int32 A8d,int32 A8e,int32 A8f,
int32 A90,int32 A91,int32 A92,int32 A93,int32 A94,int32 A95,int32 A96,int32 A97,
int32 A98,int32 A99,int32 A9a,int32 A9b,int32 A9c,int32 A9d,int32 A9e,int32 A9f,
int32 Aa0,int32 Aa1,int32 Aa2,int32 Aa3,int32 Aa4,int32 Aa5,int32 Aa6,int32 Aa7,
int32 Aa8,int32 Aa9,int32 Aaa,int32 Aab,int32 Aac,int32 Aad,int32 Aae,int32 Aaf,
int32 Ab0,int32 Ab1,int32 Ab2,int32 Ab3,int32 Ab4,int32 Ab5,int32 Ab6,int32 Ab7,
int32 Ab8,int32 Ab9,int32 Aba,int32 Abb,int32 Abc,int32 Abd,int32 Abe,int32 Abf,
int32 Ac0,int32 Ac1,int32 Ac2,int32 Ac3,int32 Ac4,int32 Ac5,int32 Ac6,int32 Ac7,
int32 Ac8,int32 Ac9,int32 Aca,int32 Acb,int32 Acc,int32 Acd,int32 Ace,int32 Acf,
int32 Ad0,int32 Ad1,int32 Ad2,int32 Ad3,int32 Ad4,int32 Ad5,int32 Ad6,int32 Ad7,
int32 Ad8,int32 Ad9,int32 Ada,int32 Adb,int32 Adc,int32 Add,int32 Ade,int32 Adf,
int32 Ae0,int32 Ae1,int32 Ae2,int32 Ae3,int32 Ae4,int32 Ae5,int32 Ae6,int32 Ae7,
int32 Ae8,int32 Ae9,int32 Aea,int32 Aeb,int32 Aec,int32 Aed,int32 Aee,int32 Aef,
int32 Af0,int32 Af1,int32 Af2,int32 Af3,int32 Af4,int32 Af5,int32 Af6,int32 Af7,
int32 Af8,int32 Af9,int32 Afa,int32 Afb,int32 Afc,int32 Afd,int32 Afe,int32 Aff,
int32 Q, int32 Q2, int32 NQ, int32 NQ2
) =
{
Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A00,A01,A02,A03,A04,A05,A06,A07] /\
[A00,A01,A02,A03,A04,A05,A06,A07] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A08,A09,A0a,A0b,A0c,A0d,A0e,A0f] /\
[A08,A09,A0a,A0b,A0c,A0d,A0e,A0f] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A10,A11,A12,A13,A14,A15,A16,A17] /\
[A10,A11,A12,A13,A14,A15,A16,A17] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A18,A19,A1a,A1b,A1c,A1d,A1e,A1f] /\
[A18,A19,A1a,A1b,A1c,A1d,A1e,A1f] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A20,A21,A22,A23,A24,A25,A26,A27] /\
[A20,A21,A22,A23,A24,A25,A26,A27] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A28,A29,A2a,A2b,A2c,A2d,A2e,A2f] /\
[A28,A29,A2a,A2b,A2c,A2d,A2e,A2f] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A30,A31,A32,A33,A34,A35,A36,A37] /\
[A30,A31,A32,A33,A34,A35,A36,A37] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A38,A39,A3a,A3b,A3c,A3d,A3e,A3f] /\
[A38,A39,A3a,A3b,A3c,A3d,A3e,A3f] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A40,A41,A42,A43,A44,A45,A46,A47] /\
[A40,A41,A42,A43,A44,A45,A46,A47] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A48,A49,A4a,A4b,A4c,A4d,A4e,A4f] /\
[A48,A49,A4a,A4b,A4c,A4d,A4e,A4f] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A50,A51,A52,A53,A54,A55,A56,A57] /\
[A50,A51,A52,A53,A54,A55,A56,A57] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A58,A59,A5a,A5b,A5c,A5d,A5e,A5f] /\
[A58,A59,A5a,A5b,A5c,A5d,A5e,A5f] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A60,A61,A62,A63,A64,A65,A66,A67] /\
[A60,A61,A62,A63,A64,A65,A66,A67] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A68,A69,A6a,A6b,A6c,A6d,A6e,A6f] /\
[A68,A69,A6a,A6b,A6c,A6d,A6e,A6f] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A70,A71,A72,A73,A74,A75,A76,A77] /\
[A70,A71,A72,A73,A74,A75,A76,A77] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A78,A79,A7a,A7b,A7c,A7d,A7e,A7f] /\
[A78,A79,A7a,A7b,A7c,A7d,A7e,A7f] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A80,A81,A82,A83,A84,A85,A86,A87] /\
[A80,A81,A82,A83,A84,A85,A86,A87] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A88,A89,A8a,A8b,A8c,A8d,A8e,A8f] /\
[A88,A89,A8a,A8b,A8c,A8d,A8e,A8f] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A90,A91,A92,A93,A94,A95,A96,A97] /\
[A90,A91,A92,A93,A94,A95,A96,A97] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [A98,A99,A9a,A9b,A9c,A9d,A9e,A9f] /\
[A98,A99,A9a,A9b,A9c,A9d,A9e,A9f] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [Aa0,Aa1,Aa2,Aa3,Aa4,Aa5,Aa6,Aa7] /\
[Aa0,Aa1,Aa2,Aa3,Aa4,Aa5,Aa6,Aa7] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [Aa8,Aa9,Aaa,Aab,Aac,Aad,Aae,Aaf] /\
[Aa8,Aa9,Aaa,Aab,Aac,Aad,Aae,Aaf] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [Ab0,Ab1,Ab2,Ab3,Ab4,Ab5,Ab6,Ab7] /\
[Ab0,Ab1,Ab2,Ab3,Ab4,Ab5,Ab6,Ab7] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [Ab8,Ab9,Aba,Abb,Abc,Abd,Abe,Abf] /\
[Ab8,Ab9,Aba,Abb,Abc,Abd,Abe,Abf] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [Ac0,Ac1,Ac2,Ac3,Ac4,Ac5,Ac6,Ac7] /\
[Ac0,Ac1,Ac2,Ac3,Ac4,Ac5,Ac6,Ac7] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [Ac8,Ac9,Aca,Acb,Acc,Acd,Ace,Acf] /\
[Ac8,Ac9,Aca,Acb,Acc,Acd,Ace,Acf] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [Ad0,Ad1,Ad2,Ad3,Ad4,Ad5,Ad6,Ad7] /\
[Ad0,Ad1,Ad2,Ad3,Ad4,Ad5,Ad6,Ad7] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [Ad8,Ad9,Ada,Adb,Adc,Add,Ade,Adf] /\
[Ad8,Ad9,Ada,Adb,Adc,Add,Ade,Adf] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [Ae0,Ae1,Ae2,Ae3,Ae4,Ae5,Ae6,Ae7] /\
[Ae0,Ae1,Ae2,Ae3,Ae4,Ae5,Ae6,Ae7] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [Ae8,Ae9,Aea,Aeb,Aec,Aed,Aee,Aef] /\
[Ae8,Ae9,Aea,Aeb,Aec,Aed,Aee,Aef] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [Af0,Af1,Af2,Af3,Af4,Af5,Af6,Af7] /\
[Af0,Af1,Af2,Af3,Af4,Af5,Af6,Af7] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] < [Af8,Af9,Afa,Afb,Afc,Afd,Afe,Aff] /\
[Af8,Af9,Afa,Afb,Afc,Afd,Afe,Aff] < [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2]
&&
Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A00,A01,A02,A03,A04,A05,A06,A07] /\
[A00,A01,A02,A03,A04,A05,A06,A07] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A08,A09,A0a,A0b,A0c,A0d,A0e,A0f] /\
[A08,A09,A0a,A0b,A0c,A0d,A0e,A0f] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A10,A11,A12,A13,A14,A15,A16,A17] /\
[A10,A11,A12,A13,A14,A15,A16,A17] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A18,A19,A1a,A1b,A1c,A1d,A1e,A1f] /\
[A18,A19,A1a,A1b,A1c,A1d,A1e,A1f] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A20,A21,A22,A23,A24,A25,A26,A27] /\
[A20,A21,A22,A23,A24,A25,A26,A27] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A28,A29,A2a,A2b,A2c,A2d,A2e,A2f] /\
[A28,A29,A2a,A2b,A2c,A2d,A2e,A2f] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A30,A31,A32,A33,A34,A35,A36,A37] /\
[A30,A31,A32,A33,A34,A35,A36,A37] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A38,A39,A3a,A3b,A3c,A3d,A3e,A3f] /\
[A38,A39,A3a,A3b,A3c,A3d,A3e,A3f] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A40,A41,A42,A43,A44,A45,A46,A47] /\
[A40,A41,A42,A43,A44,A45,A46,A47] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A48,A49,A4a,A4b,A4c,A4d,A4e,A4f] /\
[A48,A49,A4a,A4b,A4c,A4d,A4e,A4f] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A50,A51,A52,A53,A54,A55,A56,A57] /\
[A50,A51,A52,A53,A54,A55,A56,A57] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A58,A59,A5a,A5b,A5c,A5d,A5e,A5f] /\
[A58,A59,A5a,A5b,A5c,A5d,A5e,A5f] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A60,A61,A62,A63,A64,A65,A66,A67] /\
[A60,A61,A62,A63,A64,A65,A66,A67] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A68,A69,A6a,A6b,A6c,A6d,A6e,A6f] /\
[A68,A69,A6a,A6b,A6c,A6d,A6e,A6f] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A70,A71,A72,A73,A74,A75,A76,A77] /\
[A70,A71,A72,A73,A74,A75,A76,A77] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A78,A79,A7a,A7b,A7c,A7d,A7e,A7f] /\
[A78,A79,A7a,A7b,A7c,A7d,A7e,A7f] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A80,A81,A82,A83,A84,A85,A86,A87] /\
[A80,A81,A82,A83,A84,A85,A86,A87] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A88,A89,A8a,A8b,A8c,A8d,A8e,A8f] /\
[A88,A89,A8a,A8b,A8c,A8d,A8e,A8f] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A90,A91,A92,A93,A94,A95,A96,A97] /\
[A90,A91,A92,A93,A94,A95,A96,A97] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [A98,A99,A9a,A9b,A9c,A9d,A9e,A9f] /\
[A98,A99,A9a,A9b,A9c,A9d,A9e,A9f] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [Aa0,Aa1,Aa2,Aa3,Aa4,Aa5,Aa6,Aa7] /\
[Aa0,Aa1,Aa2,Aa3,Aa4,Aa5,Aa6,Aa7] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [Aa8,Aa9,Aaa,Aab,Aac,Aad,Aae,Aaf] /\
[Aa8,Aa9,Aaa,Aab,Aac,Aad,Aae,Aaf] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [Ab0,Ab1,Ab2,Ab3,Ab4,Ab5,Ab6,Ab7] /\
[Ab0,Ab1,Ab2,Ab3,Ab4,Ab5,Ab6,Ab7] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [Ab8,Ab9,Aba,Abb,Abc,Abd,Abe,Abf] /\
[Ab8,Ab9,Aba,Abb,Abc,Abd,Abe,Abf] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [Ac0,Ac1,Ac2,Ac3,Ac4,Ac5,Ac6,Ac7] /\
[Ac0,Ac1,Ac2,Ac3,Ac4,Ac5,Ac6,Ac7] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [Ac8,Ac9,Aca,Acb,Acc,Acd,Ace,Acf] /\
[Ac8,Ac9,Aca,Acb,Acc,Acd,Ace,Acf] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [Ad0,Ad1,Ad2,Ad3,Ad4,Ad5,Ad6,Ad7] /\
[Ad0,Ad1,Ad2,Ad3,Ad4,Ad5,Ad6,Ad7] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [Ad8,Ad9,Ada,Adb,Adc,Add,Ade,Adf] /\
[Ad8,Ad9,Ada,Adb,Adc,Add,Ade,Adf] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [Ae0,Ae1,Ae2,Ae3,Ae4,Ae5,Ae6,Ae7] /\
[Ae0,Ae1,Ae2,Ae3,Ae4,Ae5,Ae6,Ae7] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [Ae8,Ae9,Aea,Aeb,Aec,Aed,Aee,Aef] /\
[Ae8,Ae9,Aea,Aeb,Aec,Aed,Aee,Aef] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [Af0,Af1,Af2,Af3,Af4,Af5,Af6,Af7] /\
[Af0,Af1,Af2,Af3,Af4,Af5,Af6,Af7] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2] /\
[NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2,NQ2] <s [Af8,Af9,Afa,Afb,Afc,Afd,Afe,Aff] /\
[Af8,Af9,Afa,Afb,Afc,Afd,Afe,Aff] <s [Q2,Q2,Q2,Q2,Q2,Q2,Q2,Q2]
}

(**************** nondet ****************)


nondet x0@uint64;
nondet  d8@uint64; nondet  d9@uint64; nondet d10@uint64; nondet d11@uint64;
nondet d12@uint64; nondet d13@uint64; nondet d14@uint64; nondet d15@uint64;
nondet x19@uint64; nondet x20@uint64; nondet x21@uint64;
nondet x29@uint64; nondet x30@uint64;
nondet L0xfffffffedb08@int32; nondet L0xfffffffedb0c@int32;
nondet L0xfffffffedb10@int32; nondet L0xfffffffedb14@int32;


(**************** initialization ****************)


mov L0xfffffffed708 A00; mov L0xfffffffed70c A01; mov L0xfffffffed710 A02;
mov L0xfffffffed714 A03; mov L0xfffffffed718 A04; mov L0xfffffffed71c A05;
mov L0xfffffffed720 A06; mov L0xfffffffed724 A07; mov L0xfffffffed728 A08;
mov L0xfffffffed72c A09; mov L0xfffffffed730 A0a; mov L0xfffffffed734 A0b;
mov L0xfffffffed738 A0c; mov L0xfffffffed73c A0d; mov L0xfffffffed740 A0e;
mov L0xfffffffed744 A0f; mov L0xfffffffed748 A10; mov L0xfffffffed74c A11;
mov L0xfffffffed750 A12; mov L0xfffffffed754 A13; mov L0xfffffffed758 A14;
mov L0xfffffffed75c A15; mov L0xfffffffed760 A16; mov L0xfffffffed764 A17;
mov L0xfffffffed768 A18; mov L0xfffffffed76c A19; mov L0xfffffffed770 A1a;
mov L0xfffffffed774 A1b; mov L0xfffffffed778 A1c; mov L0xfffffffed77c A1d;
mov L0xfffffffed780 A1e; mov L0xfffffffed784 A1f; mov L0xfffffffed788 A20;
mov L0xfffffffed78c A21; mov L0xfffffffed790 A22; mov L0xfffffffed794 A23;
mov L0xfffffffed798 A24; mov L0xfffffffed79c A25; mov L0xfffffffed7a0 A26;
mov L0xfffffffed7a4 A27; mov L0xfffffffed7a8 A28; mov L0xfffffffed7ac A29;
mov L0xfffffffed7b0 A2a; mov L0xfffffffed7b4 A2b; mov L0xfffffffed7b8 A2c;
mov L0xfffffffed7bc A2d; mov L0xfffffffed7c0 A2e; mov L0xfffffffed7c4 A2f;
mov L0xfffffffed7c8 A30; mov L0xfffffffed7cc A31; mov L0xfffffffed7d0 A32;
mov L0xfffffffed7d4 A33; mov L0xfffffffed7d8 A34; mov L0xfffffffed7dc A35;
mov L0xfffffffed7e0 A36; mov L0xfffffffed7e4 A37; mov L0xfffffffed7e8 A38;
mov L0xfffffffed7ec A39; mov L0xfffffffed7f0 A3a; mov L0xfffffffed7f4 A3b;
mov L0xfffffffed7f8 A3c; mov L0xfffffffed7fc A3d; mov L0xfffffffed800 A3e;
mov L0xfffffffed804 A3f; mov L0xfffffffed808 A40; mov L0xfffffffed80c A41;
mov L0xfffffffed810 A42; mov L0xfffffffed814 A43; mov L0xfffffffed818 A44;
mov L0xfffffffed81c A45; mov L0xfffffffed820 A46; mov L0xfffffffed824 A47;
mov L0xfffffffed828 A48; mov L0xfffffffed82c A49; mov L0xfffffffed830 A4a;
mov L0xfffffffed834 A4b; mov L0xfffffffed838 A4c; mov L0xfffffffed83c A4d;
mov L0xfffffffed840 A4e; mov L0xfffffffed844 A4f; mov L0xfffffffed848 A50;
mov L0xfffffffed84c A51; mov L0xfffffffed850 A52; mov L0xfffffffed854 A53;
mov L0xfffffffed858 A54; mov L0xfffffffed85c A55; mov L0xfffffffed860 A56;
mov L0xfffffffed864 A57; mov L0xfffffffed868 A58; mov L0xfffffffed86c A59;
mov L0xfffffffed870 A5a; mov L0xfffffffed874 A5b; mov L0xfffffffed878 A5c;
mov L0xfffffffed87c A5d; mov L0xfffffffed880 A5e; mov L0xfffffffed884 A5f;
mov L0xfffffffed888 A60; mov L0xfffffffed88c A61; mov L0xfffffffed890 A62;
mov L0xfffffffed894 A63; mov L0xfffffffed898 A64; mov L0xfffffffed89c A65;
mov L0xfffffffed8a0 A66; mov L0xfffffffed8a4 A67; mov L0xfffffffed8a8 A68;
mov L0xfffffffed8ac A69; mov L0xfffffffed8b0 A6a; mov L0xfffffffed8b4 A6b;
mov L0xfffffffed8b8 A6c; mov L0xfffffffed8bc A6d; mov L0xfffffffed8c0 A6e;
mov L0xfffffffed8c4 A6f; mov L0xfffffffed8c8 A70; mov L0xfffffffed8cc A71;
mov L0xfffffffed8d0 A72; mov L0xfffffffed8d4 A73; mov L0xfffffffed8d8 A74;
mov L0xfffffffed8dc A75; mov L0xfffffffed8e0 A76; mov L0xfffffffed8e4 A77;
mov L0xfffffffed8e8 A78; mov L0xfffffffed8ec A79; mov L0xfffffffed8f0 A7a;
mov L0xfffffffed8f4 A7b; mov L0xfffffffed8f8 A7c; mov L0xfffffffed8fc A7d;
mov L0xfffffffed900 A7e; mov L0xfffffffed904 A7f; mov L0xfffffffed908 A80;
mov L0xfffffffed90c A81; mov L0xfffffffed910 A82; mov L0xfffffffed914 A83;
mov L0xfffffffed918 A84; mov L0xfffffffed91c A85; mov L0xfffffffed920 A86;
mov L0xfffffffed924 A87; mov L0xfffffffed928 A88; mov L0xfffffffed92c A89;
mov L0xfffffffed930 A8a; mov L0xfffffffed934 A8b; mov L0xfffffffed938 A8c;
mov L0xfffffffed93c A8d; mov L0xfffffffed940 A8e; mov L0xfffffffed944 A8f;
mov L0xfffffffed948 A90; mov L0xfffffffed94c A91; mov L0xfffffffed950 A92;
mov L0xfffffffed954 A93; mov L0xfffffffed958 A94; mov L0xfffffffed95c A95;
mov L0xfffffffed960 A96; mov L0xfffffffed964 A97; mov L0xfffffffed968 A98;
mov L0xfffffffed96c A99; mov L0xfffffffed970 A9a; mov L0xfffffffed974 A9b;
mov L0xfffffffed978 A9c; mov L0xfffffffed97c A9d; mov L0xfffffffed980 A9e;
mov L0xfffffffed984 A9f; mov L0xfffffffed988 Aa0; mov L0xfffffffed98c Aa1;
mov L0xfffffffed990 Aa2; mov L0xfffffffed994 Aa3; mov L0xfffffffed998 Aa4;
mov L0xfffffffed99c Aa5; mov L0xfffffffed9a0 Aa6; mov L0xfffffffed9a4 Aa7;
mov L0xfffffffed9a8 Aa8; mov L0xfffffffed9ac Aa9; mov L0xfffffffed9b0 Aaa;
mov L0xfffffffed9b4 Aab; mov L0xfffffffed9b8 Aac; mov L0xfffffffed9bc Aad;
mov L0xfffffffed9c0 Aae; mov L0xfffffffed9c4 Aaf; mov L0xfffffffed9c8 Ab0;
mov L0xfffffffed9cc Ab1; mov L0xfffffffed9d0 Ab2; mov L0xfffffffed9d4 Ab3;
mov L0xfffffffed9d8 Ab4; mov L0xfffffffed9dc Ab5; mov L0xfffffffed9e0 Ab6;
mov L0xfffffffed9e4 Ab7; mov L0xfffffffed9e8 Ab8; mov L0xfffffffed9ec Ab9;
mov L0xfffffffed9f0 Aba; mov L0xfffffffed9f4 Abb; mov L0xfffffffed9f8 Abc;
mov L0xfffffffed9fc Abd; mov L0xfffffffeda00 Abe; mov L0xfffffffeda04 Abf;
mov L0xfffffffeda08 Ac0; mov L0xfffffffeda0c Ac1; mov L0xfffffffeda10 Ac2;
mov L0xfffffffeda14 Ac3; mov L0xfffffffeda18 Ac4; mov L0xfffffffeda1c Ac5;
mov L0xfffffffeda20 Ac6; mov L0xfffffffeda24 Ac7; mov L0xfffffffeda28 Ac8;
mov L0xfffffffeda2c Ac9; mov L0xfffffffeda30 Aca; mov L0xfffffffeda34 Acb;
mov L0xfffffffeda38 Acc; mov L0xfffffffeda3c Acd; mov L0xfffffffeda40 Ace;
mov L0xfffffffeda44 Acf; mov L0xfffffffeda48 Ad0; mov L0xfffffffeda4c Ad1;
mov L0xfffffffeda50 Ad2; mov L0xfffffffeda54 Ad3; mov L0xfffffffeda58 Ad4;
mov L0xfffffffeda5c Ad5; mov L0xfffffffeda60 Ad6; mov L0xfffffffeda64 Ad7;
mov L0xfffffffeda68 Ad8; mov L0xfffffffeda6c Ad9; mov L0xfffffffeda70 Ada;
mov L0xfffffffeda74 Adb; mov L0xfffffffeda78 Adc; mov L0xfffffffeda7c Add;
mov L0xfffffffeda80 Ade; mov L0xfffffffeda84 Adf; mov L0xfffffffeda88 Ae0;
mov L0xfffffffeda8c Ae1; mov L0xfffffffeda90 Ae2; mov L0xfffffffeda94 Ae3;
mov L0xfffffffeda98 Ae4; mov L0xfffffffeda9c Ae5; mov L0xfffffffedaa0 Ae6;
mov L0xfffffffedaa4 Ae7; mov L0xfffffffedaa8 Ae8; mov L0xfffffffedaac Ae9;
mov L0xfffffffedab0 Aea; mov L0xfffffffedab4 Aeb; mov L0xfffffffedab8 Aec;
mov L0xfffffffedabc Aed; mov L0xfffffffedac0 Aee; mov L0xfffffffedac4 Aef;
mov L0xfffffffedac8 Af0; mov L0xfffffffedacc Af1; mov L0xfffffffedad0 Af2;
mov L0xfffffffedad4 Af3; mov L0xfffffffedad8 Af4; mov L0xfffffffedadc Af5;
mov L0xfffffffedae0 Af6; mov L0xfffffffedae4 Af7; mov L0xfffffffedae8 Af8;
mov L0xfffffffedaec Af9; mov L0xfffffffedaf0 Afa; mov L0xfffffffedaf4 Afb;
mov L0xfffffffedaf8 Afc; mov L0xfffffffedafc Afd; mov L0xfffffffedb00 Afe;
mov L0xfffffffedb04 Aff; 


(**************** constants ****************)


mov L0xaaaaaaab7000 8380417@int32;
mov L0xaaaaaaab7040 (          0)@int32;mov L0xaaaaaaab7044 (          0)@int32;
mov L0xaaaaaaab7048 ( -915382907)@int32;mov L0xaaaaaaab704c (   -3572223)@int32;
mov L0xaaaaaaab7050 (  964937599)@int32;mov L0xaaaaaaab7054 (    3765607)@int32;
mov L0xaaaaaaab7058 (  963888510)@int32;mov L0xaaaaaaab705c (    3761513)@int32;
mov L0xaaaaaaab7060 ( -820383522)@int32;mov L0xaaaaaaab7064 (   -3201494)@int32;
mov L0xaaaaaaab7068 ( -738955404)@int32;mov L0xaaaaaaab706c (   -2883726)@int32;
mov L0xaaaaaaab7070 ( -806080660)@int32;mov L0xaaaaaaab7074 (   -3145678)@int32;
mov L0xaaaaaaab7078 ( -820367122)@int32;mov L0xaaaaaaab707c (   -3201430)@int32;
mov L0xaaaaaaab7080 ( -154181397)@int32;mov L0xaaaaaaab7084 (    -601683)@int32;
mov L0xaaaaaaab7088 (  907762539)@int32;mov L0xaaaaaaab708c (    3542485)@int32;
mov L0xaaaaaaab7090 (  687336873)@int32;mov L0xaaaaaaab7094 (    2682288)@int32;
mov L0xaaaaaaab7098 (  545785280)@int32;mov L0xaaaaaaab709c (    2129892)@int32;
mov L0xaaaaaaab70a0 (  964747974)@int32;mov L0xaaaaaaab70a4 (    3764867)@int32;
mov L0xaaaaaaab70a8 ( -257592709)@int32;mov L0xaaaaaaab70ac (   -1005239)@int32;
mov L0xaaaaaaab70b0 (  142848732)@int32;mov L0xaaaaaaab70b4 (     557458)@int32;
mov L0xaaaaaaab70b8 ( -312926867)@int32;mov L0xaaaaaaab70bc (   -1221177)@int32;
mov L0xaaaaaaab70c0 (    8380417)@int32;mov L0xaaaaaaab70c4 (          0)@int32;
mov L0xaaaaaaab70c8 ( -863652652)@int32;mov L0xaaaaaaab70cc (   -3370349)@int32;
mov L0xaaaaaaab70d0 (  923069133)@int32;mov L0xaaaaaaab70d4 (    3602218)@int32;
mov L0xaaaaaaab70d8 (  815613168)@int32;mov L0xaaaaaaab70dc (    3182878)@int32;
mov L0xaaaaaaab70e0 (  787459213)@int32;mov L0xaaaaaaab70e4 (  327391679)@int32;
mov L0xaaaaaaab70e8 ( -675340520)@int32;mov L0xaaaaaaab70ec (  987079667)@int32;
mov L0xaaaaaaab70f0 (    3073009)@int32;mov L0xaaaaaaab70f4 (    1277625)@int32;
mov L0xaaaaaaab70f8 (   -2635473)@int32;mov L0xaaaaaaab70fc (    3852015)@int32;
mov L0xaaaaaaab7100 (     449207)@int32;mov L0xaaaaaaab7104 ( -681503850)@int32;
mov L0xaaaaaaab7108 (  681730119)@int32;mov L0xaaaaaaab710c (  -15156688)@int32;
mov L0xaaaaaaab7110 (       1753)@int32;mov L0xaaaaaaab7114 (   -2659525)@int32;
mov L0xaaaaaaab7118 (    2660408)@int32;mov L0xaaaaaaab711c (     -59148)@int32;
mov L0xaaaaaaab7120 ( -495951789)@int32;mov L0xaaaaaaab7124 ( -373072124)@int32;
mov L0xaaaaaaab7128 ( -456183549)@int32;mov L0xaaaaaaab712c (  710479343)@int32;
mov L0xaaaaaaab7130 (   -1935420)@int32;mov L0xaaaaaaab7134 (   -1455890)@int32;
mov L0xaaaaaaab7138 (   -1780227)@int32;mov L0xaaaaaaab713c (    2772600)@int32;
mov L0xaaaaaaab7140 (    8380417)@int32;mov L0xaaaaaaab7144 (          0)@int32;
mov L0xaaaaaaab7148 (-1041158200)@int32;mov L0xaaaaaaab714c (   -4063053)@int32;
mov L0xaaaaaaab7150 (  702264730)@int32;mov L0xaaaaaaab7154 (    2740543)@int32;
mov L0xaaaaaaab7158 ( -919027554)@int32;mov L0xaaaaaaab715c (   -3586446)@int32;
mov L0xaaaaaaab7160 ( 1071989969)@int32;mov L0xaaaaaaab7164 ( -825844983)@int32;
mov L0xaaaaaaab7168 ( -799869667)@int32;mov L0xaaaaaaab716c (  -70227934)@int32;
mov L0xaaaaaaab7170 (    4183372)@int32;mov L0xaaaaaaab7174 (   -3222807)@int32;
mov L0xaaaaaaab7178 (   -3121440)@int32;mov L0xaaaaaaab717c (    -274060)@int32;
mov L0xaaaaaaab7180 (  302950022)@int32;mov L0xaaaaaaab7184 (  163212680)@int32;
mov L0xaaaaaaab7188 (-1013916752)@int32;mov L0xaaaaaaab718c ( -841760171)@int32;
mov L0xaaaaaaab7190 (    1182243)@int32;mov L0xaaaaaaab7194 (     636927)@int32;
mov L0xaaaaaaab7198 (   -3956745)@int32;mov L0xaaaaaaab719c (   -3284915)@int32;
mov L0xaaaaaaab71a0 (   22347069)@int32;mov L0xaaaaaaab71a4 (-1016110510)@int32;
mov L0xaaaaaaab71a8 ( -588452222)@int32;mov L0xaaaaaaab71ac ( -952468207)@int32;
mov L0xaaaaaaab71b0 (      87208)@int32;mov L0xaaaaaaab71b4 (   -3965306)@int32;
mov L0xaaaaaaab71b8 (   -2296397)@int32;mov L0xaaaaaaab71bc (   -3716946)@int32;
mov L0xaaaaaaab71c0 (    8380417)@int32;mov L0xaaaaaaab71c4 (          0)@int32;
mov L0xaaaaaaab71c8 (  682491182)@int32;mov L0xaaaaaaab71cc (    2663378)@int32;
mov L0xaaaaaaab71d0 ( -797147778)@int32;mov L0xaaaaaaab71d4 (   -3110818)@int32;
mov L0xaaaaaaab71d8 (  538486762)@int32;mov L0xaaaaaaab71dc (    2101410)@int32;
mov L0xaaaaaaab71e0 (  642926661)@int32;mov L0xaaaaaaab71e4 (  519705671)@int32;
mov L0xaaaaaaab71e8 (  496502727)@int32;mov L0xaaaaaaab71ec ( -977780347)@int32;
mov L0xaaaaaaab71f0 (    2508980)@int32;mov L0xaaaaaaab71f4 (    2028118)@int32;
mov L0xaaaaaaab71f8 (    1937570)@int32;mov L0xaaaaaaab71fc (   -3815725)@int32;
mov L0xaaaaaaab7200 (   -7126831)@int32;mov L0xaaaaaaab7204 (  258649997)@int32;
mov L0xaaaaaaab7208 ( -507246529)@int32;mov L0xaaaaaaab720c (-1013967746)@int32;
mov L0xaaaaaaab7210 (     -27812)@int32;mov L0xaaaaaaab7214 (    1009365)@int32;
mov L0xaaaaaaab7218 (   -1979497)@int32;mov L0xaaaaaaab721c (   -3956944)@int32;
mov L0xaaaaaaab7220 (  210776307)@int32;mov L0xaaaaaaab7224 ( -628875181)@int32;
mov L0xaaaaaaab7228 (  409185979)@int32;mov L0xaaaaaaab722c ( -963363710)@int32;
mov L0xaaaaaaab7230 (     822541)@int32;mov L0xaaaaaaab7234 (   -2454145)@int32;
mov L0xaaaaaaab7238 (    1596822)@int32;mov L0xaaaaaaab723c (   -3759465)@int32;
mov L0xaaaaaaab7240 (    8380417)@int32;mov L0xaaaaaaab7244 (          0)@int32;
mov L0xaaaaaaab7248 ( -429120452)@int32;mov L0xaaaaaaab724c (   -1674615)@int32;
mov L0xaaaaaaab7250 (  949361686)@int32;mov L0xaaaaaaab7254 (    3704823)@int32;
mov L0xaaaaaaab7258 (  297218217)@int32;mov L0xaaaaaaab725c (    1159875)@int32;
mov L0xaaaaaaab7260 (  720393920)@int32;mov L0xaaaaaaab7264 ( -764594519)@int32;
mov L0xaaaaaaab7268 ( -284313712)@int32;mov L0xaaaaaaab726c ( 1065510939)@int32;
mov L0xaaaaaaab7270 (    2811291)@int32;mov L0xaaaaaaab7274 (   -2983781)@int32;
mov L0xaaaaaaab7278 (   -1109516)@int32;mov L0xaaaaaaab727c (    4158088)@int32;
mov L0xaaaaaaab7280 ( -431820817)@int32;mov L0xaaaaaaab7284 (  686309310)@int32;
mov L0xaaaaaaab7288 ( -909946047)@int32;mov L0xaaaaaaab728c (  -64176841)@int32;
mov L0xaaaaaaab7290 (   -1685153)@int32;mov L0xaaaaaaab7294 (    2678278)@int32;
mov L0xaaaaaaab7298 (   -3551006)@int32;mov L0xaaaaaaab729c (    -250446)@int32;
mov L0xaaaaaaab72a0 ( -873958779)@int32;mov L0xaaaaaaab72a4 ( -965793731)@int32;
mov L0xaaaaaaab72a8 (  162963861)@int32;mov L0xaaaaaaab72ac ( -629190881)@int32;
mov L0xaaaaaaab72b0 (   -3410568)@int32;mov L0xaaaaaaab72b4 (   -3768948)@int32;
mov L0xaaaaaaab72b8 (     635956)@int32;mov L0xaaaaaaab72bc (   -2455377)@int32;
mov L0xaaaaaaab72c0 (    8380417)@int32;mov L0xaaaaaaab72c4 (          0)@int32;
mov L0xaaaaaaab72c8 ( -903139016)@int32;mov L0xaaaaaaab72cc (   -3524442)@int32;
mov L0xaaaaaaab72d0 (  101000509)@int32;mov L0xaaaaaaab72d4 (     394148)@int32;
mov L0xaaaaaaab72d8 (  237992130)@int32;mov L0xaaaaaaab72dc (     928749)@int32;
mov L0xaaaaaaab72e0 (  391567239)@int32;mov L0xaaaaaaab72e4 (  123678909)@int32;
mov L0xaaaaaaab72e8 (  294395108)@int32;mov L0xaaaaaaab72ec ( -759080783)@int32;
mov L0xaaaaaaab72f0 (    1528066)@int32;mov L0xaaaaaaab72f4 (     482649)@int32;
mov L0xaaaaaaab72f8 (    1148858)@int32;mov L0xaaaaaaab72fc (   -2962264)@int32;
mov L0xaaaaaaab7300 (-1062481036)@int32;mov L0xaaaaaaab7304 (  561940831)@int32;
mov L0xaaaaaaab7308 (  611800717)@int32;mov L0xaaaaaaab730c (  -68791907)@int32;
mov L0xaaaaaaab7310 (   -4146264)@int32;mov L0xaaaaaaab7314 (    2192938)@int32;
mov L0xaaaaaaab7318 (    2387513)@int32;mov L0xaaaaaaab731c (    -268456)@int32;
mov L0xaaaaaaab7320 ( -454226054)@int32;mov L0xaaaaaaab7324 ( -442566669)@int32;
mov L0xaaaaaaab7328 ( -925511710)@int32;mov L0xaaaaaaab732c ( -814992530)@int32;
mov L0xaaaaaaab7330 (   -1772588)@int32;mov L0xaaaaaaab7334 (   -1727088)@int32;
mov L0xaaaaaaab7338 (   -3611750)@int32;mov L0xaaaaaaab733c (   -3180456)@int32;
mov L0xaaaaaaab7340 (    8380417)@int32;mov L0xaaaaaaab7344 (          0)@int32;
mov L0xaaaaaaab7348 ( -111244624)@int32;mov L0xaaaaaaab734c (    -434125)@int32;
mov L0xaaaaaaab7350 (  280713909)@int32;mov L0xaaaaaaab7354 (    1095468)@int32;
mov L0xaaaaaaab7358 ( -898510625)@int32;mov L0xaaaaaaab735c (   -3506380)@int32;
mov L0xaaaaaaab7360 ( -144935890)@int32;mov L0xaaaaaaab7364 (   43482586)@int32;
mov L0xaaaaaaab7368 (  631001801)@int32;mov L0xaaaaaaab736c ( -854436357)@int32;
mov L0xaaaaaaab7370 (    -565603)@int32;mov L0xaaaaaaab7374 (     169688)@int32;
mov L0xaaaaaaab7378 (    2462444)@int32;mov L0xaaaaaaab737c (   -3334383)@int32;
mov L0xaaaaaaab7380 (  960233614)@int32;mov L0xaaaaaaab7384 (  317727459)@int32;
mov L0xaaaaaaab7388 (  818892658)@int32;mov L0xaaaaaaab738c (  321386456)@int32;
mov L0xaaaaaaab7390 (    3747250)@int32;mov L0xaaaaaaab7394 (    1239911)@int32;
mov L0xaaaaaaab7398 (    3195676)@int32;mov L0xaaaaaaab739c (    1254190)@int32;
mov L0xaaaaaaab73a0 (  588375860)@int32;mov L0xaaaaaaab73a4 ( -983611064)@int32;
mov L0xaaaaaaab73a8 (  677264190)@int32;mov L0xaaaaaaab73ac (   -3181859)@int32;
mov L0xaaaaaaab73b0 (    2296099)@int32;mov L0xaaaaaaab73b4 (   -3838479)@int32;
mov L0xaaaaaaab73b8 (    2642980)@int32;mov L0xaaaaaaab73bc (     -12417)@int32;
mov L0xaaaaaaab73c0 (    8380417)@int32;mov L0xaaaaaaab73c4 (          0)@int32;
mov L0xaaaaaaab73c8 (  173376332)@int32;mov L0xaaaaaaab73cc (     676590)@int32;
mov L0xaaaaaaab73d0 (  530906624)@int32;mov L0xaaaaaaab73d4 (    2071829)@int32;
mov L0xaaaaaaab73d8 (-1029866791)@int32;mov L0xaaaaaaab73dc (   -4018989)@int32;
mov L0xaaaaaaab73e0 (-1067647297)@int32;mov L0xaaaaaaab73e4 ( -893898890)@int32;
mov L0xaaaaaaab73e8 (  509377762)@int32;mov L0xaaaaaaab73ec ( -819295484)@int32;
mov L0xaaaaaaab73f0 (   -4166425)@int32;mov L0xaaaaaaab73f4 (   -3488383)@int32;
mov L0xaaaaaaab73f8 (    1987814)@int32;mov L0xaaaaaaab73fc (   -3197248)@int32;
mov L0xaaaaaaab7400 (  768294260)@int32;mov L0xaaaaaaab7404 (  -22883400)@int32;
mov L0xaaaaaaab7408 ( -347191365)@int32;mov L0xaaaaaaab740c ( -335754661)@int32;
mov L0xaaaaaaab7410 (    2998219)@int32;mov L0xaaaaaaab7414 (     -89301)@int32;
mov L0xaaaaaaab7418 (   -1354892)@int32;mov L0xaaaaaaab741c (   -1310261)@int32;
mov L0xaaaaaaab7420 (   36345249)@int32;mov L0xaaaaaaab7424 (  643961400)@int32;
mov L0xaaaaaaab7428 (  157142369)@int32;mov L0xaaaaaaab742c ( -568482643)@int32;
mov L0xaaaaaaab7430 (     141835)@int32;mov L0xaaaaaaab7434 (    2513018)@int32;
mov L0xaaaaaaab7438 (     613238)@int32;mov L0xaaaaaaab743c (   -2218467)@int32;
mov L0xaaaaaaab7440 (    8380417)@int32;mov L0xaaaaaaab7444 (          0)@int32;
mov L0xaaaaaaab7448 ( -342333886)@int32;mov L0xaaaaaaab744c (   -1335936)@int32;
mov L0xaaaaaaab7450 (  830756018)@int32;mov L0xaaaaaaab7454 (    3241972)@int32;
mov L0xaaaaaaab7458 (  552488273)@int32;mov L0xaaaaaaab745c (    2156050)@int32;
mov L0xaaaaaaab7460 (  444930577)@int32;mov L0xaaaaaaab7464 (   60323094)@int32;
mov L0xaaaaaaab7468 ( -832852657)@int32;mov L0xaaaaaaab746c (  834980303)@int32;
mov L0xaaaaaaab7470 (    1736313)@int32;mov L0xaaaaaaab7474 (     235407)@int32;
mov L0xaaaaaaab7478 (   -3250154)@int32;mov L0xaaaaaaab747c (    3258457)@int32;
mov L0xaaaaaaab7480 ( -117552223)@int32;mov L0xaaaaaaab7484 ( 1035301089)@int32;
mov L0xaaaaaaab7488 (  522531086)@int32;mov L0xaaaaaaab748c ( -209807681)@int32;
mov L0xaaaaaaab7490 (    -458740)@int32;mov L0xaaaaaaab7494 (    4040196)@int32;
mov L0xaaaaaaab7498 (    2039144)@int32;mov L0xaaaaaaab749c (    -818761)@int32;
mov L0xaaaaaaab74a0 ( -492511373)@int32;mov L0xaaaaaaab74a4 ( -889718424)@int32;
mov L0xaaaaaaab74a8 ( -481719139)@int32;mov L0xaaaaaaab74ac ( -558360247)@int32;
mov L0xaaaaaaab74b0 (   -1921994)@int32;mov L0xaaaaaaab74b4 (   -3472069)@int32;
mov L0xaaaaaaab74b8 (   -1879878)@int32;mov L0xaaaaaaab74bc (   -2178965)@int32;
mov L0xaaaaaaab74c0 (    8380417)@int32;mov L0xaaaaaaab74c4 (          0)@int32;
mov L0xaaaaaaab74c8 ( -827143915)@int32;mov L0xaaaaaaab74cc (   -3227876)@int32;
mov L0xaaaaaaab74d0 (  875112161)@int32;mov L0xaaaaaaab74d4 (    3415069)@int32;
mov L0xaaaaaaab74d8 (  450833045)@int32;mov L0xaaaaaaab74dc (    1759347)@int32;
mov L0xaaaaaaab74e0 ( -660934133)@int32;mov L0xaaaaaaab74e4 (  458160776)@int32;
mov L0xaaaaaaab74e8 ( -612717067)@int32;mov L0xaaaaaaab74ec ( -577774276)@int32;
mov L0xaaaaaaab74f0 (   -2579253)@int32;mov L0xaaaaaaab74f4 (    1787943)@int32;
mov L0xaaaaaaab74f8 (   -2391089)@int32;mov L0xaaaaaaab74fc (   -2254727)@int32;
mov L0xaaaaaaab7500 ( -415984810)@int32;mov L0xaaaaaaab7504 ( -608441020)@int32;
mov L0xaaaaaaab7508 (  150224382)@int32;mov L0xaaaaaaab750c (  135295244)@int32;
mov L0xaaaaaaab7510 (   -1623354)@int32;mov L0xaaaaaaab7514 (   -2374402)@int32;
mov L0xaaaaaaab7518 (     586241)@int32;mov L0xaaaaaaab751c (     527981)@int32;
mov L0xaaaaaaab7520 (  539479988)@int32;mov L0xaaaaaaab7524 ( -521163479)@int32;
mov L0xaaaaaaab7528 ( -302276083)@int32;mov L0xaaaaaaab752c ( -702999655)@int32;
mov L0xaaaaaaab7530 (    2105286)@int32;mov L0xaaaaaaab7534 (   -2033807)@int32;
mov L0xaaaaaaab7538 (   -1179613)@int32;mov L0xaaaaaaab753c (   -2743411)@int32;
mov L0xaaaaaaab7540 (    8380417)@int32;mov L0xaaaaaaab7544 (          0)@int32;
mov L0xaaaaaaab7548 (  439288460)@int32;mov L0xaaaaaaab754c (    1714295)@int32;
mov L0xaaaaaaab7550 ( -209493775)@int32;mov L0xaaaaaaab7554 (    -817536)@int32;
mov L0xaaaaaaab7558 ( -915957677)@int32;mov L0xaaaaaaab755c (   -3574466)@int32;
mov L0xaaaaaaab7560 (  892316032)@int32;mov L0xaaaaaaab7564 (-1071872863)@int32;
mov L0xaaaaaaab7568 ( -333129378)@int32;mov L0xaaaaaaab756c ( -605279149)@int32;
mov L0xaaaaaaab7570 (    3482206)@int32;mov L0xaaaaaaab7574 (   -4182915)@int32;
mov L0xaaaaaaab7578 (   -1300016)@int32;mov L0xaaaaaaab757c (   -2362063)@int32;
mov L0xaaaaaaab7580 ( -378477722)@int32;mov L0xaaaaaaab7584 (  638402564)@int32;
mov L0xaaaaaaab7588 (  130156402)@int32;mov L0xaaaaaaab758c ( -185731180)@int32;
mov L0xaaaaaaab7590 (   -1476985)@int32;mov L0xaaaaaaab7594 (    2491325)@int32;
mov L0xaaaaaaab7598 (     507927)@int32;mov L0xaaaaaaab759c (    -724804)@int32;
mov L0xaaaaaaab75a0 (  510974714)@int32;mov L0xaaaaaaab75a4 ( -356997292)@int32;
mov L0xaaaaaaab75a8 ( -304395785)@int32;mov L0xaaaaaaab75ac ( -470097680)@int32;
mov L0xaaaaaaab75b0 (    1994046)@int32;mov L0xaaaaaaab75b4 (   -1393159)@int32;
mov L0xaaaaaaab75b8 (   -1187885)@int32;mov L0xaaaaaaab75bc (   -1834526)@int32;
mov L0xaaaaaaab75c0 (    8380417)@int32;mov L0xaaaaaaab75c4 (          0)@int32;
mov L0xaaaaaaab75c8 (  628833668)@int32;mov L0xaaaaaaab75cc (    2453983)@int32;
mov L0xaaaaaaab75d0 (  962678241)@int32;mov L0xaaaaaaab75d4 (    3756790)@int32;
mov L0xaaaaaaab75d8 ( -496048908)@int32;mov L0xaaaaaaab75dc (   -1935799)@int32;
mov L0xaaaaaaab75e0 ( -337655269)@int32;mov L0xaaaaaaab75e4 (  630730945)@int32;
mov L0xaaaaaaab75e8 (  777970524)@int32;mov L0xaaaaaaab75ec (  159173408)@int32;
mov L0xaaaaaaab75f0 (   -1317678)@int32;mov L0xaaaaaaab75f4 (    2461387)@int32;
mov L0xaaaaaaab75f8 (    3035980)@int32;mov L0xaaaaaaab75fc (     621164)@int32;
mov L0xaaaaaaab7600 ( -777397036)@int32;mov L0xaaaaaaab7604 (  678549029)@int32;
mov L0xaaaaaaab7608 ( -669544140)@int32;mov L0xaaaaaaab760c (  192079267)@int32;
mov L0xaaaaaaab7610 (   -3033742)@int32;mov L0xaaaaaaab7614 (    2647994)@int32;
mov L0xaaaaaaab7618 (   -2612853)@int32;mov L0xaaaaaaab761c (     749577)@int32;
mov L0xaaaaaaab7620 (  -86720197)@int32;mov L0xaaaaaaab7624 (  771248568)@int32;
mov L0xaaaaaaab7628 ( 1063046068)@int32;mov L0xaaaaaaab762c (-1030830548)@int32;
mov L0xaaaaaaab7630 (    -338420)@int32;mov L0xaaaaaaab7634 (    3009748)@int32;
mov L0xaaaaaaab7638 (    4148469)@int32;mov L0xaaaaaaab763c (   -4022750)@int32;
mov L0xaaaaaaab7640 (    8380417)@int32;mov L0xaaaaaaab7644 (          0)@int32;
mov L0xaaaaaaab7648 (  374309300)@int32;mov L0xaaaaaaab764c (    1460718)@int32;
mov L0xaaaaaaab7650 ( -439978542)@int32;mov L0xaaaaaaab7654 (   -1716988)@int32;
mov L0xaaaaaaab7658 (-1012201926)@int32;mov L0xaaaaaaab765c (   -3950053)@int32;
mov L0xaaaaaaab7660 (  999753034)@int32;mov L0xaaaaaaab7664 ( -314332144)@int32;
mov L0xaaaaaaab7668 (  749740976)@int32;mov L0xaaaaaaab766c (  864652284)@int32;
mov L0xaaaaaaab7670 (    3901472)@int32;mov L0xaaaaaaab7674 (   -1226661)@int32;
mov L0xaaaaaaab7678 (    2925816)@int32;mov L0xaaaaaaab767c (    3374250)@int32;
mov L0xaaaaaaab7680 ( 1020029345)@int32;mov L0xaaaaaaab7684 ( -413979908)@int32;
mov L0xaaaaaaab7688 (  426738094)@int32;mov L0xaaaaaaab768c (  298172236)@int32;
mov L0xaaaaaaab7690 (    3980599)@int32;mov L0xaaaaaaab7694 (   -1615530)@int32;
mov L0xaaaaaaab7698 (    1665318)@int32;mov L0xaaaaaaab769c (    1163598)@int32;
mov L0xaaaaaaab76a0 (  658309618)@int32;mov L0xaaaaaaab76a4 (  441577800)@int32;
mov L0xaaaaaaab76a8 (  519685171)@int32;mov L0xaaaaaaab76ac ( -863376927)@int32;
mov L0xaaaaaaab76b0 (    2569011)@int32;mov L0xaaaaaaab76b4 (    1723229)@int32;
mov L0xaaaaaaab76b8 (    2028038)@int32;mov L0xaaaaaaab76bc (   -3369273)@int32;
mov L0xaaaaaaab76c0 (    8380417)@int32;mov L0xaaaaaaab76c4 (          0)@int32;
mov L0xaaaaaaab76c8 ( -164673562)@int32;mov L0xaaaaaaab76cc (    -642628)@int32;
mov L0xaaaaaaab76d0 ( -742437332)@int32;mov L0xaaaaaaab76d4 (   -2897314)@int32;
mov L0xaaaaaaab76d8 (  818041395)@int32;mov L0xaaaaaaab76dc (    3192354)@int32;
mov L0xaaaaaaab76e0 (  347590090)@int32;mov L0xaaaaaaab76e4 ( -711287812)@int32;
mov L0xaaaaaaab76e8 (  687588511)@int32;mov L0xaaaaaaab76ec ( -712065019)@int32;
mov L0xaaaaaaab76f0 (    1356448)@int32;mov L0xaaaaaaab76f4 (   -2775755)@int32;
mov L0xaaaaaaab76f8 (    2683270)@int32;mov L0xaaaaaaab76fc (   -2778788)@int32;
mov L0xaaaaaaab7700 ( 1023635298)@int32;mov L0xaaaaaaab7704 ( -351195274)@int32;
mov L0xaaaaaaab7708 (  861908357)@int32;mov L0xaaaaaaab770c (  139752717)@int32;
mov L0xaaaaaaab7710 (    3994671)@int32;mov L0xaaaaaaab7714 (   -1370517)@int32;
mov L0xaaaaaaab7718 (    3363542)@int32;mov L0xaaaaaaab771c (     545376)@int32;
mov L0xaaaaaaab7720 (   -3043996)@int32;mov L0xaaaaaaab7724 (  773976352)@int32;
mov L0xaaaaaaab7728 (   55063046)@int32;mov L0xaaaaaaab772c ( -197425671)@int32;
mov L0xaaaaaaab7730 (     -11879)@int32;mov L0xaaaaaaab7734 (    3020393)@int32;
mov L0xaaaaaaab7738 (     214880)@int32;mov L0xaaaaaaab773c (    -770441)@int32;
mov L0xaaaaaaab7740 (    8380417)@int32;mov L0xaaaaaaab7744 (          0)@int32;
mov L0xaaaaaaab7748 ( -918682129)@int32;mov L0xaaaaaaab774c (   -3585098)@int32;
mov L0xaaaaaaab7750 (  142694469)@int32;mov L0xaaaaaaab7754 (     556856)@int32;
mov L0xaaaaaaab7758 (  991769559)@int32;mov L0xaaaaaaab775c (    3870317)@int32;
mov L0xaaaaaaab7760 ( -888589898)@int32;mov L0xaaaaaaab7764 (  592665232)@int32;
mov L0xaaaaaaab7768 ( -167401858)@int32;mov L0xaaaaaaab776c ( -117660617)@int32;
mov L0xaaaaaaab7770 (   -3467665)@int32;mov L0xaaaaaaab7774 (    2312838)@int32;
mov L0xaaaaaaab7778 (    -653275)@int32;mov L0xaaaaaaab777c (    -459163)@int32;
mov L0xaaaaaaab7780 (  795799901)@int32;mov L0xaaaaaaab7784 (  130212265)@int32;
mov L0xaaaaaaab7788 (  220412084)@int32;mov L0xaaaaaaab778c (   35937555)@int32;
mov L0xaaaaaaab7790 (    3105558)@int32;mov L0xaaaaaaab7794 (     508145)@int32;
mov L0xaaaaaaab7798 (     860144)@int32;mov L0xaaaaaaab779c (     140244)@int32;
mov L0xaaaaaaab77a0 ( -282732136)@int32;mov L0xaaaaaaab77a4 ( -141890356)@int32;
mov L0xaaaaaaab77a8 (  879049958)@int32;mov L0xaaaaaaab77ac ( -388001774)@int32;
mov L0xaaaaaaab77b0 (   -1103344)@int32;mov L0xaaaaaaab77b4 (    -553718)@int32;
mov L0xaaaaaaab77b8 (    3430436)@int32;mov L0xaaaaaaab77bc (   -1514152)@int32;
mov L0xaaaaaaab77c0 (    8380417)@int32;mov L0xaaaaaaab77c4 (          0)@int32;
mov L0xaaaaaaab77c8 (  721508096)@int32;mov L0xaaaaaaab77cc (    2815639)@int32;
mov L0xaaaaaaab77d0 (  747568486)@int32;mov L0xaaaaaaab77d4 (    2917338)@int32;
mov L0xaaaaaaab77d8 (  475038184)@int32;mov L0xaaaaaaab77dc (    1853806)@int32;
mov L0xaaaaaaab77e0 (   89383150)@int32;mov L0xaaaaaaab77e4 (  -84011120)@int32;
mov L0xaaaaaaab77e8 (  259126110)@int32;mov L0xaaaaaaab77ec ( -603268097)@int32;
mov L0xaaaaaaab77f0 (     348812)@int32;mov L0xaaaaaaab77f4 (    -327848)@int32;
mov L0xaaaaaaab77f8 (    1011223)@int32;mov L0xaaaaaaab77fc (   -2354215)@int32;
mov L0xaaaaaaab7800 ( -559928242)@int32;mov L0xaaaaaaab7804 (  604333585)@int32;
mov L0xaaaaaaab7808 ( -772445769)@int32;mov L0xaaaaaaab780c (  749801963)@int32;
mov L0xaaaaaaab7810 (   -2185084)@int32;mov L0xaaaaaaab7814 (    2358373)@int32;
mov L0xaaaaaaab7818 (   -3014420)@int32;mov L0xaaaaaaab781c (    2926054)@int32;
mov L0xaaaaaaab7820 (  800464680)@int32;mov L0xaaaaaaab7824 ( -561979013)@int32;
mov L0xaaaaaaab7828 ( -439933955)@int32;mov L0xaaaaaaab782c ( -100631253)@int32;
mov L0xaaaaaaab7830 (    3123762)@int32;mov L0xaaaaaaab7834 (   -2193087)@int32;
mov L0xaaaaaaab7838 (   -1716814)@int32;mov L0xaaaaaaab783c (    -392707)@int32;
mov L0xaaaaaaab7840 (    8380417)@int32;mov L0xaaaaaaab7844 (          0)@int32;
mov L0xaaaaaaab7848 (  585207070)@int32;mov L0xaaaaaaab784c (    2283733)@int32;
mov L0xaaaaaaab7850 (  857403734)@int32;mov L0xaaaaaaab7854 (    3345963)@int32;
mov L0xaaaaaaab7858 (  476219497)@int32;mov L0xaaaaaaab785c (    1858416)@int32;
mov L0xaaaaaaab7860 ( -978523985)@int32;mov L0xaaaaaaab7864 ( -492577742)@int32;
mov L0xaaaaaaab7868 ( -573161516)@int32;mov L0xaaaaaaab786c (  447030292)@int32;
mov L0xaaaaaaab7870 (   -3818627)@int32;mov L0xaaaaaaab7874 (   -1922253)@int32;
mov L0xaaaaaaab7878 (   -2236726)@int32;mov L0xaaaaaaab787c (    1744507)@int32;
mov L0xaaaaaaab7880 (  -77645096)@int32;mov L0xaaaaaaab7884 (-1018462631)@int32;
mov L0xaaaaaaab7888 (  486888731)@int32;mov L0xaaaaaaab788c (  270210213)@int32;
mov L0xaaaaaaab7890 (    -303005)@int32;mov L0xaaaaaaab7894 (   -3974485)@int32;
mov L0xaaaaaaab7898 (    1900052)@int32;mov L0xaaaaaaab789c (    1054478)@int32;
mov L0xaaaaaaab78a0 (  904878186)@int32;mov L0xaaaaaaab78a4 ( -967019376)@int32;
mov L0xaaaaaaab78a8 ( -200355636)@int32;mov L0xaaaaaaab78ac ( -187430119)@int32;
mov L0xaaaaaaab78b0 (    3531229)@int32;mov L0xaaaaaaab78b4 (   -3773731)@int32;
mov L0xaaaaaaab78b8 (    -781875)@int32;mov L0xaaaaaaab78bc (    -731434)@int32;



(**************** input function ****************)


ghost X@int32, F@int32,
F00@int32,F04@int32,F08@int32,F0c@int32,F10@int32,F14@int32,F18@int32,F1c@int32,
F20@int32,F24@int32,F28@int32,F2c@int32,F30@int32,F34@int32,F38@int32,F3c@int32,
F40@int32,F44@int32,F48@int32,F4c@int32,F50@int32,F54@int32,F58@int32,F5c@int32,
F60@int32,F64@int32,F68@int32,F6c@int32,F70@int32,F74@int32,F78@int32,F7c@int32,
F80@int32,F84@int32,F88@int32,F8c@int32,F90@int32,F94@int32,F98@int32,F9c@int32,
Fa0@int32,Fa4@int32,Fa8@int32,Fac@int32,Fb0@int32,Fb4@int32,Fb8@int32,Fbc@int32,
Fc0@int32,Fc4@int32,Fc8@int32,Fcc@int32,Fd0@int32,Fd4@int32,Fd8@int32,Fdc@int32,
Fe0@int32,Fe4@int32,Fe8@int32,Fec@int32,Ff0@int32,Ff4@int32,Ff8@int32,Ffc@int32:
      F00**2 = A00*X**  0+A01*X**  1+A02*X**  2+A03*X**  3 /\
      F04**2 = A04*X**  4+A05*X**  5+A06*X**  6+A07*X**  7 /\
      F08**2 = A08*X**  8+A09*X**  9+A0a*X** 10+A0b*X** 11 /\
      F0c**2 = A0c*X** 12+A0d*X** 13+A0e*X** 14+A0f*X** 15 /\
      F10**2 = A10*X** 16+A11*X** 17+A12*X** 18+A13*X** 19 /\
      F14**2 = A14*X** 20+A15*X** 21+A16*X** 22+A17*X** 23 /\
      F18**2 = A18*X** 24+A19*X** 25+A1a*X** 26+A1b*X** 27 /\
      F1c**2 = A1c*X** 28+A1d*X** 29+A1e*X** 30+A1f*X** 31 /\
      F20**2 = A20*X** 32+A21*X** 33+A22*X** 34+A23*X** 35 /\
      F24**2 = A24*X** 36+A25*X** 37+A26*X** 38+A27*X** 39 /\
      F28**2 = A28*X** 40+A29*X** 41+A2a*X** 42+A2b*X** 43 /\
      F2c**2 = A2c*X** 44+A2d*X** 45+A2e*X** 46+A2f*X** 47 /\
      F30**2 = A30*X** 48+A31*X** 49+A32*X** 50+A33*X** 51 /\
      F34**2 = A34*X** 52+A35*X** 53+A36*X** 54+A37*X** 55 /\
      F38**2 = A38*X** 56+A39*X** 57+A3a*X** 58+A3b*X** 59 /\
      F3c**2 = A3c*X** 60+A3d*X** 61+A3e*X** 62+A3f*X** 63 /\
      F40**2 = A40*X** 64+A41*X** 65+A42*X** 66+A43*X** 67 /\
      F44**2 = A44*X** 68+A45*X** 69+A46*X** 70+A47*X** 71 /\
      F48**2 = A48*X** 72+A49*X** 73+A4a*X** 74+A4b*X** 75 /\
      F4c**2 = A4c*X** 76+A4d*X** 77+A4e*X** 78+A4f*X** 79 /\
      F50**2 = A50*X** 80+A51*X** 81+A52*X** 82+A53*X** 83 /\
      F54**2 = A54*X** 84+A55*X** 85+A56*X** 86+A57*X** 87 /\
      F58**2 = A58*X** 88+A59*X** 89+A5a*X** 90+A5b*X** 91 /\
      F5c**2 = A5c*X** 92+A5d*X** 93+A5e*X** 94+A5f*X** 95 /\
      F60**2 = A60*X** 96+A61*X** 97+A62*X** 98+A63*X** 99 /\
      F64**2 = A64*X**100+A65*X**101+A66*X**102+A67*X**103 /\
      F68**2 = A68*X**104+A69*X**105+A6a*X**106+A6b*X**107 /\
      F6c**2 = A6c*X**108+A6d*X**109+A6e*X**110+A6f*X**111 /\
      F70**2 = A70*X**112+A71*X**113+A72*X**114+A73*X**115 /\
      F74**2 = A74*X**116+A75*X**117+A76*X**118+A77*X**119 /\
      F78**2 = A78*X**120+A79*X**121+A7a*X**122+A7b*X**123 /\
      F7c**2 = A7c*X**124+A7d*X**125+A7e*X**126+A7f*X**127 /\
      F80**2 = A80*X**128+A81*X**129+A82*X**130+A83*X**131 /\
      F84**2 = A84*X**132+A85*X**133+A86*X**134+A87*X**135 /\
      F88**2 = A88*X**136+A89*X**137+A8a*X**138+A8b*X**139 /\
      F8c**2 = A8c*X**140+A8d*X**141+A8e*X**142+A8f*X**143 /\
      F90**2 = A90*X**144+A91*X**145+A92*X**146+A93*X**147 /\
      F94**2 = A94*X**148+A95*X**149+A96*X**150+A97*X**151 /\
      F98**2 = A98*X**152+A99*X**153+A9a*X**154+A9b*X**155 /\
      F9c**2 = A9c*X**156+A9d*X**157+A9e*X**158+A9f*X**159 /\
      Fa0**2 = Aa0*X**160+Aa1*X**161+Aa2*X**162+Aa3*X**163 /\
      Fa4**2 = Aa4*X**164+Aa5*X**165+Aa6*X**166+Aa7*X**167 /\
      Fa8**2 = Aa8*X**168+Aa9*X**169+Aaa*X**170+Aab*X**171 /\
      Fac**2 = Aac*X**172+Aad*X**173+Aae*X**174+Aaf*X**175 /\
      Fb0**2 = Ab0*X**176+Ab1*X**177+Ab2*X**178+Ab3*X**179 /\
      Fb4**2 = Ab4*X**180+Ab5*X**181+Ab6*X**182+Ab7*X**183 /\
      Fb8**2 = Ab8*X**184+Ab9*X**185+Aba*X**186+Abb*X**187 /\
      Fbc**2 = Abc*X**188+Abd*X**189+Abe*X**190+Abf*X**191 /\
      Fc0**2 = Ac0*X**192+Ac1*X**193+Ac2*X**194+Ac3*X**195 /\
      Fc4**2 = Ac4*X**196+Ac5*X**197+Ac6*X**198+Ac7*X**199 /\
      Fc8**2 = Ac8*X**200+Ac9*X**201+Aca*X**202+Acb*X**203 /\
      Fcc**2 = Acc*X**204+Acd*X**205+Ace*X**206+Acf*X**207 /\
      Fd0**2 = Ad0*X**208+Ad1*X**209+Ad2*X**210+Ad3*X**211 /\
      Fd4**2 = Ad4*X**212+Ad5*X**213+Ad6*X**214+Ad7*X**215 /\
      Fd8**2 = Ad8*X**216+Ad9*X**217+Ada*X**218+Adb*X**219 /\
      Fdc**2 = Adc*X**220+Add*X**221+Ade*X**222+Adf*X**223 /\
      Fe0**2 = Ae0*X**224+Ae1*X**225+Ae2*X**226+Ae3*X**227 /\
      Fe4**2 = Ae4*X**228+Ae5*X**229+Ae6*X**230+Ae7*X**231 /\
      Fe8**2 = Ae8*X**232+Ae9*X**233+Aea*X**234+Aeb*X**235 /\
      Fec**2 = Aec*X**236+Aed*X**237+Aee*X**238+Aef*X**239 /\
      Ff0**2 = Af0*X**240+Af1*X**241+Af2*X**242+Af3*X**243 /\
      Ff4**2 = Af4*X**244+Af5*X**245+Af6*X**246+Af7*X**247 /\
      Ff8**2 = Af8*X**248+Af9*X**249+Afa*X**250+Afb*X**251 /\
      Ffc**2 = Afc*X**252+Afd*X**253+Afe*X**254+Aff*X**255 /\
      F**2 = F00**2+F04**2+F08**2+F0c**2+F10**2+F14**2+F18**2+F1c**2+
             F20**2+F24**2+F28**2+F2c**2+F30**2+F34**2+F38**2+F3c**2+
             F40**2+F44**2+F48**2+F4c**2+F50**2+F54**2+F58**2+F5c**2+
             F60**2+F64**2+F68**2+F6c**2+F70**2+F74**2+F78**2+F7c**2+
             F80**2+F84**2+F88**2+F8c**2+F90**2+F94**2+F98**2+F9c**2+
             Fa0**2+Fa4**2+Fa8**2+Fac**2+Fb0**2+Fb4**2+Fb8**2+Fbc**2+
             Fc0**2+Fc4**2+Fc8**2+Fcc**2+Fd0**2+Fd4**2+Fd8**2+Fdc**2+
             Fe0**2+Fe4**2+Fe8**2+Fec**2+Ff0**2+Ff4**2+Ff8**2+Ffc**2
   && true;

(* #! -> SP = 0xfffffffec280 *)
#! 0xfffffffec280 = 0xfffffffec280;
(* stp	x29, x30, [sp, #-48]!                       #! EA = L0xfffffffec250; PC = 0xaaaaaaab4c80 *)
mov L0xfffffffec250 x29; mov L0xfffffffec258 x30;
(* stp	x19, x20, [sp, #16]                         #! EA = L0xfffffffec260; PC = 0xaaaaaaab4c88 *)
mov L0xfffffffec260 x19; mov L0xfffffffec268 x20;
(* add	x19, x19, #0x0                              #! PC = 0xaaaaaaab4c90 *)
adds dc x19 x19 (0x0)@uint64;
(* str	x21, [sp, #32]                              #! EA = L0xfffffffec270; PC = 0xaaaaaaab4c94 *)
mov L0xfffffffec270 x21;
(* add	x21, x19, #0x40                             #! PC = 0xaaaaaaab4c98 *)
adds dc x21 x19 (0x40)@uint64;
(* mov	x2, x19                                     #! PC = 0xaaaaaaab4c9c *)
mov x2 x19;
(* mov	x20, x0                                     #! PC = 0xaaaaaaab4ca0 *)
mov x20 x0;
(* mov	x1, x21                                     #! PC = 0xaaaaaaab4ca4 *)
mov x1 x21;
(* #bl	0xaaaaaaab5c1c <_PQCLEAN_DILITHIUM3_AARCH64__asm_ntt_SIMD_top>#! PC = 0xaaaaaaab4ca8 *)
#bl	0xaaaaaaab5c1c <_PQCLEAN_DILITHIUM3_AARCH64__asm_ntt_SIMD_top>#! 0xaaaaaaab4ca8 = 0xaaaaaaab4ca8;
(* #! -> SP = 0xfffffffec250 *)
#! 0xfffffffec250 = 0xfffffffec250;
(* stp	d8, d9, [sp]                                #! EA = L0xfffffffec210; PC = 0xaaaaaaab5c20 *)
mov L0xfffffffec210 d8; mov L0xfffffffec218 d9;
(* stp	d10, d11, [sp, #16]                         #! EA = L0xfffffffec220; PC = 0xaaaaaaab5c24 *)
mov L0xfffffffec220 d10; mov L0xfffffffec228 d11;
(* stp	d12, d13, [sp, #32]                         #! EA = L0xfffffffec230; PC = 0xaaaaaaab5c28 *)
mov L0xfffffffec230 d12; mov L0xfffffffec238 d13;
(* stp	d14, d15, [sp, #48]                         #! EA = L0xfffffffec240; PC = 0xaaaaaaab5c2c *)
mov L0xfffffffec240 d14; mov L0xfffffffec248 d15;
(* ld1	{v20.4s-v23.4s}, [x1], #64                  #! EA = L0xaaaaaaab7040; Value = 0x0000000000000000; PC = 0xaaaaaaab5c30 *)
mov %v20 [L0xaaaaaaab7040, L0xaaaaaaab7044, L0xaaaaaaab7048, L0xaaaaaaab704c];
mov %v21 [L0xaaaaaaab7050, L0xaaaaaaab7054, L0xaaaaaaab7058, L0xaaaaaaab705c];
mov %v22 [L0xaaaaaaab7060, L0xaaaaaaab7064, L0xaaaaaaab7068, L0xaaaaaaab706c];
mov %v23 [L0xaaaaaaab7070, L0xaaaaaaab7074, L0xaaaaaaab7078, L0xaaaaaaab707c];
(* ld1	{v24.4s-v27.4s}, [x1], #64                  #! EA = L0xaaaaaaab7080; Value = 0xfff6d1adf6cf60eb; PC = 0xaaaaaaab5c34 *)
mov %v24 [L0xaaaaaaab7080, L0xaaaaaaab7084, L0xaaaaaaab7088, L0xaaaaaaab708c];
mov %v25 [L0xaaaaaaab7090, L0xaaaaaaab7094, L0xaaaaaaab7098, L0xaaaaaaab709c];
mov %v26 [L0xaaaaaaab70a0, L0xaaaaaaab70a4, L0xaaaaaaab70a8, L0xaaaaaaab70ac];
mov %v27 [L0xaaaaaaab70b0, L0xaaaaaaab70b4, L0xaaaaaaab70b8, L0xaaaaaaab70bc];
(* ldr	w8, [x2]                                    #! EA = L0xaaaaaaab7000; Value = 0xfc7fdfff007fe001; PC = 0xaaaaaaab5c38 *)
mov w8 L0xaaaaaaab7000;
(* mov	v20.s[0], w8                                #! PC = 0xaaaaaaab5c3c *)
mov [_, m1, m2, m3] %v20; mov %v20 [w8, m1, m2, m3];
(* ldr	q9, [x0, #576]                              #! EA = L0xfffffffed948; Value = 0x0000000000000003; PC = 0xaaaaaaab5c40 *)
mov %v9 [L0xfffffffed948,L0xfffffffed94c,L0xfffffffed950,L0xfffffffed954];
(* ldr	q11, [x0, #704]                             #! EA = L0xfffffffed9c8; Value = 0x0000000300000000; PC = 0xaaaaaaab5c44 *)
mov %v11 [L0xfffffffed9c8,L0xfffffffed9cc,L0xfffffffed9d0,L0xfffffffed9d4];
(* ldr	q13, [x0, #832]                             #! EA = L0xfffffffeda48; Value = 0xfffffffc00000004; PC = 0xaaaaaaab5c48 *)
mov %v13 [L0xfffffffeda48,L0xfffffffeda4c,L0xfffffffeda50,L0xfffffffeda54];
(* ldr	q15, [x0, #960]                             #! EA = L0xfffffffedac8; Value = 0xfffffffd00000000; PC = 0xaaaaaaab5c4c *)
mov %v15 [L0xfffffffedac8,L0xfffffffedacc,L0xfffffffedad0,L0xfffffffedad4];

ghost  %v9o0@int32[4],%v11o0@int32[4],%v13o0@int32[4],%v15o0@int32[4]:
       %v9o0 =  %v9 /\ %v11o0 = %v11 /\ %v13o0 = %v13 /\ %v15o0 = %v15
   &&  %v9o0 =  %v9 /\ %v11o0 = %v11 /\ %v13o0 = %v13 /\ %v15o0 = %v15;

(* mul	v16.4s, v9.4s, v20.s[3]                     #! PC = 0xaaaaaaab5c50 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v16 %v9 %mm; cast [] %v16@int32[4] %v16;
(* mul	v17.4s, v11.4s, v20.s[3]                    #! PC = 0xaaaaaaab5c54 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v17 %v11 %mm; cast [] %v17@int32[4] %v17;
(* mul	v18.4s, v13.4s, v20.s[3]                    #! PC = 0xaaaaaaab5c58 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v18 %v13 %mm; cast [] %v18@int32[4] %v18;
(* mul	v19.4s, v15.4s, v20.s[3]                    #! PC = 0xaaaaaaab5c5c *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* ldr	q1, [x0, #64]                               #! EA = L0xfffffffed748; Value = 0x0000000000000004; PC = 0xaaaaaaab5c60 *)
mov %v1 [L0xfffffffed748,L0xfffffffed74c,L0xfffffffed750,L0xfffffffed754];
(* sqrdmulh	v9.4s, v9.4s, v20.s[2]                 #! PC = 0xaaaaaaab5c64 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v9 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v9 %dc %mm 1;
(* ldr	q3, [x0, #192]                              #! EA = L0xfffffffed7c8; Value = 0x0000000100000000; PC = 0xaaaaaaab5c68 *)
mov %v3 [L0xfffffffed7c8,L0xfffffffed7cc,L0xfffffffed7d0,L0xfffffffed7d4];
(* sqrdmulh	v11.4s, v11.4s, v20.s[2]               #! PC = 0xaaaaaaab5c6c *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v11 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v11 %dc %mm 1;
(* ldr	q5, [x0, #320]                              #! EA = L0xfffffffed848; Value = 0x0000000100000003; PC = 0xaaaaaaab5c70 *)
mov %v5 [L0xfffffffed848,L0xfffffffed84c,L0xfffffffed850,L0xfffffffed854];
(* sqrdmulh	v13.4s, v13.4s, v20.s[2]               #! PC = 0xaaaaaaab5c74 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* ldr	q7, [x0, #448]                              #! EA = L0xfffffffed8c8; Value = 0x0000000200000004; PC = 0xaaaaaaab5c78 *)
mov %v7 [L0xfffffffed8c8,L0xfffffffed8cc,L0xfffffffed8d0,L0xfffffffed8d4];
(* sqrdmulh	v15.4s, v15.4s, v20.s[2]               #! PC = 0xaaaaaaab5c7c *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v9.4s, v20.s[0]                     #! PC = 0xaaaaaaab5c80 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v9 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v11.4s, v20.s[0]                    #! PC = 0xaaaaaaab5c84 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v11 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v13.4s, v20.s[0]                    #! PC = 0xaaaaaaab5c88 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab5c8c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;
(* ldr	q8, [x0, #512]                              #! EA = L0xfffffffed908; Value = 0xfffffffc00000004; PC = 0xaaaaaaab5c90 *)
mov %v8 [L0xfffffffed908,L0xfffffffed90c,L0xfffffffed910,L0xfffffffed914];

assert eqmod %v16 ( %v9o0*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o0*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o0*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o0*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, precondition]
    && true;
assume eqmod %v16 ( %v9o0*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o0*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o0*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o0*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 0 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod %v16 ( %v9o0*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v11o0*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v13o0*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o0*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [precondition];

(* sub	v9.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab5c94 *)
sub %v9 %v1 %v16;
(* mul	v28.4s, v8.4s, v20.s[3]                     #! PC = 0xaaaaaaab5c98 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v28 %v8 %mm; cast [] %v28@int32[4] %v28;
(* ldr	q10, [x0, #640]                             #! EA = L0xfffffffed988; Value = 0x0000000000000001; PC = 0xaaaaaaab5c9c *)
mov %v10 [L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994];
(* sub	v11.4s, v3.4s, v17.4s                       #! PC = 0xaaaaaaab5ca0 *)
sub %v11 %v3 %v17;
(* mul	v29.4s, v10.4s, v20.s[3]                    #! PC = 0xaaaaaaab5ca4 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v29 %v10 %mm; cast [] %v29@int32[4] %v29;
(* ldr	q12, [x0, #768]                             #! EA = L0xfffffffeda08; Value = 0x00000001ffffffff; PC = 0xaaaaaaab5ca8 *)
mov %v12 [L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14];
(* sub	v13.4s, v5.4s, v18.4s                       #! PC = 0xaaaaaaab5cac *)
sub %v13 %v5 %v18;
(* mul	v30.4s, v12.4s, v20.s[3]                    #! PC = 0xaaaaaaab5cb0 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v30 %v12 %mm; cast [] %v30@int32[4] %v30;
(* ldr	q14, [x0, #896]                             #! EA = L0xfffffffeda88; Value = 0x00000000fffffffc; PC = 0xaaaaaaab5cb4 *)
mov %v14 [L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94];
(* sub	v15.4s, v7.4s, v19.4s                       #! PC = 0xaaaaaaab5cb8 *)
sub %v15 %v7 %v19;
(* mul	v31.4s, v14.4s, v20.s[3]                    #! PC = 0xaaaaaaab5cbc *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v31 %v14 %mm; cast [] %v31@int32[4] %v31;

ghost  %v1o1@int32[4], %v3o1@int32[4], %v5o1@int32[4], %v7o1@int32[4],
       %v8o1@int32[4],%v10o1@int32[4],%v12o1@int32[4],%v14o1@int32[4]:
       %v1o1 =  %v1 /\  %v3o1 =  %v3 /\  %v5o1 =  %v5 /\  %v7o1 =  %v7 /\
       %v8o1 =  %v8 /\ %v10o1 = %v10 /\ %v12o1 = %v12 /\ %v14o1 = %v14
   &&  %v1o1 =  %v1 /\  %v3o1 =  %v3 /\  %v5o1 =  %v5 /\  %v7o1 =  %v7 /\
       %v8o1 =  %v8 /\ %v10o1 = %v10 /\ %v12o1 = %v12 /\ %v14o1 = %v14;
       
(* ldr	q0, [x0]                                    #! EA = L0xfffffffed708; Value = 0xfffffffdfffffffc; PC = 0xaaaaaaab5cc0 *)
mov %v0 [L0xfffffffed708,L0xfffffffed70c,L0xfffffffed710,L0xfffffffed714];
(* add	v1.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab5cc4 *)
add %v1 %v1 %v16;
(* sqrdmulh	v8.4s, v8.4s, v20.s[2]                 #! PC = 0xaaaaaaab5cc8 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v8 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v8 %dc %mm 1;
(* ldr	q2, [x0, #128]                              #! EA = L0xfffffffed788; Value = 0xfffffffcffffffff; PC = 0xaaaaaaab5ccc *)
mov %v2 [L0xfffffffed788,L0xfffffffed78c,L0xfffffffed790,L0xfffffffed794];
(* add	v3.4s, v3.4s, v17.4s                        #! PC = 0xaaaaaaab5cd0 *)
add %v3 %v3 %v17;
(* sqrdmulh	v10.4s, v10.4s, v20.s[2]               #! PC = 0xaaaaaaab5cd4 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v10 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v10 %dc %mm 1;
(* ldr	q4, [x0, #256]                              #! EA = L0xfffffffed808; Value = 0xfffffffefffffffc; PC = 0xaaaaaaab5cd8 *)
mov %v4 [L0xfffffffed808,L0xfffffffed80c,L0xfffffffed810,L0xfffffffed814];
(* add	v5.4s, v5.4s, v18.4s                        #! PC = 0xaaaaaaab5cdc *)
add %v5 %v5 %v18;
(* sqrdmulh	v12.4s, v12.4s, v20.s[2]               #! PC = 0xaaaaaaab5ce0 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v12 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v12 %dc %mm 1;
(* ldr	q6, [x0, #384]                              #! EA = L0xfffffffed888; Value = 0x0000000100000003; PC = 0xaaaaaaab5ce4 *)
mov %v6 [L0xfffffffed888,L0xfffffffed88c,L0xfffffffed890,L0xfffffffed894];
(* add	v7.4s, v7.4s, v19.4s                        #! PC = 0xaaaaaaab5ce8 *)
add %v7 %v7 %v19;
(* sqrdmulh	v14.4s, v14.4s, v20.s[2]               #! PC = 0xaaaaaaab5cec *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* mls	v28.4s, v8.4s, v20.s[0]                     #! PC = 0xaaaaaaab5cf0 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v8 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v10.4s, v20.s[0]                    #! PC = 0xaaaaaaab5cf4 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v10 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* mls	v30.4s, v12.4s, v20.s[0]                    #! PC = 0xaaaaaaab5cf8 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v12 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* mls	v31.4s, v14.4s, v20.s[0]                    #! PC = 0xaaaaaaab5cfc *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;

assert eqmod %v28 ( %v8o1*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v10o1*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12o1*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o1*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v1 /\  %v1 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v3 /\  %v3 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v5 /\  %v5 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v7 /\  %v7 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v9 /\  %v9 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v11 /\ %v11 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v13 /\ %v13 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v15 /\ %v15 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, precondition]
    && true;
assume eqmod %v28 ( %v8o1*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v10o1*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12o1*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o1*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v1 /\  %v1 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v3 /\  %v3 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v5 /\  %v5 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v7 /\  %v7 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v9 /\  %v9 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v11 /\ %v11 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v13 /\ %v13 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v15 /\ %v15 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v1 /\
        %v1 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v3 /\
        %v3 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v5 /\
        %v5 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v7 /\
        %v7 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v9 /\
        %v9 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v11 /\
       %v11 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v13 /\
       %v13 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v15 /\
       %v15 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 1 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v1 =  %v1o1 + %v16 /\  %v9 =  %v1o1 - %v16 /\
     %v3 =  %v3o1 + %v17 /\ %v11 =  %v3o1 - %v17 /\
     %v5 =  %v5o1 + %v18 /\ %v13 =  %v5o1 - %v18 /\
     %v7 =  %v7o1 + %v19 /\ %v15 =  %v7o1 - %v19 /\
    eqmod %v28 ( %v8o1*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v29 (%v10o1*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v30 (%v12o1*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v31 (%v14o1*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v1 /\  %v1 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v3 /\  %v3 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v5 /\  %v5 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v7 /\  %v7 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v9 /\  %v9 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v11 /\ %v11 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v13 /\ %v13 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v15 /\ %v15 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v1 /\
     %v1 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v3 /\
     %v3 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v5 /\
     %v5 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v7 /\
     %v7 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v9 /\
     %v9 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v11 /\
    %v11 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v13 /\
    %v13 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v15 /\
    %v15 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [precondition];

ghost  %v0o2@int32[4], %v2o2@int32[4], %v4o2@int32[4], %v6o2@int32[4],
       %v5o2@int32[4], %v7o2@int32[4],%v13o2@int32[4],%v15o2@int32[4]:
       %v0o2 =  %v0 /\  %v2o2 =  %v2 /\  %v4o2 =  %v4 /\  %v6o2 =  %v6 /\
       %v5o2 =  %v5 /\  %v7o2 =  %v7 /\ %v13o2 = %v13 /\ %v15o2 = %v15
   &&  %v0o2 =  %v0 /\  %v2o2 =  %v2 /\  %v4o2 =  %v4 /\  %v6o2 =  %v6 /\
       %v5o2 =  %v5 /\  %v7o2 =  %v7 /\ %v13o2 = %v13 /\ %v15o2 = %v15;

(* sub	v8.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab5d00 *)
sub %v8 %v0 %v28;
(* mul	v16.4s, v5.4s, v21.s[1]                     #! PC = 0xaaaaaaab5d04 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v16 %v5 %mm; cast [] %v16@int32[4] %v16;
(* sub	v10.4s, v2.4s, v29.4s                       #! PC = 0xaaaaaaab5d08 *)
sub %v10 %v2 %v29;
(* mul	v17.4s, v7.4s, v21.s[1]                     #! PC = 0xaaaaaaab5d0c *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v17 %v7 %mm; cast [] %v17@int32[4] %v17;
(* sub	v12.4s, v4.4s, v30.4s                       #! PC = 0xaaaaaaab5d10 *)
sub %v12 %v4 %v30;
(* mul	v18.4s, v13.4s, v21.s[3]                    #! PC = 0xaaaaaaab5d14 *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v18 %v13 %mm; cast [] %v18@int32[4] %v18;
(* sub	v14.4s, v6.4s, v31.4s                       #! PC = 0xaaaaaaab5d18 *)
sub %v14 %v6 %v31;
(* mul	v19.4s, v15.4s, v21.s[3]                    #! PC = 0xaaaaaaab5d1c *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab5d20 *)
add %v0 %v0 %v28;
(* sqrdmulh	v5.4s, v5.4s, v21.s[0]                 #! PC = 0xaaaaaaab5d24 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v5 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v5 %dc %mm 1;
(* add	v2.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab5d28 *)
add %v2 %v2 %v29;
(* sqrdmulh	v7.4s, v7.4s, v21.s[0]                 #! PC = 0xaaaaaaab5d2c *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v7 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v7 %dc %mm 1;
(* add	v4.4s, v4.4s, v30.4s                        #! PC = 0xaaaaaaab5d30 *)
add %v4 %v4 %v30;
(* sqrdmulh	v13.4s, v13.4s, v21.s[2]               #! PC = 0xaaaaaaab5d34 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v6.4s, v6.4s, v31.4s                        #! PC = 0xaaaaaaab5d38 *)
add %v6 %v6 %v31;
(* sqrdmulh	v15.4s, v15.4s, v21.s[2]               #! PC = 0xaaaaaaab5d3c *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v5.4s, v20.s[0]                     #! PC = 0xaaaaaaab5d40 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v5 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v7.4s, v20.s[0]                     #! PC = 0xaaaaaaab5d44 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v7 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v13.4s, v20.s[0]                    #! PC = 0xaaaaaaab5d48 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab5d4c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;

assert eqmod %v16 ( %v5o2*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7o2*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o2*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o2*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v0 /\  %v0 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v2 /\  %v2 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v4 /\  %v4 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v6 /\  %v6 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v8 /\  %v8 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v10 /\ %v10 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v12 /\ %v12 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v14 /\ %v14 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, precondition]
    && true;
assume eqmod %v16 ( %v5o2*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7o2*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o2*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o2*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v0 /\  %v0 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v2 /\  %v2 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v4 /\  %v4 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v6 /\  %v6 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v8 /\  %v8 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v10 /\ %v10 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v12 /\ %v12 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v14 /\ %v14 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
    && [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v0 /\
        %v0 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v2 /\
        %v2 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v4 /\
        %v4 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v6 /\
        %v6 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v8 /\
        %v8 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v10 /\
       %v10 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v12 /\
       %v12 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v14 /\
       %v14 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 2 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o2 + %v28 /\  %v8 =  %v0o2 - %v28 /\
     %v2 =  %v2o2 + %v29 /\ %v10 =  %v2o2 - %v29 /\
     %v4 =  %v4o2 + %v30 /\ %v12 =  %v4o2 - %v30 /\
     %v6 =  %v6o2 + %v31 /\ %v14 =  %v6o2 - %v31 /\
    eqmod %v16 ( %v5o2*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 ( %v7o2*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v13o2*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o2*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v0 /\  %v0 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v2 /\  %v2 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v4 /\  %v4 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v6 /\  %v6 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v8 /\  %v8 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v10 /\ %v10 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v12 /\ %v12 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v14 /\ %v14 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v0 /\
     %v0 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v2 /\
     %v2 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v4 /\
     %v4 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v6 /\
     %v6 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v8 /\
     %v8 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v10 /\
    %v10 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v12 /\
    %v12 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v14 /\
    %v14 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [precondition];

ghost  %v1o3@int32[4], %v3o3@int32[4], %v9o3@int32[4],%v11o3@int32[4],
       %v4o3@int32[4], %v6o3@int32[4],%v12o3@int32[4],%v14o3@int32[4]:
       %v1o3 =  %v1 /\  %v3o3 =  %v3 /\  %v9o3 =  %v9 /\ %v11o3 = %v11 /\
       %v4o3 =  %v4 /\  %v6o3 =  %v6 /\ %v12o3 = %v12 /\ %v14o3 = %v14
   &&  %v1o3 =  %v1 /\  %v3o3 =  %v3 /\  %v9o3 =  %v9 /\ %v11o3 = %v11 /\
       %v4o3 =  %v4 /\  %v6o3 =  %v6 /\ %v12o3 = %v12 /\ %v14o3 = %v14;

(* sub	v5.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab5d50 *)
sub %v5 %v1 %v16;
(* mul	v28.4s, v4.4s, v21.s[1]                     #! PC = 0xaaaaaaab5d54 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v28 %v4 %mm; cast [] %v28@int32[4] %v28;
(* sub	v7.4s, v3.4s, v17.4s                        #! PC = 0xaaaaaaab5d58 *)
sub %v7 %v3 %v17;
(* mul	v29.4s, v6.4s, v21.s[1]                     #! PC = 0xaaaaaaab5d5c *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v29 %v6 %mm; cast [] %v29@int32[4] %v29;
(* sub	v13.4s, v9.4s, v18.4s                       #! PC = 0xaaaaaaab5d60 *)
sub %v13 %v9 %v18;
(* mul	v30.4s, v12.4s, v21.s[3]                    #! PC = 0xaaaaaaab5d64 *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v30 %v12 %mm; cast [] %v30@int32[4] %v30;
(* sub	v15.4s, v11.4s, v19.4s                      #! PC = 0xaaaaaaab5d68 *)
sub %v15 %v11 %v19;
(* mul	v31.4s, v14.4s, v21.s[3]                    #! PC = 0xaaaaaaab5d6c *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v31 %v14 %mm; cast [] %v31@int32[4] %v31;
(* add	v1.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab5d70 *)
add %v1 %v1 %v16;
(* sqrdmulh	v4.4s, v4.4s, v21.s[0]                 #! PC = 0xaaaaaaab5d74 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v4 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v4 %dc %mm 1;
(* add	v3.4s, v3.4s, v17.4s                        #! PC = 0xaaaaaaab5d78 *)
add %v3 %v3 %v17;
(* sqrdmulh	v6.4s, v6.4s, v21.s[0]                 #! PC = 0xaaaaaaab5d7c *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v6 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v6 %dc %mm 1;
(* add	v9.4s, v9.4s, v18.4s                        #! PC = 0xaaaaaaab5d80 *)
add %v9 %v9 %v18;
(* sqrdmulh	v12.4s, v12.4s, v21.s[2]               #! PC = 0xaaaaaaab5d84 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v12 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v12 %dc %mm 1;
(* add	v11.4s, v11.4s, v19.4s                      #! PC = 0xaaaaaaab5d88 *)
add %v11 %v11 %v19;
(* sqrdmulh	v14.4s, v14.4s, v21.s[2]               #! PC = 0xaaaaaaab5d8c *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* mls	v28.4s, v4.4s, v20.s[0]                     #! PC = 0xaaaaaaab5d90 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v4 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v6.4s, v20.s[0]                     #! PC = 0xaaaaaaab5d94 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v6 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* mls	v30.4s, v12.4s, v20.s[0]                    #! PC = 0xaaaaaaab5d98 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v12 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* mls	v31.4s, v14.4s, v20.s[0]                    #! PC = 0xaaaaaaab5d9c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;

assert eqmod %v28 ( %v4o3*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6o3*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12o3*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o3*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v1 /\
        %v1 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v3 /\
        %v3 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v5 /\
        %v5 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v7 /\
        %v7 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v9 /\
        %v9 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v11 /\
       %v11 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v13 /\
       %v13 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v15 /\
       %v15 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [1]]
    && true;
assume eqmod %v28 ( %v4o3*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6o3*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12o3*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o3*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v1 /\
        %v1 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v3 /\
        %v3 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v5 /\
        %v5 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v7 /\
        %v7 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v9 /\
        %v9 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v11 /\
       %v11 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v13 /\
       %v13 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v15 /\
       %v15 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v1 /\
        %v1 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v3 /\
        %v3 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v5 /\
        %v5 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v7 /\
        %v7 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v9 /\
        %v9 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v11 /\
       %v11 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v13 /\
       %v13 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v15 /\
       %v15 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 3 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v1 =  %v1o3 + %v16 /\  %v5 =  %v1o3 - %v16 /\  
     %v3 =  %v3o3 + %v17 /\  %v7 =  %v3o3 - %v17 /\  
     %v9 =  %v9o3 + %v18 /\ %v13 =  %v9o3 - %v18 /\  
    %v11 = %v11o3 + %v19 /\ %v15 = %v11o3 - %v19 /\  
    eqmod %v28 ( %v4o3*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 ( %v6o3*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v30 (%v12o3*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    eqmod %v31 (%v14o3*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v1 /\
     %v1 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v3 /\
     %v3 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v5 /\
     %v5 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v7 /\
     %v7 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v9 /\
     %v9 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v11 /\
    %v11 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v13 /\
    %v13 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v15 /\
    %v15 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v1 /\
     %v1 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v3 /\
     %v3 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v5 /\
     %v5 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v7 /\
     %v7 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v9 /\
     %v9 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v11 /\
    %v11 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v13 /\
    %v13 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v15 /\
    %v15 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [cuts [1]];

ghost  %v0o4@int32[4], %v2o4@int32[4], %v8o4@int32[4],%v10o4@int32[4],
       %v3o4@int32[4], %v7o4@int32[4],%v11o4@int32[4],%v15o4@int32[4]:
       %v0o4 =  %v0 /\  %v2o4 =  %v2 /\  %v8o4 =  %v8 /\ %v10o4 = %v10 /\
       %v3o4 =  %v3 /\  %v7o4 =  %v7 /\ %v11o4 = %v11 /\ %v15o4 = %v15
   &&  %v0o4 =  %v0 /\  %v2o4 =  %v2 /\  %v8o4 =  %v8 /\ %v10o4 = %v10 /\
       %v3o4 =  %v3 /\  %v7o4 =  %v7 /\ %v11o4 = %v11 /\ %v15o4 = %v15;

(* sub	v4.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab5da0 *)
sub %v4 %v0 %v28;
(* mul	v16.4s, v3.4s, v22.s[1]                     #! PC = 0xaaaaaaab5da4 *)
mov [_, m, _, _] %v22; mov %mm [m, m, m, m];
mull %dc %v16 %v3 %mm; cast [] %v16@int32[4] %v16;
(* sub	v6.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab5da8 *)
sub %v6 %v2 %v29;
(* mul	v17.4s, v7.4s, v22.s[3]                     #! PC = 0xaaaaaaab5dac *)
mov [_, _, _, m] %v22; mov %mm [m, m, m, m];
mull %dc %v17 %v7 %mm; cast [] %v17@int32[4] %v17;
(* sub	v12.4s, v8.4s, v30.4s                       #! PC = 0xaaaaaaab5db0 *)
sub %v12 %v8 %v30;
(* mul	v18.4s, v11.4s, v23.s[1]                    #! PC = 0xaaaaaaab5db4 *)
mov [_, m, _, _] %v23; mov %mm [m, m, m, m];
mull %dc %v18 %v11 %mm; cast [] %v18@int32[4] %v18;
(* sub	v14.4s, v10.4s, v31.4s                      #! PC = 0xaaaaaaab5db8 *)
sub %v14 %v10 %v31;
(* mul	v19.4s, v15.4s, v23.s[3]                    #! PC = 0xaaaaaaab5dbc *)
mov [_, _, _, m] %v23; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab5dc0 *)
add %v0 %v0 %v28;
(* sqrdmulh	v3.4s, v3.4s, v22.s[0]                 #! PC = 0xaaaaaaab5dc4 *)
mov [m, _, _, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* add	v2.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab5dc8 *)
add %v2 %v2 %v29;
(* sqrdmulh	v7.4s, v7.4s, v22.s[2]                 #! PC = 0xaaaaaaab5dcc *)
mov [_, _, m, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v7 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v7 %dc %mm 1;
(* add	v8.4s, v8.4s, v30.4s                        #! PC = 0xaaaaaaab5dd0 *)
add %v8 %v8 %v30;
(* sqrdmulh	v11.4s, v11.4s, v23.s[0]               #! PC = 0xaaaaaaab5dd4 *)
mov [m, _, _, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v11 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v11 %dc %mm 1;
(* add	v10.4s, v10.4s, v31.4s                      #! PC = 0xaaaaaaab5dd8 *)
add %v10 %v10 %v31;
(* sqrdmulh	v15.4s, v15.4s, v23.s[2]               #! PC = 0xaaaaaaab5ddc *)
mov [_, _, m, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v3.4s, v20.s[0]                     #! PC = 0xaaaaaaab5de0 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v7.4s, v20.s[0]                     #! PC = 0xaaaaaaab5de4 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v7 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v11.4s, v20.s[0]                    #! PC = 0xaaaaaaab5de8 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v11 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab5dec *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;

assert eqmod %v16 ( %v3o4*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7o4*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v11o4*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o4*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v0 /\
        %v0 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v2 /\
        %v2 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v4 /\
        %v4 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v6 /\
        %v6 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v8 /\
        %v8 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v10 /\
       %v10 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v12 /\
       %v12 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v14 /\
       %v14 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [2]]
    && true;
assume eqmod %v16 ( %v3o4*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7o4*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v11o4*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o4*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v0 /\
        %v0 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v2 /\
        %v2 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v4 /\
        %v4 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v6 /\
        %v6 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v8 /\
        %v8 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v10 /\
       %v10 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v12 /\
       %v12 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v14 /\
       %v14 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
   &&  [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v0 /\
        %v0 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v2 /\
        %v2 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v4 /\
        %v4 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v6 /\
        %v6 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v8 /\
        %v8 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v10 /\
       %v10 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v12 /\
       %v12 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v14 /\
       %v14 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 4 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o4 + %v28 /\  %v4 =  %v0o4 - %v28 /\
     %v2 =  %v2o4 + %v29 /\  %v6 =  %v2o4 - %v29 /\
     %v8 =  %v8o4 + %v30 /\ %v12 =  %v8o4 - %v30 /\
    %v10 = %v10o4 + %v31 /\ %v14 = %v10o4 - %v31 /\
    eqmod %v16 ( %v3o4*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 ( %v7o4*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v11o4*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o4*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v0 /\
     %v0 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v2 /\
     %v2 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v4 /\
     %v4 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v6 /\
     %v6 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v8 /\
     %v8 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v10 /\
    %v10 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v12 /\
    %v12 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v14 /\
    %v14 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v0 /\
     %v0 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v2 /\
     %v2 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v4 /\
     %v4 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v6 /\
     %v6 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v8 /\
     %v8 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v10 /\
    %v10 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v12 /\
    %v12 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v14 /\
    %v14 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [cuts [2]];

ghost  %v1o5@int32[4], %v5o5@int32[4], %v9o5@int32[4],%v13o5@int32[4],
       %v2o5@int32[4], %v6o5@int32[4],%v10o5@int32[4],%v14o5@int32[4]:
       %v1o5 =  %v1 /\  %v5o5 =  %v5 /\  %v9o5 =  %v9 /\ %v13o5 = %v13 /\
       %v2o5 =  %v2 /\  %v6o5 =  %v6 /\ %v10o5 = %v10 /\ %v14o5 = %v14
   &&  %v1o5 =  %v1 /\  %v5o5 =  %v5 /\  %v9o5 =  %v9 /\ %v13o5 = %v13 /\
       %v2o5 =  %v2 /\  %v6o5 =  %v6 /\ %v10o5 = %v10 /\ %v14o5 = %v14;

(* sub	v3.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab5df0 *)
sub %v3 %v1 %v16;
(* mul	v28.4s, v2.4s, v22.s[1]                     #! PC = 0xaaaaaaab5df4 *)
mov [_, m, _, _] %v22; mov %mm [m, m, m, m];
mull %dc %v28 %v2 %mm; cast [] %v28@int32[4] %v28;
(* sub	v7.4s, v5.4s, v17.4s                        #! PC = 0xaaaaaaab5df8 *)
sub %v7 %v5 %v17;
(* mul	v29.4s, v6.4s, v22.s[3]                     #! PC = 0xaaaaaaab5dfc *)
mov [_, _, _, m] %v22; mov %mm [m, m, m, m];
mull %dc %v29 %v6 %mm; cast [] %v29@int32[4] %v29;
(* sub	v11.4s, v9.4s, v18.4s                       #! PC = 0xaaaaaaab5e00 *)
sub %v11 %v9 %v18;
(* mul	v30.4s, v10.4s, v23.s[1]                    #! PC = 0xaaaaaaab5e04 *)
mov [_, m, _, _] %v23; mov %mm [m, m, m, m];
mull %dc %v30 %v10 %mm; cast [] %v30@int32[4] %v30;
(* sub	v15.4s, v13.4s, v19.4s                      #! PC = 0xaaaaaaab5e08 *)
sub %v15 %v13 %v19;
(* mul	v31.4s, v14.4s, v23.s[3]                    #! PC = 0xaaaaaaab5e0c *)
mov [_, _, _, m] %v23; mov %mm [m, m, m, m];
mull %dc %v31 %v14 %mm; cast [] %v31@int32[4] %v31;
(* add	v1.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab5e10 *)
add %v1 %v1 %v16;
(* sqrdmulh	v2.4s, v2.4s, v22.s[0]                 #! PC = 0xaaaaaaab5e14 *)
mov [m, _, _, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v2 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v2 %dc %mm 1;
(* add	v5.4s, v5.4s, v17.4s                        #! PC = 0xaaaaaaab5e18 *)
add %v5 %v5 %v17;
(* sqrdmulh	v6.4s, v6.4s, v22.s[2]                 #! PC = 0xaaaaaaab5e1c *)
mov [_, _, m, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v6 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v6 %dc %mm 1;
(* add	v9.4s, v9.4s, v18.4s                        #! PC = 0xaaaaaaab5e20 *)
add %v9 %v9 %v18;
(* sqrdmulh	v10.4s, v10.4s, v23.s[0]               #! PC = 0xaaaaaaab5e24 *)
mov [m, _, _, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v10 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v10 %dc %mm 1;
(* add	v13.4s, v13.4s, v19.4s                      #! PC = 0xaaaaaaab5e28 *)
add %v13 %v13 %v19;
(* sqrdmulh	v14.4s, v14.4s, v23.s[2]               #! PC = 0xaaaaaaab5e2c *)
mov [_, _, m, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* mls	v28.4s, v2.4s, v20.s[0]                     #! PC = 0xaaaaaaab5e30 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v2 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v6.4s, v20.s[0]                     #! PC = 0xaaaaaaab5e34 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v6 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* mls	v30.4s, v10.4s, v20.s[0]                    #! PC = 0xaaaaaaab5e38 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v10 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* mls	v31.4s, v14.4s, v20.s[0]                    #! PC = 0xaaaaaaab5e3c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;

assert eqmod %v28 ( %v2o5*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6o5*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v10o5*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o5*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v1 /\
        %v1 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v3 /\
        %v3 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v5 /\
        %v5 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v7 /\
        %v7 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v9 /\
        %v9 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v11 /\
       %v11 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v13 /\
       %v13 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v15 /\
       %v15 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [3]]
    && true;
assume eqmod %v28 ( %v2o5*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6o5*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v10o5*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o5*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v1 /\
        %v1 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v3 /\
        %v3 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v5 /\
        %v5 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v7 /\
        %v7 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v9 /\
        %v9 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v11 /\
       %v11 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v13 /\
       %v13 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v15 /\
       %v15 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v1 /\
        %v1 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v3 /\
        %v3 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v5 /\
        %v5 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v7 /\
        %v7 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v9 /\
        %v9 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v11 /\
       %v11 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v13 /\
       %v13 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v15 /\
       %v15 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 5 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod %v28 ( %v2o5*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 ( %v6o5*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
    eqmod %v30 (%v10o5*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
    eqmod %v31 (%v14o5*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
     %v1 =  %v1o5 + %v16 /\  %v3 =  %v1o5 - %v16 /\
     %v5 =  %v5o5 + %v17 /\  %v7 =  %v5o5 - %v17 /\
     %v9 =  %v9o5 + %v18 /\ %v11 =  %v9o5 - %v18 /\
    %v13 = %v13o5 + %v19 /\ %v15 = %v13o5 - %v19 /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v1 /\
     %v1 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v3 /\
     %v3 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v5 /\
     %v5 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v7 /\
     %v7 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v9 /\
     %v9 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v11 /\
    %v11 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v13 /\
    %v13 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v15 /\
    %v15 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v1 /\
     %v1 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v3 /\
     %v3 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v5 /\
     %v5 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v7 /\
     %v7 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v9 /\
     %v9 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v11 /\
    %v11 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v13 /\
    %v13 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v15 /\
    %v15 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [cuts [3]];

ghost  %v0o6@int32[4], %v4o6@int32[4], %v8o6@int32[4],%v12o6@int32[4],
       %v9o6@int32[4],%v11o6@int32[4],%v13o6@int32[4],%v15o6@int32[4]:
       %v0o6 =  %v0 /\  %v4o6 =  %v4 /\  %v8o6 =  %v8 /\ %v12o6 = %v12 /\
       %v9o6 =  %v9 /\ %v11o6 = %v11 /\ %v13o6 = %v13 /\ %v15o6 = %v15
   &&  %v0o6 =  %v0 /\  %v4o6 =  %v4 /\  %v8o6 =  %v8 /\ %v12o6 = %v12 /\
       %v9o6 =  %v9 /\ %v11o6 = %v11 /\ %v13o6 = %v13 /\ %v15o6 = %v15;

(* sub	v2.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab5e40 *)
sub %v2 %v0 %v28;
(* mul	v16.4s, v9.4s, v26.s[1]                     #! PC = 0xaaaaaaab5e44 *)
mov [_, m, _, _] %v26; mov %mm [m, m, m, m];
mull %dc %v16 %v9 %mm; cast [] %v16@int32[4] %v16;
(* sub	v6.4s, v4.4s, v29.4s                        #! PC = 0xaaaaaaab5e48 *)
sub %v6 %v4 %v29;
(* mul	v17.4s, v11.4s, v26.s[3]                    #! PC = 0xaaaaaaab5e4c *)
mov [_, _, _, m] %v26; mov %mm [m, m, m, m];
mull %dc %v17 %v11 %mm; cast [] %v17@int32[4] %v17;
(* sub	v10.4s, v8.4s, v30.4s                       #! PC = 0xaaaaaaab5e50 *)
sub %v10 %v8 %v30;
(* mul	v18.4s, v13.4s, v27.s[1]                    #! PC = 0xaaaaaaab5e54 *)
mov [_, m, _, _] %v27; mov %mm [m, m, m, m];
mull %dc %v18 %v13 %mm; cast [] %v18@int32[4] %v18;
(* sub	v14.4s, v12.4s, v31.4s                      #! PC = 0xaaaaaaab5e58 *)
sub %v14 %v12 %v31;
(* mul	v19.4s, v15.4s, v27.s[3]                    #! PC = 0xaaaaaaab5e5c *)
mov [_, _, _, m] %v27; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab5e60 *)
add %v0 %v0 %v28;
(* sqrdmulh	v9.4s, v9.4s, v26.s[0]                 #! PC = 0xaaaaaaab5e64 *)
mov [m, _, _, _] %v26; mov %mm [m, m, m, m];
mulj %mm %v9 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v9 %dc %mm 1;
(* add	v4.4s, v4.4s, v29.4s                        #! PC = 0xaaaaaaab5e68 *)
add %v4 %v4 %v29;
(* sqrdmulh	v11.4s, v11.4s, v26.s[2]               #! PC = 0xaaaaaaab5e6c *)
mov [_, _, m, _] %v26; mov %mm [m, m, m, m];
mulj %mm %v11 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v11 %dc %mm 1;
(* add	v8.4s, v8.4s, v30.4s                        #! PC = 0xaaaaaaab5e70 *)
add %v8 %v8 %v30;
(* sqrdmulh	v13.4s, v13.4s, v27.s[0]               #! PC = 0xaaaaaaab5e74 *)
mov [m, _, _, _] %v27; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v12.4s, v12.4s, v31.4s                      #! PC = 0xaaaaaaab5e78 *)
add %v12 %v12 %v31;
(* sqrdmulh	v15.4s, v15.4s, v27.s[2]               #! PC = 0xaaaaaaab5e7c *)
mov [_, _, m, _] %v27; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v9.4s, v20.s[0]                     #! PC = 0xaaaaaaab5e80 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v9 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v11.4s, v20.s[0]                    #! PC = 0xaaaaaaab5e84 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v11 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v13.4s, v20.s[0]                    #! PC = 0xaaaaaaab5e88 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab5e8c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;

assert eqmod %v16 ( %v9o6*[%v26[1],%v26[1],%v26[1],%v26[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o6*[%v26[3],%v26[3],%v26[3],%v26[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o6*[%v27[1],%v27[1],%v27[1],%v27[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o6*[%v27[3],%v27[3],%v27[3],%v27[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v0 /\
        %v0 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v2 /\
        %v2 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v4 /\
        %v4 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v6 /\
        %v6 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v8 /\
        %v8 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v10 /\
       %v10 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v12 /\
       %v12 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v14 /\
       %v14 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [4]]
    && true;
assume eqmod %v16 ( %v9o6*[%v26[1],%v26[1],%v26[1],%v26[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o6*[%v26[3],%v26[3],%v26[3],%v26[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o6*[%v27[1],%v27[1],%v27[1],%v27[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o6*[%v27[3],%v27[3],%v27[3],%v27[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v0 /\
        %v0 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v2 /\
        %v2 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v4 /\
        %v4 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v6 /\
        %v6 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v8 /\
        %v8 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v10 /\
       %v10 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v12 /\
       %v12 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v14 /\
       %v14 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
   &&  [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v0 /\
        %v0 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v2 /\
        %v2 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v4 /\
        %v4 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v6 /\
        %v6 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v8 /\
        %v8 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v10 /\
       %v10 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v12 /\
       %v12 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v14 /\
       %v14 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 6 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod %v16 ( %v9o6*[%v26[1],%v26[1],%v26[1],%v26[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v11o6*[%v26[3],%v26[3],%v26[3],%v26[3]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v13o6*[%v27[1],%v27[1],%v27[1],%v27[1]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o6*[%v27[3],%v27[3],%v27[3],%v27[3]]) [Q,Q,Q,Q] /\
     %v0 =  %v0o6 + %v28 /\  %v2 =  %v0o6 - %v28 /\
     %v4 =  %v4o6 + %v29 /\  %v6 =  %v4o6 - %v29 /\
     %v8 =  %v8o6 + %v30 /\ %v10 =  %v8o6 - %v30 /\
    %v12 = %v12o6 + %v31 /\ %v14 = %v12o6 - %v31 /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v0 /\
     %v0 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v2 /\
     %v2 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v4 /\
     %v4 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v6 /\
     %v6 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v8 /\
     %v8 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v10 /\
    %v10 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v12 /\
    %v12 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v14 /\
    %v14 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v0 /\
     %v0 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v2 /\
     %v2 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v4 /\
     %v4 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v6 /\
     %v6 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v8 /\
     %v8 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v10 /\
    %v10 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v12 /\
    %v12 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v14 /\
    %v14 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [cuts [4]];

ghost  %v8o7@int32[4],%v10o7@int32[4],%v12o7@int32[4],%v14o7@int32[4],
       %v1o7@int32[4], %v3o7@int32[4], %v5o7@int32[4], %v7o7@int32[4]:
       %v8o7 =  %v8 /\ %v10o7 = %v10 /\ %v12o7 = %v12 /\ %v14o7 = %v14 /\
       %v1o7 =  %v1 /\  %v3o7 =  %v3 /\  %v5o7 =  %v5 /\  %v7o7 =  %v7
   &&  %v8o7 =  %v8 /\ %v10o7 = %v10 /\ %v12o7 = %v12 /\ %v14o7 = %v14 /\
       %v1o7 =  %v1 /\  %v3o7 =  %v3 /\  %v5o7 =  %v5 /\  %v7o7 =  %v7;

(* mul	v28.4s, v1.4s, v24.s[1]                     #! PC = 0xaaaaaaab5e90 *)
mov [_, m, _, _] %v24; mov %mm [m, m, m, m];
mull %dc %v28 %v1 %mm; cast [] %v28@int32[4] %v28;
(* sub	v9.4s, v8.4s, v16.4s                        #! PC = 0xaaaaaaab5e94 *)
sub %v9 %v8 %v16;
(* str	q9, [x0, #576]                              #! EA = L0xfffffffed948; PC = 0xaaaaaaab5e98 *)
mov [L0xfffffffed948,L0xfffffffed94c,L0xfffffffed950,L0xfffffffed954] %v9;
(* mul	v29.4s, v3.4s, v24.s[3]                     #! PC = 0xaaaaaaab5e9c *)
mov [_, _, _, m] %v24; mov %mm [m, m, m, m];
mull %dc %v29 %v3 %mm; cast [] %v29@int32[4] %v29;
(* sub	v11.4s, v10.4s, v17.4s                      #! PC = 0xaaaaaaab5ea0 *)
sub %v11 %v10 %v17;
(* str	q11, [x0, #704]                             #! EA = L0xfffffffed9c8; PC = 0xaaaaaaab5ea4 *)
mov [L0xfffffffed9c8,L0xfffffffed9cc,L0xfffffffed9d0,L0xfffffffed9d4] %v11;
(* mul	v30.4s, v5.4s, v25.s[1]                     #! PC = 0xaaaaaaab5ea8 *)
mov [_, m, _, _] %v25; mov %mm [m, m, m, m];
mull %dc %v30 %v5 %mm; cast [] %v30@int32[4] %v30;
(* sub	v13.4s, v12.4s, v18.4s                      #! PC = 0xaaaaaaab5eac *)
sub %v13 %v12 %v18;
(* str	q13, [x0, #832]                             #! EA = L0xfffffffeda48; PC = 0xaaaaaaab5eb0 *)
mov [L0xfffffffeda48,L0xfffffffeda4c,L0xfffffffeda50,L0xfffffffeda54] %v13;
(* mul	v31.4s, v7.4s, v25.s[3]                     #! PC = 0xaaaaaaab5eb4 *)
mov [_, _, _, m] %v25; mov %mm [m, m, m, m];
mull %dc %v31 %v7 %mm; cast [] %v31@int32[4] %v31;
(* sub	v15.4s, v14.4s, v19.4s                      #! PC = 0xaaaaaaab5eb8 *)
sub %v15 %v14 %v19;
(* str	q15, [x0, #960]                             #! EA = L0xfffffffedac8; PC = 0xaaaaaaab5ebc *)
mov [L0xfffffffedac8,L0xfffffffedacc,L0xfffffffedad0,L0xfffffffedad4] %v15;
(* sqrdmulh	v1.4s, v1.4s, v24.s[0]                 #! PC = 0xaaaaaaab5ec0 *)
mov [m, _, _, _] %v24; mov %mm [m, m, m, m];
mulj %mm %v1 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v1 %dc %mm 1;
(* add	v8.4s, v8.4s, v16.4s                        #! PC = 0xaaaaaaab5ec4 *)
add %v8 %v8 %v16;
(* str	q8, [x0, #512]                              #! EA = L0xfffffffed908; PC = 0xaaaaaaab5ec8 *)
mov [L0xfffffffed908,L0xfffffffed90c,L0xfffffffed910,L0xfffffffed914] %v8;
(* sqrdmulh	v3.4s, v3.4s, v24.s[2]                 #! PC = 0xaaaaaaab5ecc *)
mov [_, _, m, _] %v24; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* add	v10.4s, v10.4s, v17.4s                      #! PC = 0xaaaaaaab5ed0 *)
add %v10 %v10 %v17;
(* str	q10, [x0, #640]                             #! EA = L0xfffffffed988; PC = 0xaaaaaaab5ed4 *)
mov [L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994] %v10;
(* sqrdmulh	v5.4s, v5.4s, v25.s[0]                 #! PC = 0xaaaaaaab5ed8 *)
mov [m, _, _, _] %v25; mov %mm [m, m, m, m];
mulj %mm %v5 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v5 %dc %mm 1;
(* add	v12.4s, v12.4s, v18.4s                      #! PC = 0xaaaaaaab5edc *)
add %v12 %v12 %v18;
(* str	q12, [x0, #768]                             #! EA = L0xfffffffeda08; PC = 0xaaaaaaab5ee0 *)
mov [L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14] %v12;
(* sqrdmulh	v7.4s, v7.4s, v25.s[2]                 #! PC = 0xaaaaaaab5ee4 *)
mov [_, _, m, _] %v25; mov %mm [m, m, m, m];
mulj %mm %v7 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v7 %dc %mm 1;
(* add	v14.4s, v14.4s, v19.4s                      #! PC = 0xaaaaaaab5ee8 *)
add %v14 %v14 %v19;
(* str	q14, [x0, #896]                             #! EA = L0xfffffffeda88; PC = 0xaaaaaaab5eec *)
mov [L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94] %v14;

ghost  %v8o8@int32[4], %v9o8@int32[4],%v10o8@int32[4],%v11o8@int32[4],
      %v12o8@int32[4],%v13o8@int32[4],%v14o8@int32[4],%v15o8@int32[4]:
       %v8o8 =  %v8 /\  %v9o8 =  %v9 /\ %v10o8 = %v10 /\ %v11o8 = %v11 /\
      %v12o8 = %v12 /\ %v13o8 = %v13 /\ %v14o8 = %v14 /\ %v15o8 = %v15
   &&  %v8o8 =  %v8 /\  %v9o8 =  %v9 /\ %v10o8 = %v10 /\ %v11o8 = %v11 /\
      %v12o8 = %v12 /\ %v13o8 = %v13 /\ %v14o8 = %v14 /\ %v15o8 = %v15;

(* mls	v28.4s, v1.4s, v20.s[0]                     #! PC = 0xaaaaaaab5ef0 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v1 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* ldr	q9, [x0, #592]                              #! EA = L0xfffffffed958; Value = 0x0000000400000002; PC = 0xaaaaaaab5ef4 *)
mov %v9 [L0xfffffffed958,L0xfffffffed95c,L0xfffffffed960,L0xfffffffed964];
(* mls	v29.4s, v3.4s, v20.s[0]                     #! PC = 0xaaaaaaab5ef8 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* ldr	q11, [x0, #720]                             #! EA = L0xfffffffed9d8; Value = 0x00000004ffffffff; PC = 0xaaaaaaab5efc *)
mov %v11 [L0xfffffffed9d8,L0xfffffffed9dc,L0xfffffffed9e0,L0xfffffffed9e4];
(* mls	v30.4s, v5.4s, v20.s[0]                     #! PC = 0xaaaaaaab5f00 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v5 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* ldr	q13, [x0, #848]                             #! EA = L0xfffffffeda58; Value = 0x0000000400000004; PC = 0xaaaaaaab5f04 *)
mov %v13 [L0xfffffffeda58,L0xfffffffeda5c,L0xfffffffeda60,L0xfffffffeda64];
(* mls	v31.4s, v7.4s, v20.s[0]                     #! PC = 0xaaaaaaab5f08 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v7 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;
(* ldr	q15, [x0, #976]                             #! EA = L0xfffffffedad8; Value = 0x00000004fffffffe; PC = 0xaaaaaaab5f0c *)
mov %v15 [L0xfffffffedad8,L0xfffffffedadc,L0xfffffffedae0,L0xfffffffedae4];

assert eqmod %v28 ( %v1o7*[%v24[1],%v24[1],%v24[1],%v24[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v3o7*[%v24[3],%v24[3],%v24[3],%v24[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 ( %v5o7*[%v25[1],%v25[1],%v25[1],%v25[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 ( %v7o7*[%v25[3],%v25[3],%v25[3],%v25[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed908,L0xfffffffed90c] /\
       [L0xfffffffed908,L0xfffffffed90c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed910,L0xfffffffed914] /\
       [L0xfffffffed910,L0xfffffffed914] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed948,L0xfffffffed94c] /\
       [L0xfffffffed948,L0xfffffffed94c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed950,L0xfffffffed954] /\
       [L0xfffffffed950,L0xfffffffed954] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed988,L0xfffffffed98c] /\
       [L0xfffffffed988,L0xfffffffed98c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed990,L0xfffffffed994] /\
       [L0xfffffffed990,L0xfffffffed994] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9c8,L0xfffffffed9cc] /\
       [L0xfffffffed9c8,L0xfffffffed9cc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9d0,L0xfffffffed9d4] /\
       [L0xfffffffed9d0,L0xfffffffed9d4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda08,L0xfffffffeda0c] /\
       [L0xfffffffeda08,L0xfffffffeda0c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda10,L0xfffffffeda14] /\
       [L0xfffffffeda10,L0xfffffffeda14] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda48,L0xfffffffeda4c] /\
       [L0xfffffffeda48,L0xfffffffeda4c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda50,L0xfffffffeda54] /\
       [L0xfffffffeda50,L0xfffffffeda54] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda88,L0xfffffffeda8c] /\
       [L0xfffffffeda88,L0xfffffffeda8c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda90,L0xfffffffeda94] /\
       [L0xfffffffeda90,L0xfffffffeda94] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedac8,L0xfffffffedacc] /\
       [L0xfffffffedac8,L0xfffffffedacc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedad0,L0xfffffffedad4] /\
       [L0xfffffffedad0,L0xfffffffedad4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [5]]
    && true;
assume eqmod %v28 ( %v1o7*[%v24[1],%v24[1],%v24[1],%v24[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v3o7*[%v24[3],%v24[3],%v24[3],%v24[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 ( %v5o7*[%v25[1],%v25[1],%v25[1],%v25[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 ( %v7o7*[%v25[3],%v25[3],%v25[3],%v25[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed908,L0xfffffffed90c] /\
       [L0xfffffffed908,L0xfffffffed90c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed910,L0xfffffffed914] /\
       [L0xfffffffed910,L0xfffffffed914] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed948,L0xfffffffed94c] /\
       [L0xfffffffed948,L0xfffffffed94c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed950,L0xfffffffed954] /\
       [L0xfffffffed950,L0xfffffffed954] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed988,L0xfffffffed98c] /\
       [L0xfffffffed988,L0xfffffffed98c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed990,L0xfffffffed994] /\
       [L0xfffffffed990,L0xfffffffed994] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9c8,L0xfffffffed9cc] /\
       [L0xfffffffed9c8,L0xfffffffed9cc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9d0,L0xfffffffed9d4] /\
       [L0xfffffffed9d0,L0xfffffffed9d4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda08,L0xfffffffeda0c] /\
       [L0xfffffffeda08,L0xfffffffeda0c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda10,L0xfffffffeda14] /\
       [L0xfffffffeda10,L0xfffffffeda14] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda48,L0xfffffffeda4c] /\
       [L0xfffffffeda48,L0xfffffffeda4c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda50,L0xfffffffeda54] /\
       [L0xfffffffeda50,L0xfffffffeda54] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda88,L0xfffffffeda8c] /\
       [L0xfffffffeda88,L0xfffffffeda8c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda90,L0xfffffffeda94] /\
       [L0xfffffffeda90,L0xfffffffeda94] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedac8,L0xfffffffedacc] /\
       [L0xfffffffedac8,L0xfffffffedacc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedad0,L0xfffffffedad4] /\
       [L0xfffffffedad0,L0xfffffffedad4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed908,L0xfffffffed90c] /\
       [L0xfffffffed908,L0xfffffffed90c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed910,L0xfffffffed914] /\
       [L0xfffffffed910,L0xfffffffed914] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed948,L0xfffffffed94c] /\
       [L0xfffffffed948,L0xfffffffed94c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed950,L0xfffffffed954] /\
       [L0xfffffffed950,L0xfffffffed954] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed988,L0xfffffffed98c] /\
       [L0xfffffffed988,L0xfffffffed98c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed990,L0xfffffffed994] /\
       [L0xfffffffed990,L0xfffffffed994] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9c8,L0xfffffffed9cc] /\
       [L0xfffffffed9c8,L0xfffffffed9cc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9d0,L0xfffffffed9d4] /\
       [L0xfffffffed9d0,L0xfffffffed9d4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda08,L0xfffffffeda0c] /\
       [L0xfffffffeda08,L0xfffffffeda0c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda10,L0xfffffffeda14] /\
       [L0xfffffffeda10,L0xfffffffeda14] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda48,L0xfffffffeda4c] /\
       [L0xfffffffeda48,L0xfffffffeda4c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda50,L0xfffffffeda54] /\
       [L0xfffffffeda50,L0xfffffffeda54] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda88,L0xfffffffeda8c] /\
       [L0xfffffffeda88,L0xfffffffeda8c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda90,L0xfffffffeda94] /\
       [L0xfffffffeda90,L0xfffffffeda94] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedac8,L0xfffffffedacc] /\
       [L0xfffffffedac8,L0xfffffffedacc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedad0,L0xfffffffedad4] /\
       [L0xfffffffedad0,L0xfffffffedad4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 7 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v8o8 =  %v8o7 + %v16 /\  %v9o8 =  %v8o7 - %v16 /\
    %v10o8 = %v10o7 + %v17 /\ %v11o8 = %v10o7 - %v17 /\
    %v12o8 = %v12o7 + %v18 /\ %v13o8 = %v12o7 - %v18 /\
    %v14o8 = %v14o7 + %v19 /\ %v15o8 = %v14o7 - %v19 /\
    eqmod %v28 ( %v1o7*[%v24[1],%v24[1],%v24[1],%v24[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 ( %v3o7*[%v24[3],%v24[3],%v24[3],%v24[3]]) [Q,Q,Q,Q] /\
    eqmod %v30 ( %v5o7*[%v25[1],%v25[1],%v25[1],%v25[1]]) [Q,Q,Q,Q] /\
    eqmod %v31 ( %v7o7*[%v25[3],%v25[3],%v25[3],%v25[3]]) [Q,Q,Q,Q] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed908,L0xfffffffed90c] /\
    [L0xfffffffed908,L0xfffffffed90c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed910,L0xfffffffed914] /\
    [L0xfffffffed910,L0xfffffffed914] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed948,L0xfffffffed94c] /\
    [L0xfffffffed948,L0xfffffffed94c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed950,L0xfffffffed954] /\
    [L0xfffffffed950,L0xfffffffed954] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed988,L0xfffffffed98c] /\
    [L0xfffffffed988,L0xfffffffed98c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed990,L0xfffffffed994] /\
    [L0xfffffffed990,L0xfffffffed994] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9c8,L0xfffffffed9cc] /\
    [L0xfffffffed9c8,L0xfffffffed9cc] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9d0,L0xfffffffed9d4] /\
    [L0xfffffffed9d0,L0xfffffffed9d4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda08,L0xfffffffeda0c] /\
    [L0xfffffffeda08,L0xfffffffeda0c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda10,L0xfffffffeda14] /\
    [L0xfffffffeda10,L0xfffffffeda14] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda48,L0xfffffffeda4c] /\
    [L0xfffffffeda48,L0xfffffffeda4c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda50,L0xfffffffeda54] /\
    [L0xfffffffeda50,L0xfffffffeda54] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda88,L0xfffffffeda8c] /\
    [L0xfffffffeda88,L0xfffffffeda8c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda90,L0xfffffffeda94] /\
    [L0xfffffffeda90,L0xfffffffeda94] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedac8,L0xfffffffedacc] /\
    [L0xfffffffedac8,L0xfffffffedacc] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedad0,L0xfffffffedad4] /\
    [L0xfffffffedad0,L0xfffffffedad4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed908,L0xfffffffed90c] /\
    [L0xfffffffed908,L0xfffffffed90c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed910,L0xfffffffed914] /\
    [L0xfffffffed910,L0xfffffffed914] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed948,L0xfffffffed94c] /\
    [L0xfffffffed948,L0xfffffffed94c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed950,L0xfffffffed954] /\
    [L0xfffffffed950,L0xfffffffed954] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed988,L0xfffffffed98c] /\
    [L0xfffffffed988,L0xfffffffed98c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed990,L0xfffffffed994] /\
    [L0xfffffffed990,L0xfffffffed994] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9c8,L0xfffffffed9cc] /\
    [L0xfffffffed9c8,L0xfffffffed9cc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9d0,L0xfffffffed9d4] /\
    [L0xfffffffed9d0,L0xfffffffed9d4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda08,L0xfffffffeda0c] /\
    [L0xfffffffeda08,L0xfffffffeda0c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda10,L0xfffffffeda14] /\
    [L0xfffffffeda10,L0xfffffffeda14] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda48,L0xfffffffeda4c] /\
    [L0xfffffffeda48,L0xfffffffeda4c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda50,L0xfffffffeda54] /\
    [L0xfffffffeda50,L0xfffffffeda54] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda88,L0xfffffffeda8c] /\
    [L0xfffffffeda88,L0xfffffffeda8c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda90,L0xfffffffeda94] /\
    [L0xfffffffeda90,L0xfffffffeda94] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedac8,L0xfffffffedacc] /\
    [L0xfffffffedac8,L0xfffffffedacc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedad0,L0xfffffffedad4] /\
    [L0xfffffffedad0,L0xfffffffedad4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [cuts [5]];

ghost  %v0o9@int32[4], %v2o9@int32[4], %v4o9@int32[4], %v6o9@int32[4],
       %v9o9@int32[4],%v11o9@int32[4],%v13o9@int32[4],%v15o9@int32[4]:
       %v0o9 =  %v0 /\  %v2o9 =  %v2 /\  %v4o9 =  %v4 /\  %v6o9 =  %v6 /\
       %v9o9 =  %v9 /\ %v11o9 = %v11 /\ %v13o9 = %v13 /\ %v15o9 = %v15
   &&  %v0o9 =  %v0 /\  %v2o9 =  %v2 /\  %v4o9 =  %v4 /\  %v6o9 =  %v6 /\
       %v9o9 =  %v9 /\ %v11o9 = %v11 /\ %v13o9 = %v13 /\ %v15o9 = %v15;

(* mov	x11, #0x3                   	// #3          #! PC = 0xaaaaaaab5f10 *)
mov x11 (0x3)@uint64;
(* mul	v16.4s, v9.4s, v20.s[3]                     #! PC = 0xaaaaaaab5f14 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v16 %v9 %mm; cast [] %v16@int32[4] %v16;
(* sub	v1.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab5f18 *)
sub %v1 %v0 %v28;
(* str	q1, [x0, #64]                               #! EA = L0xfffffffed748; PC = 0xaaaaaaab5f1c *)
mov [L0xfffffffed748,L0xfffffffed74c,L0xfffffffed750,L0xfffffffed754] %v1;
(* mul	v17.4s, v11.4s, v20.s[3]                    #! PC = 0xaaaaaaab5f20 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v17 %v11 %mm; cast [] %v17@int32[4] %v17;
(* sub	v3.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab5f24 *)
sub %v3 %v2 %v29;
(* str	q3, [x0, #192]                              #! EA = L0xfffffffed7c8; PC = 0xaaaaaaab5f28 *)
mov [L0xfffffffed7c8,L0xfffffffed7cc,L0xfffffffed7d0,L0xfffffffed7d4] %v3;
(* mul	v18.4s, v13.4s, v20.s[3]                    #! PC = 0xaaaaaaab5f2c *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v18 %v13 %mm; cast [] %v18@int32[4] %v18;
(* sub	v5.4s, v4.4s, v30.4s                        #! PC = 0xaaaaaaab5f30 *)
sub %v5 %v4 %v30;
(* str	q5, [x0, #320]                              #! EA = L0xfffffffed848; PC = 0xaaaaaaab5f34 *)
mov [L0xfffffffed848,L0xfffffffed84c,L0xfffffffed850,L0xfffffffed854] %v5;
(* mul	v19.4s, v15.4s, v20.s[3]                    #! PC = 0xaaaaaaab5f38 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* sub	v7.4s, v6.4s, v31.4s                        #! PC = 0xaaaaaaab5f3c *)
sub %v7 %v6 %v31;
(* str	q7, [x0, #448]                              #! EA = L0xfffffffed8c8; PC = 0xaaaaaaab5f40 *)
mov [L0xfffffffed8c8,L0xfffffffed8cc,L0xfffffffed8d0,L0xfffffffed8d4] %v7;
(* sqrdmulh	v9.4s, v9.4s, v20.s[2]                 #! PC = 0xaaaaaaab5f44 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v9 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v9 %dc %mm 1;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab5f48 *)
add %v0 %v0 %v28;
(* str	q0, [x0]                                    #! EA = L0xfffffffed708; PC = 0xaaaaaaab5f4c *)
mov [L0xfffffffed708,L0xfffffffed70c,L0xfffffffed710,L0xfffffffed714] %v0;
(* sqrdmulh	v11.4s, v11.4s, v20.s[2]               #! PC = 0xaaaaaaab5f50 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v11 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v11 %dc %mm 1;
(* add	v2.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab5f54 *)
add %v2 %v2 %v29;
(* str	q2, [x0, #128]                              #! EA = L0xfffffffed788; PC = 0xaaaaaaab5f58 *)
mov [L0xfffffffed788,L0xfffffffed78c,L0xfffffffed790,L0xfffffffed794] %v2;
(* sqrdmulh	v13.4s, v13.4s, v20.s[2]               #! PC = 0xaaaaaaab5f5c *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v4.4s, v4.4s, v30.4s                        #! PC = 0xaaaaaaab5f60 *)
add %v4 %v4 %v30;
(* str	q4, [x0, #256]                              #! EA = L0xfffffffed808; PC = 0xaaaaaaab5f64 *)
mov [L0xfffffffed808,L0xfffffffed80c,L0xfffffffed810,L0xfffffffed814] %v4;
(* sqrdmulh	v15.4s, v15.4s, v20.s[2]               #! PC = 0xaaaaaaab5f68 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* add	v6.4s, v6.4s, v31.4s                        #! PC = 0xaaaaaaab5f6c *)
add %v6 %v6 %v31;
(* str	q6, [x0, #384]                              #! EA = L0xfffffffed888; PC = 0xaaaaaaab5f70 *)
mov [L0xfffffffed888,L0xfffffffed88c,L0xfffffffed890,L0xfffffffed894] %v6;

ghost  %v0oa@int32[4], %v1oa@int32[4], %v2oa@int32[4], %v3oa@int32[4],
       %v4oa@int32[4], %v5oa@int32[4], %v6oa@int32[4], %v7oa@int32[4]:
       %v0oa =  %v0 /\  %v1oa =  %v1 /\  %v2oa =  %v2 /\  %v3oa =  %v3 /\
       %v4oa =  %v4 /\  %v5oa =  %v5 /\  %v6oa =  %v6 /\  %v7oa =  %v7
   &&  %v0oa =  %v0 /\  %v1oa =  %v1 /\  %v2oa =  %v2 /\  %v3oa =  %v3 /\
       %v4oa =  %v4 /\  %v5oa =  %v5 /\  %v6oa =  %v6 /\  %v7oa =  %v7;

(* mls	v16.4s, v9.4s, v20.s[0]                     #! PC = 0xaaaaaaab5f74 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v9 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* ldr	q1, [x0, #80]                               #! EA = L0xfffffffed758; Value = 0x00000003ffffffff; PC = 0xaaaaaaab5f78 *)
mov %v1 [L0xfffffffed758,L0xfffffffed75c,L0xfffffffed760,L0xfffffffed764];
(* mls	v17.4s, v11.4s, v20.s[0]                    #! PC = 0xaaaaaaab5f7c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v11 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* ldr	q3, [x0, #208]                              #! EA = L0xfffffffed7d8; Value = 0x00000001fffffffe; PC = 0xaaaaaaab5f80 *)
mov %v3 [L0xfffffffed7d8,L0xfffffffed7dc,L0xfffffffed7e0,L0xfffffffed7e4];
(* mls	v18.4s, v13.4s, v20.s[0]                    #! PC = 0xaaaaaaab5f84 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* ldr	q5, [x0, #336]                              #! EA = L0xfffffffed858; Value = 0xfffffffffffffffc; PC = 0xaaaaaaab5f88 *)
mov %v5 [L0xfffffffed858,L0xfffffffed85c,L0xfffffffed860,L0xfffffffed864];
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab5f8c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;
(* ldr	q7, [x0, #464]                              #! EA = L0xfffffffed8d8; Value = 0x00000004fffffffc; PC = 0xaaaaaaab5f90 *)
mov %v7 [L0xfffffffed8d8,L0xfffffffed8dc,L0xfffffffed8e0,L0xfffffffed8e4];
(* ldr	q8, [x0, #528]                              #! EA = L0xfffffffed918; Value = 0x0000000300000004; PC = 0xaaaaaaab5f94 *)
mov %v8 [L0xfffffffed918,L0xfffffffed91c,L0xfffffffed920,L0xfffffffed924];

assert eqmod %v16 ( %v9o9*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o9*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o9*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o9*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed708,L0xfffffffed70c] /\
       [L0xfffffffed708,L0xfffffffed70c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed710,L0xfffffffed714] /\
       [L0xfffffffed710,L0xfffffffed714] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed748,L0xfffffffed74c] /\
       [L0xfffffffed748,L0xfffffffed74c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed750,L0xfffffffed754] /\
       [L0xfffffffed750,L0xfffffffed754] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed788,L0xfffffffed78c] /\
       [L0xfffffffed788,L0xfffffffed78c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed790,L0xfffffffed794] /\
       [L0xfffffffed790,L0xfffffffed794] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7c8,L0xfffffffed7cc] /\
       [L0xfffffffed7c8,L0xfffffffed7cc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7d0,L0xfffffffed7d4] /\
       [L0xfffffffed7d0,L0xfffffffed7d4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed808,L0xfffffffed80c] /\
       [L0xfffffffed808,L0xfffffffed80c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed810,L0xfffffffed814] /\
       [L0xfffffffed810,L0xfffffffed814] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed848,L0xfffffffed84c] /\
       [L0xfffffffed848,L0xfffffffed84c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed850,L0xfffffffed854] /\
       [L0xfffffffed850,L0xfffffffed854] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed888,L0xfffffffed88c] /\
       [L0xfffffffed888,L0xfffffffed88c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed890,L0xfffffffed894] /\
       [L0xfffffffed890,L0xfffffffed894] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8c8,L0xfffffffed8cc] /\
       [L0xfffffffed8c8,L0xfffffffed8cc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8d0,L0xfffffffed8d4] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [6]]
    && true;
assume eqmod %v16 ( %v9o9*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o9*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o9*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o9*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed708,L0xfffffffed70c] /\
       [L0xfffffffed708,L0xfffffffed70c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed710,L0xfffffffed714] /\
       [L0xfffffffed710,L0xfffffffed714] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed748,L0xfffffffed74c] /\
       [L0xfffffffed748,L0xfffffffed74c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed750,L0xfffffffed754] /\
       [L0xfffffffed750,L0xfffffffed754] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed788,L0xfffffffed78c] /\
       [L0xfffffffed788,L0xfffffffed78c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed790,L0xfffffffed794] /\
       [L0xfffffffed790,L0xfffffffed794] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7c8,L0xfffffffed7cc] /\
       [L0xfffffffed7c8,L0xfffffffed7cc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7d0,L0xfffffffed7d4] /\
       [L0xfffffffed7d0,L0xfffffffed7d4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed808,L0xfffffffed80c] /\
       [L0xfffffffed808,L0xfffffffed80c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed810,L0xfffffffed814] /\
       [L0xfffffffed810,L0xfffffffed814] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed848,L0xfffffffed84c] /\
       [L0xfffffffed848,L0xfffffffed84c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed850,L0xfffffffed854] /\
       [L0xfffffffed850,L0xfffffffed854] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed888,L0xfffffffed88c] /\
       [L0xfffffffed888,L0xfffffffed88c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed890,L0xfffffffed894] /\
       [L0xfffffffed890,L0xfffffffed894] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8c8,L0xfffffffed8cc] /\
       [L0xfffffffed8c8,L0xfffffffed8cc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8d0,L0xfffffffed8d4] /\
       [L0xfffffffed8d0,L0xfffffffed8d4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
   &&  [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed708,L0xfffffffed70c] /\
       [L0xfffffffed708,L0xfffffffed70c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed710,L0xfffffffed714] /\
       [L0xfffffffed710,L0xfffffffed714] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed748,L0xfffffffed74c] /\
       [L0xfffffffed748,L0xfffffffed74c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed750,L0xfffffffed754] /\
       [L0xfffffffed750,L0xfffffffed754] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed788,L0xfffffffed78c] /\
       [L0xfffffffed788,L0xfffffffed78c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed790,L0xfffffffed794] /\
       [L0xfffffffed790,L0xfffffffed794] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7c8,L0xfffffffed7cc] /\
       [L0xfffffffed7c8,L0xfffffffed7cc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7d0,L0xfffffffed7d4] /\
       [L0xfffffffed7d0,L0xfffffffed7d4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed808,L0xfffffffed80c] /\
       [L0xfffffffed808,L0xfffffffed80c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed810,L0xfffffffed814] /\
       [L0xfffffffed810,L0xfffffffed814] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed848,L0xfffffffed84c] /\
       [L0xfffffffed848,L0xfffffffed84c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed850,L0xfffffffed854] /\
       [L0xfffffffed850,L0xfffffffed854] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed888,L0xfffffffed88c] /\
       [L0xfffffffed888,L0xfffffffed88c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed890,L0xfffffffed894] /\
       [L0xfffffffed890,L0xfffffffed894] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8c8,L0xfffffffed8cc] /\
       [L0xfffffffed8c8,L0xfffffffed8cc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8d0,L0xfffffffed8d4] /\
       [L0xfffffffed8d0,L0xfffffffed8d4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 8 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0oa =  %v0o9 + %v28 /\  %v1oa =  %v0o9 - %v28 /\
     %v2oa =  %v2o9 + %v29 /\  %v3oa =  %v2o9 - %v29 /\
     %v4oa =  %v4o9 + %v30 /\  %v5oa =  %v4o9 - %v30 /\
     %v6oa =  %v6o9 + %v31 /\  %v7oa =  %v6o9 - %v31 /\
    eqmod %v16 ( %v9o9*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v11o9*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v13o9*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o9*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed708,L0xfffffffed70c] /\
    [L0xfffffffed708,L0xfffffffed70c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed710,L0xfffffffed714] /\
    [L0xfffffffed710,L0xfffffffed714] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed748,L0xfffffffed74c] /\
    [L0xfffffffed748,L0xfffffffed74c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed750,L0xfffffffed754] /\
    [L0xfffffffed750,L0xfffffffed754] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed788,L0xfffffffed78c] /\
    [L0xfffffffed788,L0xfffffffed78c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed790,L0xfffffffed794] /\
    [L0xfffffffed790,L0xfffffffed794] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7c8,L0xfffffffed7cc] /\
    [L0xfffffffed7c8,L0xfffffffed7cc] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7d0,L0xfffffffed7d4] /\
    [L0xfffffffed7d0,L0xfffffffed7d4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed808,L0xfffffffed80c] /\
    [L0xfffffffed808,L0xfffffffed80c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed810,L0xfffffffed814] /\
    [L0xfffffffed810,L0xfffffffed814] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed848,L0xfffffffed84c] /\
    [L0xfffffffed848,L0xfffffffed84c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed850,L0xfffffffed854] /\
    [L0xfffffffed850,L0xfffffffed854] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed888,L0xfffffffed88c] /\
    [L0xfffffffed888,L0xfffffffed88c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed890,L0xfffffffed894] /\
    [L0xfffffffed890,L0xfffffffed894] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8c8,L0xfffffffed8cc] /\
    [L0xfffffffed8c8,L0xfffffffed8cc] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8d0,L0xfffffffed8d4] /\
    [L0xfffffffed8d0,L0xfffffffed8d4] < [Q*4+Q2,Q*4+Q2] /\
    [L0xfffffffed8d0,L0xfffffffed8d4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed708,L0xfffffffed70c] /\
    [L0xfffffffed708,L0xfffffffed70c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed710,L0xfffffffed714] /\
    [L0xfffffffed710,L0xfffffffed714] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed748,L0xfffffffed74c] /\
    [L0xfffffffed748,L0xfffffffed74c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed750,L0xfffffffed754] /\
    [L0xfffffffed750,L0xfffffffed754] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed788,L0xfffffffed78c] /\
    [L0xfffffffed788,L0xfffffffed78c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed790,L0xfffffffed794] /\
    [L0xfffffffed790,L0xfffffffed794] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7c8,L0xfffffffed7cc] /\
    [L0xfffffffed7c8,L0xfffffffed7cc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7d0,L0xfffffffed7d4] /\
    [L0xfffffffed7d0,L0xfffffffed7d4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed808,L0xfffffffed80c] /\
    [L0xfffffffed808,L0xfffffffed80c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed810,L0xfffffffed814] /\
    [L0xfffffffed810,L0xfffffffed814] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed848,L0xfffffffed84c] /\
    [L0xfffffffed848,L0xfffffffed84c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed850,L0xfffffffed854] /\
    [L0xfffffffed850,L0xfffffffed854] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed888,L0xfffffffed88c] /\
    [L0xfffffffed888,L0xfffffffed88c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed890,L0xfffffffed894] /\
    [L0xfffffffed890,L0xfffffffed894] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8c8,L0xfffffffed8cc] /\
    [L0xfffffffed8c8,L0xfffffffed8cc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8d0,L0xfffffffed8d4] /\
    [L0xfffffffed8d0,L0xfffffffed8d4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [cuts [6]];

(* sub	v9.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab5f98 *)
sub %v9 %v1 %v16;
(* mul	v28.4s, v8.4s, v20.s[3]                     #! PC = 0xaaaaaaab5f9c *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v28 %v8 %mm; cast [] %v28@int32[4] %v28;
(* ldr	q10, [x0, #656]                             #! EA = L0xfffffffed998; Value = 0xfffffffe00000004; PC = 0xaaaaaaab5fa0 *)
mov %v10 [L0xfffffffed998,L0xfffffffed99c,L0xfffffffed9a0,L0xfffffffed9a4];
(* sub	v11.4s, v3.4s, v17.4s                       #! PC = 0xaaaaaaab5fa4 *)
sub %v11 %v3 %v17;
(* mul	v29.4s, v10.4s, v20.s[3]                    #! PC = 0xaaaaaaab5fa8 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v29 %v10 %mm; cast [] %v29@int32[4] %v29;
(* ldr	q12, [x0, #784]                             #! EA = L0xfffffffeda18; Value = 0xfffffffcfffffffe; PC = 0xaaaaaaab5fac *)
mov %v12 [L0xfffffffeda18,L0xfffffffeda1c,L0xfffffffeda20,L0xfffffffeda24];
(* sub	v13.4s, v5.4s, v18.4s                       #! PC = 0xaaaaaaab5fb0 *)
sub %v13 %v5 %v18;
(* mul	v30.4s, v12.4s, v20.s[3]                    #! PC = 0xaaaaaaab5fb4 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v30 %v12 %mm; cast [] %v30@int32[4] %v30;
(* ldr	q14, [x0, #912]                             #! EA = L0xfffffffeda98; Value = 0x00000001ffffffff; PC = 0xaaaaaaab5fb8 *)
mov %v14 [L0xfffffffeda98,L0xfffffffeda9c,L0xfffffffedaa0,L0xfffffffedaa4];
(* sub	v15.4s, v7.4s, v19.4s                       #! PC = 0xaaaaaaab5fbc *)
sub %v15 %v7 %v19;
(* mul	v31.4s, v14.4s, v20.s[3]                    #! PC = 0xaaaaaaab5fc0 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v31 %v14 %mm; cast [] %v31@int32[4] %v31;

ghost  %v1ob@int32[4], %v3ob@int32[4], %v5ob@int32[4], %v7ob@int32[4],
       %v8ob@int32[4],%v10ob@int32[4],%v12ob@int32[4],%v14ob@int32[4]:
       %v1ob =  %v1 /\  %v3ob =  %v3 /\  %v5ob =  %v5 /\  %v7ob =  %v7 /\
       %v8ob =  %v8 /\ %v10ob = %v10 /\ %v12ob = %v12 /\ %v14ob = %v14
   &&  %v1ob =  %v1 /\  %v3ob =  %v3 /\  %v5ob =  %v5 /\  %v7ob =  %v7 /\
       %v8ob =  %v8 /\ %v10ob = %v10 /\ %v12ob = %v12 /\ %v14ob = %v14;
       
(* ldr	q0, [x0, #16]                               #! EA = L0xfffffffed718; Value = 0x00000000fffffffc; PC = 0xaaaaaaab5fc4 *)
mov %v0 [L0xfffffffed718,L0xfffffffed71c,L0xfffffffed720,L0xfffffffed724];
(* add	v1.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab5fc8 *)
add %v1 %v1 %v16;
(* sqrdmulh	v8.4s, v8.4s, v20.s[2]                 #! PC = 0xaaaaaaab5fcc *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v8 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v8 %dc %mm 1;
(* ldr	q2, [x0, #144]                              #! EA = L0xfffffffed798; Value = 0x00000000fffffffc; PC = 0xaaaaaaab5fd0 *)
mov %v2 [L0xfffffffed798,L0xfffffffed79c,L0xfffffffed7a0,L0xfffffffed7a4];
(* add	v3.4s, v3.4s, v17.4s                        #! PC = 0xaaaaaaab5fd4 *)
add %v3 %v3 %v17;
(* sqrdmulh	v10.4s, v10.4s, v20.s[2]               #! PC = 0xaaaaaaab5fd8 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v10 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v10 %dc %mm 1;
(* ldr	q4, [x0, #272]                              #! EA = L0xfffffffed818; Value = 0x00000001ffffffff; PC = 0xaaaaaaab5fdc *)
mov %v4 [L0xfffffffed818,L0xfffffffed81c,L0xfffffffed820,L0xfffffffed824];
(* add	v5.4s, v5.4s, v18.4s                        #! PC = 0xaaaaaaab5fe0 *)
add %v5 %v5 %v18;
(* sqrdmulh	v12.4s, v12.4s, v20.s[2]               #! PC = 0xaaaaaaab5fe4 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v12 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v12 %dc %mm 1;
(* ldr	q6, [x0, #400]                              #! EA = L0xfffffffed898; Value = 0x00000002fffffffd; PC = 0xaaaaaaab5fe8 *)
mov %v6 [L0xfffffffed898,L0xfffffffed89c,L0xfffffffed8a0,L0xfffffffed8a4];
(* add	v7.4s, v7.4s, v19.4s                        #! PC = 0xaaaaaaab5fec *)
add %v7 %v7 %v19;
(* sqrdmulh	v14.4s, v14.4s, v20.s[2]               #! PC = 0xaaaaaaab5ff0 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* mls	v28.4s, v8.4s, v20.s[0]                     #! PC = 0xaaaaaaab5ff4 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v8 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v10.4s, v20.s[0]                    #! PC = 0xaaaaaaab5ff8 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v10 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* mls	v30.4s, v12.4s, v20.s[0]                    #! PC = 0xaaaaaaab5ffc *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v12 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* mls	v31.4s, v14.4s, v20.s[0]                    #! PC = 0xaaaaaaab6000 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;

assert eqmod %v28 ( %v8ob*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v10ob*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12ob*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14ob*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v1 /\  %v1 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v3 /\  %v3 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v5 /\  %v5 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v7 /\  %v7 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v9 /\  %v9 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v11 /\ %v11 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v13 /\ %v13 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v15 /\ %v15 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, precondition]
    && true;
assume eqmod %v28 ( %v8ob*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v10ob*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12ob*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14ob*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v1 /\  %v1 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v3 /\  %v3 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v5 /\  %v5 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v7 /\  %v7 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v9 /\  %v9 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v11 /\ %v11 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v13 /\ %v13 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v15 /\ %v15 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v1 /\
        %v1 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v3 /\
        %v3 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v5 /\
        %v5 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v7 /\
        %v7 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v9 /\
        %v9 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v11 /\
       %v11 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v13 /\
       %v13 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v15 /\
       %v15 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 9 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v1 =  %v1ob + %v16 /\  %v9 =  %v1ob - %v16 /\
     %v3 =  %v3ob + %v17 /\ %v11 =  %v3ob - %v17 /\
     %v5 =  %v5ob + %v18 /\ %v13 =  %v5ob - %v18 /\
     %v7 =  %v7ob + %v19 /\ %v15 =  %v7ob - %v19 /\
    eqmod %v28 ( %v8ob*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v29 (%v10ob*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v30 (%v12ob*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v31 (%v14ob*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v1 /\  %v1 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v3 /\  %v3 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v5 /\  %v5 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v7 /\  %v7 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v9 /\  %v9 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v11 /\ %v11 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v13 /\ %v13 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v15 /\ %v15 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v1 /\
     %v1 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v3 /\
     %v3 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v5 /\
     %v5 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v7 /\
     %v7 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v9 /\
     %v9 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v11 /\
    %v11 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v13 /\
    %v13 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v15 /\
    %v15 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [precondition];

ghost  %v0oc@int32[4], %v2oc@int32[4], %v4oc@int32[4], %v6oc@int32[4],
       %v5oc@int32[4], %v7oc@int32[4],%v13oc@int32[4],%v15oc@int32[4]:
       %v0oc =  %v0 /\  %v2oc =  %v2 /\  %v4oc =  %v4 /\  %v6oc =  %v6 /\
       %v5oc =  %v5 /\  %v7oc =  %v7 /\ %v13oc = %v13 /\ %v15oc = %v15
   &&  %v0oc =  %v0 /\  %v2oc =  %v2 /\  %v4oc =  %v4 /\  %v6oc =  %v6 /\
       %v5oc =  %v5 /\  %v7oc =  %v7 /\ %v13oc = %v13 /\ %v15oc = %v15;

(* add	x0, x0, #0x10                               #! PC = 0xaaaaaaab6004 *)
adds dc x0 x0 (0x10)@uint64;
(* sub	v8.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6008 *)
sub %v8 %v0 %v28;
(* mul	v16.4s, v5.4s, v21.s[1]                     #! PC = 0xaaaaaaab600c *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v16 %v5 %mm; cast [] %v16@int32[4] %v16;
(* sub	v10.4s, v2.4s, v29.4s                       #! PC = 0xaaaaaaab6010 *)
sub %v10 %v2 %v29;
(* mul	v17.4s, v7.4s, v21.s[1]                     #! PC = 0xaaaaaaab6014 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v17 %v7 %mm; cast [] %v17@int32[4] %v17;
(* sub	v12.4s, v4.4s, v30.4s                       #! PC = 0xaaaaaaab6018 *)
sub %v12 %v4 %v30;
(* mul	v18.4s, v13.4s, v21.s[3]                    #! PC = 0xaaaaaaab601c *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v18 %v13 %mm; cast [] %v18@int32[4] %v18;
(* sub	v14.4s, v6.4s, v31.4s                       #! PC = 0xaaaaaaab6020 *)
sub %v14 %v6 %v31;
(* mul	v19.4s, v15.4s, v21.s[3]                    #! PC = 0xaaaaaaab6024 *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6028 *)
add %v0 %v0 %v28;
(* sqrdmulh	v5.4s, v5.4s, v21.s[0]                 #! PC = 0xaaaaaaab602c *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v5 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v5 %dc %mm 1;
(* add	v2.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab6030 *)
add %v2 %v2 %v29;
(* sqrdmulh	v7.4s, v7.4s, v21.s[0]                 #! PC = 0xaaaaaaab6034 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v7 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v7 %dc %mm 1;
(* add	v4.4s, v4.4s, v30.4s                        #! PC = 0xaaaaaaab6038 *)
add %v4 %v4 %v30;
(* sqrdmulh	v13.4s, v13.4s, v21.s[2]               #! PC = 0xaaaaaaab603c *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v6.4s, v6.4s, v31.4s                        #! PC = 0xaaaaaaab6040 *)
add %v6 %v6 %v31;
(* sqrdmulh	v15.4s, v15.4s, v21.s[2]               #! PC = 0xaaaaaaab6044 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v5.4s, v20.s[0]                     #! PC = 0xaaaaaaab6048 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v5 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v7.4s, v20.s[0]                     #! PC = 0xaaaaaaab604c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v7 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v13.4s, v20.s[0]                    #! PC = 0xaaaaaaab6050 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab6054 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;

assert eqmod %v16 ( %v5oc*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7oc*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13oc*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15oc*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v0 /\  %v0 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v2 /\  %v2 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v4 /\  %v4 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v6 /\  %v6 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v8 /\  %v8 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v10 /\ %v10 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v12 /\ %v12 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v14 /\ %v14 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, precondition]
    && true;
assume eqmod %v16 ( %v5oc*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7oc*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13oc*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15oc*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v0 /\  %v0 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v2 /\  %v2 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v4 /\  %v4 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v6 /\  %v6 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v8 /\  %v8 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v10 /\ %v10 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v12 /\ %v12 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v14 /\ %v14 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
    && [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v0 /\
        %v0 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v2 /\
        %v2 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v4 /\
        %v4 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v6 /\
        %v6 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v8 /\
        %v8 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v10 /\
       %v10 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v12 /\
       %v12 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v14 /\
       %v14 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 10 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0oc + %v28 /\  %v8 =  %v0oc - %v28 /\
     %v2 =  %v2oc + %v29 /\ %v10 =  %v2oc - %v29 /\
     %v4 =  %v4oc + %v30 /\ %v12 =  %v4oc - %v30 /\
     %v6 =  %v6oc + %v31 /\ %v14 =  %v6oc - %v31 /\
    eqmod %v16 ( %v5oc*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 ( %v7oc*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v13oc*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15oc*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v0 /\  %v0 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v2 /\  %v2 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v4 /\  %v4 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v6 /\  %v6 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v8 /\  %v8 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v10 /\ %v10 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v12 /\ %v12 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v14 /\ %v14 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v0 /\
     %v0 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v2 /\
     %v2 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v4 /\
     %v4 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v6 /\
     %v6 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v8 /\
     %v8 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v10 /\
    %v10 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v12 /\
    %v12 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v14 /\
    %v14 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [precondition];

ghost  %v1od@int32[4], %v3od@int32[4], %v9od@int32[4],%v11od@int32[4],
       %v4od@int32[4], %v6od@int32[4],%v12od@int32[4],%v14od@int32[4]:
       %v1od =  %v1 /\  %v3od =  %v3 /\  %v9od =  %v9 /\ %v11od = %v11 /\
       %v4od =  %v4 /\  %v6od =  %v6 /\ %v12od = %v12 /\ %v14od = %v14
   &&  %v1od =  %v1 /\  %v3od =  %v3 /\  %v9od =  %v9 /\ %v11od = %v11 /\
       %v4od =  %v4 /\  %v6od =  %v6 /\ %v12od = %v12 /\ %v14od = %v14;

(* sub	v5.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab6058 *)
sub %v5 %v1 %v16;
(* mul	v28.4s, v4.4s, v21.s[1]                     #! PC = 0xaaaaaaab605c *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v28 %v4 %mm; cast [] %v28@int32[4] %v28;
(* sub	v7.4s, v3.4s, v17.4s                        #! PC = 0xaaaaaaab6060 *)
sub %v7 %v3 %v17;
(* mul	v29.4s, v6.4s, v21.s[1]                     #! PC = 0xaaaaaaab6064 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v29 %v6 %mm; cast [] %v29@int32[4] %v29;
(* sub	v13.4s, v9.4s, v18.4s                       #! PC = 0xaaaaaaab6068 *)
sub %v13 %v9 %v18;
(* mul	v30.4s, v12.4s, v21.s[3]                    #! PC = 0xaaaaaaab606c *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v30 %v12 %mm; cast [] %v30@int32[4] %v30;
(* sub	v15.4s, v11.4s, v19.4s                      #! PC = 0xaaaaaaab6070 *)
sub %v15 %v11 %v19;
(* mul	v31.4s, v14.4s, v21.s[3]                    #! PC = 0xaaaaaaab6074 *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v31 %v14 %mm; cast [] %v31@int32[4] %v31;
(* add	v1.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab6078 *)
add %v1 %v1 %v16;
(* sqrdmulh	v4.4s, v4.4s, v21.s[0]                 #! PC = 0xaaaaaaab607c *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v4 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v4 %dc %mm 1;
(* add	v3.4s, v3.4s, v17.4s                        #! PC = 0xaaaaaaab6080 *)
add %v3 %v3 %v17;
(* sqrdmulh	v6.4s, v6.4s, v21.s[0]                 #! PC = 0xaaaaaaab6084 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v6 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v6 %dc %mm 1;
(* add	v9.4s, v9.4s, v18.4s                        #! PC = 0xaaaaaaab6088 *)
add %v9 %v9 %v18;
(* sqrdmulh	v12.4s, v12.4s, v21.s[2]               #! PC = 0xaaaaaaab608c *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v12 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v12 %dc %mm 1;
(* add	v11.4s, v11.4s, v19.4s                      #! PC = 0xaaaaaaab6090 *)
add %v11 %v11 %v19;
(* sqrdmulh	v14.4s, v14.4s, v21.s[2]               #! PC = 0xaaaaaaab6094 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* mls	v28.4s, v4.4s, v20.s[0]                     #! PC = 0xaaaaaaab6098 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v4 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v6.4s, v20.s[0]                     #! PC = 0xaaaaaaab609c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v6 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* mls	v30.4s, v12.4s, v20.s[0]                    #! PC = 0xaaaaaaab60a0 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v12 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* mls	v31.4s, v14.4s, v20.s[0]                    #! PC = 0xaaaaaaab60a4 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;

assert eqmod %v28 ( %v4od*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6od*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12od*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14od*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v1 /\
        %v1 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v3 /\
        %v3 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v5 /\
        %v5 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v7 /\
        %v7 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v9 /\
        %v9 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v11 /\
       %v11 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v13 /\
       %v13 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v15 /\
       %v15 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [9]]
    && true;
assume eqmod %v28 ( %v4od*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6od*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12od*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14od*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v1 /\
        %v1 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v3 /\
        %v3 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v5 /\
        %v5 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v7 /\
        %v7 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v9 /\
        %v9 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v11 /\
       %v11 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v13 /\
       %v13 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v15 /\
       %v15 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v1 /\
        %v1 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v3 /\
        %v3 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v5 /\
        %v5 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v7 /\
        %v7 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v9 /\
        %v9 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v11 /\
       %v11 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v13 /\
       %v13 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v15 /\
       %v15 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 11 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v1 =  %v1od + %v16 /\  %v5 =  %v1od - %v16 /\  
     %v3 =  %v3od + %v17 /\  %v7 =  %v3od - %v17 /\  
     %v9 =  %v9od + %v18 /\ %v13 =  %v9od - %v18 /\  
    %v11 = %v11od + %v19 /\ %v15 = %v11od - %v19 /\  
    eqmod %v28 ( %v4od*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 ( %v6od*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v30 (%v12od*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    eqmod %v31 (%v14od*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v1 /\
     %v1 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v3 /\
     %v3 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v5 /\
     %v5 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v7 /\
     %v7 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v9 /\
     %v9 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v11 /\
    %v11 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v13 /\
    %v13 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v15 /\
    %v15 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v1 /\
     %v1 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v3 /\
     %v3 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v5 /\
     %v5 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v7 /\
     %v7 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v9 /\
     %v9 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v11 /\
    %v11 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v13 /\
    %v13 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v15 /\
    %v15 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [cuts [9]];

ghost  %v0oe@int32[4], %v2oe@int32[4], %v8oe@int32[4],%v10oe@int32[4],
       %v3oe@int32[4], %v7oe@int32[4],%v11oe@int32[4],%v15oe@int32[4]:
       %v0oe =  %v0 /\  %v2oe =  %v2 /\  %v8oe =  %v8 /\ %v10oe = %v10 /\
       %v3oe =  %v3 /\  %v7oe =  %v7 /\ %v11oe = %v11 /\ %v15oe = %v15
   &&  %v0oe =  %v0 /\  %v2oe =  %v2 /\  %v8oe =  %v8 /\ %v10oe = %v10 /\
       %v3oe =  %v3 /\  %v7oe =  %v7 /\ %v11oe = %v11 /\ %v15oe = %v15;

(* sub	v4.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab60a8 *)
sub %v4 %v0 %v28;
(* mul	v16.4s, v3.4s, v22.s[1]                     #! PC = 0xaaaaaaab60ac *)
mov [_, m, _, _] %v22; mov %mm [m, m, m, m];
mull %dc %v16 %v3 %mm; cast [] %v16@int32[4] %v16;
(* sub	v6.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab60b0 *)
sub %v6 %v2 %v29;
(* mul	v17.4s, v7.4s, v22.s[3]                     #! PC = 0xaaaaaaab60b4 *)
mov [_, _, _, m] %v22; mov %mm [m, m, m, m];
mull %dc %v17 %v7 %mm; cast [] %v17@int32[4] %v17;
(* sub	v12.4s, v8.4s, v30.4s                       #! PC = 0xaaaaaaab60b8 *)
sub %v12 %v8 %v30;
(* mul	v18.4s, v11.4s, v23.s[1]                    #! PC = 0xaaaaaaab60bc *)
mov [_, m, _, _] %v23; mov %mm [m, m, m, m];
mull %dc %v18 %v11 %mm; cast [] %v18@int32[4] %v18;
(* sub	v14.4s, v10.4s, v31.4s                      #! PC = 0xaaaaaaab60c0 *)
sub %v14 %v10 %v31;
(* mul	v19.4s, v15.4s, v23.s[3]                    #! PC = 0xaaaaaaab60c4 *)
mov [_, _, _, m] %v23; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab60c8 *)
add %v0 %v0 %v28;
(* sqrdmulh	v3.4s, v3.4s, v22.s[0]                 #! PC = 0xaaaaaaab60cc *)
mov [m, _, _, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* add	v2.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab60d0 *)
add %v2 %v2 %v29;
(* sqrdmulh	v7.4s, v7.4s, v22.s[2]                 #! PC = 0xaaaaaaab60d4 *)
mov [_, _, m, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v7 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v7 %dc %mm 1;
(* add	v8.4s, v8.4s, v30.4s                        #! PC = 0xaaaaaaab60d8 *)
add %v8 %v8 %v30;
(* sqrdmulh	v11.4s, v11.4s, v23.s[0]               #! PC = 0xaaaaaaab60dc *)
mov [m, _, _, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v11 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v11 %dc %mm 1;
(* add	v10.4s, v10.4s, v31.4s                      #! PC = 0xaaaaaaab60e0 *)
add %v10 %v10 %v31;
(* sqrdmulh	v15.4s, v15.4s, v23.s[2]               #! PC = 0xaaaaaaab60e4 *)
mov [_, _, m, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v3.4s, v20.s[0]                     #! PC = 0xaaaaaaab60e8 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v7.4s, v20.s[0]                     #! PC = 0xaaaaaaab60ec *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v7 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v11.4s, v20.s[0]                    #! PC = 0xaaaaaaab60f0 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v11 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab60f4 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;

assert eqmod %v16 ( %v3oe*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7oe*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v11oe*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15oe*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v0 /\
        %v0 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v2 /\
        %v2 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v4 /\
        %v4 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v6 /\
        %v6 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v8 /\
        %v8 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v10 /\
       %v10 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v12 /\
       %v12 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v14 /\
       %v14 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [10]]
    && true;
assume eqmod %v16 ( %v3oe*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7oe*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v11oe*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15oe*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v0 /\
        %v0 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v2 /\
        %v2 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v4 /\
        %v4 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v6 /\
        %v6 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v8 /\
        %v8 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v10 /\
       %v10 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v12 /\
       %v12 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v14 /\
       %v14 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
   &&  [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v0 /\
        %v0 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v2 /\
        %v2 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v4 /\
        %v4 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v6 /\
        %v6 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v8 /\
        %v8 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v10 /\
       %v10 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v12 /\
       %v12 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v14 /\
       %v14 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 12 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0oe + %v28 /\  %v4 =  %v0oe - %v28 /\
     %v2 =  %v2oe + %v29 /\  %v6 =  %v2oe - %v29 /\
     %v8 =  %v8oe + %v30 /\ %v12 =  %v8oe - %v30 /\
    %v10 = %v10oe + %v31 /\ %v14 = %v10oe - %v31 /\
    eqmod %v16 ( %v3oe*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 ( %v7oe*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v11oe*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15oe*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v0 /\
     %v0 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v2 /\
     %v2 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v4 /\
     %v4 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v6 /\
     %v6 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v8 /\
     %v8 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v10 /\
    %v10 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v12 /\
    %v12 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v14 /\
    %v14 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v0 /\
     %v0 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v2 /\
     %v2 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v4 /\
     %v4 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v6 /\
     %v6 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v8 /\
     %v8 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v10 /\
    %v10 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v12 /\
    %v12 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v14 /\
    %v14 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [cuts [10]];

ghost  %v1of@int32[4], %v5of@int32[4], %v9of@int32[4],%v13of@int32[4],
       %v2of@int32[4], %v6of@int32[4],%v10of@int32[4],%v14of@int32[4]:
       %v1of =  %v1 /\  %v5of =  %v5 /\  %v9of =  %v9 /\ %v13of = %v13 /\
       %v2of =  %v2 /\  %v6of =  %v6 /\ %v10of = %v10 /\ %v14of = %v14
   &&  %v1of =  %v1 /\  %v5of =  %v5 /\  %v9of =  %v9 /\ %v13of = %v13 /\
       %v2of =  %v2 /\  %v6of =  %v6 /\ %v10of = %v10 /\ %v14of = %v14;

(* sub	v3.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab60f8 *)
sub %v3 %v1 %v16;
(* mul	v28.4s, v2.4s, v22.s[1]                     #! PC = 0xaaaaaaab60fc *)
mov [_, m, _, _] %v22; mov %mm [m, m, m, m];
mull %dc %v28 %v2 %mm; cast [] %v28@int32[4] %v28;
(* sub	v7.4s, v5.4s, v17.4s                        #! PC = 0xaaaaaaab6100 *)
sub %v7 %v5 %v17;
(* mul	v29.4s, v6.4s, v22.s[3]                     #! PC = 0xaaaaaaab6104 *)
mov [_, _, _, m] %v22; mov %mm [m, m, m, m];
mull %dc %v29 %v6 %mm; cast [] %v29@int32[4] %v29;
(* sub	v11.4s, v9.4s, v18.4s                       #! PC = 0xaaaaaaab6108 *)
sub %v11 %v9 %v18;
(* mul	v30.4s, v10.4s, v23.s[1]                    #! PC = 0xaaaaaaab610c *)
mov [_, m, _, _] %v23; mov %mm [m, m, m, m];
mull %dc %v30 %v10 %mm; cast [] %v30@int32[4] %v30;
(* sub	v15.4s, v13.4s, v19.4s                      #! PC = 0xaaaaaaab6110 *)
sub %v15 %v13 %v19;
(* mul	v31.4s, v14.4s, v23.s[3]                    #! PC = 0xaaaaaaab6114 *)
mov [_, _, _, m] %v23; mov %mm [m, m, m, m];
mull %dc %v31 %v14 %mm; cast [] %v31@int32[4] %v31;
(* add	v1.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab6118 *)
add %v1 %v1 %v16;
(* sqrdmulh	v2.4s, v2.4s, v22.s[0]                 #! PC = 0xaaaaaaab611c *)
mov [m, _, _, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v2 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v2 %dc %mm 1;
(* add	v5.4s, v5.4s, v17.4s                        #! PC = 0xaaaaaaab6120 *)
add %v5 %v5 %v17;
(* sqrdmulh	v6.4s, v6.4s, v22.s[2]                 #! PC = 0xaaaaaaab6124 *)
mov [_, _, m, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v6 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v6 %dc %mm 1;
(* add	v9.4s, v9.4s, v18.4s                        #! PC = 0xaaaaaaab6128 *)
add %v9 %v9 %v18;
(* sqrdmulh	v10.4s, v10.4s, v23.s[0]               #! PC = 0xaaaaaaab612c *)
mov [m, _, _, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v10 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v10 %dc %mm 1;
(* add	v13.4s, v13.4s, v19.4s                      #! PC = 0xaaaaaaab6130 *)
add %v13 %v13 %v19;
(* sqrdmulh	v14.4s, v14.4s, v23.s[2]               #! PC = 0xaaaaaaab6134 *)
mov [_, _, m, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* mls	v28.4s, v2.4s, v20.s[0]                     #! PC = 0xaaaaaaab6138 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v2 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v6.4s, v20.s[0]                     #! PC = 0xaaaaaaab613c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v6 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* mls	v30.4s, v10.4s, v20.s[0]                    #! PC = 0xaaaaaaab6140 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v10 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* mls	v31.4s, v14.4s, v20.s[0]                    #! PC = 0xaaaaaaab6144 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;

assert eqmod %v28 ( %v2of*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6of*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v10of*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14of*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v1 /\
        %v1 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v3 /\
        %v3 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v5 /\
        %v5 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v7 /\
        %v7 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v9 /\
        %v9 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v11 /\
       %v11 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v13 /\
       %v13 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v15 /\
       %v15 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [11]]
    && true;
assume eqmod %v28 ( %v2of*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6of*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v10of*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14of*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v1 /\
        %v1 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v3 /\
        %v3 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v5 /\
        %v5 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v7 /\
        %v7 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v9 /\
        %v9 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v11 /\
       %v11 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v13 /\
       %v13 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v15 /\
       %v15 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v1 /\
        %v1 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v3 /\
        %v3 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v5 /\
        %v5 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v7 /\
        %v7 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v9 /\
        %v9 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v11 /\
       %v11 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v13 /\
       %v13 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v15 /\
       %v15 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 13 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod %v28 ( %v2of*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 ( %v6of*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
    eqmod %v30 (%v10of*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
    eqmod %v31 (%v14of*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
     %v1 =  %v1of + %v16 /\  %v3 =  %v1of - %v16 /\
     %v5 =  %v5of + %v17 /\  %v7 =  %v5of - %v17 /\
     %v9 =  %v9of + %v18 /\ %v11 =  %v9of - %v18 /\
    %v13 = %v13of + %v19 /\ %v15 = %v13of - %v19 /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v1 /\
     %v1 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v3 /\
     %v3 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v5 /\
     %v5 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v7 /\
     %v7 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v9 /\
     %v9 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v11 /\
    %v11 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v13 /\
    %v13 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v15 /\
    %v15 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v1 /\
     %v1 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v3 /\
     %v3 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v5 /\
     %v5 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v7 /\
     %v7 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v9 /\
     %v9 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v11 /\
    %v11 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v13 /\
    %v13 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v15 /\
    %v15 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [cuts [11]];

ghost  %v0o10@int32[4], %v4o10@int32[4], %v8o10@int32[4],%v12o10@int32[4],
       %v9o10@int32[4],%v11o10@int32[4],%v13o10@int32[4],%v15o10@int32[4]:
       %v0o10 =  %v0 /\  %v4o10 =  %v4 /\  %v8o10 =  %v8 /\ %v12o10 = %v12 /\
       %v9o10 =  %v9 /\ %v11o10 = %v11 /\ %v13o10 = %v13 /\ %v15o10 = %v15
   &&  %v0o10 =  %v0 /\  %v4o10 =  %v4 /\  %v8o10 =  %v8 /\ %v12o10 = %v12 /\
       %v9o10 =  %v9 /\ %v11o10 = %v11 /\ %v13o10 = %v13 /\ %v15o10 = %v15;

(* sub	v2.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6148 *)
sub %v2 %v0 %v28;
(* mul	v16.4s, v9.4s, v26.s[1]                     #! PC = 0xaaaaaaab614c *)
mov [_, m, _, _] %v26; mov %mm [m, m, m, m];
mull %dc %v16 %v9 %mm; cast [] %v16@int32[4] %v16;
(* sub	v6.4s, v4.4s, v29.4s                        #! PC = 0xaaaaaaab6150 *)
sub %v6 %v4 %v29;
(* mul	v17.4s, v11.4s, v26.s[3]                    #! PC = 0xaaaaaaab6154 *)
mov [_, _, _, m] %v26; mov %mm [m, m, m, m];
mull %dc %v17 %v11 %mm; cast [] %v17@int32[4] %v17;
(* sub	v10.4s, v8.4s, v30.4s                       #! PC = 0xaaaaaaab6158 *)
sub %v10 %v8 %v30;
(* mul	v18.4s, v13.4s, v27.s[1]                    #! PC = 0xaaaaaaab615c *)
mov [_, m, _, _] %v27; mov %mm [m, m, m, m];
mull %dc %v18 %v13 %mm; cast [] %v18@int32[4] %v18;
(* sub	v14.4s, v12.4s, v31.4s                      #! PC = 0xaaaaaaab6160 *)
sub %v14 %v12 %v31;
(* mul	v19.4s, v15.4s, v27.s[3]                    #! PC = 0xaaaaaaab6164 *)
mov [_, _, _, m] %v27; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6168 *)
add %v0 %v0 %v28;
(* sqrdmulh	v9.4s, v9.4s, v26.s[0]                 #! PC = 0xaaaaaaab616c *)
mov [m, _, _, _] %v26; mov %mm [m, m, m, m];
mulj %mm %v9 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v9 %dc %mm 1;
(* add	v4.4s, v4.4s, v29.4s                        #! PC = 0xaaaaaaab6170 *)
add %v4 %v4 %v29;
(* sqrdmulh	v11.4s, v11.4s, v26.s[2]               #! PC = 0xaaaaaaab6174 *)
mov [_, _, m, _] %v26; mov %mm [m, m, m, m];
mulj %mm %v11 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v11 %dc %mm 1;
(* add	v8.4s, v8.4s, v30.4s                        #! PC = 0xaaaaaaab6178 *)
add %v8 %v8 %v30;
(* sqrdmulh	v13.4s, v13.4s, v27.s[0]               #! PC = 0xaaaaaaab617c *)
mov [m, _, _, _] %v27; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v12.4s, v12.4s, v31.4s                      #! PC = 0xaaaaaaab6180 *)
add %v12 %v12 %v31;
(* sqrdmulh	v15.4s, v15.4s, v27.s[2]               #! PC = 0xaaaaaaab6184 *)
mov [_, _, m, _] %v27; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v9.4s, v20.s[0]                     #! PC = 0xaaaaaaab6188 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v9 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v11.4s, v20.s[0]                    #! PC = 0xaaaaaaab618c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v11 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v13.4s, v20.s[0]                    #! PC = 0xaaaaaaab6190 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab6194 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;

assert eqmod %v16 ( %v9o10*[%v26[1],%v26[1],%v26[1],%v26[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o10*[%v26[3],%v26[3],%v26[3],%v26[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o10*[%v27[1],%v27[1],%v27[1],%v27[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o10*[%v27[3],%v27[3],%v27[3],%v27[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v0 /\
        %v0 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v2 /\
        %v2 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v4 /\
        %v4 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v6 /\
        %v6 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v8 /\
        %v8 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v10 /\
       %v10 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v12 /\
       %v12 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v14 /\
       %v14 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [12]]
    && true;
assume eqmod %v16 ( %v9o10*[%v26[1],%v26[1],%v26[1],%v26[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o10*[%v26[3],%v26[3],%v26[3],%v26[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o10*[%v27[1],%v27[1],%v27[1],%v27[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o10*[%v27[3],%v27[3],%v27[3],%v27[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v0 /\
        %v0 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v2 /\
        %v2 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v4 /\
        %v4 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v6 /\
        %v6 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v8 /\
        %v8 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v10 /\
       %v10 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v12 /\
       %v12 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v14 /\
       %v14 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
   &&  [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v0 /\
        %v0 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v2 /\
        %v2 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v4 /\
        %v4 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v6 /\
        %v6 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v8 /\
        %v8 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v10 /\
       %v10 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v12 /\
       %v12 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v14 /\
       %v14 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 14 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod %v16 ( %v9o10*[%v26[1],%v26[1],%v26[1],%v26[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v11o10*[%v26[3],%v26[3],%v26[3],%v26[3]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v13o10*[%v27[1],%v27[1],%v27[1],%v27[1]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o10*[%v27[3],%v27[3],%v27[3],%v27[3]]) [Q,Q,Q,Q] /\
     %v0 =  %v0o10 + %v28 /\  %v2 =  %v0o10 - %v28 /\
     %v4 =  %v4o10 + %v29 /\  %v6 =  %v4o10 - %v29 /\
     %v8 =  %v8o10 + %v30 /\ %v10 =  %v8o10 - %v30 /\
    %v12 = %v12o10 + %v31 /\ %v14 = %v12o10 - %v31 /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v0 /\
     %v0 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v2 /\
     %v2 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v4 /\
     %v4 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v6 /\
     %v6 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v8 /\
     %v8 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v10 /\
    %v10 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v12 /\
    %v12 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v14 /\
    %v14 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v0 /\
     %v0 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v2 /\
     %v2 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v4 /\
     %v4 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v6 /\
     %v6 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v8 /\
     %v8 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v10 /\
    %v10 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v12 /\
    %v12 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v14 /\
    %v14 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [cuts [12]];

ghost  %v8o11@int32[4],%v10o11@int32[4],%v12o11@int32[4],%v14o11@int32[4],
       %v1o11@int32[4], %v3o11@int32[4], %v5o11@int32[4], %v7o11@int32[4]:
       %v8o11 =  %v8 /\ %v10o11 = %v10 /\ %v12o11 = %v12 /\ %v14o11 = %v14 /\
       %v1o11 =  %v1 /\  %v3o11 =  %v3 /\  %v5o11 =  %v5 /\  %v7o11 =  %v7
   &&  %v8o11 =  %v8 /\ %v10o11 = %v10 /\ %v12o11 = %v12 /\ %v14o11 = %v14 /\
       %v1o11 =  %v1 /\  %v3o11 =  %v3 /\  %v5o11 =  %v5 /\  %v7o11 =  %v7;

(* mul	v28.4s, v1.4s, v24.s[1]                     #! PC = 0xaaaaaaab6198 *)
mov [_, m, _, _] %v24; mov %mm [m, m, m, m];
mull %dc %v28 %v1 %mm; cast [] %v28@int32[4] %v28;
(* sub	v9.4s, v8.4s, v16.4s                        #! PC = 0xaaaaaaab619c *)
sub %v9 %v8 %v16;
(* str	q9, [x0, #576]                              #! EA = L0xfffffffed958; PC = 0xaaaaaaab61a0 *)
mov [L0xfffffffed958,L0xfffffffed95c,L0xfffffffed960,L0xfffffffed964] %v9;
(* mul	v29.4s, v3.4s, v24.s[3]                     #! PC = 0xaaaaaaab61a4 *)
mov [_, _, _, m] %v24; mov %mm [m, m, m, m];
mull %dc %v29 %v3 %mm; cast [] %v29@int32[4] %v29;
(* sub	v11.4s, v10.4s, v17.4s                      #! PC = 0xaaaaaaab61a8 *)
sub %v11 %v10 %v17;
(* str	q11, [x0, #704]                             #! EA = L0xfffffffed9d8; PC = 0xaaaaaaab61ac *)
mov [L0xfffffffed9d8,L0xfffffffed9dc,L0xfffffffed9e0,L0xfffffffed9e4] %v11;
(* mul	v30.4s, v5.4s, v25.s[1]                     #! PC = 0xaaaaaaab61b0 *)
mov [_, m, _, _] %v25; mov %mm [m, m, m, m];
mull %dc %v30 %v5 %mm; cast [] %v30@int32[4] %v30;
(* sub	v13.4s, v12.4s, v18.4s                      #! PC = 0xaaaaaaab61b4 *)
sub %v13 %v12 %v18;
(* str	q13, [x0, #832]                             #! EA = L0xfffffffeda58; PC = 0xaaaaaaab61b8 *)
mov [L0xfffffffeda58,L0xfffffffeda5c,L0xfffffffeda60,L0xfffffffeda64] %v13;
(* mul	v31.4s, v7.4s, v25.s[3]                     #! PC = 0xaaaaaaab61bc *)
mov [_, _, _, m] %v25; mov %mm [m, m, m, m];
mull %dc %v31 %v7 %mm; cast [] %v31@int32[4] %v31;
(* sub	v15.4s, v14.4s, v19.4s                      #! PC = 0xaaaaaaab61c0 *)
sub %v15 %v14 %v19;
(* str	q15, [x0, #960]                             #! EA = L0xfffffffedad8; PC = 0xaaaaaaab61c4 *)
mov [L0xfffffffedad8,L0xfffffffedadc,L0xfffffffedae0,L0xfffffffedae4] %v15;
(* sqrdmulh	v1.4s, v1.4s, v24.s[0]                 #! PC = 0xaaaaaaab61c8 *)
mov [m, _, _, _] %v24; mov %mm [m, m, m, m];
mulj %mm %v1 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v1 %dc %mm 1;
(* add	v8.4s, v8.4s, v16.4s                        #! PC = 0xaaaaaaab61cc *)
add %v8 %v8 %v16;
(* str	q8, [x0, #512]                              #! EA = L0xfffffffed918; PC = 0xaaaaaaab61d0 *)
mov [L0xfffffffed918,L0xfffffffed91c,L0xfffffffed920,L0xfffffffed924] %v8;
(* sqrdmulh	v3.4s, v3.4s, v24.s[2]                 #! PC = 0xaaaaaaab61d4 *)
mov [_, _, m, _] %v24; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* add	v10.4s, v10.4s, v17.4s                      #! PC = 0xaaaaaaab61d8 *)
add %v10 %v10 %v17;
(* str	q10, [x0, #640]                             #! EA = L0xfffffffed998; PC = 0xaaaaaaab61dc *)
mov [L0xfffffffed998,L0xfffffffed99c,L0xfffffffed9a0,L0xfffffffed9a4] %v10;
(* sqrdmulh	v5.4s, v5.4s, v25.s[0]                 #! PC = 0xaaaaaaab61e0 *)
mov [m, _, _, _] %v25; mov %mm [m, m, m, m];
mulj %mm %v5 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v5 %dc %mm 1;
(* add	v12.4s, v12.4s, v18.4s                      #! PC = 0xaaaaaaab61e4 *)
add %v12 %v12 %v18;
(* str	q12, [x0, #768]                             #! EA = L0xfffffffeda18; PC = 0xaaaaaaab61e8 *)
mov [L0xfffffffeda18,L0xfffffffeda1c,L0xfffffffeda20,L0xfffffffeda24] %v12;
(* sqrdmulh	v7.4s, v7.4s, v25.s[2]                 #! PC = 0xaaaaaaab61ec *)
mov [_, _, m, _] %v25; mov %mm [m, m, m, m];
mulj %mm %v7 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v7 %dc %mm 1;
(* add	v14.4s, v14.4s, v19.4s                      #! PC = 0xaaaaaaab61f0 *)
add %v14 %v14 %v19;
(* str	q14, [x0, #896]                             #! EA = L0xfffffffeda98; PC = 0xaaaaaaab61f4 *)
mov [L0xfffffffeda98,L0xfffffffeda9c,L0xfffffffedaa0,L0xfffffffedaa4] %v14;

ghost  %v8o12@int32[4], %v9o12@int32[4],%v10o12@int32[4],%v11o12@int32[4],
      %v12o12@int32[4],%v13o12@int32[4],%v14o12@int32[4],%v15o12@int32[4]:
       %v8o12 =  %v8 /\  %v9o12 =  %v9 /\ %v10o12 = %v10 /\ %v11o12 = %v11 /\
      %v12o12 = %v12 /\ %v13o12 = %v13 /\ %v14o12 = %v14 /\ %v15o12 = %v15
   &&  %v8o12 =  %v8 /\  %v9o12 =  %v9 /\ %v10o12 = %v10 /\ %v11o12 = %v11 /\
      %v12o12 = %v12 /\ %v13o12 = %v13 /\ %v14o12 = %v14 /\ %v15o12 = %v15;

(* mls	v28.4s, v1.4s, v20.s[0]                     #! PC = 0xaaaaaaab61f8 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v1 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* ldr	q9, [x0, #592]                              #! EA = L0xfffffffed968; Value = 0x00000000fffffffd; PC = 0xaaaaaaab61fc *)
mov %v9 [L0xfffffffed968,L0xfffffffed96c,L0xfffffffed970,L0xfffffffed974];
(* mls	v29.4s, v3.4s, v20.s[0]                     #! PC = 0xaaaaaaab6200 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* ldr	q11, [x0, #720]                             #! EA = L0xfffffffed9e8; Value = 0x0000000300000000; PC = 0xaaaaaaab6204 *)
mov %v11 [L0xfffffffed9e8,L0xfffffffed9ec,L0xfffffffed9f0,L0xfffffffed9f4];
(* mls	v30.4s, v5.4s, v20.s[0]                     #! PC = 0xaaaaaaab6208 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v5 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* ldr	q13, [x0, #848]                             #! EA = L0xfffffffeda68; Value = 0xfffffffe00000000; PC = 0xaaaaaaab620c *)
mov %v13 [L0xfffffffeda68,L0xfffffffeda6c,L0xfffffffeda70,L0xfffffffeda74];
(* mls	v31.4s, v7.4s, v20.s[0]                     #! PC = 0xaaaaaaab6210 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v7 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;
(* ldr	q15, [x0, #976]                             #! EA = L0xfffffffedae8; Value = 0x00000001fffffffd; PC = 0xaaaaaaab6214 *)
mov %v15 [L0xfffffffedae8,L0xfffffffedaec,L0xfffffffedaf0,L0xfffffffedaf4];

assert eqmod %v28 ( %v1o11*[%v24[1],%v24[1],%v24[1],%v24[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v3o11*[%v24[3],%v24[3],%v24[3],%v24[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 ( %v5o11*[%v25[1],%v25[1],%v25[1],%v25[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 ( %v7o11*[%v25[3],%v25[3],%v25[3],%v25[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed918,L0xfffffffed91c] /\
       [L0xfffffffed918,L0xfffffffed91c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed920,L0xfffffffed924] /\
       [L0xfffffffed920,L0xfffffffed924] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed958,L0xfffffffed95c] /\
       [L0xfffffffed958,L0xfffffffed95c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed960,L0xfffffffed964] /\
       [L0xfffffffed960,L0xfffffffed964] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed998,L0xfffffffed99c] /\
       [L0xfffffffed998,L0xfffffffed99c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9a0,L0xfffffffed9a4] /\
       [L0xfffffffed9a0,L0xfffffffed9a4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9d8,L0xfffffffed9dc] /\
       [L0xfffffffed9d8,L0xfffffffed9dc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9e0,L0xfffffffed9e4] /\
       [L0xfffffffed9e0,L0xfffffffed9e4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda18,L0xfffffffeda1c] /\
       [L0xfffffffeda18,L0xfffffffeda1c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda20,L0xfffffffeda24] /\
       [L0xfffffffeda20,L0xfffffffeda24] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda58,L0xfffffffeda5c] /\
       [L0xfffffffeda58,L0xfffffffeda5c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda60,L0xfffffffeda64] /\
       [L0xfffffffeda60,L0xfffffffeda64] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda98,L0xfffffffeda9c] /\
       [L0xfffffffeda98,L0xfffffffeda9c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaa0,L0xfffffffedaa4] /\
       [L0xfffffffedaa0,L0xfffffffedaa4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedad8,L0xfffffffedadc] /\
       [L0xfffffffedad8,L0xfffffffedadc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedae0,L0xfffffffedae4] /\
       [L0xfffffffedae0,L0xfffffffedae4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [13]]
    && true;
assume eqmod %v28 ( %v1o11*[%v24[1],%v24[1],%v24[1],%v24[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v3o11*[%v24[3],%v24[3],%v24[3],%v24[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 ( %v5o11*[%v25[1],%v25[1],%v25[1],%v25[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 ( %v7o11*[%v25[3],%v25[3],%v25[3],%v25[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed918,L0xfffffffed91c] /\
       [L0xfffffffed918,L0xfffffffed91c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed920,L0xfffffffed924] /\
       [L0xfffffffed920,L0xfffffffed924] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed958,L0xfffffffed95c] /\
       [L0xfffffffed958,L0xfffffffed95c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed960,L0xfffffffed964] /\
       [L0xfffffffed960,L0xfffffffed964] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed998,L0xfffffffed99c] /\
       [L0xfffffffed998,L0xfffffffed99c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9a0,L0xfffffffed9a4] /\
       [L0xfffffffed9a0,L0xfffffffed9a4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9d8,L0xfffffffed9dc] /\
       [L0xfffffffed9d8,L0xfffffffed9dc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9e0,L0xfffffffed9e4] /\
       [L0xfffffffed9e0,L0xfffffffed9e4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda18,L0xfffffffeda1c] /\
       [L0xfffffffeda18,L0xfffffffeda1c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda20,L0xfffffffeda24] /\
       [L0xfffffffeda20,L0xfffffffeda24] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda58,L0xfffffffeda5c] /\
       [L0xfffffffeda58,L0xfffffffeda5c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda60,L0xfffffffeda64] /\
       [L0xfffffffeda60,L0xfffffffeda64] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda98,L0xfffffffeda9c] /\
       [L0xfffffffeda98,L0xfffffffeda9c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaa0,L0xfffffffedaa4] /\
       [L0xfffffffedaa0,L0xfffffffedaa4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedad8,L0xfffffffedadc] /\
       [L0xfffffffedad8,L0xfffffffedadc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedae0,L0xfffffffedae4] /\
       [L0xfffffffedae0,L0xfffffffedae4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed918,L0xfffffffed91c] /\
       [L0xfffffffed918,L0xfffffffed91c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed920,L0xfffffffed924] /\
       [L0xfffffffed920,L0xfffffffed924] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed958,L0xfffffffed95c] /\
       [L0xfffffffed958,L0xfffffffed95c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed960,L0xfffffffed964] /\
       [L0xfffffffed960,L0xfffffffed964] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed998,L0xfffffffed99c] /\
       [L0xfffffffed998,L0xfffffffed99c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9a0,L0xfffffffed9a4] /\
       [L0xfffffffed9a0,L0xfffffffed9a4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9d8,L0xfffffffed9dc] /\
       [L0xfffffffed9d8,L0xfffffffed9dc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9e0,L0xfffffffed9e4] /\
       [L0xfffffffed9e0,L0xfffffffed9e4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda18,L0xfffffffeda1c] /\
       [L0xfffffffeda18,L0xfffffffeda1c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda20,L0xfffffffeda24] /\
       [L0xfffffffeda20,L0xfffffffeda24] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda58,L0xfffffffeda5c] /\
       [L0xfffffffeda58,L0xfffffffeda5c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda60,L0xfffffffeda64] /\
       [L0xfffffffeda60,L0xfffffffeda64] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda98,L0xfffffffeda9c] /\
       [L0xfffffffeda98,L0xfffffffeda9c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedaa0,L0xfffffffedaa4] /\
       [L0xfffffffedaa0,L0xfffffffedaa4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedad8,L0xfffffffedadc] /\
       [L0xfffffffedad8,L0xfffffffedadc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedae0,L0xfffffffedae4] /\
       [L0xfffffffedae0,L0xfffffffedae4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 15 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v8o12 =  %v8o11 + %v16 /\  %v9o12 =  %v8o11 - %v16 /\
    %v10o12 = %v10o11 + %v17 /\ %v11o12 = %v10o11 - %v17 /\
    %v12o12 = %v12o11 + %v18 /\ %v13o12 = %v12o11 - %v18 /\
    %v14o12 = %v14o11 + %v19 /\ %v15o12 = %v14o11 - %v19 /\
    eqmod %v28 ( %v1o11*[%v24[1],%v24[1],%v24[1],%v24[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 ( %v3o11*[%v24[3],%v24[3],%v24[3],%v24[3]]) [Q,Q,Q,Q] /\
    eqmod %v30 ( %v5o11*[%v25[1],%v25[1],%v25[1],%v25[1]]) [Q,Q,Q,Q] /\
    eqmod %v31 ( %v7o11*[%v25[3],%v25[3],%v25[3],%v25[3]]) [Q,Q,Q,Q] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed918,L0xfffffffed91c] /\
    [L0xfffffffed918,L0xfffffffed91c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed920,L0xfffffffed924] /\
    [L0xfffffffed920,L0xfffffffed924] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed958,L0xfffffffed95c] /\
    [L0xfffffffed958,L0xfffffffed95c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed960,L0xfffffffed964] /\
    [L0xfffffffed960,L0xfffffffed964] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed998,L0xfffffffed99c] /\
    [L0xfffffffed998,L0xfffffffed99c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9a0,L0xfffffffed9a4] /\
    [L0xfffffffed9a0,L0xfffffffed9a4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9d8,L0xfffffffed9dc] /\
    [L0xfffffffed9d8,L0xfffffffed9dc] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9e0,L0xfffffffed9e4] /\
    [L0xfffffffed9e0,L0xfffffffed9e4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda18,L0xfffffffeda1c] /\
    [L0xfffffffeda18,L0xfffffffeda1c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda20,L0xfffffffeda24] /\
    [L0xfffffffeda20,L0xfffffffeda24] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda58,L0xfffffffeda5c] /\
    [L0xfffffffeda58,L0xfffffffeda5c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda60,L0xfffffffeda64] /\
    [L0xfffffffeda60,L0xfffffffeda64] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda98,L0xfffffffeda9c] /\
    [L0xfffffffeda98,L0xfffffffeda9c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaa0,L0xfffffffedaa4] /\
    [L0xfffffffedaa0,L0xfffffffedaa4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedad8,L0xfffffffedadc] /\
    [L0xfffffffedad8,L0xfffffffedadc] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedae0,L0xfffffffedae4] /\
    [L0xfffffffedae0,L0xfffffffedae4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed918,L0xfffffffed91c] /\
    [L0xfffffffed918,L0xfffffffed91c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed920,L0xfffffffed924] /\
    [L0xfffffffed920,L0xfffffffed924] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed958,L0xfffffffed95c] /\
    [L0xfffffffed958,L0xfffffffed95c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed960,L0xfffffffed964] /\
    [L0xfffffffed960,L0xfffffffed964] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed998,L0xfffffffed99c] /\
    [L0xfffffffed998,L0xfffffffed99c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9a0,L0xfffffffed9a4] /\
    [L0xfffffffed9a0,L0xfffffffed9a4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9d8,L0xfffffffed9dc] /\
    [L0xfffffffed9d8,L0xfffffffed9dc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9e0,L0xfffffffed9e4] /\
    [L0xfffffffed9e0,L0xfffffffed9e4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda18,L0xfffffffeda1c] /\
    [L0xfffffffeda18,L0xfffffffeda1c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda20,L0xfffffffeda24] /\
    [L0xfffffffeda20,L0xfffffffeda24] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda58,L0xfffffffeda5c] /\
    [L0xfffffffeda58,L0xfffffffeda5c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda60,L0xfffffffeda64] /\
    [L0xfffffffeda60,L0xfffffffeda64] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda98,L0xfffffffeda9c] /\
    [L0xfffffffeda98,L0xfffffffeda9c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedaa0,L0xfffffffedaa4] /\
    [L0xfffffffedaa0,L0xfffffffedaa4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedad8,L0xfffffffedadc] /\
    [L0xfffffffedad8,L0xfffffffedadc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedae0,L0xfffffffedae4] /\
    [L0xfffffffedae0,L0xfffffffedae4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [cuts [13]];

ghost  %v0o13@int32[4], %v2o13@int32[4], %v4o13@int32[4], %v6o13@int32[4],
       %v9o13@int32[4],%v11o13@int32[4],%v13o13@int32[4],%v15o13@int32[4]:
       %v0o13 =  %v0 /\  %v2o13 =  %v2 /\  %v4o13 =  %v4 /\  %v6o13 =  %v6 /\
       %v9o13 =  %v9 /\ %v11o13 = %v11 /\ %v13o13 = %v13 /\ %v15o13 = %v15
   &&  %v0o13 =  %v0 /\  %v2o13 =  %v2 /\  %v4o13 =  %v4 /\  %v6o13 =  %v6 /\
       %v9o13 =  %v9 /\ %v11o13 = %v11 /\ %v13o13 = %v13 /\ %v15o13 = %v15;

(* sub	x11, x11, #0x1                              #! PC = 0xaaaaaaab6218 *)
subs dc x11 x11 (0x1)@uint64;
(* #cbnz	x11, 0xaaaaaaab5f14 <_ntt_top_loop>       #! PC = 0xaaaaaaab621c *)
#cbnz	x11, 0xaaaaaaab5f14 <_ntt_top_loop>       #! 0xaaaaaaab621c = 0xaaaaaaab621c;
(* mul	v16.4s, v9.4s, v20.s[3]                     #! PC = 0xaaaaaaab5f14 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v16 %v9 %mm; cast [] %v16@int32[4] %v16;
(* sub	v1.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab5f18 *)
sub %v1 %v0 %v28;
(* str	q1, [x0, #64]                               #! EA = L0xfffffffed758; PC = 0xaaaaaaab5f1c *)
mov [L0xfffffffed758,L0xfffffffed75c,L0xfffffffed760,L0xfffffffed764] %v1;
(* mul	v17.4s, v11.4s, v20.s[3]                    #! PC = 0xaaaaaaab5f20 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v17 %v11 %mm; cast [] %v17@int32[4] %v17;
(* sub	v3.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab5f24 *)
sub %v3 %v2 %v29;
(* str	q3, [x0, #192]                              #! EA = L0xfffffffed7d8; PC = 0xaaaaaaab5f28 *)
mov [L0xfffffffed7d8,L0xfffffffed7dc,L0xfffffffed7e0,L0xfffffffed7e4] %v3;
(* mul	v18.4s, v13.4s, v20.s[3]                    #! PC = 0xaaaaaaab5f2c *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v18 %v13 %mm; cast [] %v18@int32[4] %v18;
(* sub	v5.4s, v4.4s, v30.4s                        #! PC = 0xaaaaaaab5f30 *)
sub %v5 %v4 %v30;
(* str	q5, [x0, #320]                              #! EA = L0xfffffffed858; PC = 0xaaaaaaab5f34 *)
mov [L0xfffffffed858,L0xfffffffed85c,L0xfffffffed860,L0xfffffffed864] %v5;
(* mul	v19.4s, v15.4s, v20.s[3]                    #! PC = 0xaaaaaaab5f38 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* sub	v7.4s, v6.4s, v31.4s                        #! PC = 0xaaaaaaab5f3c *)
sub %v7 %v6 %v31;
(* str	q7, [x0, #448]                              #! EA = L0xfffffffed8d8; PC = 0xaaaaaaab5f40 *)
mov [L0xfffffffed8d8,L0xfffffffed8dc,L0xfffffffed8e0,L0xfffffffed8e4] %v7;
(* sqrdmulh	v9.4s, v9.4s, v20.s[2]                 #! PC = 0xaaaaaaab5f44 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v9 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v9 %dc %mm 1;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab5f48 *)
add %v0 %v0 %v28;
(* str	q0, [x0]                                    #! EA = L0xfffffffed718; PC = 0xaaaaaaab5f4c *)
mov [L0xfffffffed718,L0xfffffffed71c,L0xfffffffed720,L0xfffffffed724] %v0;
(* sqrdmulh	v11.4s, v11.4s, v20.s[2]               #! PC = 0xaaaaaaab5f50 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v11 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v11 %dc %mm 1;
(* add	v2.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab5f54 *)
add %v2 %v2 %v29;
(* str	q2, [x0, #128]                              #! EA = L0xfffffffed798; PC = 0xaaaaaaab5f58 *)
mov [L0xfffffffed798,L0xfffffffed79c,L0xfffffffed7a0,L0xfffffffed7a4] %v2;
(* sqrdmulh	v13.4s, v13.4s, v20.s[2]               #! PC = 0xaaaaaaab5f5c *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v4.4s, v4.4s, v30.4s                        #! PC = 0xaaaaaaab5f60 *)
add %v4 %v4 %v30;
(* str	q4, [x0, #256]                              #! EA = L0xfffffffed818; PC = 0xaaaaaaab5f64 *)
mov [L0xfffffffed818,L0xfffffffed81c,L0xfffffffed820,L0xfffffffed824] %v4;
(* sqrdmulh	v15.4s, v15.4s, v20.s[2]               #! PC = 0xaaaaaaab5f68 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* add	v6.4s, v6.4s, v31.4s                        #! PC = 0xaaaaaaab5f6c *)
add %v6 %v6 %v31;
(* str	q6, [x0, #384]                              #! EA = L0xfffffffed898; PC = 0xaaaaaaab5f70 *)
mov [L0xfffffffed898,L0xfffffffed89c,L0xfffffffed8a0,L0xfffffffed8a4] %v6;

ghost  %v0o14@int32[4], %v1o14@int32[4], %v2o14@int32[4], %v3o14@int32[4],
       %v4o14@int32[4], %v5o14@int32[4], %v6o14@int32[4], %v7o14@int32[4]:
       %v0o14 =  %v0 /\  %v1o14 =  %v1 /\  %v2o14 =  %v2 /\  %v3o14 =  %v3 /\
       %v4o14 =  %v4 /\  %v5o14 =  %v5 /\  %v6o14 =  %v6 /\  %v7o14 =  %v7
   &&  %v0o14 =  %v0 /\  %v1o14 =  %v1 /\  %v2o14 =  %v2 /\  %v3o14 =  %v3 /\
       %v4o14 =  %v4 /\  %v5o14 =  %v5 /\  %v6o14 =  %v6 /\  %v7o14 =  %v7;

(* mls	v16.4s, v9.4s, v20.s[0]                     #! PC = 0xaaaaaaab5f74 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v9 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* ldr	q1, [x0, #80]                               #! EA = L0xfffffffed768; Value = 0xfffffffd00000004; PC = 0xaaaaaaab5f78 *)
mov %v1 [L0xfffffffed768,L0xfffffffed76c,L0xfffffffed770,L0xfffffffed774];
(* mls	v17.4s, v11.4s, v20.s[0]                    #! PC = 0xaaaaaaab5f7c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v11 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* ldr	q3, [x0, #208]                              #! EA = L0xfffffffed7e8; Value = 0xfffffffe00000004; PC = 0xaaaaaaab5f80 *)
mov %v3 [L0xfffffffed7e8,L0xfffffffed7ec,L0xfffffffed7f0,L0xfffffffed7f4];
(* mls	v18.4s, v13.4s, v20.s[0]                    #! PC = 0xaaaaaaab5f84 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* ldr	q5, [x0, #336]                              #! EA = L0xfffffffed868; Value = 0xfffffffe00000003; PC = 0xaaaaaaab5f88 *)
mov %v5 [L0xfffffffed868,L0xfffffffed86c,L0xfffffffed870,L0xfffffffed874];
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab5f8c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;
(* ldr	q7, [x0, #464]                              #! EA = L0xfffffffed8e8; Value = 0xffffffffffffffff; PC = 0xaaaaaaab5f90 *)
mov %v7 [L0xfffffffed8e8,L0xfffffffed8ec,L0xfffffffed8f0,L0xfffffffed8f4];
(* ldr	q8, [x0, #528]                              #! EA = L0xfffffffed928; Value = 0xfffffffcfffffffd; PC = 0xaaaaaaab5f94 *)
mov %v8 [L0xfffffffed928,L0xfffffffed92c,L0xfffffffed930,L0xfffffffed934];

assert eqmod %v16 ( %v9o13*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o13*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o13*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o13*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed718,L0xfffffffed71c] /\
       [L0xfffffffed718,L0xfffffffed71c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed720,L0xfffffffed724] /\
       [L0xfffffffed720,L0xfffffffed724] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed758,L0xfffffffed75c] /\
       [L0xfffffffed758,L0xfffffffed75c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed760,L0xfffffffed764] /\
       [L0xfffffffed760,L0xfffffffed764] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed798,L0xfffffffed79c] /\
       [L0xfffffffed798,L0xfffffffed79c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7a0,L0xfffffffed7a4] /\
       [L0xfffffffed7a0,L0xfffffffed7a4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7d8,L0xfffffffed7dc] /\
       [L0xfffffffed7d8,L0xfffffffed7dc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7e0,L0xfffffffed7e4] /\
       [L0xfffffffed7e0,L0xfffffffed7e4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed818,L0xfffffffed81c] /\
       [L0xfffffffed818,L0xfffffffed81c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed820,L0xfffffffed824] /\
       [L0xfffffffed820,L0xfffffffed824] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed858,L0xfffffffed85c] /\
       [L0xfffffffed858,L0xfffffffed85c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed860,L0xfffffffed864] /\
       [L0xfffffffed860,L0xfffffffed864] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed898,L0xfffffffed89c] /\
       [L0xfffffffed898,L0xfffffffed89c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8a0,L0xfffffffed8a4] /\
       [L0xfffffffed8a0,L0xfffffffed8a4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8d8,L0xfffffffed8dc] /\
       [L0xfffffffed8d8,L0xfffffffed8dc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8e0,L0xfffffffed8e4] /\
       [L0xfffffffed8e0,L0xfffffffed8e4] < [Q*4+Q2,Q*4+Q2]
       prove with [algebra solver isl, cuts [14]]
    && true;
assume eqmod %v16 ( %v9o13*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o13*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o13*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o13*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed718,L0xfffffffed71c] /\
       [L0xfffffffed718,L0xfffffffed71c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed720,L0xfffffffed724] /\
       [L0xfffffffed720,L0xfffffffed724] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed758,L0xfffffffed75c] /\
       [L0xfffffffed758,L0xfffffffed75c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed760,L0xfffffffed764] /\
       [L0xfffffffed760,L0xfffffffed764] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed798,L0xfffffffed79c] /\
       [L0xfffffffed798,L0xfffffffed79c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7a0,L0xfffffffed7a4] /\
       [L0xfffffffed7a0,L0xfffffffed7a4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7d8,L0xfffffffed7dc] /\
       [L0xfffffffed7d8,L0xfffffffed7dc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7e0,L0xfffffffed7e4] /\
       [L0xfffffffed7e0,L0xfffffffed7e4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed818,L0xfffffffed81c] /\
       [L0xfffffffed818,L0xfffffffed81c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed820,L0xfffffffed824] /\
       [L0xfffffffed820,L0xfffffffed824] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed858,L0xfffffffed85c] /\
       [L0xfffffffed858,L0xfffffffed85c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed860,L0xfffffffed864] /\
       [L0xfffffffed860,L0xfffffffed864] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed898,L0xfffffffed89c] /\
       [L0xfffffffed898,L0xfffffffed89c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8a0,L0xfffffffed8a4] /\
       [L0xfffffffed8a0,L0xfffffffed8a4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8d8,L0xfffffffed8dc] /\
       [L0xfffffffed8d8,L0xfffffffed8dc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8e0,L0xfffffffed8e4] /\
       [L0xfffffffed8e0,L0xfffffffed8e4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v0o14 /\
        %v0o14 < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v1o14 /\
        %v1o14 < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v2o14 /\
        %v2o14 < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v3o14 /\
        %v3o14 < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v4o14 /\
        %v4o14 < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v5o14 /\
        %v5o14 < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v6o14 /\
        %v6o14 < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v7o14 /\
        %v7o14 < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
   &&  [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed718,L0xfffffffed71c] /\
       [L0xfffffffed718,L0xfffffffed71c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed720,L0xfffffffed724] /\
       [L0xfffffffed720,L0xfffffffed724] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed758,L0xfffffffed75c] /\
       [L0xfffffffed758,L0xfffffffed75c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed760,L0xfffffffed764] /\
       [L0xfffffffed760,L0xfffffffed764] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed798,L0xfffffffed79c] /\
       [L0xfffffffed798,L0xfffffffed79c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7a0,L0xfffffffed7a4] /\
       [L0xfffffffed7a0,L0xfffffffed7a4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7d8,L0xfffffffed7dc] /\
       [L0xfffffffed7d8,L0xfffffffed7dc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7e0,L0xfffffffed7e4] /\
       [L0xfffffffed7e0,L0xfffffffed7e4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed818,L0xfffffffed81c] /\
       [L0xfffffffed818,L0xfffffffed81c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed820,L0xfffffffed824] /\
       [L0xfffffffed820,L0xfffffffed824] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed858,L0xfffffffed85c] /\
       [L0xfffffffed858,L0xfffffffed85c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed860,L0xfffffffed864] /\
       [L0xfffffffed860,L0xfffffffed864] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed898,L0xfffffffed89c] /\
       [L0xfffffffed898,L0xfffffffed89c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8a0,L0xfffffffed8a4] /\
       [L0xfffffffed8a0,L0xfffffffed8a4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8d8,L0xfffffffed8dc] /\
       [L0xfffffffed8d8,L0xfffffffed8dc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8e0,L0xfffffffed8e4] /\
       [L0xfffffffed8e0,L0xfffffffed8e4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 16 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0o14 =  %v0o13 + %v28 /\  %v1o14 =  %v0o13 - %v28 /\
     %v2o14 =  %v2o13 + %v29 /\  %v3o14 =  %v2o13 - %v29 /\
     %v4o14 =  %v4o13 + %v30 /\  %v5o14 =  %v4o13 - %v30 /\
     %v6o14 =  %v6o13 + %v31 /\  %v7o14 =  %v6o13 - %v31 /\
    eqmod %v16 ( %v9o13*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v11o13*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v13o13*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o13*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed718,L0xfffffffed71c] /\
    [L0xfffffffed718,L0xfffffffed71c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed720,L0xfffffffed724] /\
    [L0xfffffffed720,L0xfffffffed724] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed758,L0xfffffffed75c] /\
    [L0xfffffffed758,L0xfffffffed75c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed760,L0xfffffffed764] /\
    [L0xfffffffed760,L0xfffffffed764] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed798,L0xfffffffed79c] /\
    [L0xfffffffed798,L0xfffffffed79c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7a0,L0xfffffffed7a4] /\
    [L0xfffffffed7a0,L0xfffffffed7a4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7d8,L0xfffffffed7dc] /\
    [L0xfffffffed7d8,L0xfffffffed7dc] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7e0,L0xfffffffed7e4] /\
    [L0xfffffffed7e0,L0xfffffffed7e4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed818,L0xfffffffed81c] /\
    [L0xfffffffed818,L0xfffffffed81c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed820,L0xfffffffed824] /\
    [L0xfffffffed820,L0xfffffffed824] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed858,L0xfffffffed85c] /\
    [L0xfffffffed858,L0xfffffffed85c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed860,L0xfffffffed864] /\
    [L0xfffffffed860,L0xfffffffed864] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed898,L0xfffffffed89c] /\
    [L0xfffffffed898,L0xfffffffed89c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8a0,L0xfffffffed8a4] /\
    [L0xfffffffed8a0,L0xfffffffed8a4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8d8,L0xfffffffed8dc] /\
    [L0xfffffffed8d8,L0xfffffffed8dc] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8e0,L0xfffffffed8e4] /\
    [L0xfffffffed8e0,L0xfffffffed8e4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed718,L0xfffffffed71c] /\
    [L0xfffffffed718,L0xfffffffed71c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed720,L0xfffffffed724] /\
    [L0xfffffffed720,L0xfffffffed724] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed758,L0xfffffffed75c] /\
    [L0xfffffffed758,L0xfffffffed75c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed760,L0xfffffffed764] /\
    [L0xfffffffed760,L0xfffffffed764] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed798,L0xfffffffed79c] /\
    [L0xfffffffed798,L0xfffffffed79c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7a0,L0xfffffffed7a4] /\
    [L0xfffffffed7a0,L0xfffffffed7a4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7d8,L0xfffffffed7dc] /\
    [L0xfffffffed7d8,L0xfffffffed7dc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7e0,L0xfffffffed7e4] /\
    [L0xfffffffed7e0,L0xfffffffed7e4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed818,L0xfffffffed81c] /\
    [L0xfffffffed818,L0xfffffffed81c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed820,L0xfffffffed824] /\
    [L0xfffffffed820,L0xfffffffed824] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed858,L0xfffffffed85c] /\
    [L0xfffffffed858,L0xfffffffed85c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed860,L0xfffffffed864] /\
    [L0xfffffffed860,L0xfffffffed864] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed898,L0xfffffffed89c] /\
    [L0xfffffffed898,L0xfffffffed89c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8a0,L0xfffffffed8a4] /\
    [L0xfffffffed8a0,L0xfffffffed8a4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8d8,L0xfffffffed8dc] /\
    [L0xfffffffed8d8,L0xfffffffed8dc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8e0,L0xfffffffed8e4] /\
    [L0xfffffffed8e0,L0xfffffffed8e4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [cuts [14]];

(* sub	v9.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab5f98 *)
sub %v9 %v1 %v16;
(* mul	v28.4s, v8.4s, v20.s[3]                     #! PC = 0xaaaaaaab5f9c *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v28 %v8 %mm; cast [] %v28@int32[4] %v28;
(* ldr	q10, [x0, #656]                             #! EA = L0xfffffffed9a8; Value = 0x00000004ffffffff; PC = 0xaaaaaaab5fa0 *)
mov %v10 [L0xfffffffed9a8,L0xfffffffed9ac,L0xfffffffed9b0,L0xfffffffed9b4];
(* sub	v11.4s, v3.4s, v17.4s                       #! PC = 0xaaaaaaab5fa4 *)
sub %v11 %v3 %v17;
(* mul	v29.4s, v10.4s, v20.s[3]                    #! PC = 0xaaaaaaab5fa8 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v29 %v10 %mm; cast [] %v29@int32[4] %v29;
(* ldr	q12, [x0, #784]                             #! EA = L0xfffffffeda28; Value = 0xffffffff00000002; PC = 0xaaaaaaab5fac *)
mov %v12 [L0xfffffffeda28,L0xfffffffeda2c,L0xfffffffeda30,L0xfffffffeda34];
(* sub	v13.4s, v5.4s, v18.4s                       #! PC = 0xaaaaaaab5fb0 *)
sub %v13 %v5 %v18;
(* mul	v30.4s, v12.4s, v20.s[3]                    #! PC = 0xaaaaaaab5fb4 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v30 %v12 %mm; cast [] %v30@int32[4] %v30;
(* ldr	q14, [x0, #912]                             #! EA = L0xfffffffedaa8; Value = 0xfffffffffffffffe; PC = 0xaaaaaaab5fb8 *)
mov %v14 [L0xfffffffedaa8,L0xfffffffedaac,L0xfffffffedab0,L0xfffffffedab4];
(* sub	v15.4s, v7.4s, v19.4s                       #! PC = 0xaaaaaaab5fbc *)
sub %v15 %v7 %v19;
(* mul	v31.4s, v14.4s, v20.s[3]                    #! PC = 0xaaaaaaab5fc0 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v31 %v14 %mm; cast [] %v31@int32[4] %v31;

ghost  %v1o15@int32[4], %v3o15@int32[4], %v5o15@int32[4], %v7o15@int32[4],
       %v8o15@int32[4],%v10o15@int32[4],%v12o15@int32[4],%v14o15@int32[4]:
       %v1o15 =  %v1 /\  %v3o15 =  %v3 /\  %v5o15 =  %v5 /\  %v7o15 =  %v7 /\
       %v8o15 =  %v8 /\ %v10o15 = %v10 /\ %v12o15 = %v12 /\ %v14o15 = %v14
   &&  %v1o15 =  %v1 /\  %v3o15 =  %v3 /\  %v5o15 =  %v5 /\  %v7o15 =  %v7 /\
       %v8o15 =  %v8 /\ %v10o15 = %v10 /\ %v12o15 = %v12 /\ %v14o15 = %v14;
       
(* ldr	q0, [x0, #16]                               #! EA = L0xfffffffed728; Value = 0x0000000200000003; PC = 0xaaaaaaab5fc4 *)
mov %v0 [L0xfffffffed728,L0xfffffffed72c,L0xfffffffed730,L0xfffffffed734];
(* add	v1.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab5fc8 *)
add %v1 %v1 %v16;
(* sqrdmulh	v8.4s, v8.4s, v20.s[2]                 #! PC = 0xaaaaaaab5fcc *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v8 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v8 %dc %mm 1;
(* ldr	q2, [x0, #144]                              #! EA = L0xfffffffed7a8; Value = 0x0000000000000000; PC = 0xaaaaaaab5fd0 *)
mov %v2 [L0xfffffffed7a8,L0xfffffffed7ac,L0xfffffffed7b0,L0xfffffffed7b4];
(* add	v3.4s, v3.4s, v17.4s                        #! PC = 0xaaaaaaab5fd4 *)
add %v3 %v3 %v17;
(* sqrdmulh	v10.4s, v10.4s, v20.s[2]               #! PC = 0xaaaaaaab5fd8 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v10 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v10 %dc %mm 1;
(* ldr	q4, [x0, #272]                              #! EA = L0xfffffffed828; Value = 0xfffffffc00000003; PC = 0xaaaaaaab5fdc *)
mov %v4 [L0xfffffffed828,L0xfffffffed82c,L0xfffffffed830,L0xfffffffed834];
(* add	v5.4s, v5.4s, v18.4s                        #! PC = 0xaaaaaaab5fe0 *)
add %v5 %v5 %v18;
(* sqrdmulh	v12.4s, v12.4s, v20.s[2]               #! PC = 0xaaaaaaab5fe4 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v12 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v12 %dc %mm 1;
(* ldr	q6, [x0, #400]                              #! EA = L0xfffffffed8a8; Value = 0xffffffff00000004; PC = 0xaaaaaaab5fe8 *)
mov %v6 [L0xfffffffed8a8,L0xfffffffed8ac,L0xfffffffed8b0,L0xfffffffed8b4];
(* add	v7.4s, v7.4s, v19.4s                        #! PC = 0xaaaaaaab5fec *)
add %v7 %v7 %v19;
(* sqrdmulh	v14.4s, v14.4s, v20.s[2]               #! PC = 0xaaaaaaab5ff0 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* mls	v28.4s, v8.4s, v20.s[0]                     #! PC = 0xaaaaaaab5ff4 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v8 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v10.4s, v20.s[0]                    #! PC = 0xaaaaaaab5ff8 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v10 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* mls	v30.4s, v12.4s, v20.s[0]                    #! PC = 0xaaaaaaab5ffc *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v12 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* mls	v31.4s, v14.4s, v20.s[0]                    #! PC = 0xaaaaaaab6000 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;

assert eqmod %v28 ( %v8o15*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v10o15*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12o15*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o15*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v1 /\  %v1 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v3 /\  %v3 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v5 /\  %v5 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v7 /\  %v7 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v9 /\  %v9 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v11 /\ %v11 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v13 /\ %v13 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v15 /\ %v15 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, precondition]
    && true;
assume eqmod %v28 ( %v8o15*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v10o15*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12o15*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o15*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v1 /\  %v1 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v3 /\  %v3 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v5 /\  %v5 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v7 /\  %v7 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v9 /\  %v9 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v11 /\ %v11 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v13 /\ %v13 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v15 /\ %v15 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v1 /\
        %v1 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v3 /\
        %v3 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v5 /\
        %v5 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v7 /\
        %v7 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v9 /\
        %v9 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v11 /\
       %v11 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v13 /\
       %v13 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v15 /\
       %v15 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 17 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v1 =  %v1o15 + %v16 /\  %v9 =  %v1o15 - %v16 /\
     %v3 =  %v3o15 + %v17 /\ %v11 =  %v3o15 - %v17 /\
     %v5 =  %v5o15 + %v18 /\ %v13 =  %v5o15 - %v18 /\
     %v7 =  %v7o15 + %v19 /\ %v15 =  %v7o15 - %v19 /\
    eqmod %v28 ( %v8o15*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v29 (%v10o15*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v30 (%v12o15*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v31 (%v14o15*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v1 /\  %v1 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v3 /\  %v3 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v5 /\  %v5 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v7 /\  %v7 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v9 /\  %v9 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v11 /\ %v11 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v13 /\ %v13 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v15 /\ %v15 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v1 /\
     %v1 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v3 /\
     %v3 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v5 /\
     %v5 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v7 /\
     %v7 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v9 /\
     %v9 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v11 /\
    %v11 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v13 /\
    %v13 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v15 /\
    %v15 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [precondition];

ghost  %v0o16@int32[4], %v2o16@int32[4], %v4o16@int32[4], %v6o16@int32[4],
       %v5o16@int32[4], %v7o16@int32[4],%v13o16@int32[4],%v15o16@int32[4]:
       %v0o16 =  %v0 /\  %v2o16 =  %v2 /\  %v4o16 =  %v4 /\  %v6o16 =  %v6 /\
       %v5o16 =  %v5 /\  %v7o16 =  %v7 /\ %v13o16 = %v13 /\ %v15o16 = %v15
   &&  %v0o16 =  %v0 /\  %v2o16 =  %v2 /\  %v4o16 =  %v4 /\  %v6o16 =  %v6 /\
       %v5o16 =  %v5 /\  %v7o16 =  %v7 /\ %v13o16 = %v13 /\ %v15o16 = %v15;

(* add	x0, x0, #0x10                               #! PC = 0xaaaaaaab6004 *)
adds dc x0 x0 (0x10)@uint64;
(* sub	v8.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6008 *)
sub %v8 %v0 %v28;
(* mul	v16.4s, v5.4s, v21.s[1]                     #! PC = 0xaaaaaaab600c *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v16 %v5 %mm; cast [] %v16@int32[4] %v16;
(* sub	v10.4s, v2.4s, v29.4s                       #! PC = 0xaaaaaaab6010 *)
sub %v10 %v2 %v29;
(* mul	v17.4s, v7.4s, v21.s[1]                     #! PC = 0xaaaaaaab6014 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v17 %v7 %mm; cast [] %v17@int32[4] %v17;
(* sub	v12.4s, v4.4s, v30.4s                       #! PC = 0xaaaaaaab6018 *)
sub %v12 %v4 %v30;
(* mul	v18.4s, v13.4s, v21.s[3]                    #! PC = 0xaaaaaaab601c *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v18 %v13 %mm; cast [] %v18@int32[4] %v18;
(* sub	v14.4s, v6.4s, v31.4s                       #! PC = 0xaaaaaaab6020 *)
sub %v14 %v6 %v31;
(* mul	v19.4s, v15.4s, v21.s[3]                    #! PC = 0xaaaaaaab6024 *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6028 *)
add %v0 %v0 %v28;
(* sqrdmulh	v5.4s, v5.4s, v21.s[0]                 #! PC = 0xaaaaaaab602c *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v5 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v5 %dc %mm 1;
(* add	v2.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab6030 *)
add %v2 %v2 %v29;
(* sqrdmulh	v7.4s, v7.4s, v21.s[0]                 #! PC = 0xaaaaaaab6034 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v7 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v7 %dc %mm 1;
(* add	v4.4s, v4.4s, v30.4s                        #! PC = 0xaaaaaaab6038 *)
add %v4 %v4 %v30;
(* sqrdmulh	v13.4s, v13.4s, v21.s[2]               #! PC = 0xaaaaaaab603c *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v6.4s, v6.4s, v31.4s                        #! PC = 0xaaaaaaab6040 *)
add %v6 %v6 %v31;
(* sqrdmulh	v15.4s, v15.4s, v21.s[2]               #! PC = 0xaaaaaaab6044 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v5.4s, v20.s[0]                     #! PC = 0xaaaaaaab6048 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v5 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v7.4s, v20.s[0]                     #! PC = 0xaaaaaaab604c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v7 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v13.4s, v20.s[0]                    #! PC = 0xaaaaaaab6050 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab6054 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;

assert eqmod %v16 ( %v5o16*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7o16*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o16*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o16*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v0 /\  %v0 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v2 /\  %v2 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v4 /\  %v4 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v6 /\  %v6 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v8 /\  %v8 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v10 /\ %v10 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v12 /\ %v12 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v14 /\ %v14 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, precondition]
    && true;
assume eqmod %v16 ( %v5o16*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7o16*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o16*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o16*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v0 /\  %v0 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v2 /\  %v2 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v4 /\  %v4 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v6 /\  %v6 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v8 /\  %v8 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v10 /\ %v10 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v12 /\ %v12 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v14 /\ %v14 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
    && [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v0 /\
        %v0 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v2 /\
        %v2 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v4 /\
        %v4 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v6 /\
        %v6 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v8 /\
        %v8 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v10 /\
       %v10 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v12 /\
       %v12 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v14 /\
       %v14 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 18 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o16 + %v28 /\  %v8 =  %v0o16 - %v28 /\
     %v2 =  %v2o16 + %v29 /\ %v10 =  %v2o16 - %v29 /\
     %v4 =  %v4o16 + %v30 /\ %v12 =  %v4o16 - %v30 /\
     %v6 =  %v6o16 + %v31 /\ %v14 =  %v6o16 - %v31 /\
    eqmod %v16 ( %v5o16*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 ( %v7o16*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v13o16*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o16*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v0 /\  %v0 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v2 /\  %v2 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v4 /\  %v4 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v6 /\  %v6 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v8 /\  %v8 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v10 /\ %v10 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v12 /\ %v12 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v14 /\ %v14 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v0 /\
     %v0 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v2 /\
     %v2 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v4 /\
     %v4 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v6 /\
     %v6 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v8 /\
     %v8 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v10 /\
    %v10 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v12 /\
    %v12 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v14 /\
    %v14 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [precondition];

ghost  %v1o17@int32[4], %v3o17@int32[4], %v9o17@int32[4],%v11o17@int32[4],
       %v4o17@int32[4], %v6o17@int32[4],%v12o17@int32[4],%v14o17@int32[4]:
       %v1o17 =  %v1 /\  %v3o17 =  %v3 /\  %v9o17 =  %v9 /\ %v11o17 = %v11 /\
       %v4o17 =  %v4 /\  %v6o17 =  %v6 /\ %v12o17 = %v12 /\ %v14o17 = %v14
   &&  %v1o17 =  %v1 /\  %v3o17 =  %v3 /\  %v9o17 =  %v9 /\ %v11o17 = %v11 /\
       %v4o17 =  %v4 /\  %v6o17 =  %v6 /\ %v12o17 = %v12 /\ %v14o17 = %v14;

(* sub	v5.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab6058 *)
sub %v5 %v1 %v16;
(* mul	v28.4s, v4.4s, v21.s[1]                     #! PC = 0xaaaaaaab605c *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v28 %v4 %mm; cast [] %v28@int32[4] %v28;
(* sub	v7.4s, v3.4s, v17.4s                        #! PC = 0xaaaaaaab6060 *)
sub %v7 %v3 %v17;
(* mul	v29.4s, v6.4s, v21.s[1]                     #! PC = 0xaaaaaaab6064 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v29 %v6 %mm; cast [] %v29@int32[4] %v29;
(* sub	v13.4s, v9.4s, v18.4s                       #! PC = 0xaaaaaaab6068 *)
sub %v13 %v9 %v18;
(* mul	v30.4s, v12.4s, v21.s[3]                    #! PC = 0xaaaaaaab606c *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v30 %v12 %mm; cast [] %v30@int32[4] %v30;
(* sub	v15.4s, v11.4s, v19.4s                      #! PC = 0xaaaaaaab6070 *)
sub %v15 %v11 %v19;
(* mul	v31.4s, v14.4s, v21.s[3]                    #! PC = 0xaaaaaaab6074 *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v31 %v14 %mm; cast [] %v31@int32[4] %v31;
(* add	v1.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab6078 *)
add %v1 %v1 %v16;
(* sqrdmulh	v4.4s, v4.4s, v21.s[0]                 #! PC = 0xaaaaaaab607c *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v4 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v4 %dc %mm 1;
(* add	v3.4s, v3.4s, v17.4s                        #! PC = 0xaaaaaaab6080 *)
add %v3 %v3 %v17;
(* sqrdmulh	v6.4s, v6.4s, v21.s[0]                 #! PC = 0xaaaaaaab6084 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v6 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v6 %dc %mm 1;
(* add	v9.4s, v9.4s, v18.4s                        #! PC = 0xaaaaaaab6088 *)
add %v9 %v9 %v18;
(* sqrdmulh	v12.4s, v12.4s, v21.s[2]               #! PC = 0xaaaaaaab608c *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v12 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v12 %dc %mm 1;
(* add	v11.4s, v11.4s, v19.4s                      #! PC = 0xaaaaaaab6090 *)
add %v11 %v11 %v19;
(* sqrdmulh	v14.4s, v14.4s, v21.s[2]               #! PC = 0xaaaaaaab6094 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* mls	v28.4s, v4.4s, v20.s[0]                     #! PC = 0xaaaaaaab6098 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v4 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v6.4s, v20.s[0]                     #! PC = 0xaaaaaaab609c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v6 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* mls	v30.4s, v12.4s, v20.s[0]                    #! PC = 0xaaaaaaab60a0 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v12 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* mls	v31.4s, v14.4s, v20.s[0]                    #! PC = 0xaaaaaaab60a4 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;

assert eqmod %v28 ( %v4o17*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6o17*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12o17*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o17*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v1 /\
        %v1 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v3 /\
        %v3 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v5 /\
        %v5 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v7 /\
        %v7 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v9 /\
        %v9 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v11 /\
       %v11 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v13 /\
       %v13 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v15 /\
       %v15 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [17]]
    && true;
assume eqmod %v28 ( %v4o17*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6o17*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12o17*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o17*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v1 /\
        %v1 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v3 /\
        %v3 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v5 /\
        %v5 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v7 /\
        %v7 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v9 /\
        %v9 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v11 /\
       %v11 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v13 /\
       %v13 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v15 /\
       %v15 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v1 /\
        %v1 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v3 /\
        %v3 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v5 /\
        %v5 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v7 /\
        %v7 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v9 /\
        %v9 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v11 /\
       %v11 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v13 /\
       %v13 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v15 /\
       %v15 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 19 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v1 =  %v1o17 + %v16 /\  %v5 =  %v1o17 - %v16 /\  
     %v3 =  %v3o17 + %v17 /\  %v7 =  %v3o17 - %v17 /\  
     %v9 =  %v9o17 + %v18 /\ %v13 =  %v9o17 - %v18 /\  
    %v11 = %v11o17 + %v19 /\ %v15 = %v11o17 - %v19 /\  
    eqmod %v28 ( %v4o17*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 ( %v6o17*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v30 (%v12o17*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    eqmod %v31 (%v14o17*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v1 /\
     %v1 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v3 /\
     %v3 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v5 /\
     %v5 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v7 /\
     %v7 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v9 /\
     %v9 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v11 /\
    %v11 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v13 /\
    %v13 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v15 /\
    %v15 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v1 /\
     %v1 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v3 /\
     %v3 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v5 /\
     %v5 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v7 /\
     %v7 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v9 /\
     %v9 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v11 /\
    %v11 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v13 /\
    %v13 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v15 /\
    %v15 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [cuts [17]];

ghost  %v0o18@int32[4], %v2o18@int32[4], %v8o18@int32[4],%v10o18@int32[4],
       %v3o18@int32[4], %v7o18@int32[4],%v11o18@int32[4],%v15o18@int32[4]:
       %v0o18 =  %v0 /\  %v2o18 =  %v2 /\  %v8o18 =  %v8 /\ %v10o18 = %v10 /\
       %v3o18 =  %v3 /\  %v7o18 =  %v7 /\ %v11o18 = %v11 /\ %v15o18 = %v15
   &&  %v0o18 =  %v0 /\  %v2o18 =  %v2 /\  %v8o18 =  %v8 /\ %v10o18 = %v10 /\
       %v3o18 =  %v3 /\  %v7o18 =  %v7 /\ %v11o18 = %v11 /\ %v15o18 = %v15;

(* sub	v4.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab60a8 *)
sub %v4 %v0 %v28;
(* mul	v16.4s, v3.4s, v22.s[1]                     #! PC = 0xaaaaaaab60ac *)
mov [_, m, _, _] %v22; mov %mm [m, m, m, m];
mull %dc %v16 %v3 %mm; cast [] %v16@int32[4] %v16;
(* sub	v6.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab60b0 *)
sub %v6 %v2 %v29;
(* mul	v17.4s, v7.4s, v22.s[3]                     #! PC = 0xaaaaaaab60b4 *)
mov [_, _, _, m] %v22; mov %mm [m, m, m, m];
mull %dc %v17 %v7 %mm; cast [] %v17@int32[4] %v17;
(* sub	v12.4s, v8.4s, v30.4s                       #! PC = 0xaaaaaaab60b8 *)
sub %v12 %v8 %v30;
(* mul	v18.4s, v11.4s, v23.s[1]                    #! PC = 0xaaaaaaab60bc *)
mov [_, m, _, _] %v23; mov %mm [m, m, m, m];
mull %dc %v18 %v11 %mm; cast [] %v18@int32[4] %v18;
(* sub	v14.4s, v10.4s, v31.4s                      #! PC = 0xaaaaaaab60c0 *)
sub %v14 %v10 %v31;
(* mul	v19.4s, v15.4s, v23.s[3]                    #! PC = 0xaaaaaaab60c4 *)
mov [_, _, _, m] %v23; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab60c8 *)
add %v0 %v0 %v28;
(* sqrdmulh	v3.4s, v3.4s, v22.s[0]                 #! PC = 0xaaaaaaab60cc *)
mov [m, _, _, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* add	v2.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab60d0 *)
add %v2 %v2 %v29;
(* sqrdmulh	v7.4s, v7.4s, v22.s[2]                 #! PC = 0xaaaaaaab60d4 *)
mov [_, _, m, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v7 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v7 %dc %mm 1;
(* add	v8.4s, v8.4s, v30.4s                        #! PC = 0xaaaaaaab60d8 *)
add %v8 %v8 %v30;
(* sqrdmulh	v11.4s, v11.4s, v23.s[0]               #! PC = 0xaaaaaaab60dc *)
mov [m, _, _, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v11 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v11 %dc %mm 1;
(* add	v10.4s, v10.4s, v31.4s                      #! PC = 0xaaaaaaab60e0 *)
add %v10 %v10 %v31;
(* sqrdmulh	v15.4s, v15.4s, v23.s[2]               #! PC = 0xaaaaaaab60e4 *)
mov [_, _, m, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v3.4s, v20.s[0]                     #! PC = 0xaaaaaaab60e8 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v7.4s, v20.s[0]                     #! PC = 0xaaaaaaab60ec *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v7 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v11.4s, v20.s[0]                    #! PC = 0xaaaaaaab60f0 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v11 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab60f4 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;

assert eqmod %v16 ( %v3o18*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7o18*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v11o18*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o18*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v0 /\
        %v0 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v2 /\
        %v2 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v4 /\
        %v4 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v6 /\
        %v6 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v8 /\
        %v8 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v10 /\
       %v10 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v12 /\
       %v12 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v14 /\
       %v14 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [18]]
    && true;
assume eqmod %v16 ( %v3o18*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7o18*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v11o18*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o18*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v0 /\
        %v0 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v2 /\
        %v2 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v4 /\
        %v4 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v6 /\
        %v6 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v8 /\
        %v8 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v10 /\
       %v10 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v12 /\
       %v12 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v14 /\
       %v14 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
   &&  [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v0 /\
        %v0 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v2 /\
        %v2 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v4 /\
        %v4 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v6 /\
        %v6 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v8 /\
        %v8 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v10 /\
       %v10 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v12 /\
       %v12 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v14 /\
       %v14 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 20 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o18 + %v28 /\  %v4 =  %v0o18 - %v28 /\
     %v2 =  %v2o18 + %v29 /\  %v6 =  %v2o18 - %v29 /\
     %v8 =  %v8o18 + %v30 /\ %v12 =  %v8o18 - %v30 /\
    %v10 = %v10o18 + %v31 /\ %v14 = %v10o18 - %v31 /\
    eqmod %v16 ( %v3o18*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 ( %v7o18*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v11o18*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o18*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v0 /\
     %v0 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v2 /\
     %v2 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v4 /\
     %v4 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v6 /\
     %v6 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v8 /\
     %v8 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v10 /\
    %v10 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v12 /\
    %v12 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v14 /\
    %v14 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v0 /\
     %v0 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v2 /\
     %v2 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v4 /\
     %v4 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v6 /\
     %v6 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v8 /\
     %v8 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v10 /\
    %v10 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v12 /\
    %v12 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v14 /\
    %v14 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [cuts [18]];

ghost  %v1o19@int32[4], %v5o19@int32[4], %v9o19@int32[4],%v13o19@int32[4],
       %v2o19@int32[4], %v6o19@int32[4],%v10o19@int32[4],%v14o19@int32[4]:
       %v1o19 =  %v1 /\  %v5o19 =  %v5 /\  %v9o19 =  %v9 /\ %v13o19 = %v13 /\
       %v2o19 =  %v2 /\  %v6o19 =  %v6 /\ %v10o19 = %v10 /\ %v14o19 = %v14
   &&  %v1o19 =  %v1 /\  %v5o19 =  %v5 /\  %v9o19 =  %v9 /\ %v13o19 = %v13 /\
       %v2o19 =  %v2 /\  %v6o19 =  %v6 /\ %v10o19 = %v10 /\ %v14o19 = %v14;

(* sub	v3.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab60f8 *)
sub %v3 %v1 %v16;
(* mul	v28.4s, v2.4s, v22.s[1]                     #! PC = 0xaaaaaaab60fc *)
mov [_, m, _, _] %v22; mov %mm [m, m, m, m];
mull %dc %v28 %v2 %mm; cast [] %v28@int32[4] %v28;
(* sub	v7.4s, v5.4s, v17.4s                        #! PC = 0xaaaaaaab6100 *)
sub %v7 %v5 %v17;
(* mul	v29.4s, v6.4s, v22.s[3]                     #! PC = 0xaaaaaaab6104 *)
mov [_, _, _, m] %v22; mov %mm [m, m, m, m];
mull %dc %v29 %v6 %mm; cast [] %v29@int32[4] %v29;
(* sub	v11.4s, v9.4s, v18.4s                       #! PC = 0xaaaaaaab6108 *)
sub %v11 %v9 %v18;
(* mul	v30.4s, v10.4s, v23.s[1]                    #! PC = 0xaaaaaaab610c *)
mov [_, m, _, _] %v23; mov %mm [m, m, m, m];
mull %dc %v30 %v10 %mm; cast [] %v30@int32[4] %v30;
(* sub	v15.4s, v13.4s, v19.4s                      #! PC = 0xaaaaaaab6110 *)
sub %v15 %v13 %v19;
(* mul	v31.4s, v14.4s, v23.s[3]                    #! PC = 0xaaaaaaab6114 *)
mov [_, _, _, m] %v23; mov %mm [m, m, m, m];
mull %dc %v31 %v14 %mm; cast [] %v31@int32[4] %v31;
(* add	v1.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab6118 *)
add %v1 %v1 %v16;
(* sqrdmulh	v2.4s, v2.4s, v22.s[0]                 #! PC = 0xaaaaaaab611c *)
mov [m, _, _, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v2 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v2 %dc %mm 1;
(* add	v5.4s, v5.4s, v17.4s                        #! PC = 0xaaaaaaab6120 *)
add %v5 %v5 %v17;
(* sqrdmulh	v6.4s, v6.4s, v22.s[2]                 #! PC = 0xaaaaaaab6124 *)
mov [_, _, m, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v6 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v6 %dc %mm 1;
(* add	v9.4s, v9.4s, v18.4s                        #! PC = 0xaaaaaaab6128 *)
add %v9 %v9 %v18;
(* sqrdmulh	v10.4s, v10.4s, v23.s[0]               #! PC = 0xaaaaaaab612c *)
mov [m, _, _, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v10 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v10 %dc %mm 1;
(* add	v13.4s, v13.4s, v19.4s                      #! PC = 0xaaaaaaab6130 *)
add %v13 %v13 %v19;
(* sqrdmulh	v14.4s, v14.4s, v23.s[2]               #! PC = 0xaaaaaaab6134 *)
mov [_, _, m, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* mls	v28.4s, v2.4s, v20.s[0]                     #! PC = 0xaaaaaaab6138 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v2 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v6.4s, v20.s[0]                     #! PC = 0xaaaaaaab613c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v6 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* mls	v30.4s, v10.4s, v20.s[0]                    #! PC = 0xaaaaaaab6140 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v10 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* mls	v31.4s, v14.4s, v20.s[0]                    #! PC = 0xaaaaaaab6144 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;

assert eqmod %v28 ( %v2o19*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6o19*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v10o19*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o19*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v1 /\
        %v1 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v3 /\
        %v3 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v5 /\
        %v5 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v7 /\
        %v7 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v9 /\
        %v9 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v11 /\
       %v11 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v13 /\
       %v13 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v15 /\
       %v15 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [19]]
    && true;
assume eqmod %v28 ( %v2o19*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6o19*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v10o19*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o19*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v1 /\
        %v1 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v3 /\
        %v3 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v5 /\
        %v5 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v7 /\
        %v7 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v9 /\
        %v9 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v11 /\
       %v11 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v13 /\
       %v13 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v15 /\
       %v15 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v1 /\
        %v1 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v3 /\
        %v3 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v5 /\
        %v5 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v7 /\
        %v7 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v9 /\
        %v9 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v11 /\
       %v11 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v13 /\
       %v13 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v15 /\
       %v15 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 21 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod %v28 ( %v2o19*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 ( %v6o19*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
    eqmod %v30 (%v10o19*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
    eqmod %v31 (%v14o19*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
     %v1 =  %v1o19 + %v16 /\  %v3 =  %v1o19 - %v16 /\
     %v5 =  %v5o19 + %v17 /\  %v7 =  %v5o19 - %v17 /\
     %v9 =  %v9o19 + %v18 /\ %v11 =  %v9o19 - %v18 /\
    %v13 = %v13o19 + %v19 /\ %v15 = %v13o19 - %v19 /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v1 /\
     %v1 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v3 /\
     %v3 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v5 /\
     %v5 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v7 /\
     %v7 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v9 /\
     %v9 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v11 /\
    %v11 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v13 /\
    %v13 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v15 /\
    %v15 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v1 /\
     %v1 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v3 /\
     %v3 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v5 /\
     %v5 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v7 /\
     %v7 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v9 /\
     %v9 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v11 /\
    %v11 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v13 /\
    %v13 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v15 /\
    %v15 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [cuts [19]];

ghost  %v0o1a@int32[4], %v4o1a@int32[4], %v8o1a@int32[4],%v12o1a@int32[4],
       %v9o1a@int32[4],%v11o1a@int32[4],%v13o1a@int32[4],%v15o1a@int32[4]:
       %v0o1a =  %v0 /\  %v4o1a =  %v4 /\  %v8o1a =  %v8 /\ %v12o1a = %v12 /\
       %v9o1a =  %v9 /\ %v11o1a = %v11 /\ %v13o1a = %v13 /\ %v15o1a = %v15
   &&  %v0o1a =  %v0 /\  %v4o1a =  %v4 /\  %v8o1a =  %v8 /\ %v12o1a = %v12 /\
       %v9o1a =  %v9 /\ %v11o1a = %v11 /\ %v13o1a = %v13 /\ %v15o1a = %v15;

(* sub	v2.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6148 *)
sub %v2 %v0 %v28;
(* mul	v16.4s, v9.4s, v26.s[1]                     #! PC = 0xaaaaaaab614c *)
mov [_, m, _, _] %v26; mov %mm [m, m, m, m];
mull %dc %v16 %v9 %mm; cast [] %v16@int32[4] %v16;
(* sub	v6.4s, v4.4s, v29.4s                        #! PC = 0xaaaaaaab6150 *)
sub %v6 %v4 %v29;
(* mul	v17.4s, v11.4s, v26.s[3]                    #! PC = 0xaaaaaaab6154 *)
mov [_, _, _, m] %v26; mov %mm [m, m, m, m];
mull %dc %v17 %v11 %mm; cast [] %v17@int32[4] %v17;
(* sub	v10.4s, v8.4s, v30.4s                       #! PC = 0xaaaaaaab6158 *)
sub %v10 %v8 %v30;
(* mul	v18.4s, v13.4s, v27.s[1]                    #! PC = 0xaaaaaaab615c *)
mov [_, m, _, _] %v27; mov %mm [m, m, m, m];
mull %dc %v18 %v13 %mm; cast [] %v18@int32[4] %v18;
(* sub	v14.4s, v12.4s, v31.4s                      #! PC = 0xaaaaaaab6160 *)
sub %v14 %v12 %v31;
(* mul	v19.4s, v15.4s, v27.s[3]                    #! PC = 0xaaaaaaab6164 *)
mov [_, _, _, m] %v27; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6168 *)
add %v0 %v0 %v28;
(* sqrdmulh	v9.4s, v9.4s, v26.s[0]                 #! PC = 0xaaaaaaab616c *)
mov [m, _, _, _] %v26; mov %mm [m, m, m, m];
mulj %mm %v9 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v9 %dc %mm 1;
(* add	v4.4s, v4.4s, v29.4s                        #! PC = 0xaaaaaaab6170 *)
add %v4 %v4 %v29;
(* sqrdmulh	v11.4s, v11.4s, v26.s[2]               #! PC = 0xaaaaaaab6174 *)
mov [_, _, m, _] %v26; mov %mm [m, m, m, m];
mulj %mm %v11 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v11 %dc %mm 1;
(* add	v8.4s, v8.4s, v30.4s                        #! PC = 0xaaaaaaab6178 *)
add %v8 %v8 %v30;
(* sqrdmulh	v13.4s, v13.4s, v27.s[0]               #! PC = 0xaaaaaaab617c *)
mov [m, _, _, _] %v27; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v12.4s, v12.4s, v31.4s                      #! PC = 0xaaaaaaab6180 *)
add %v12 %v12 %v31;
(* sqrdmulh	v15.4s, v15.4s, v27.s[2]               #! PC = 0xaaaaaaab6184 *)
mov [_, _, m, _] %v27; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v9.4s, v20.s[0]                     #! PC = 0xaaaaaaab6188 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v9 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v11.4s, v20.s[0]                    #! PC = 0xaaaaaaab618c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v11 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v13.4s, v20.s[0]                    #! PC = 0xaaaaaaab6190 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab6194 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;

assert eqmod %v16 ( %v9o1a*[%v26[1],%v26[1],%v26[1],%v26[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o1a*[%v26[3],%v26[3],%v26[3],%v26[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o1a*[%v27[1],%v27[1],%v27[1],%v27[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o1a*[%v27[3],%v27[3],%v27[3],%v27[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v0 /\
        %v0 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v2 /\
        %v2 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v4 /\
        %v4 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v6 /\
        %v6 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v8 /\
        %v8 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v10 /\
       %v10 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v12 /\
       %v12 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v14 /\
       %v14 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [20]]
    && true;
assume eqmod %v16 ( %v9o1a*[%v26[1],%v26[1],%v26[1],%v26[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o1a*[%v26[3],%v26[3],%v26[3],%v26[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o1a*[%v27[1],%v27[1],%v27[1],%v27[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o1a*[%v27[3],%v27[3],%v27[3],%v27[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v0 /\
        %v0 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v2 /\
        %v2 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v4 /\
        %v4 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v6 /\
        %v6 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v8 /\
        %v8 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v10 /\
       %v10 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v12 /\
       %v12 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v14 /\
       %v14 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
   &&  [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v0 /\
        %v0 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v2 /\
        %v2 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v4 /\
        %v4 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v6 /\
        %v6 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v8 /\
        %v8 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v10 /\
       %v10 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v12 /\
       %v12 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v14 /\
       %v14 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 22 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod %v16 ( %v9o1a*[%v26[1],%v26[1],%v26[1],%v26[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v11o1a*[%v26[3],%v26[3],%v26[3],%v26[3]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v13o1a*[%v27[1],%v27[1],%v27[1],%v27[1]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o1a*[%v27[3],%v27[3],%v27[3],%v27[3]]) [Q,Q,Q,Q] /\
     %v0 =  %v0o1a + %v28 /\  %v2 =  %v0o1a - %v28 /\
     %v4 =  %v4o1a + %v29 /\  %v6 =  %v4o1a - %v29 /\
     %v8 =  %v8o1a + %v30 /\ %v10 =  %v8o1a - %v30 /\
    %v12 = %v12o1a + %v31 /\ %v14 = %v12o1a - %v31 /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v0 /\
     %v0 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v2 /\
     %v2 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v4 /\
     %v4 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v6 /\
     %v6 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v8 /\
     %v8 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v10 /\
    %v10 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v12 /\
    %v12 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v14 /\
    %v14 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v0 /\
     %v0 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v2 /\
     %v2 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v4 /\
     %v4 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v6 /\
     %v6 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v8 /\
     %v8 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v10 /\
    %v10 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v12 /\
    %v12 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v14 /\
    %v14 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [cuts [20]];

ghost  %v8o1b@int32[4],%v10o1b@int32[4],%v12o1b@int32[4],%v14o1b@int32[4],
       %v1o1b@int32[4], %v3o1b@int32[4], %v5o1b@int32[4], %v7o1b@int32[4]:
       %v8o1b =  %v8 /\ %v10o1b = %v10 /\ %v12o1b = %v12 /\ %v14o1b = %v14 /\
       %v1o1b =  %v1 /\  %v3o1b =  %v3 /\  %v5o1b =  %v5 /\  %v7o1b =  %v7
   &&  %v8o1b =  %v8 /\ %v10o1b = %v10 /\ %v12o1b = %v12 /\ %v14o1b = %v14 /\
       %v1o1b =  %v1 /\  %v3o1b =  %v3 /\  %v5o1b =  %v5 /\  %v7o1b =  %v7;

(* mul	v28.4s, v1.4s, v24.s[1]                     #! PC = 0xaaaaaaab6198 *)
mov [_, m, _, _] %v24; mov %mm [m, m, m, m];
mull %dc %v28 %v1 %mm; cast [] %v28@int32[4] %v28;
(* sub	v9.4s, v8.4s, v16.4s                        #! PC = 0xaaaaaaab619c *)
sub %v9 %v8 %v16;
(* str	q9, [x0, #576]                              #! EA = L0xfffffffed968; PC = 0xaaaaaaab61a0 *)
mov [L0xfffffffed968,L0xfffffffed96c,L0xfffffffed970,L0xfffffffed974] %v9;
(* mul	v29.4s, v3.4s, v24.s[3]                     #! PC = 0xaaaaaaab61a4 *)
mov [_, _, _, m] %v24; mov %mm [m, m, m, m];
mull %dc %v29 %v3 %mm; cast [] %v29@int32[4] %v29;
(* sub	v11.4s, v10.4s, v17.4s                      #! PC = 0xaaaaaaab61a8 *)
sub %v11 %v10 %v17;
(* str	q11, [x0, #704]                             #! EA = L0xfffffffed9e8; PC = 0xaaaaaaab61ac *)
mov [L0xfffffffed9e8,L0xfffffffed9ec,L0xfffffffed9f0,L0xfffffffed9f4] %v11;
(* mul	v30.4s, v5.4s, v25.s[1]                     #! PC = 0xaaaaaaab61b0 *)
mov [_, m, _, _] %v25; mov %mm [m, m, m, m];
mull %dc %v30 %v5 %mm; cast [] %v30@int32[4] %v30;
(* sub	v13.4s, v12.4s, v18.4s                      #! PC = 0xaaaaaaab61b4 *)
sub %v13 %v12 %v18;
(* str	q13, [x0, #832]                             #! EA = L0xfffffffeda68; PC = 0xaaaaaaab61b8 *)
mov [L0xfffffffeda68,L0xfffffffeda6c,L0xfffffffeda70,L0xfffffffeda74] %v13;
(* mul	v31.4s, v7.4s, v25.s[3]                     #! PC = 0xaaaaaaab61bc *)
mov [_, _, _, m] %v25; mov %mm [m, m, m, m];
mull %dc %v31 %v7 %mm; cast [] %v31@int32[4] %v31;
(* sub	v15.4s, v14.4s, v19.4s                      #! PC = 0xaaaaaaab61c0 *)
sub %v15 %v14 %v19;
(* str	q15, [x0, #960]                             #! EA = L0xfffffffedae8; PC = 0xaaaaaaab61c4 *)
mov [L0xfffffffedae8,L0xfffffffedaec,L0xfffffffedaf0,L0xfffffffedaf4] %v15;
(* sqrdmulh	v1.4s, v1.4s, v24.s[0]                 #! PC = 0xaaaaaaab61c8 *)
mov [m, _, _, _] %v24; mov %mm [m, m, m, m];
mulj %mm %v1 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v1 %dc %mm 1;
(* add	v8.4s, v8.4s, v16.4s                        #! PC = 0xaaaaaaab61cc *)
add %v8 %v8 %v16;
(* str	q8, [x0, #512]                              #! EA = L0xfffffffed928; PC = 0xaaaaaaab61d0 *)
mov [L0xfffffffed928,L0xfffffffed92c,L0xfffffffed930,L0xfffffffed934] %v8;
(* sqrdmulh	v3.4s, v3.4s, v24.s[2]                 #! PC = 0xaaaaaaab61d4 *)
mov [_, _, m, _] %v24; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* add	v10.4s, v10.4s, v17.4s                      #! PC = 0xaaaaaaab61d8 *)
add %v10 %v10 %v17;
(* str	q10, [x0, #640]                             #! EA = L0xfffffffed9a8; PC = 0xaaaaaaab61dc *)
mov [L0xfffffffed9a8,L0xfffffffed9ac,L0xfffffffed9b0,L0xfffffffed9b4] %v10;
(* sqrdmulh	v5.4s, v5.4s, v25.s[0]                 #! PC = 0xaaaaaaab61e0 *)
mov [m, _, _, _] %v25; mov %mm [m, m, m, m];
mulj %mm %v5 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v5 %dc %mm 1;
(* add	v12.4s, v12.4s, v18.4s                      #! PC = 0xaaaaaaab61e4 *)
add %v12 %v12 %v18;
(* str	q12, [x0, #768]                             #! EA = L0xfffffffeda28; PC = 0xaaaaaaab61e8 *)
mov [L0xfffffffeda28,L0xfffffffeda2c,L0xfffffffeda30,L0xfffffffeda34] %v12;
(* sqrdmulh	v7.4s, v7.4s, v25.s[2]                 #! PC = 0xaaaaaaab61ec *)
mov [_, _, m, _] %v25; mov %mm [m, m, m, m];
mulj %mm %v7 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v7 %dc %mm 1;
(* add	v14.4s, v14.4s, v19.4s                      #! PC = 0xaaaaaaab61f0 *)
add %v14 %v14 %v19;
(* str	q14, [x0, #896]                             #! EA = L0xfffffffedaa8; PC = 0xaaaaaaab61f4 *)
mov [L0xfffffffedaa8,L0xfffffffedaac,L0xfffffffedab0,L0xfffffffedab4] %v14;

ghost  %v8o1c@int32[4], %v9o1c@int32[4],%v10o1c@int32[4],%v11o1c@int32[4],
      %v12o1c@int32[4],%v13o1c@int32[4],%v14o1c@int32[4],%v15o1c@int32[4]:
       %v8o1c =  %v8 /\  %v9o1c =  %v9 /\ %v10o1c = %v10 /\ %v11o1c = %v11 /\
      %v12o1c = %v12 /\ %v13o1c = %v13 /\ %v14o1c = %v14 /\ %v15o1c = %v15
   &&  %v8o1c =  %v8 /\  %v9o1c =  %v9 /\ %v10o1c = %v10 /\ %v11o1c = %v11 /\
      %v12o1c = %v12 /\ %v13o1c = %v13 /\ %v14o1c = %v14 /\ %v15o1c = %v15;

(* mls	v28.4s, v1.4s, v20.s[0]                     #! PC = 0xaaaaaaab61f8 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v1 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* ldr	q9, [x0, #592]                              #! EA = L0xfffffffed978; Value = 0x0000000200000002; PC = 0xaaaaaaab61fc *)
mov %v9 [L0xfffffffed978,L0xfffffffed97c,L0xfffffffed980,L0xfffffffed984];
(* mls	v29.4s, v3.4s, v20.s[0]                     #! PC = 0xaaaaaaab6200 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* ldr	q11, [x0, #720]                             #! EA = L0xfffffffed9f8; Value = 0x00000004fffffffc; PC = 0xaaaaaaab6204 *)
mov %v11 [L0xfffffffed9f8,L0xfffffffed9fc,L0xfffffffeda00,L0xfffffffeda04];
(* mls	v30.4s, v5.4s, v20.s[0]                     #! PC = 0xaaaaaaab6208 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v5 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* ldr	q13, [x0, #848]                             #! EA = L0xfffffffeda78; Value = 0x00000004ffffffff; PC = 0xaaaaaaab620c *)
mov %v13 [L0xfffffffeda78,L0xfffffffeda7c,L0xfffffffeda80,L0xfffffffeda84];
(* mls	v31.4s, v7.4s, v20.s[0]                     #! PC = 0xaaaaaaab6210 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v7 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;
(* ldr	q15, [x0, #976]                             #! EA = L0xfffffffedaf8; Value = 0x0000000400000003; PC = 0xaaaaaaab6214 *)
mov %v15 [L0xfffffffedaf8,L0xfffffffedafc,L0xfffffffedb00,L0xfffffffedb04];

assert eqmod %v28 ( %v1o1b*[%v24[1],%v24[1],%v24[1],%v24[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v3o1b*[%v24[3],%v24[3],%v24[3],%v24[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 ( %v5o1b*[%v25[1],%v25[1],%v25[1],%v25[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 ( %v7o1b*[%v25[3],%v25[3],%v25[3],%v25[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed928,L0xfffffffed92c] /\
       [L0xfffffffed928,L0xfffffffed92c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed930,L0xfffffffed934] /\
       [L0xfffffffed930,L0xfffffffed934] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed968,L0xfffffffed96c] /\
       [L0xfffffffed968,L0xfffffffed96c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed970,L0xfffffffed974] /\
       [L0xfffffffed970,L0xfffffffed974] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9a8,L0xfffffffed9ac] /\
       [L0xfffffffed9a8,L0xfffffffed9ac] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9b0,L0xfffffffed9b4] /\
       [L0xfffffffed9b0,L0xfffffffed9b4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9e8,L0xfffffffed9ec] /\
       [L0xfffffffed9e8,L0xfffffffed9ec] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9f0,L0xfffffffed9f4] /\
       [L0xfffffffed9f0,L0xfffffffed9f4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda28,L0xfffffffeda2c] /\
       [L0xfffffffeda28,L0xfffffffeda2c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda30,L0xfffffffeda34] /\
       [L0xfffffffeda30,L0xfffffffeda34] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda68,L0xfffffffeda6c] /\
       [L0xfffffffeda68,L0xfffffffeda6c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda70,L0xfffffffeda74] /\
       [L0xfffffffeda70,L0xfffffffeda74] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaa8,L0xfffffffedaac] /\
       [L0xfffffffedaa8,L0xfffffffedaac] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedab0,L0xfffffffedab4] /\
       [L0xfffffffedab0,L0xfffffffedab4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedae8,L0xfffffffedaec] /\
       [L0xfffffffedae8,L0xfffffffedaec] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaf0,L0xfffffffedaf4] /\
       [L0xfffffffedaf0,L0xfffffffedaf4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [21]]
    && true;
assume eqmod %v28 ( %v1o1b*[%v24[1],%v24[1],%v24[1],%v24[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v3o1b*[%v24[3],%v24[3],%v24[3],%v24[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 ( %v5o1b*[%v25[1],%v25[1],%v25[1],%v25[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 ( %v7o1b*[%v25[3],%v25[3],%v25[3],%v25[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed928,L0xfffffffed92c] /\
       [L0xfffffffed928,L0xfffffffed92c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed930,L0xfffffffed934] /\
       [L0xfffffffed930,L0xfffffffed934] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed968,L0xfffffffed96c] /\
       [L0xfffffffed968,L0xfffffffed96c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed970,L0xfffffffed974] /\
       [L0xfffffffed970,L0xfffffffed974] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9a8,L0xfffffffed9ac] /\
       [L0xfffffffed9a8,L0xfffffffed9ac] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9b0,L0xfffffffed9b4] /\
       [L0xfffffffed9b0,L0xfffffffed9b4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9e8,L0xfffffffed9ec] /\
       [L0xfffffffed9e8,L0xfffffffed9ec] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9f0,L0xfffffffed9f4] /\
       [L0xfffffffed9f0,L0xfffffffed9f4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda28,L0xfffffffeda2c] /\
       [L0xfffffffeda28,L0xfffffffeda2c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda30,L0xfffffffeda34] /\
       [L0xfffffffeda30,L0xfffffffeda34] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda68,L0xfffffffeda6c] /\
       [L0xfffffffeda68,L0xfffffffeda6c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda70,L0xfffffffeda74] /\
       [L0xfffffffeda70,L0xfffffffeda74] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaa8,L0xfffffffedaac] /\
       [L0xfffffffedaa8,L0xfffffffedaac] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedab0,L0xfffffffedab4] /\
       [L0xfffffffedab0,L0xfffffffedab4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedae8,L0xfffffffedaec] /\
       [L0xfffffffedae8,L0xfffffffedaec] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaf0,L0xfffffffedaf4] /\
       [L0xfffffffedaf0,L0xfffffffedaf4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed928,L0xfffffffed92c] /\
       [L0xfffffffed928,L0xfffffffed92c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed930,L0xfffffffed934] /\
       [L0xfffffffed930,L0xfffffffed934] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed968,L0xfffffffed96c] /\
       [L0xfffffffed968,L0xfffffffed96c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed970,L0xfffffffed974] /\
       [L0xfffffffed970,L0xfffffffed974] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9a8,L0xfffffffed9ac] /\
       [L0xfffffffed9a8,L0xfffffffed9ac] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9b0,L0xfffffffed9b4] /\
       [L0xfffffffed9b0,L0xfffffffed9b4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9e8,L0xfffffffed9ec] /\
       [L0xfffffffed9e8,L0xfffffffed9ec] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9f0,L0xfffffffed9f4] /\
       [L0xfffffffed9f0,L0xfffffffed9f4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda28,L0xfffffffeda2c] /\
       [L0xfffffffeda28,L0xfffffffeda2c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda30,L0xfffffffeda34] /\
       [L0xfffffffeda30,L0xfffffffeda34] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda68,L0xfffffffeda6c] /\
       [L0xfffffffeda68,L0xfffffffeda6c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda70,L0xfffffffeda74] /\
       [L0xfffffffeda70,L0xfffffffeda74] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedaa8,L0xfffffffedaac] /\
       [L0xfffffffedaa8,L0xfffffffedaac] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedab0,L0xfffffffedab4] /\
       [L0xfffffffedab0,L0xfffffffedab4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedae8,L0xfffffffedaec] /\
       [L0xfffffffedae8,L0xfffffffedaec] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedaf0,L0xfffffffedaf4] /\
       [L0xfffffffedaf0,L0xfffffffedaf4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 23 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v8o1c =  %v8o1b + %v16 /\  %v9o1c =  %v8o1b - %v16 /\
    %v10o1c = %v10o1b + %v17 /\ %v11o1c = %v10o1b - %v17 /\
    %v12o1c = %v12o1b + %v18 /\ %v13o1c = %v12o1b - %v18 /\
    %v14o1c = %v14o1b + %v19 /\ %v15o1c = %v14o1b - %v19 /\
    eqmod %v28 ( %v1o1b*[%v24[1],%v24[1],%v24[1],%v24[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 ( %v3o1b*[%v24[3],%v24[3],%v24[3],%v24[3]]) [Q,Q,Q,Q] /\
    eqmod %v30 ( %v5o1b*[%v25[1],%v25[1],%v25[1],%v25[1]]) [Q,Q,Q,Q] /\
    eqmod %v31 ( %v7o1b*[%v25[3],%v25[3],%v25[3],%v25[3]]) [Q,Q,Q,Q] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed928,L0xfffffffed92c] /\
    [L0xfffffffed928,L0xfffffffed92c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed930,L0xfffffffed934] /\
    [L0xfffffffed930,L0xfffffffed934] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed968,L0xfffffffed96c] /\
    [L0xfffffffed968,L0xfffffffed96c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed970,L0xfffffffed974] /\
    [L0xfffffffed970,L0xfffffffed974] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9a8,L0xfffffffed9ac] /\
    [L0xfffffffed9a8,L0xfffffffed9ac] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9b0,L0xfffffffed9b4] /\
    [L0xfffffffed9b0,L0xfffffffed9b4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9e8,L0xfffffffed9ec] /\
    [L0xfffffffed9e8,L0xfffffffed9ec] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9f0,L0xfffffffed9f4] /\
    [L0xfffffffed9f0,L0xfffffffed9f4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda28,L0xfffffffeda2c] /\
    [L0xfffffffeda28,L0xfffffffeda2c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda30,L0xfffffffeda34] /\
    [L0xfffffffeda30,L0xfffffffeda34] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda68,L0xfffffffeda6c] /\
    [L0xfffffffeda68,L0xfffffffeda6c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda70,L0xfffffffeda74] /\
    [L0xfffffffeda70,L0xfffffffeda74] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaa8,L0xfffffffedaac] /\
    [L0xfffffffedaa8,L0xfffffffedaac] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedab0,L0xfffffffedab4] /\
    [L0xfffffffedab0,L0xfffffffedab4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedae8,L0xfffffffedaec] /\
    [L0xfffffffedae8,L0xfffffffedaec] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaf0,L0xfffffffedaf4] /\
    [L0xfffffffedaf0,L0xfffffffedaf4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed928,L0xfffffffed92c] /\
    [L0xfffffffed928,L0xfffffffed92c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed930,L0xfffffffed934] /\
    [L0xfffffffed930,L0xfffffffed934] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed968,L0xfffffffed96c] /\
    [L0xfffffffed968,L0xfffffffed96c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed970,L0xfffffffed974] /\
    [L0xfffffffed970,L0xfffffffed974] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9a8,L0xfffffffed9ac] /\
    [L0xfffffffed9a8,L0xfffffffed9ac] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9b0,L0xfffffffed9b4] /\
    [L0xfffffffed9b0,L0xfffffffed9b4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9e8,L0xfffffffed9ec] /\
    [L0xfffffffed9e8,L0xfffffffed9ec] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9f0,L0xfffffffed9f4] /\
    [L0xfffffffed9f0,L0xfffffffed9f4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda28,L0xfffffffeda2c] /\
    [L0xfffffffeda28,L0xfffffffeda2c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda30,L0xfffffffeda34] /\
    [L0xfffffffeda30,L0xfffffffeda34] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda68,L0xfffffffeda6c] /\
    [L0xfffffffeda68,L0xfffffffeda6c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda70,L0xfffffffeda74] /\
    [L0xfffffffeda70,L0xfffffffeda74] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedaa8,L0xfffffffedaac] /\
    [L0xfffffffedaa8,L0xfffffffedaac] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedab0,L0xfffffffedab4] /\
    [L0xfffffffedab0,L0xfffffffedab4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedae8,L0xfffffffedaec] /\
    [L0xfffffffedae8,L0xfffffffedaec] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedaf0,L0xfffffffedaf4] /\
    [L0xfffffffedaf0,L0xfffffffedaf4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [cuts [21]];

ghost  %v0o1d@int32[4], %v2o1d@int32[4], %v4o1d@int32[4], %v6o1d@int32[4],
       %v9o1d@int32[4],%v11o1d@int32[4],%v13o1d@int32[4],%v15o1d@int32[4]:
       %v0o1d =  %v0 /\  %v2o1d =  %v2 /\  %v4o1d =  %v4 /\  %v6o1d =  %v6 /\
       %v9o1d =  %v9 /\ %v11o1d = %v11 /\ %v13o1d = %v13 /\ %v15o1d = %v15
   &&  %v0o1d =  %v0 /\  %v2o1d =  %v2 /\  %v4o1d =  %v4 /\  %v6o1d =  %v6 /\
       %v9o1d =  %v9 /\ %v11o1d = %v11 /\ %v13o1d = %v13 /\ %v15o1d = %v15;

(* sub	x11, x11, #0x1                              #! PC = 0xaaaaaaab6218 *)
subs dc x11 x11 (0x1)@uint64;
(* #cbnz	x11, 0xaaaaaaab5f14 <_ntt_top_loop>       #! PC = 0xaaaaaaab621c *)
#cbnz	x11, 0xaaaaaaab5f14 <_ntt_top_loop>       #! 0xaaaaaaab621c = 0xaaaaaaab621c;
(* mul	v16.4s, v9.4s, v20.s[3]                     #! PC = 0xaaaaaaab5f14 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v16 %v9 %mm; cast [] %v16@int32[4] %v16;
(* sub	v1.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab5f18 *)
sub %v1 %v0 %v28;
(* str	q1, [x0, #64]                               #! EA = L0xfffffffed768; PC = 0xaaaaaaab5f1c *)
mov [L0xfffffffed768,L0xfffffffed76c,L0xfffffffed770,L0xfffffffed774] %v1;
(* mul	v17.4s, v11.4s, v20.s[3]                    #! PC = 0xaaaaaaab5f20 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v17 %v11 %mm; cast [] %v17@int32[4] %v17;
(* sub	v3.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab5f24 *)
sub %v3 %v2 %v29;
(* str	q3, [x0, #192]                              #! EA = L0xfffffffed7e8; PC = 0xaaaaaaab5f28 *)
mov [L0xfffffffed7e8,L0xfffffffed7ec,L0xfffffffed7f0,L0xfffffffed7f4] %v3;
(* mul	v18.4s, v13.4s, v20.s[3]                    #! PC = 0xaaaaaaab5f2c *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v18 %v13 %mm; cast [] %v18@int32[4] %v18;
(* sub	v5.4s, v4.4s, v30.4s                        #! PC = 0xaaaaaaab5f30 *)
sub %v5 %v4 %v30;
(* str	q5, [x0, #320]                              #! EA = L0xfffffffed868; PC = 0xaaaaaaab5f34 *)
mov [L0xfffffffed868,L0xfffffffed86c,L0xfffffffed870,L0xfffffffed874] %v5;
(* mul	v19.4s, v15.4s, v20.s[3]                    #! PC = 0xaaaaaaab5f38 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* sub	v7.4s, v6.4s, v31.4s                        #! PC = 0xaaaaaaab5f3c *)
sub %v7 %v6 %v31;
(* str	q7, [x0, #448]                              #! EA = L0xfffffffed8e8; PC = 0xaaaaaaab5f40 *)
mov [L0xfffffffed8e8,L0xfffffffed8ec,L0xfffffffed8f0,L0xfffffffed8f4] %v7;
(* sqrdmulh	v9.4s, v9.4s, v20.s[2]                 #! PC = 0xaaaaaaab5f44 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v9 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v9 %dc %mm 1;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab5f48 *)
add %v0 %v0 %v28;
(* str	q0, [x0]                                    #! EA = L0xfffffffed728; PC = 0xaaaaaaab5f4c *)
mov [L0xfffffffed728,L0xfffffffed72c,L0xfffffffed730,L0xfffffffed734] %v0;
(* sqrdmulh	v11.4s, v11.4s, v20.s[2]               #! PC = 0xaaaaaaab5f50 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v11 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v11 %dc %mm 1;
(* add	v2.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab5f54 *)
add %v2 %v2 %v29;
(* str	q2, [x0, #128]                              #! EA = L0xfffffffed7a8; PC = 0xaaaaaaab5f58 *)
mov [L0xfffffffed7a8,L0xfffffffed7ac,L0xfffffffed7b0,L0xfffffffed7b4] %v2;
(* sqrdmulh	v13.4s, v13.4s, v20.s[2]               #! PC = 0xaaaaaaab5f5c *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v4.4s, v4.4s, v30.4s                        #! PC = 0xaaaaaaab5f60 *)
add %v4 %v4 %v30;
(* str	q4, [x0, #256]                              #! EA = L0xfffffffed828; PC = 0xaaaaaaab5f64 *)
mov [L0xfffffffed828,L0xfffffffed82c,L0xfffffffed830,L0xfffffffed834] %v4;
(* sqrdmulh	v15.4s, v15.4s, v20.s[2]               #! PC = 0xaaaaaaab5f68 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* add	v6.4s, v6.4s, v31.4s                        #! PC = 0xaaaaaaab5f6c *)
add %v6 %v6 %v31;
(* str	q6, [x0, #384]                              #! EA = L0xfffffffed8a8; PC = 0xaaaaaaab5f70 *)
mov [L0xfffffffed8a8,L0xfffffffed8ac,L0xfffffffed8b0,L0xfffffffed8b4] %v6;

ghost  %v0o1e@int32[4], %v1o1e@int32[4], %v2o1e@int32[4], %v3o1e@int32[4],
       %v4o1e@int32[4], %v5o1e@int32[4], %v6o1e@int32[4], %v7o1e@int32[4]:
       %v0o1e =  %v0 /\  %v1o1e =  %v1 /\  %v2o1e =  %v2 /\  %v3o1e =  %v3 /\
       %v4o1e =  %v4 /\  %v5o1e =  %v5 /\  %v6o1e =  %v6 /\  %v7o1e =  %v7
   &&  %v0o1e =  %v0 /\  %v1o1e =  %v1 /\  %v2o1e =  %v2 /\  %v3o1e =  %v3 /\
       %v4o1e =  %v4 /\  %v5o1e =  %v5 /\  %v6o1e =  %v6 /\  %v7o1e =  %v7;

(* mls	v16.4s, v9.4s, v20.s[0]                     #! PC = 0xaaaaaaab5f74 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v9 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* ldr	q1, [x0, #80]                               #! EA = L0xfffffffed778; Value = 0x0000000400000002; PC = 0xaaaaaaab5f78 *)
mov %v1 [L0xfffffffed778,L0xfffffffed77c,L0xfffffffed780,L0xfffffffed784];
(* mls	v17.4s, v11.4s, v20.s[0]                    #! PC = 0xaaaaaaab5f7c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v11 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* ldr	q3, [x0, #208]                              #! EA = L0xfffffffed7f8; Value = 0xfffffffc00000001; PC = 0xaaaaaaab5f80 *)
mov %v3 [L0xfffffffed7f8,L0xfffffffed7fc,L0xfffffffed800,L0xfffffffed804];
(* mls	v18.4s, v13.4s, v20.s[0]                    #! PC = 0xaaaaaaab5f84 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* ldr	q5, [x0, #336]                              #! EA = L0xfffffffed878; Value = 0xfffffffe00000000; PC = 0xaaaaaaab5f88 *)
mov %v5 [L0xfffffffed878,L0xfffffffed87c,L0xfffffffed880,L0xfffffffed884];
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab5f8c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;
(* ldr	q7, [x0, #464]                              #! EA = L0xfffffffed8f8; Value = 0x0000000400000003; PC = 0xaaaaaaab5f90 *)
mov %v7 [L0xfffffffed8f8,L0xfffffffed8fc,L0xfffffffed900,L0xfffffffed904];
(* ldr	q8, [x0, #528]                              #! EA = L0xfffffffed938; Value = 0x0000000200000004; PC = 0xaaaaaaab5f94 *)
mov %v8 [L0xfffffffed938,L0xfffffffed93c,L0xfffffffed940,L0xfffffffed944];

assert eqmod %v16 ( %v9o1d*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o1d*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o1d*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o1d*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed728,L0xfffffffed72c] /\
       [L0xfffffffed728,L0xfffffffed72c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed730,L0xfffffffed734] /\
       [L0xfffffffed730,L0xfffffffed734] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed768,L0xfffffffed76c] /\
       [L0xfffffffed768,L0xfffffffed76c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed770,L0xfffffffed774] /\
       [L0xfffffffed770,L0xfffffffed774] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7a8,L0xfffffffed7ac] /\
       [L0xfffffffed7a8,L0xfffffffed7ac] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7b0,L0xfffffffed7b4] /\
       [L0xfffffffed7b0,L0xfffffffed7b4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7e8,L0xfffffffed7ec] /\
       [L0xfffffffed7e8,L0xfffffffed7ec] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7f0,L0xfffffffed7f4] /\
       [L0xfffffffed7f0,L0xfffffffed7f4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed828,L0xfffffffed82c] /\
       [L0xfffffffed828,L0xfffffffed82c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed830,L0xfffffffed834] /\
       [L0xfffffffed830,L0xfffffffed834] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed868,L0xfffffffed86c] /\
       [L0xfffffffed868,L0xfffffffed86c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed870,L0xfffffffed874] /\
       [L0xfffffffed870,L0xfffffffed874] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8a8,L0xfffffffed8ac] /\
       [L0xfffffffed8a8,L0xfffffffed8ac] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8b0,L0xfffffffed8b4] /\
       [L0xfffffffed8b0,L0xfffffffed8b4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8e8,L0xfffffffed8ec] /\
       [L0xfffffffed8e8,L0xfffffffed8ec] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8f0,L0xfffffffed8f4] /\
       [L0xfffffffed8f0,L0xfffffffed8f4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [22]]
    && true;
assume eqmod %v16 ( %v9o1d*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o1d*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o1d*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o1d*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed728,L0xfffffffed72c] /\
       [L0xfffffffed728,L0xfffffffed72c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed730,L0xfffffffed734] /\
       [L0xfffffffed730,L0xfffffffed734] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed768,L0xfffffffed76c] /\
       [L0xfffffffed768,L0xfffffffed76c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed770,L0xfffffffed774] /\
       [L0xfffffffed770,L0xfffffffed774] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7a8,L0xfffffffed7ac] /\
       [L0xfffffffed7a8,L0xfffffffed7ac] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7b0,L0xfffffffed7b4] /\
       [L0xfffffffed7b0,L0xfffffffed7b4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7e8,L0xfffffffed7ec] /\
       [L0xfffffffed7e8,L0xfffffffed7ec] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7f0,L0xfffffffed7f4] /\
       [L0xfffffffed7f0,L0xfffffffed7f4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed828,L0xfffffffed82c] /\
       [L0xfffffffed828,L0xfffffffed82c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed830,L0xfffffffed834] /\
       [L0xfffffffed830,L0xfffffffed834] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed868,L0xfffffffed86c] /\
       [L0xfffffffed868,L0xfffffffed86c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed870,L0xfffffffed874] /\
       [L0xfffffffed870,L0xfffffffed874] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8a8,L0xfffffffed8ac] /\
       [L0xfffffffed8a8,L0xfffffffed8ac] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8b0,L0xfffffffed8b4] /\
       [L0xfffffffed8b0,L0xfffffffed8b4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8e8,L0xfffffffed8ec] /\
       [L0xfffffffed8e8,L0xfffffffed8ec] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8f0,L0xfffffffed8f4] /\
       [L0xfffffffed8f0,L0xfffffffed8f4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v0o1e /\
        %v0o1e < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v1o1e /\
        %v1o1e < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v2o1e /\
        %v2o1e < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v3o1e /\
        %v3o1e < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v4o1e /\
        %v4o1e < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v5o1e /\
        %v5o1e < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v6o1e /\
        %v6o1e < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2,NQ*4+NQ2] <  %v7o1e /\
        %v7o1e < [Q*4+Q2,Q*4+Q2,Q*4+Q2,Q*4+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
   &&  [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed728,L0xfffffffed72c] /\
       [L0xfffffffed728,L0xfffffffed72c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed730,L0xfffffffed734] /\
       [L0xfffffffed730,L0xfffffffed734] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed768,L0xfffffffed76c] /\
       [L0xfffffffed768,L0xfffffffed76c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed770,L0xfffffffed774] /\
       [L0xfffffffed770,L0xfffffffed774] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7a8,L0xfffffffed7ac] /\
       [L0xfffffffed7a8,L0xfffffffed7ac] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7b0,L0xfffffffed7b4] /\
       [L0xfffffffed7b0,L0xfffffffed7b4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7e8,L0xfffffffed7ec] /\
       [L0xfffffffed7e8,L0xfffffffed7ec] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7f0,L0xfffffffed7f4] /\
       [L0xfffffffed7f0,L0xfffffffed7f4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed828,L0xfffffffed82c] /\
       [L0xfffffffed828,L0xfffffffed82c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed830,L0xfffffffed834] /\
       [L0xfffffffed830,L0xfffffffed834] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed868,L0xfffffffed86c] /\
       [L0xfffffffed868,L0xfffffffed86c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed870,L0xfffffffed874] /\
       [L0xfffffffed870,L0xfffffffed874] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8a8,L0xfffffffed8ac] /\
       [L0xfffffffed8a8,L0xfffffffed8ac] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8b0,L0xfffffffed8b4] /\
       [L0xfffffffed8b0,L0xfffffffed8b4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8e8,L0xfffffffed8ec] /\
       [L0xfffffffed8e8,L0xfffffffed8ec] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8f0,L0xfffffffed8f4] /\
       [L0xfffffffed8f0,L0xfffffffed8f4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 24 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0o1e =  %v0o1d + %v28 /\  %v1o1e =  %v0o1d - %v28 /\
     %v2o1e =  %v2o1d + %v29 /\  %v3o1e =  %v2o1d - %v29 /\
     %v4o1e =  %v4o1d + %v30 /\  %v5o1e =  %v4o1d - %v30 /\
     %v6o1e =  %v6o1d + %v31 /\  %v7o1e =  %v6o1d - %v31 /\
    eqmod %v16 ( %v9o1d*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v11o1d*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v13o1d*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o1d*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed728,L0xfffffffed72c] /\
    [L0xfffffffed728,L0xfffffffed72c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed730,L0xfffffffed734] /\
    [L0xfffffffed730,L0xfffffffed734] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed768,L0xfffffffed76c] /\
    [L0xfffffffed768,L0xfffffffed76c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed770,L0xfffffffed774] /\
    [L0xfffffffed770,L0xfffffffed774] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7a8,L0xfffffffed7ac] /\
    [L0xfffffffed7a8,L0xfffffffed7ac] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7b0,L0xfffffffed7b4] /\
    [L0xfffffffed7b0,L0xfffffffed7b4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7e8,L0xfffffffed7ec] /\
    [L0xfffffffed7e8,L0xfffffffed7ec] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7f0,L0xfffffffed7f4] /\
    [L0xfffffffed7f0,L0xfffffffed7f4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed828,L0xfffffffed82c] /\
    [L0xfffffffed828,L0xfffffffed82c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed830,L0xfffffffed834] /\
    [L0xfffffffed830,L0xfffffffed834] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed868,L0xfffffffed86c] /\
    [L0xfffffffed868,L0xfffffffed86c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed870,L0xfffffffed874] /\
    [L0xfffffffed870,L0xfffffffed874] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8a8,L0xfffffffed8ac] /\
    [L0xfffffffed8a8,L0xfffffffed8ac] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8b0,L0xfffffffed8b4] /\
    [L0xfffffffed8b0,L0xfffffffed8b4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8e8,L0xfffffffed8ec] /\
    [L0xfffffffed8e8,L0xfffffffed8ec] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8f0,L0xfffffffed8f4] /\
    [L0xfffffffed8f0,L0xfffffffed8f4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed728,L0xfffffffed72c] /\
    [L0xfffffffed728,L0xfffffffed72c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed730,L0xfffffffed734] /\
    [L0xfffffffed730,L0xfffffffed734] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed768,L0xfffffffed76c] /\
    [L0xfffffffed768,L0xfffffffed76c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed770,L0xfffffffed774] /\
    [L0xfffffffed770,L0xfffffffed774] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7a8,L0xfffffffed7ac] /\
    [L0xfffffffed7a8,L0xfffffffed7ac] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7b0,L0xfffffffed7b4] /\
    [L0xfffffffed7b0,L0xfffffffed7b4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7e8,L0xfffffffed7ec] /\
    [L0xfffffffed7e8,L0xfffffffed7ec] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7f0,L0xfffffffed7f4] /\
    [L0xfffffffed7f0,L0xfffffffed7f4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed828,L0xfffffffed82c] /\
    [L0xfffffffed828,L0xfffffffed82c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed830,L0xfffffffed834] /\
    [L0xfffffffed830,L0xfffffffed834] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed868,L0xfffffffed86c] /\
    [L0xfffffffed868,L0xfffffffed86c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed870,L0xfffffffed874] /\
    [L0xfffffffed870,L0xfffffffed874] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8a8,L0xfffffffed8ac] /\
    [L0xfffffffed8a8,L0xfffffffed8ac] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8b0,L0xfffffffed8b4] /\
    [L0xfffffffed8b0,L0xfffffffed8b4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8e8,L0xfffffffed8ec] /\
    [L0xfffffffed8e8,L0xfffffffed8ec] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8f0,L0xfffffffed8f4] /\
    [L0xfffffffed8f0,L0xfffffffed8f4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [cuts [22]];

(* sub	v9.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab5f98 *)
sub %v9 %v1 %v16;
(* mul	v28.4s, v8.4s, v20.s[3]                     #! PC = 0xaaaaaaab5f9c *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v28 %v8 %mm; cast [] %v28@int32[4] %v28;
(* ldr	q10, [x0, #656]                             #! EA = L0xfffffffed9b8; Value = 0xfffffffffffffffd; PC = 0xaaaaaaab5fa0 *)
mov %v10 [L0xfffffffed9b8,L0xfffffffed9bc,L0xfffffffed9c0,L0xfffffffed9c4];
(* sub	v11.4s, v3.4s, v17.4s                       #! PC = 0xaaaaaaab5fa4 *)
sub %v11 %v3 %v17;
(* mul	v29.4s, v10.4s, v20.s[3]                    #! PC = 0xaaaaaaab5fa8 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v29 %v10 %mm; cast [] %v29@int32[4] %v29;
(* ldr	q12, [x0, #784]                             #! EA = L0xfffffffeda38; Value = 0xfffffffefffffffd; PC = 0xaaaaaaab5fac *)
mov %v12 [L0xfffffffeda38,L0xfffffffeda3c,L0xfffffffeda40,L0xfffffffeda44];
(* sub	v13.4s, v5.4s, v18.4s                       #! PC = 0xaaaaaaab5fb0 *)
sub %v13 %v5 %v18;
(* mul	v30.4s, v12.4s, v20.s[3]                    #! PC = 0xaaaaaaab5fb4 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v30 %v12 %mm; cast [] %v30@int32[4] %v30;
(* ldr	q14, [x0, #912]                             #! EA = L0xfffffffedab8; Value = 0xffffffff00000003; PC = 0xaaaaaaab5fb8 *)
mov %v14 [L0xfffffffedab8,L0xfffffffedabc,L0xfffffffedac0,L0xfffffffedac4];
(* sub	v15.4s, v7.4s, v19.4s                       #! PC = 0xaaaaaaab5fbc *)
sub %v15 %v7 %v19;
(* mul	v31.4s, v14.4s, v20.s[3]                    #! PC = 0xaaaaaaab5fc0 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v31 %v14 %mm; cast [] %v31@int32[4] %v31;

ghost  %v1o1f@int32[4], %v3o1f@int32[4], %v5o1f@int32[4], %v7o1f@int32[4],
       %v8o1f@int32[4],%v10o1f@int32[4],%v12o1f@int32[4],%v14o1f@int32[4]:
       %v1o1f =  %v1 /\  %v3o1f =  %v3 /\  %v5o1f =  %v5 /\  %v7o1f =  %v7 /\
       %v8o1f =  %v8 /\ %v10o1f = %v10 /\ %v12o1f = %v12 /\ %v14o1f = %v14
   &&  %v1o1f =  %v1 /\  %v3o1f =  %v3 /\  %v5o1f =  %v5 /\  %v7o1f =  %v7 /\
       %v8o1f =  %v8 /\ %v10o1f = %v10 /\ %v12o1f = %v12 /\ %v14o1f = %v14;
       
(* ldr	q0, [x0, #16]                               #! EA = L0xfffffffed738; Value = 0xfffffffc00000003; PC = 0xaaaaaaab5fc4 *)
mov %v0 [L0xfffffffed738,L0xfffffffed73c,L0xfffffffed740,L0xfffffffed744];
(* add	v1.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab5fc8 *)
add %v1 %v1 %v16;
(* sqrdmulh	v8.4s, v8.4s, v20.s[2]                 #! PC = 0xaaaaaaab5fcc *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v8 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v8 %dc %mm 1;
(* ldr	q2, [x0, #144]                              #! EA = L0xfffffffed7b8; Value = 0xffffffff00000003; PC = 0xaaaaaaab5fd0 *)
mov %v2 [L0xfffffffed7b8,L0xfffffffed7bc,L0xfffffffed7c0,L0xfffffffed7c4];
(* add	v3.4s, v3.4s, v17.4s                        #! PC = 0xaaaaaaab5fd4 *)
add %v3 %v3 %v17;
(* sqrdmulh	v10.4s, v10.4s, v20.s[2]               #! PC = 0xaaaaaaab5fd8 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v10 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v10 %dc %mm 1;
(* ldr	q4, [x0, #272]                              #! EA = L0xfffffffed838; Value = 0xfffffffd00000003; PC = 0xaaaaaaab5fdc *)
mov %v4 [L0xfffffffed838,L0xfffffffed83c,L0xfffffffed840,L0xfffffffed844];
(* add	v5.4s, v5.4s, v18.4s                        #! PC = 0xaaaaaaab5fe0 *)
add %v5 %v5 %v18;
(* sqrdmulh	v12.4s, v12.4s, v20.s[2]               #! PC = 0xaaaaaaab5fe4 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v12 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v12 %dc %mm 1;
(* ldr	q6, [x0, #400]                              #! EA = L0xfffffffed8b8; Value = 0xffffffff00000000; PC = 0xaaaaaaab5fe8 *)
mov %v6 [L0xfffffffed8b8,L0xfffffffed8bc,L0xfffffffed8c0,L0xfffffffed8c4];
(* add	v7.4s, v7.4s, v19.4s                        #! PC = 0xaaaaaaab5fec *)
add %v7 %v7 %v19;
(* sqrdmulh	v14.4s, v14.4s, v20.s[2]               #! PC = 0xaaaaaaab5ff0 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* mls	v28.4s, v8.4s, v20.s[0]                     #! PC = 0xaaaaaaab5ff4 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v8 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v10.4s, v20.s[0]                    #! PC = 0xaaaaaaab5ff8 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v10 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* mls	v30.4s, v12.4s, v20.s[0]                    #! PC = 0xaaaaaaab5ffc *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v12 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* mls	v31.4s, v14.4s, v20.s[0]                    #! PC = 0xaaaaaaab6000 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;

assert eqmod %v28 ( %v8o1f*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v10o1f*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12o1f*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o1f*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v1 /\  %v1 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v3 /\  %v3 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v5 /\  %v5 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v7 /\  %v7 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v9 /\  %v9 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v11 /\ %v11 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v13 /\ %v13 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v15 /\ %v15 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, precondition]
    && true;
assume eqmod %v28 ( %v8o1f*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v10o1f*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12o1f*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o1f*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v1 /\  %v1 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v3 /\  %v3 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v5 /\  %v5 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v7 /\  %v7 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v9 /\  %v9 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v11 /\ %v11 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v13 /\ %v13 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v15 /\ %v15 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v1 /\
        %v1 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v3 /\
        %v3 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v5 /\
        %v5 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v7 /\
        %v7 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v9 /\
        %v9 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v11 /\
       %v11 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v13 /\
       %v13 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v15 /\
       %v15 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 25 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v1 =  %v1o1f + %v16 /\  %v9 =  %v1o1f - %v16 /\
     %v3 =  %v3o1f + %v17 /\ %v11 =  %v3o1f - %v17 /\
     %v5 =  %v5o1f + %v18 /\ %v13 =  %v5o1f - %v18 /\
     %v7 =  %v7o1f + %v19 /\ %v15 =  %v7o1f - %v19 /\
    eqmod %v28 ( %v8o1f*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v29 (%v10o1f*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v30 (%v12o1f*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v31 (%v14o1f*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v1 /\  %v1 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v3 /\  %v3 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v5 /\  %v5 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v7 /\  %v7 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v9 /\  %v9 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v11 /\ %v11 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v13 /\ %v13 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v15 /\ %v15 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v1 /\
     %v1 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v3 /\
     %v3 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v5 /\
     %v5 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v7 /\
     %v7 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v9 /\
     %v9 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v11 /\
    %v11 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v13 /\
    %v13 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v15 /\
    %v15 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [precondition];

ghost  %v0o20@int32[4], %v2o20@int32[4], %v4o20@int32[4], %v6o20@int32[4],
       %v5o20@int32[4], %v7o20@int32[4],%v13o20@int32[4],%v15o20@int32[4]:
       %v0o20 =  %v0 /\  %v2o20 =  %v2 /\  %v4o20 =  %v4 /\  %v6o20 =  %v6 /\
       %v5o20 =  %v5 /\  %v7o20 =  %v7 /\ %v13o20 = %v13 /\ %v15o20 = %v15
   &&  %v0o20 =  %v0 /\  %v2o20 =  %v2 /\  %v4o20 =  %v4 /\  %v6o20 =  %v6 /\
       %v5o20 =  %v5 /\  %v7o20 =  %v7 /\ %v13o20 = %v13 /\ %v15o20 = %v15;

(* add	x0, x0, #0x10                               #! PC = 0xaaaaaaab6004 *)
adds dc x0 x0 (0x10)@uint64;
(* sub	v8.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6008 *)
sub %v8 %v0 %v28;
(* mul	v16.4s, v5.4s, v21.s[1]                     #! PC = 0xaaaaaaab600c *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v16 %v5 %mm; cast [] %v16@int32[4] %v16;
(* sub	v10.4s, v2.4s, v29.4s                       #! PC = 0xaaaaaaab6010 *)
sub %v10 %v2 %v29;
(* mul	v17.4s, v7.4s, v21.s[1]                     #! PC = 0xaaaaaaab6014 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v17 %v7 %mm; cast [] %v17@int32[4] %v17;
(* sub	v12.4s, v4.4s, v30.4s                       #! PC = 0xaaaaaaab6018 *)
sub %v12 %v4 %v30;
(* mul	v18.4s, v13.4s, v21.s[3]                    #! PC = 0xaaaaaaab601c *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v18 %v13 %mm; cast [] %v18@int32[4] %v18;
(* sub	v14.4s, v6.4s, v31.4s                       #! PC = 0xaaaaaaab6020 *)
sub %v14 %v6 %v31;
(* mul	v19.4s, v15.4s, v21.s[3]                    #! PC = 0xaaaaaaab6024 *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6028 *)
add %v0 %v0 %v28;
(* sqrdmulh	v5.4s, v5.4s, v21.s[0]                 #! PC = 0xaaaaaaab602c *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v5 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v5 %dc %mm 1;
(* add	v2.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab6030 *)
add %v2 %v2 %v29;
(* sqrdmulh	v7.4s, v7.4s, v21.s[0]                 #! PC = 0xaaaaaaab6034 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v7 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v7 %dc %mm 1;
(* add	v4.4s, v4.4s, v30.4s                        #! PC = 0xaaaaaaab6038 *)
add %v4 %v4 %v30;
(* sqrdmulh	v13.4s, v13.4s, v21.s[2]               #! PC = 0xaaaaaaab603c *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v6.4s, v6.4s, v31.4s                        #! PC = 0xaaaaaaab6040 *)
add %v6 %v6 %v31;
(* sqrdmulh	v15.4s, v15.4s, v21.s[2]               #! PC = 0xaaaaaaab6044 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v5.4s, v20.s[0]                     #! PC = 0xaaaaaaab6048 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v5 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v7.4s, v20.s[0]                     #! PC = 0xaaaaaaab604c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v7 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v13.4s, v20.s[0]                    #! PC = 0xaaaaaaab6050 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab6054 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;

assert eqmod %v16 ( %v5o20*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7o20*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o20*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o20*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v0 /\  %v0 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v2 /\  %v2 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v4 /\  %v4 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v6 /\  %v6 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v8 /\  %v8 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v10 /\ %v10 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v12 /\ %v12 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v14 /\ %v14 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, precondition]
    && true;
assume eqmod %v16 ( %v5o20*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7o20*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o20*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o20*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v0 /\  %v0 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v2 /\  %v2 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v4 /\  %v4 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v6 /\  %v6 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v8 /\  %v8 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v10 /\ %v10 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v12 /\ %v12 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v14 /\ %v14 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
    && [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v0 /\
        %v0 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v2 /\
        %v2 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v4 /\
        %v4 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v6 /\
        %v6 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v8 /\
        %v8 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v10 /\
       %v10 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v12 /\
       %v12 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v14 /\
       %v14 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 26 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o20 + %v28 /\  %v8 =  %v0o20 - %v28 /\
     %v2 =  %v2o20 + %v29 /\ %v10 =  %v2o20 - %v29 /\
     %v4 =  %v4o20 + %v30 /\ %v12 =  %v4o20 - %v30 /\
     %v6 =  %v6o20 + %v31 /\ %v14 =  %v6o20 - %v31 /\
    eqmod %v16 ( %v5o20*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 ( %v7o20*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v13o20*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o20*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v0 /\  %v0 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v2 /\  %v2 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v4 /\  %v4 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v6 /\  %v6 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <  %v8 /\  %v8 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v10 /\ %v10 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v12 /\ %v12 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] < %v14 /\ %v14 < [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v0 /\
     %v0 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v2 /\
     %v2 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v4 /\
     %v4 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v6 /\
     %v6 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s  %v8 /\
     %v8 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v10 /\
    %v10 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v12 /\
    %v12 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ+NQ2,NQ+NQ2,NQ+NQ2,NQ+NQ2] <s %v14 /\
    %v14 <s [Q+Q2,Q+Q2,Q+Q2,Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [precondition];

ghost  %v1o21@int32[4], %v3o21@int32[4], %v9o21@int32[4],%v11o21@int32[4],
       %v4o21@int32[4], %v6o21@int32[4],%v12o21@int32[4],%v14o21@int32[4]:
       %v1o21 =  %v1 /\  %v3o21 =  %v3 /\  %v9o21 =  %v9 /\ %v11o21 = %v11 /\
       %v4o21 =  %v4 /\  %v6o21 =  %v6 /\ %v12o21 = %v12 /\ %v14o21 = %v14
   &&  %v1o21 =  %v1 /\  %v3o21 =  %v3 /\  %v9o21 =  %v9 /\ %v11o21 = %v11 /\
       %v4o21 =  %v4 /\  %v6o21 =  %v6 /\ %v12o21 = %v12 /\ %v14o21 = %v14;

(* sub	v5.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab6058 *)
sub %v5 %v1 %v16;
(* mul	v28.4s, v4.4s, v21.s[1]                     #! PC = 0xaaaaaaab605c *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v28 %v4 %mm; cast [] %v28@int32[4] %v28;
(* sub	v7.4s, v3.4s, v17.4s                        #! PC = 0xaaaaaaab6060 *)
sub %v7 %v3 %v17;
(* mul	v29.4s, v6.4s, v21.s[1]                     #! PC = 0xaaaaaaab6064 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v29 %v6 %mm; cast [] %v29@int32[4] %v29;
(* sub	v13.4s, v9.4s, v18.4s                       #! PC = 0xaaaaaaab6068 *)
sub %v13 %v9 %v18;
(* mul	v30.4s, v12.4s, v21.s[3]                    #! PC = 0xaaaaaaab606c *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v30 %v12 %mm; cast [] %v30@int32[4] %v30;
(* sub	v15.4s, v11.4s, v19.4s                      #! PC = 0xaaaaaaab6070 *)
sub %v15 %v11 %v19;
(* mul	v31.4s, v14.4s, v21.s[3]                    #! PC = 0xaaaaaaab6074 *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v31 %v14 %mm; cast [] %v31@int32[4] %v31;
(* add	v1.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab6078 *)
add %v1 %v1 %v16;
(* sqrdmulh	v4.4s, v4.4s, v21.s[0]                 #! PC = 0xaaaaaaab607c *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v4 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v4 %dc %mm 1;
(* add	v3.4s, v3.4s, v17.4s                        #! PC = 0xaaaaaaab6080 *)
add %v3 %v3 %v17;
(* sqrdmulh	v6.4s, v6.4s, v21.s[0]                 #! PC = 0xaaaaaaab6084 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v6 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v6 %dc %mm 1;
(* add	v9.4s, v9.4s, v18.4s                        #! PC = 0xaaaaaaab6088 *)
add %v9 %v9 %v18;
(* sqrdmulh	v12.4s, v12.4s, v21.s[2]               #! PC = 0xaaaaaaab608c *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v12 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v12 %dc %mm 1;
(* add	v11.4s, v11.4s, v19.4s                      #! PC = 0xaaaaaaab6090 *)
add %v11 %v11 %v19;
(* sqrdmulh	v14.4s, v14.4s, v21.s[2]               #! PC = 0xaaaaaaab6094 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* mls	v28.4s, v4.4s, v20.s[0]                     #! PC = 0xaaaaaaab6098 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v4 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v6.4s, v20.s[0]                     #! PC = 0xaaaaaaab609c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v6 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* mls	v30.4s, v12.4s, v20.s[0]                    #! PC = 0xaaaaaaab60a0 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v12 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* mls	v31.4s, v14.4s, v20.s[0]                    #! PC = 0xaaaaaaab60a4 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;

assert eqmod %v28 ( %v4o21*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6o21*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12o21*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o21*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v1 /\
        %v1 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v3 /\
        %v3 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v5 /\
        %v5 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v7 /\
        %v7 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v9 /\
        %v9 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v11 /\
       %v11 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v13 /\
       %v13 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v15 /\
       %v15 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [25]]
    && true;
assume eqmod %v28 ( %v4o21*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6o21*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v12o21*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o21*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v1 /\
        %v1 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v3 /\
        %v3 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v5 /\
        %v5 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v7 /\
        %v7 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v9 /\
        %v9 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v11 /\
       %v11 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v13 /\
       %v13 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v15 /\
       %v15 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v1 /\
        %v1 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v3 /\
        %v3 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v5 /\
        %v5 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v7 /\
        %v7 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v9 /\
        %v9 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v11 /\
       %v11 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v13 /\
       %v13 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v15 /\
       %v15 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 27 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v1 =  %v1o21 + %v16 /\  %v5 =  %v1o21 - %v16 /\  
     %v3 =  %v3o21 + %v17 /\  %v7 =  %v3o21 - %v17 /\  
     %v9 =  %v9o21 + %v18 /\ %v13 =  %v9o21 - %v18 /\  
    %v11 = %v11o21 + %v19 /\ %v15 = %v11o21 - %v19 /\  
    eqmod %v28 ( %v4o21*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 ( %v6o21*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v30 (%v12o21*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    eqmod %v31 (%v14o21*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v1 /\
     %v1 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v3 /\
     %v3 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v5 /\
     %v5 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v7 /\
     %v7 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v9 /\
     %v9 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v11 /\
    %v11 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v13 /\
    %v13 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v15 /\
    %v15 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v1 /\
     %v1 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v3 /\
     %v3 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v5 /\
     %v5 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v7 /\
     %v7 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v9 /\
     %v9 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v11 /\
    %v11 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v13 /\
    %v13 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v15 /\
    %v15 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [cuts [25]];

ghost  %v0o22@int32[4], %v2o22@int32[4], %v8o22@int32[4],%v10o22@int32[4],
       %v3o22@int32[4], %v7o22@int32[4],%v11o22@int32[4],%v15o22@int32[4]:
       %v0o22 =  %v0 /\  %v2o22 =  %v2 /\  %v8o22 =  %v8 /\ %v10o22 = %v10 /\
       %v3o22 =  %v3 /\  %v7o22 =  %v7 /\ %v11o22 = %v11 /\ %v15o22 = %v15
   &&  %v0o22 =  %v0 /\  %v2o22 =  %v2 /\  %v8o22 =  %v8 /\ %v10o22 = %v10 /\
       %v3o22 =  %v3 /\  %v7o22 =  %v7 /\ %v11o22 = %v11 /\ %v15o22 = %v15;

(* sub	v4.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab60a8 *)
sub %v4 %v0 %v28;
(* mul	v16.4s, v3.4s, v22.s[1]                     #! PC = 0xaaaaaaab60ac *)
mov [_, m, _, _] %v22; mov %mm [m, m, m, m];
mull %dc %v16 %v3 %mm; cast [] %v16@int32[4] %v16;
(* sub	v6.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab60b0 *)
sub %v6 %v2 %v29;
(* mul	v17.4s, v7.4s, v22.s[3]                     #! PC = 0xaaaaaaab60b4 *)
mov [_, _, _, m] %v22; mov %mm [m, m, m, m];
mull %dc %v17 %v7 %mm; cast [] %v17@int32[4] %v17;
(* sub	v12.4s, v8.4s, v30.4s                       #! PC = 0xaaaaaaab60b8 *)
sub %v12 %v8 %v30;
(* mul	v18.4s, v11.4s, v23.s[1]                    #! PC = 0xaaaaaaab60bc *)
mov [_, m, _, _] %v23; mov %mm [m, m, m, m];
mull %dc %v18 %v11 %mm; cast [] %v18@int32[4] %v18;
(* sub	v14.4s, v10.4s, v31.4s                      #! PC = 0xaaaaaaab60c0 *)
sub %v14 %v10 %v31;
(* mul	v19.4s, v15.4s, v23.s[3]                    #! PC = 0xaaaaaaab60c4 *)
mov [_, _, _, m] %v23; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab60c8 *)
add %v0 %v0 %v28;
(* sqrdmulh	v3.4s, v3.4s, v22.s[0]                 #! PC = 0xaaaaaaab60cc *)
mov [m, _, _, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* add	v2.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab60d0 *)
add %v2 %v2 %v29;
(* sqrdmulh	v7.4s, v7.4s, v22.s[2]                 #! PC = 0xaaaaaaab60d4 *)
mov [_, _, m, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v7 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v7 %dc %mm 1;
(* add	v8.4s, v8.4s, v30.4s                        #! PC = 0xaaaaaaab60d8 *)
add %v8 %v8 %v30;
(* sqrdmulh	v11.4s, v11.4s, v23.s[0]               #! PC = 0xaaaaaaab60dc *)
mov [m, _, _, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v11 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v11 %dc %mm 1;
(* add	v10.4s, v10.4s, v31.4s                      #! PC = 0xaaaaaaab60e0 *)
add %v10 %v10 %v31;
(* sqrdmulh	v15.4s, v15.4s, v23.s[2]               #! PC = 0xaaaaaaab60e4 *)
mov [_, _, m, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v3.4s, v20.s[0]                     #! PC = 0xaaaaaaab60e8 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v7.4s, v20.s[0]                     #! PC = 0xaaaaaaab60ec *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v7 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v11.4s, v20.s[0]                    #! PC = 0xaaaaaaab60f0 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v11 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab60f4 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;

assert eqmod %v16 ( %v3o22*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7o22*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v11o22*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o22*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v0 /\
        %v0 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v2 /\
        %v2 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v4 /\
        %v4 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v6 /\
        %v6 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v8 /\
        %v8 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v10 /\
       %v10 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v12 /\
       %v12 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v14 /\
       %v14 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [26]]
    && true;
assume eqmod %v16 ( %v3o22*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 ( %v7o22*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v11o22*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o22*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v0 /\
        %v0 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v2 /\
        %v2 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v4 /\
        %v4 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v6 /\
        %v6 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v8 /\
        %v8 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v10 /\
       %v10 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v12 /\
       %v12 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v14 /\
       %v14 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
   &&  [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v0 /\
        %v0 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v2 /\
        %v2 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v4 /\
        %v4 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v6 /\
        %v6 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v8 /\
        %v8 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v10 /\
       %v10 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v12 /\
       %v12 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v14 /\
       %v14 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 28 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o22 + %v28 /\  %v4 =  %v0o22 - %v28 /\
     %v2 =  %v2o22 + %v29 /\  %v6 =  %v2o22 - %v29 /\
     %v8 =  %v8o22 + %v30 /\ %v12 =  %v8o22 - %v30 /\
    %v10 = %v10o22 + %v31 /\ %v14 = %v10o22 - %v31 /\
    eqmod %v16 ( %v3o22*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 ( %v7o22*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v11o22*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o22*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v0 /\
     %v0 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v2 /\
     %v2 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v4 /\
     %v4 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v6 /\
     %v6 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] <  %v8 /\
     %v8 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v10 /\
    %v10 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v12 /\
    %v12 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2,NQ*2+NQ2] < %v14 /\
    %v14 < [Q*2+Q2,Q*2+Q2,Q*2+Q2,Q*2+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v0 /\
     %v0 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v2 /\
     %v2 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v4 /\
     %v4 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v6 /\
     %v6 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s  %v8 /\
     %v8 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v10 /\
    %v10 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v12 /\
    %v12 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2,NQ*2@32+NQ2] <s %v14 /\
    %v14 <s [Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2,Q*2@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [cuts [26]];

ghost  %v1o23@int32[4], %v5o23@int32[4], %v9o23@int32[4],%v13o23@int32[4],
       %v2o23@int32[4], %v6o23@int32[4],%v10o23@int32[4],%v14o23@int32[4]:
       %v1o23 =  %v1 /\  %v5o23 =  %v5 /\  %v9o23 =  %v9 /\ %v13o23 = %v13 /\
       %v2o23 =  %v2 /\  %v6o23 =  %v6 /\ %v10o23 = %v10 /\ %v14o23 = %v14
   &&  %v1o23 =  %v1 /\  %v5o23 =  %v5 /\  %v9o23 =  %v9 /\ %v13o23 = %v13 /\
       %v2o23 =  %v2 /\  %v6o23 =  %v6 /\ %v10o23 = %v10 /\ %v14o23 = %v14;

(* sub	v3.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab60f8 *)
sub %v3 %v1 %v16;
(* mul	v28.4s, v2.4s, v22.s[1]                     #! PC = 0xaaaaaaab60fc *)
mov [_, m, _, _] %v22; mov %mm [m, m, m, m];
mull %dc %v28 %v2 %mm; cast [] %v28@int32[4] %v28;
(* sub	v7.4s, v5.4s, v17.4s                        #! PC = 0xaaaaaaab6100 *)
sub %v7 %v5 %v17;
(* mul	v29.4s, v6.4s, v22.s[3]                     #! PC = 0xaaaaaaab6104 *)
mov [_, _, _, m] %v22; mov %mm [m, m, m, m];
mull %dc %v29 %v6 %mm; cast [] %v29@int32[4] %v29;
(* sub	v11.4s, v9.4s, v18.4s                       #! PC = 0xaaaaaaab6108 *)
sub %v11 %v9 %v18;
(* mul	v30.4s, v10.4s, v23.s[1]                    #! PC = 0xaaaaaaab610c *)
mov [_, m, _, _] %v23; mov %mm [m, m, m, m];
mull %dc %v30 %v10 %mm; cast [] %v30@int32[4] %v30;
(* sub	v15.4s, v13.4s, v19.4s                      #! PC = 0xaaaaaaab6110 *)
sub %v15 %v13 %v19;
(* mul	v31.4s, v14.4s, v23.s[3]                    #! PC = 0xaaaaaaab6114 *)
mov [_, _, _, m] %v23; mov %mm [m, m, m, m];
mull %dc %v31 %v14 %mm; cast [] %v31@int32[4] %v31;
(* add	v1.4s, v1.4s, v16.4s                        #! PC = 0xaaaaaaab6118 *)
add %v1 %v1 %v16;
(* sqrdmulh	v2.4s, v2.4s, v22.s[0]                 #! PC = 0xaaaaaaab611c *)
mov [m, _, _, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v2 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v2 %dc %mm 1;
(* add	v5.4s, v5.4s, v17.4s                        #! PC = 0xaaaaaaab6120 *)
add %v5 %v5 %v17;
(* sqrdmulh	v6.4s, v6.4s, v22.s[2]                 #! PC = 0xaaaaaaab6124 *)
mov [_, _, m, _] %v22; mov %mm [m, m, m, m];
mulj %mm %v6 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v6 %dc %mm 1;
(* add	v9.4s, v9.4s, v18.4s                        #! PC = 0xaaaaaaab6128 *)
add %v9 %v9 %v18;
(* sqrdmulh	v10.4s, v10.4s, v23.s[0]               #! PC = 0xaaaaaaab612c *)
mov [m, _, _, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v10 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v10 %dc %mm 1;
(* add	v13.4s, v13.4s, v19.4s                      #! PC = 0xaaaaaaab6130 *)
add %v13 %v13 %v19;
(* sqrdmulh	v14.4s, v14.4s, v23.s[2]               #! PC = 0xaaaaaaab6134 *)
mov [_, _, m, _] %v23; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* mls	v28.4s, v2.4s, v20.s[0]                     #! PC = 0xaaaaaaab6138 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v2 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v6.4s, v20.s[0]                     #! PC = 0xaaaaaaab613c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v6 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* mls	v30.4s, v10.4s, v20.s[0]                    #! PC = 0xaaaaaaab6140 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v10 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* mls	v31.4s, v14.4s, v20.s[0]                    #! PC = 0xaaaaaaab6144 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;

assert eqmod %v28 ( %v2o23*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6o23*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v10o23*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o23*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v1 /\
        %v1 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v3 /\
        %v3 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v5 /\
        %v5 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v7 /\
        %v7 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v9 /\
        %v9 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v11 /\
       %v11 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v13 /\
       %v13 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v15 /\
       %v15 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [27]]
    && true;
assume eqmod %v28 ( %v2o23*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v6o23*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 (%v10o23*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 (%v14o23*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v1 /\
        %v1 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v3 /\
        %v3 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v5 /\
        %v5 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v7 /\
        %v7 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v9 /\
        %v9 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v11 /\
       %v11 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v13 /\
       %v13 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v15 /\
       %v15 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v1 /\
        %v1 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v3 /\
        %v3 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v5 /\
        %v5 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v7 /\
        %v7 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v9 /\
        %v9 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v11 /\
       %v11 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v13 /\
       %v13 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v15 /\
       %v15 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 29 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod %v28 ( %v2o23*[%v22[1],%v22[1],%v22[1],%v22[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 ( %v6o23*[%v22[3],%v22[3],%v22[3],%v22[3]]) [Q,Q,Q,Q] /\
    eqmod %v30 (%v10o23*[%v23[1],%v23[1],%v23[1],%v23[1]]) [Q,Q,Q,Q] /\
    eqmod %v31 (%v14o23*[%v23[3],%v23[3],%v23[3],%v23[3]]) [Q,Q,Q,Q] /\
     %v1 =  %v1o23 + %v16 /\  %v3 =  %v1o23 - %v16 /\
     %v5 =  %v5o23 + %v17 /\  %v7 =  %v5o23 - %v17 /\
     %v9 =  %v9o23 + %v18 /\ %v11 =  %v9o23 - %v18 /\
    %v13 = %v13o23 + %v19 /\ %v15 = %v13o23 - %v19 /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v1 /\
     %v1 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v3 /\
     %v3 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v5 /\
     %v5 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v7 /\
     %v7 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v9 /\
     %v9 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v11 /\
    %v11 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v13 /\
    %v13 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v15 /\
    %v15 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v1 /\
     %v1 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v3 /\
     %v3 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v5 /\
     %v5 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v7 /\
     %v7 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v9 /\
     %v9 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v11 /\
    %v11 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v13 /\
    %v13 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v15 /\
    %v15 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [cuts [27]];

ghost  %v0o24@int32[4], %v4o24@int32[4], %v8o24@int32[4],%v12o24@int32[4],
       %v9o24@int32[4],%v11o24@int32[4],%v13o24@int32[4],%v15o24@int32[4]:
       %v0o24 =  %v0 /\  %v4o24 =  %v4 /\  %v8o24 =  %v8 /\ %v12o24 = %v12 /\
       %v9o24 =  %v9 /\ %v11o24 = %v11 /\ %v13o24 = %v13 /\ %v15o24 = %v15
   &&  %v0o24 =  %v0 /\  %v4o24 =  %v4 /\  %v8o24 =  %v8 /\ %v12o24 = %v12 /\
       %v9o24 =  %v9 /\ %v11o24 = %v11 /\ %v13o24 = %v13 /\ %v15o24 = %v15;

(* sub	v2.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6148 *)
sub %v2 %v0 %v28;
(* mul	v16.4s, v9.4s, v26.s[1]                     #! PC = 0xaaaaaaab614c *)
mov [_, m, _, _] %v26; mov %mm [m, m, m, m];
mull %dc %v16 %v9 %mm; cast [] %v16@int32[4] %v16;
(* sub	v6.4s, v4.4s, v29.4s                        #! PC = 0xaaaaaaab6150 *)
sub %v6 %v4 %v29;
(* mul	v17.4s, v11.4s, v26.s[3]                    #! PC = 0xaaaaaaab6154 *)
mov [_, _, _, m] %v26; mov %mm [m, m, m, m];
mull %dc %v17 %v11 %mm; cast [] %v17@int32[4] %v17;
(* sub	v10.4s, v8.4s, v30.4s                       #! PC = 0xaaaaaaab6158 *)
sub %v10 %v8 %v30;
(* mul	v18.4s, v13.4s, v27.s[1]                    #! PC = 0xaaaaaaab615c *)
mov [_, m, _, _] %v27; mov %mm [m, m, m, m];
mull %dc %v18 %v13 %mm; cast [] %v18@int32[4] %v18;
(* sub	v14.4s, v12.4s, v31.4s                      #! PC = 0xaaaaaaab6160 *)
sub %v14 %v12 %v31;
(* mul	v19.4s, v15.4s, v27.s[3]                    #! PC = 0xaaaaaaab6164 *)
mov [_, _, _, m] %v27; mov %mm [m, m, m, m];
mull %dc %v19 %v15 %mm; cast [] %v19@int32[4] %v19;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6168 *)
add %v0 %v0 %v28;
(* sqrdmulh	v9.4s, v9.4s, v26.s[0]                 #! PC = 0xaaaaaaab616c *)
mov [m, _, _, _] %v26; mov %mm [m, m, m, m];
mulj %mm %v9 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v9 %dc %mm 1;
(* add	v4.4s, v4.4s, v29.4s                        #! PC = 0xaaaaaaab6170 *)
add %v4 %v4 %v29;
(* sqrdmulh	v11.4s, v11.4s, v26.s[2]               #! PC = 0xaaaaaaab6174 *)
mov [_, _, m, _] %v26; mov %mm [m, m, m, m];
mulj %mm %v11 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v11 %dc %mm 1;
(* add	v8.4s, v8.4s, v30.4s                        #! PC = 0xaaaaaaab6178 *)
add %v8 %v8 %v30;
(* sqrdmulh	v13.4s, v13.4s, v27.s[0]               #! PC = 0xaaaaaaab617c *)
mov [m, _, _, _] %v27; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v12.4s, v12.4s, v31.4s                      #! PC = 0xaaaaaaab6180 *)
add %v12 %v12 %v31;
(* sqrdmulh	v15.4s, v15.4s, v27.s[2]               #! PC = 0xaaaaaaab6184 *)
mov [_, _, m, _] %v27; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v16.4s, v9.4s, v20.s[0]                     #! PC = 0xaaaaaaab6188 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v9 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v11.4s, v20.s[0]                    #! PC = 0xaaaaaaab618c *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v11 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* mls	v18.4s, v13.4s, v20.s[0]                    #! PC = 0xaaaaaaab6190 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v18 %v18 %mm;
(* mls	v19.4s, v15.4s, v20.s[0]                    #! PC = 0xaaaaaaab6194 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v19 %v19 %mm;

assert eqmod %v16 ( %v9o24*[%v26[1],%v26[1],%v26[1],%v26[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o24*[%v26[3],%v26[3],%v26[3],%v26[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o24*[%v27[1],%v27[1],%v27[1],%v27[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o24*[%v27[3],%v27[3],%v27[3],%v27[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v0 /\
        %v0 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v2 /\
        %v2 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v4 /\
        %v4 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v6 /\
        %v6 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v8 /\
        %v8 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v10 /\
       %v10 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v12 /\
       %v12 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v14 /\
       %v14 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [28]]
    && true;
assume eqmod %v16 ( %v9o24*[%v26[1],%v26[1],%v26[1],%v26[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v11o24*[%v26[3],%v26[3],%v26[3],%v26[3]]) [Q,Q,Q,Q] /\
       eqmod %v18 (%v13o24*[%v27[1],%v27[1],%v27[1],%v27[1]]) [Q,Q,Q,Q] /\
       eqmod %v19 (%v15o24*[%v27[3],%v27[3],%v27[3],%v27[3]]) [Q,Q,Q,Q] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v0 /\
        %v0 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v2 /\
        %v2 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v4 /\
        %v4 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v6 /\
        %v6 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v8 /\
        %v8 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v10 /\
       %v10 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v12 /\
       %v12 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v14 /\
       %v14 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
   &&  [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v0 /\
        %v0 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v2 /\
        %v2 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v4 /\
        %v4 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v6 /\
        %v6 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v8 /\
        %v8 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v10 /\
       %v10 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v12 /\
       %v12 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v14 /\
       %v14 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q];

(* CUT 30 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod %v16 ( %v9o24*[%v26[1],%v26[1],%v26[1],%v26[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v11o24*[%v26[3],%v26[3],%v26[3],%v26[3]]) [Q,Q,Q,Q] /\
    eqmod %v18 (%v13o24*[%v27[1],%v27[1],%v27[1],%v27[1]]) [Q,Q,Q,Q] /\
    eqmod %v19 (%v15o24*[%v27[3],%v27[3],%v27[3],%v27[3]]) [Q,Q,Q,Q] /\
     %v0 =  %v0o24 + %v28 /\  %v2 =  %v0o24 - %v28 /\
     %v4 =  %v4o24 + %v29 /\  %v6 =  %v4o24 - %v29 /\
     %v8 =  %v8o24 + %v30 /\ %v10 =  %v8o24 - %v30 /\
    %v12 = %v12o24 + %v31 /\ %v14 = %v12o24 - %v31 /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v0 /\
     %v0 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v2 /\
     %v2 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v4 /\
     %v4 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v6 /\
     %v6 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] <  %v8 /\
     %v8 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v10 /\
    %v10 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v12 /\
    %v12 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2,NQ*3+NQ2] < %v14 /\
    %v14 < [Q*3+Q2,Q*3+Q2,Q*3+Q2,Q*3+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v18 /\ %v18 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v19 /\ %v19 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v0 /\
     %v0 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v2 /\
     %v2 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v4 /\
     %v4 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v6 /\
     %v6 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s  %v8 /\
     %v8 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v10 /\
    %v10 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v12 /\
    %v12 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2,NQ*3@32+NQ2] <s %v14 /\
    %v14 <s [Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2,Q*3@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v18 /\ %v18 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v19 /\ %v19 <s [Q,Q,Q,Q]
    prove with [cuts [28]];

ghost  %v8o25@int32[4],%v10o25@int32[4],%v12o25@int32[4],%v14o25@int32[4],
       %v1o25@int32[4], %v3o25@int32[4], %v5o25@int32[4], %v7o25@int32[4]:
       %v8o25 =  %v8 /\ %v10o25 = %v10 /\ %v12o25 = %v12 /\ %v14o25 = %v14 /\
       %v1o25 =  %v1 /\  %v3o25 =  %v3 /\  %v5o25 =  %v5 /\  %v7o25 =  %v7
   &&  %v8o25 =  %v8 /\ %v10o25 = %v10 /\ %v12o25 = %v12 /\ %v14o25 = %v14 /\
       %v1o25 =  %v1 /\  %v3o25 =  %v3 /\  %v5o25 =  %v5 /\  %v7o25 =  %v7;

(* mul	v28.4s, v1.4s, v24.s[1]                     #! PC = 0xaaaaaaab6198 *)
mov [_, m, _, _] %v24; mov %mm [m, m, m, m];
mull %dc %v28 %v1 %mm; cast [] %v28@int32[4] %v28;
(* sub	v9.4s, v8.4s, v16.4s                        #! PC = 0xaaaaaaab619c *)
sub %v9 %v8 %v16;
(* str	q9, [x0, #576]                              #! EA = L0xfffffffed978; PC = 0xaaaaaaab61a0 *)
mov [L0xfffffffed978,L0xfffffffed97c,L0xfffffffed980,L0xfffffffed984] %v9;
(* mul	v29.4s, v3.4s, v24.s[3]                     #! PC = 0xaaaaaaab61a4 *)
mov [_, _, _, m] %v24; mov %mm [m, m, m, m];
mull %dc %v29 %v3 %mm; cast [] %v29@int32[4] %v29;
(* sub	v11.4s, v10.4s, v17.4s                      #! PC = 0xaaaaaaab61a8 *)
sub %v11 %v10 %v17;
(* str	q11, [x0, #704]                             #! EA = L0xfffffffed9f8; PC = 0xaaaaaaab61ac *)
mov [L0xfffffffed9f8,L0xfffffffed9fc,L0xfffffffeda00,L0xfffffffeda04] %v11;
(* mul	v30.4s, v5.4s, v25.s[1]                     #! PC = 0xaaaaaaab61b0 *)
mov [_, m, _, _] %v25; mov %mm [m, m, m, m];
mull %dc %v30 %v5 %mm; cast [] %v30@int32[4] %v30;
(* sub	v13.4s, v12.4s, v18.4s                      #! PC = 0xaaaaaaab61b4 *)
sub %v13 %v12 %v18;
(* str	q13, [x0, #832]                             #! EA = L0xfffffffeda78; PC = 0xaaaaaaab61b8 *)
mov [L0xfffffffeda78,L0xfffffffeda7c,L0xfffffffeda80,L0xfffffffeda84] %v13;
(* mul	v31.4s, v7.4s, v25.s[3]                     #! PC = 0xaaaaaaab61bc *)
mov [_, _, _, m] %v25; mov %mm [m, m, m, m];
mull %dc %v31 %v7 %mm; cast [] %v31@int32[4] %v31;
(* sub	v15.4s, v14.4s, v19.4s                      #! PC = 0xaaaaaaab61c0 *)
sub %v15 %v14 %v19;
(* str	q15, [x0, #960]                             #! EA = L0xfffffffedaf8; PC = 0xaaaaaaab61c4 *)
mov [L0xfffffffedaf8,L0xfffffffedafc,L0xfffffffedb00,L0xfffffffedb04] %v15;
(* sqrdmulh	v1.4s, v1.4s, v24.s[0]                 #! PC = 0xaaaaaaab61c8 *)
mov [m, _, _, _] %v24; mov %mm [m, m, m, m];
mulj %mm %v1 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v1 %dc %mm 1;
(* add	v8.4s, v8.4s, v16.4s                        #! PC = 0xaaaaaaab61cc *)
add %v8 %v8 %v16;
(* str	q8, [x0, #512]                              #! EA = L0xfffffffed938; PC = 0xaaaaaaab61d0 *)
mov [L0xfffffffed938,L0xfffffffed93c,L0xfffffffed940,L0xfffffffed944] %v8;
(* sqrdmulh	v3.4s, v3.4s, v24.s[2]                 #! PC = 0xaaaaaaab61d4 *)
mov [_, _, m, _] %v24; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* add	v10.4s, v10.4s, v17.4s                      #! PC = 0xaaaaaaab61d8 *)
add %v10 %v10 %v17;
(* str	q10, [x0, #640]                             #! EA = L0xfffffffed9b8; PC = 0xaaaaaaab61dc *)
mov [L0xfffffffed9b8,L0xfffffffed9bc,L0xfffffffed9c0,L0xfffffffed9c4] %v10;
(* sqrdmulh	v5.4s, v5.4s, v25.s[0]                 #! PC = 0xaaaaaaab61e0 *)
mov [m, _, _, _] %v25; mov %mm [m, m, m, m];
mulj %mm %v5 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v5 %dc %mm 1;
(* add	v12.4s, v12.4s, v18.4s                      #! PC = 0xaaaaaaab61e4 *)
add %v12 %v12 %v18;
(* str	q12, [x0, #768]                             #! EA = L0xfffffffeda38; PC = 0xaaaaaaab61e8 *)
mov [L0xfffffffeda38,L0xfffffffeda3c,L0xfffffffeda40,L0xfffffffeda44] %v12;
(* sqrdmulh	v7.4s, v7.4s, v25.s[2]                 #! PC = 0xaaaaaaab61ec *)
mov [_, _, m, _] %v25; mov %mm [m, m, m, m];
mulj %mm %v7 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v7 %dc %mm 1;
(* add	v14.4s, v14.4s, v19.4s                      #! PC = 0xaaaaaaab61f0 *)
add %v14 %v14 %v19;
(* str	q14, [x0, #896]                             #! EA = L0xfffffffedab8; PC = 0xaaaaaaab61f4 *)
mov [L0xfffffffedab8,L0xfffffffedabc,L0xfffffffedac0,L0xfffffffedac4] %v14;

ghost  %v8o26@int32[4], %v9o26@int32[4],%v10o26@int32[4],%v11o26@int32[4],
      %v12o26@int32[4],%v13o26@int32[4],%v14o26@int32[4],%v15o26@int32[4]:
       %v8o26 =  %v8 /\  %v9o26 =  %v9 /\ %v10o26 = %v10 /\ %v11o26 = %v11 /\
      %v12o26 = %v12 /\ %v13o26 = %v13 /\ %v14o26 = %v14 /\ %v15o26 = %v15
   &&  %v8o26 =  %v8 /\  %v9o26 =  %v9 /\ %v10o26 = %v10 /\ %v11o26 = %v11 /\
      %v12o26 = %v12 /\ %v13o26 = %v13 /\ %v14o26 = %v14 /\ %v15o26 = %v15;

(* mls	v28.4s, v1.4s, v20.s[0]                     #! PC = 0xaaaaaaab61f8 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v1 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* ldr	q9, [x0, #592]                              #! EA = L0xfffffffed988; Value = 0xffd80fc5ffa44274; PC = 0xaaaaaaab61fc *)
mov %v9 [L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994];
(* mls	v29.4s, v3.4s, v20.s[0]                     #! PC = 0xaaaaaaab6200 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* ldr	q11, [x0, #720]                             #! EA = L0xfffffffeda08; Value = 0x009b5002ffa2ab15; PC = 0xaaaaaaab6204 *)
mov %v11 [L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14];
(* mls	v30.4s, v5.4s, v20.s[0]                     #! PC = 0xaaaaaaab6208 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v5 %mm; cast [] %mm@int32[4] %mm; subs %dc %v30 %v30 %mm;
(* ldr	q13, [x0, #848]                             #! EA = L0xfffffffeda88; Value = 0x0075567900188c94; PC = 0xaaaaaaab620c *)
mov %v13 [L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94];
(* mls	v31.4s, v7.4s, v20.s[0]                     #! PC = 0xaaaaaaab6210 *)
mov [m, _, _, _] %v20; mov %mm [m, m, m, m];
mull %dc %mm %v7 %mm; cast [] %mm@int32[4] %mm; subs %dc %v31 %v31 %mm;
(* ldr	q15, [x0, #976]                             #! EA = L0xfffffffedb08; Value = 0x0000000000000003; PC = 0xaaaaaaab6214 *)
mov %v15 [L0xfffffffedb08,L0xfffffffedb0c,L0xfffffffedb10,L0xfffffffedb14];

assert eqmod %v28 ( %v1o25*[%v24[1],%v24[1],%v24[1],%v24[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v3o25*[%v24[3],%v24[3],%v24[3],%v24[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 ( %v5o25*[%v25[1],%v25[1],%v25[1],%v25[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 ( %v7o25*[%v25[3],%v25[3],%v25[3],%v25[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed938,L0xfffffffed93c] /\
       [L0xfffffffed938,L0xfffffffed93c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed940,L0xfffffffed944] /\
       [L0xfffffffed940,L0xfffffffed944] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed978,L0xfffffffed97c] /\
       [L0xfffffffed978,L0xfffffffed97c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed980,L0xfffffffed984] /\
       [L0xfffffffed980,L0xfffffffed984] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9b8,L0xfffffffed9bc] /\
       [L0xfffffffed9b8,L0xfffffffed9bc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9c0,L0xfffffffed9c4] /\
       [L0xfffffffed9c0,L0xfffffffed9c4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9f8,L0xfffffffed9fc] /\
       [L0xfffffffed9f8,L0xfffffffed9fc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda00,L0xfffffffeda04] /\
       [L0xfffffffeda00,L0xfffffffeda04] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda38,L0xfffffffeda3c] /\
       [L0xfffffffeda38,L0xfffffffeda3c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda40,L0xfffffffeda44] /\
       [L0xfffffffeda40,L0xfffffffeda44] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda78,L0xfffffffeda7c] /\
       [L0xfffffffeda78,L0xfffffffeda7c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda80,L0xfffffffeda84] /\
       [L0xfffffffeda80,L0xfffffffeda84] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedab8,L0xfffffffedabc] /\
       [L0xfffffffedab8,L0xfffffffedabc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedac0,L0xfffffffedac4] /\
       [L0xfffffffedac0,L0xfffffffedac4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaf8,L0xfffffffedafc] /\
       [L0xfffffffedaf8,L0xfffffffedafc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedb00,L0xfffffffedb04] /\
       [L0xfffffffedb00,L0xfffffffedb04] < [Q*4+Q2,Q*4+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [29]]
    && true;
assume eqmod %v28 ( %v1o25*[%v24[1],%v24[1],%v24[1],%v24[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 ( %v3o25*[%v24[3],%v24[3],%v24[3],%v24[3]]) [Q,Q,Q,Q] /\
       eqmod %v30 ( %v5o25*[%v25[1],%v25[1],%v25[1],%v25[1]]) [Q,Q,Q,Q] /\
       eqmod %v31 ( %v7o25*[%v25[3],%v25[3],%v25[3],%v25[3]]) [Q,Q,Q,Q] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed938,L0xfffffffed93c] /\
       [L0xfffffffed938,L0xfffffffed93c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed940,L0xfffffffed944] /\
       [L0xfffffffed940,L0xfffffffed944] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed978,L0xfffffffed97c] /\
       [L0xfffffffed978,L0xfffffffed97c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed980,L0xfffffffed984] /\
       [L0xfffffffed980,L0xfffffffed984] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9b8,L0xfffffffed9bc] /\
       [L0xfffffffed9b8,L0xfffffffed9bc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9c0,L0xfffffffed9c4] /\
       [L0xfffffffed9c0,L0xfffffffed9c4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9f8,L0xfffffffed9fc] /\
       [L0xfffffffed9f8,L0xfffffffed9fc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda00,L0xfffffffeda04] /\
       [L0xfffffffeda00,L0xfffffffeda04] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda38,L0xfffffffeda3c] /\
       [L0xfffffffeda38,L0xfffffffeda3c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda40,L0xfffffffeda44] /\
       [L0xfffffffeda40,L0xfffffffeda44] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda78,L0xfffffffeda7c] /\
       [L0xfffffffeda78,L0xfffffffeda7c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda80,L0xfffffffeda84] /\
       [L0xfffffffeda80,L0xfffffffeda84] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedab8,L0xfffffffedabc] /\
       [L0xfffffffedab8,L0xfffffffedabc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedac0,L0xfffffffedac4] /\
       [L0xfffffffedac0,L0xfffffffedac4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaf8,L0xfffffffedafc] /\
       [L0xfffffffedaf8,L0xfffffffedafc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedb00,L0xfffffffedb04] /\
       [L0xfffffffedb00,L0xfffffffedb04] < [Q*4+Q2,Q*4+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
   &&  [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed938,L0xfffffffed93c] /\
       [L0xfffffffed938,L0xfffffffed93c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed940,L0xfffffffed944] /\
       [L0xfffffffed940,L0xfffffffed944] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed978,L0xfffffffed97c] /\
       [L0xfffffffed978,L0xfffffffed97c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed980,L0xfffffffed984] /\
       [L0xfffffffed980,L0xfffffffed984] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9b8,L0xfffffffed9bc] /\
       [L0xfffffffed9b8,L0xfffffffed9bc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9c0,L0xfffffffed9c4] /\
       [L0xfffffffed9c0,L0xfffffffed9c4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9f8,L0xfffffffed9fc] /\
       [L0xfffffffed9f8,L0xfffffffed9fc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda00,L0xfffffffeda04] /\
       [L0xfffffffeda00,L0xfffffffeda04] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda38,L0xfffffffeda3c] /\
       [L0xfffffffeda38,L0xfffffffeda3c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda40,L0xfffffffeda44] /\
       [L0xfffffffeda40,L0xfffffffeda44] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda78,L0xfffffffeda7c] /\
       [L0xfffffffeda78,L0xfffffffeda7c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda80,L0xfffffffeda84] /\
       [L0xfffffffeda80,L0xfffffffeda84] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedab8,L0xfffffffedabc] /\
       [L0xfffffffedab8,L0xfffffffedabc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedac0,L0xfffffffedac4] /\
       [L0xfffffffedac0,L0xfffffffedac4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedaf8,L0xfffffffedafc] /\
       [L0xfffffffedaf8,L0xfffffffedafc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedb00,L0xfffffffedb04] /\
       [L0xfffffffedb00,L0xfffffffedb04] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q];

(* CUT 31 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v8o26 =  %v8o25 + %v16 /\  %v9o26 =  %v8o25 - %v16 /\
    %v10o26 = %v10o25 + %v17 /\ %v11o26 = %v10o25 - %v17 /\
    %v12o26 = %v12o25 + %v18 /\ %v13o26 = %v12o25 - %v18 /\
    %v14o26 = %v14o25 + %v19 /\ %v15o26 = %v14o25 - %v19 /\
    eqmod %v28 ( %v1o25*[%v24[1],%v24[1],%v24[1],%v24[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 ( %v3o25*[%v24[3],%v24[3],%v24[3],%v24[3]]) [Q,Q,Q,Q] /\
    eqmod %v30 ( %v5o25*[%v25[1],%v25[1],%v25[1],%v25[1]]) [Q,Q,Q,Q] /\
    eqmod %v31 ( %v7o25*[%v25[3],%v25[3],%v25[3],%v25[3]]) [Q,Q,Q,Q] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed938,L0xfffffffed93c] /\
    [L0xfffffffed938,L0xfffffffed93c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed940,L0xfffffffed944] /\
    [L0xfffffffed940,L0xfffffffed944] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed978,L0xfffffffed97c] /\
    [L0xfffffffed978,L0xfffffffed97c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed980,L0xfffffffed984] /\
    [L0xfffffffed980,L0xfffffffed984] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9b8,L0xfffffffed9bc] /\
    [L0xfffffffed9b8,L0xfffffffed9bc] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9c0,L0xfffffffed9c4] /\
    [L0xfffffffed9c0,L0xfffffffed9c4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9f8,L0xfffffffed9fc] /\
    [L0xfffffffed9f8,L0xfffffffed9fc] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda00,L0xfffffffeda04] /\
    [L0xfffffffeda00,L0xfffffffeda04] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda38,L0xfffffffeda3c] /\
    [L0xfffffffeda38,L0xfffffffeda3c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda40,L0xfffffffeda44] /\
    [L0xfffffffeda40,L0xfffffffeda44] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda78,L0xfffffffeda7c] /\
    [L0xfffffffeda78,L0xfffffffeda7c] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda80,L0xfffffffeda84] /\
    [L0xfffffffeda80,L0xfffffffeda84] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedab8,L0xfffffffedabc] /\
    [L0xfffffffedab8,L0xfffffffedabc] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedac0,L0xfffffffedac4] /\
    [L0xfffffffedac0,L0xfffffffedac4] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaf8,L0xfffffffedafc] /\
    [L0xfffffffedaf8,L0xfffffffedafc] < [Q*4+Q2,Q*4+Q2] /\
    [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedb00,L0xfffffffedb04] /\
    [L0xfffffffedb00,L0xfffffffedb04] < [Q*4+Q2,Q*4+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v30 /\ %v30 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v31 /\ %v31 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed938,L0xfffffffed93c] /\
    [L0xfffffffed938,L0xfffffffed93c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed940,L0xfffffffed944] /\
    [L0xfffffffed940,L0xfffffffed944] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed978,L0xfffffffed97c] /\
    [L0xfffffffed978,L0xfffffffed97c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed980,L0xfffffffed984] /\
    [L0xfffffffed980,L0xfffffffed984] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9b8,L0xfffffffed9bc] /\
    [L0xfffffffed9b8,L0xfffffffed9bc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9c0,L0xfffffffed9c4] /\
    [L0xfffffffed9c0,L0xfffffffed9c4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9f8,L0xfffffffed9fc] /\
    [L0xfffffffed9f8,L0xfffffffed9fc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda00,L0xfffffffeda04] /\
    [L0xfffffffeda00,L0xfffffffeda04] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda38,L0xfffffffeda3c] /\
    [L0xfffffffeda38,L0xfffffffeda3c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda40,L0xfffffffeda44] /\
    [L0xfffffffeda40,L0xfffffffeda44] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda78,L0xfffffffeda7c] /\
    [L0xfffffffeda78,L0xfffffffeda7c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda80,L0xfffffffeda84] /\
    [L0xfffffffeda80,L0xfffffffeda84] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedab8,L0xfffffffedabc] /\
    [L0xfffffffedab8,L0xfffffffedabc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedac0,L0xfffffffedac4] /\
    [L0xfffffffedac0,L0xfffffffedac4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedaf8,L0xfffffffedafc] /\
    [L0xfffffffedaf8,L0xfffffffedafc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedb00,L0xfffffffedb04] /\
    [L0xfffffffedb00,L0xfffffffedb04] <s [Q*4@32+Q2,Q*4@32+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v30 /\ %v30 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v31 /\ %v31 <s [Q,Q,Q,Q]
    prove with [cuts [29]];

(* sub	x11, x11, #0x1                              #! PC = 0xaaaaaaab6218 *)
subs dc x11 x11 (0x1)@uint64;
(* #cbnz	x11, 0xaaaaaaab5f14 <_ntt_top_loop>       #! PC = 0xaaaaaaab621c *)
#cbnz	x11, 0xaaaaaaab5f14 <_ntt_top_loop>       #! 0xaaaaaaab621c = 0xaaaaaaab621c;
(* sub	v1.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6220 *)
sub %v1 %v0 %v28;
(* str	q1, [x0, #64]                               #! EA = L0xfffffffed778; PC = 0xaaaaaaab6224 *)
mov [L0xfffffffed778,L0xfffffffed77c,L0xfffffffed780,L0xfffffffed784] %v1;
(* sub	v3.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab6228 *)
sub %v3 %v2 %v29;
(* str	q3, [x0, #192]                              #! EA = L0xfffffffed7f8; PC = 0xaaaaaaab622c *)
mov [L0xfffffffed7f8,L0xfffffffed7fc,L0xfffffffed800,L0xfffffffed804] %v3;
(* sub	v5.4s, v4.4s, v30.4s                        #! PC = 0xaaaaaaab6230 *)
sub %v5 %v4 %v30;
(* str	q5, [x0, #320]                              #! EA = L0xfffffffed878; PC = 0xaaaaaaab6234 *)
mov [L0xfffffffed878,L0xfffffffed87c,L0xfffffffed880,L0xfffffffed884] %v5;
(* sub	v7.4s, v6.4s, v31.4s                        #! PC = 0xaaaaaaab6238 *)
sub %v7 %v6 %v31;
(* str	q7, [x0, #448]                              #! EA = L0xfffffffed8f8; PC = 0xaaaaaaab623c *)
mov [L0xfffffffed8f8,L0xfffffffed8fc,L0xfffffffed900,L0xfffffffed904] %v7;
(* add	v0.4s, v0.4s, v28.4s                        #! PC = 0xaaaaaaab6240 *)
add %v0 %v0 %v28;
(* str	q0, [x0]                                    #! EA = L0xfffffffed738; PC = 0xaaaaaaab6244 *)
mov [L0xfffffffed738,L0xfffffffed73c,L0xfffffffed740,L0xfffffffed744] %v0;
(* add	v2.4s, v2.4s, v29.4s                        #! PC = 0xaaaaaaab6248 *)
add %v2 %v2 %v29;
(* str	q2, [x0, #128]                              #! EA = L0xfffffffed7b8; PC = 0xaaaaaaab624c *)
mov [L0xfffffffed7b8,L0xfffffffed7bc,L0xfffffffed7c0,L0xfffffffed7c4] %v2;
(* add	v4.4s, v4.4s, v30.4s                        #! PC = 0xaaaaaaab6250 *)
add %v4 %v4 %v30;
(* str	q4, [x0, #256]                              #! EA = L0xfffffffed838; PC = 0xaaaaaaab6254 *)
mov [L0xfffffffed838,L0xfffffffed83c,L0xfffffffed840,L0xfffffffed844] %v4;
(* add	v6.4s, v6.4s, v31.4s                        #! PC = 0xaaaaaaab6258 *)
add %v6 %v6 %v31;
(* str	q6, [x0, #384]                              #! EA = L0xfffffffed8b8; PC = 0xaaaaaaab625c *)
mov [L0xfffffffed8b8,L0xfffffffed8bc,L0xfffffffed8c0,L0xfffffffed8c4] %v6;

assert [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed738,L0xfffffffed73c] /\
       [L0xfffffffed738,L0xfffffffed73c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed740,L0xfffffffed744] /\
       [L0xfffffffed740,L0xfffffffed744] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed778,L0xfffffffed77c] /\
       [L0xfffffffed778,L0xfffffffed77c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed780,L0xfffffffed784] /\
       [L0xfffffffed780,L0xfffffffed784] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7b8,L0xfffffffed7bc] /\
       [L0xfffffffed7b8,L0xfffffffed7bc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7c0,L0xfffffffed7c4] /\
       [L0xfffffffed7c0,L0xfffffffed7c4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7f8,L0xfffffffed7fc] /\
       [L0xfffffffed7f8,L0xfffffffed7fc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed800,L0xfffffffed804] /\
       [L0xfffffffed800,L0xfffffffed804] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed838,L0xfffffffed83c] /\
       [L0xfffffffed838,L0xfffffffed83c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed840,L0xfffffffed844] /\
       [L0xfffffffed840,L0xfffffffed844] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed878,L0xfffffffed87c] /\
       [L0xfffffffed878,L0xfffffffed87c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed880,L0xfffffffed884] /\
       [L0xfffffffed880,L0xfffffffed884] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8b8,L0xfffffffed8bc] /\
       [L0xfffffffed8b8,L0xfffffffed8bc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8c0,L0xfffffffed8c4] /\
       [L0xfffffffed8c0,L0xfffffffed8c4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8f8,L0xfffffffed8fc] /\
       [L0xfffffffed8f8,L0xfffffffed8fc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed900,L0xfffffffed904] /\
       [L0xfffffffed900,L0xfffffffed904] < [Q*4+Q2,Q*4+Q2]
       prove with [algebra solver isl, cuts [30]] && true;
assume [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed738,L0xfffffffed73c] /\
       [L0xfffffffed738,L0xfffffffed73c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed740,L0xfffffffed744] /\
       [L0xfffffffed740,L0xfffffffed744] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed778,L0xfffffffed77c] /\
       [L0xfffffffed778,L0xfffffffed77c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed780,L0xfffffffed784] /\
       [L0xfffffffed780,L0xfffffffed784] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7b8,L0xfffffffed7bc] /\
       [L0xfffffffed7b8,L0xfffffffed7bc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7c0,L0xfffffffed7c4] /\
       [L0xfffffffed7c0,L0xfffffffed7c4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7f8,L0xfffffffed7fc] /\
       [L0xfffffffed7f8,L0xfffffffed7fc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed800,L0xfffffffed804] /\
       [L0xfffffffed800,L0xfffffffed804] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed838,L0xfffffffed83c] /\
       [L0xfffffffed838,L0xfffffffed83c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed840,L0xfffffffed844] /\
       [L0xfffffffed840,L0xfffffffed844] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed878,L0xfffffffed87c] /\
       [L0xfffffffed878,L0xfffffffed87c] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed880,L0xfffffffed884] /\
       [L0xfffffffed880,L0xfffffffed884] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8b8,L0xfffffffed8bc] /\
       [L0xfffffffed8b8,L0xfffffffed8bc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8c0,L0xfffffffed8c4] /\
       [L0xfffffffed8c0,L0xfffffffed8c4] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8f8,L0xfffffffed8fc] /\
       [L0xfffffffed8f8,L0xfffffffed8fc] < [Q*4+Q2,Q*4+Q2] /\
       [NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed900,L0xfffffffed904] /\
       [L0xfffffffed900,L0xfffffffed904] < [Q*4+Q2,Q*4+Q2]
    && [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed738,L0xfffffffed73c] /\
       [L0xfffffffed738,L0xfffffffed73c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed740,L0xfffffffed744] /\
       [L0xfffffffed740,L0xfffffffed744] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed778,L0xfffffffed77c] /\
       [L0xfffffffed778,L0xfffffffed77c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed780,L0xfffffffed784] /\
       [L0xfffffffed780,L0xfffffffed784] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7b8,L0xfffffffed7bc] /\
       [L0xfffffffed7b8,L0xfffffffed7bc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7c0,L0xfffffffed7c4] /\
       [L0xfffffffed7c0,L0xfffffffed7c4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7f8,L0xfffffffed7fc] /\
       [L0xfffffffed7f8,L0xfffffffed7fc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed800,L0xfffffffed804] /\
       [L0xfffffffed800,L0xfffffffed804] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed838,L0xfffffffed83c] /\
       [L0xfffffffed838,L0xfffffffed83c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed840,L0xfffffffed844] /\
       [L0xfffffffed840,L0xfffffffed844] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed878,L0xfffffffed87c] /\
       [L0xfffffffed878,L0xfffffffed87c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed880,L0xfffffffed884] /\
       [L0xfffffffed880,L0xfffffffed884] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8b8,L0xfffffffed8bc] /\
       [L0xfffffffed8b8,L0xfffffffed8bc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8c0,L0xfffffffed8c4] /\
       [L0xfffffffed8c0,L0xfffffffed8c4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8f8,L0xfffffffed8fc] /\
       [L0xfffffffed8f8,L0xfffffffed8fc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
       [NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed900,L0xfffffffed904] /\
       [L0xfffffffed900,L0xfffffffed904] <s [Q*4@32+Q2,Q*4@32+Q2];

       
(* ldp	d8, d9, [sp]                                #! EA = L0xfffffffec210; Value = 0x0000000000000000; PC = 0xaaaaaaab6260 *)
mov d8 L0xfffffffec210; mov d9 L0xfffffffec218;
(* ldp	d10, d11, [sp, #16]                         #! EA = L0xfffffffec220; Value = 0x0000000000000000; PC = 0xaaaaaaab6264 *)
mov d10 L0xfffffffec220; mov d11 L0xfffffffec228;
(* ldp	d12, d13, [sp, #32]                         #! EA = L0xfffffffec230; Value = 0x0000000000000000; PC = 0xaaaaaaab6268 *)
mov d12 L0xfffffffec230; mov d13 L0xfffffffec238;
(* ldp	d14, d15, [sp, #48]                         #! EA = L0xfffffffec240; Value = 0x0000000000000000; PC = 0xaaaaaaab626c *)
mov d14 L0xfffffffec240; mov d15 L0xfffffffec248;
(* #! <- SP = 0xfffffffec250 *)
#! 0xfffffffec250 = 0xfffffffec250;
(* #ret                                            #! PC = 0xaaaaaaab6274 *)
#ret                                            #! 0xaaaaaaab6274 = 0xaaaaaaab6274;

(* END OF TOP *)

(* CUT 32 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
eqmod (F**2)
      (L0xfffffffed708*X** 0+L0xfffffffed70c*X** 1+L0xfffffffed710*X** 2+
       L0xfffffffed714*X** 3+L0xfffffffed718*X** 4+L0xfffffffed71c*X** 5+
       L0xfffffffed720*X** 6+L0xfffffffed724*X** 7+L0xfffffffed728*X** 8+
       L0xfffffffed72c*X** 9+L0xfffffffed730*X**10+L0xfffffffed734*X**11+
       L0xfffffffed738*X**12+L0xfffffffed73c*X**13+L0xfffffffed740*X**14+
       L0xfffffffed744*X**15) [Q, X**16 - 1753**16] /\
eqmod (F**2)
      (L0xfffffffed748*X** 0+L0xfffffffed74c*X** 1+L0xfffffffed750*X** 2+
       L0xfffffffed754*X** 3+L0xfffffffed758*X** 4+L0xfffffffed75c*X** 5+
       L0xfffffffed760*X** 6+L0xfffffffed764*X** 7+L0xfffffffed768*X** 8+
       L0xfffffffed76c*X** 9+L0xfffffffed770*X**10+L0xfffffffed774*X**11+
       L0xfffffffed778*X**12+L0xfffffffed77c*X**13+L0xfffffffed780*X**14+
       L0xfffffffed784*X**15) [Q, X**16 - 1753**272] /\
eqmod (F**2)
      (L0xfffffffed788*X** 0+L0xfffffffed78c*X** 1+L0xfffffffed790*X** 2+
       L0xfffffffed794*X** 3+L0xfffffffed798*X** 4+L0xfffffffed79c*X** 5+
       L0xfffffffed7a0*X** 6+L0xfffffffed7a4*X** 7+L0xfffffffed7a8*X** 8+
       L0xfffffffed7ac*X** 9+L0xfffffffed7b0*X**10+L0xfffffffed7b4*X**11+
       L0xfffffffed7b8*X**12+L0xfffffffed7bc*X**13+L0xfffffffed7c0*X**14+
       L0xfffffffed7c4*X**15) [Q, X**16 - 1753**144] /\
eqmod (F**2)
      (L0xfffffffed7c8*X** 0+L0xfffffffed7cc*X** 1+L0xfffffffed7d0*X** 2+
       L0xfffffffed7d4*X** 3+L0xfffffffed7d8*X** 4+L0xfffffffed7dc*X** 5+
       L0xfffffffed7e0*X** 6+L0xfffffffed7e4*X** 7+L0xfffffffed7e8*X** 8+
       L0xfffffffed7ec*X** 9+L0xfffffffed7f0*X**10+L0xfffffffed7f4*X**11+
       L0xfffffffed7f8*X**12+L0xfffffffed7fc*X**13+L0xfffffffed800*X**14+
       L0xfffffffed804*X**15) [Q, X**16 - 1753**400] /\
eqmod (F**2)
      (L0xfffffffed808*X** 0+L0xfffffffed80c*X** 1+L0xfffffffed810*X** 2+
       L0xfffffffed814*X** 3+L0xfffffffed818*X** 4+L0xfffffffed81c*X** 5+
       L0xfffffffed820*X** 6+L0xfffffffed824*X** 7+L0xfffffffed828*X** 8+
       L0xfffffffed82c*X** 9+L0xfffffffed830*X**10+L0xfffffffed834*X**11+
       L0xfffffffed838*X**12+L0xfffffffed83c*X**13+L0xfffffffed840*X**14+
       L0xfffffffed844*X**15) [Q, X**16 - 1753**80] /\
eqmod (F**2)
      (L0xfffffffed848*X** 0+L0xfffffffed84c*X** 1+L0xfffffffed850*X** 2+
       L0xfffffffed854*X** 3+L0xfffffffed858*X** 4+L0xfffffffed85c*X** 5+
       L0xfffffffed860*X** 6+L0xfffffffed864*X** 7+L0xfffffffed868*X** 8+
       L0xfffffffed86c*X** 9+L0xfffffffed870*X**10+L0xfffffffed874*X**11+
       L0xfffffffed878*X**12+L0xfffffffed87c*X**13+L0xfffffffed880*X**14+
       L0xfffffffed884*X**15) [Q, X**16 - 1753**336] /\
eqmod (F**2)
      (L0xfffffffed888*X** 0+L0xfffffffed88c*X** 1+L0xfffffffed890*X** 2+
       L0xfffffffed894*X** 3+L0xfffffffed898*X** 4+L0xfffffffed89c*X** 5+
       L0xfffffffed8a0*X** 6+L0xfffffffed8a4*X** 7+L0xfffffffed8a8*X** 8+
       L0xfffffffed8ac*X** 9+L0xfffffffed8b0*X**10+L0xfffffffed8b4*X**11+
       L0xfffffffed8b8*X**12+L0xfffffffed8bc*X**13+L0xfffffffed8c0*X**14+
       L0xfffffffed8c4*X**15) [Q, X**16 - 1753**208] /\
eqmod (F**2)
      (L0xfffffffed8c8*X** 0+L0xfffffffed8cc*X** 1+L0xfffffffed8d0*X** 2+
       L0xfffffffed8d4*X** 3+L0xfffffffed8d8*X** 4+L0xfffffffed8dc*X** 5+
       L0xfffffffed8e0*X** 6+L0xfffffffed8e4*X** 7+L0xfffffffed8e8*X** 8+
       L0xfffffffed8ec*X** 9+L0xfffffffed8f0*X**10+L0xfffffffed8f4*X**11+
       L0xfffffffed8f8*X**12+L0xfffffffed8fc*X**13+L0xfffffffed900*X**14+
       L0xfffffffed904*X**15) [Q, X**16 - 1753**464] /\
eqmod (F**2)
      (L0xfffffffed908*X** 0+L0xfffffffed90c*X** 1+L0xfffffffed910*X** 2+
       L0xfffffffed914*X** 3+L0xfffffffed918*X** 4+L0xfffffffed91c*X** 5+
       L0xfffffffed920*X** 6+L0xfffffffed924*X** 7+L0xfffffffed928*X** 8+
       L0xfffffffed92c*X** 9+L0xfffffffed930*X**10+L0xfffffffed934*X**11+
       L0xfffffffed938*X**12+L0xfffffffed93c*X**13+L0xfffffffed940*X**14+
       L0xfffffffed944*X**15) [Q, X**16 - 1753**48] /\
eqmod (F**2)
      (L0xfffffffed948*X** 0+L0xfffffffed94c*X** 1+L0xfffffffed950*X** 2+
       L0xfffffffed954*X** 3+L0xfffffffed958*X** 4+L0xfffffffed95c*X** 5+
       L0xfffffffed960*X** 6+L0xfffffffed964*X** 7+L0xfffffffed968*X** 8+
       L0xfffffffed96c*X** 9+L0xfffffffed970*X**10+L0xfffffffed974*X**11+
       L0xfffffffed978*X**12+L0xfffffffed97c*X**13+L0xfffffffed980*X**14+
       L0xfffffffed984*X**15) [Q, X**16 - 1753**304] /\
eqmod (F**2)
      (L0xfffffffed988*X** 0+L0xfffffffed98c*X** 1+L0xfffffffed990*X** 2+
       L0xfffffffed994*X** 3+L0xfffffffed998*X** 4+L0xfffffffed99c*X** 5+
       L0xfffffffed9a0*X** 6+L0xfffffffed9a4*X** 7+L0xfffffffed9a8*X** 8+
       L0xfffffffed9ac*X** 9+L0xfffffffed9b0*X**10+L0xfffffffed9b4*X**11+
       L0xfffffffed9b8*X**12+L0xfffffffed9bc*X**13+L0xfffffffed9c0*X**14+
       L0xfffffffed9c4*X**15) [Q, X**16 - 1753**176] /\
eqmod (F**2)
      (L0xfffffffed9c8*X** 0+L0xfffffffed9cc*X** 1+L0xfffffffed9d0*X** 2+
       L0xfffffffed9d4*X** 3+L0xfffffffed9d8*X** 4+L0xfffffffed9dc*X** 5+
       L0xfffffffed9e0*X** 6+L0xfffffffed9e4*X** 7+L0xfffffffed9e8*X** 8+
       L0xfffffffed9ec*X** 9+L0xfffffffed9f0*X**10+L0xfffffffed9f4*X**11+
       L0xfffffffed9f8*X**12+L0xfffffffed9fc*X**13+L0xfffffffeda00*X**14+
       L0xfffffffeda04*X**15) [Q, X**16 - 1753**432] /\
eqmod (F**2)
      (L0xfffffffeda08*X** 0+L0xfffffffeda0c*X** 1+L0xfffffffeda10*X** 2+
       L0xfffffffeda14*X** 3+L0xfffffffeda18*X** 4+L0xfffffffeda1c*X** 5+
       L0xfffffffeda20*X** 6+L0xfffffffeda24*X** 7+L0xfffffffeda28*X** 8+
       L0xfffffffeda2c*X** 9+L0xfffffffeda30*X**10+L0xfffffffeda34*X**11+
       L0xfffffffeda38*X**12+L0xfffffffeda3c*X**13+L0xfffffffeda40*X**14+
       L0xfffffffeda44*X**15) [Q, X**16 - 1753**112] /\
eqmod (F**2)
      (L0xfffffffeda48*X** 0+L0xfffffffeda4c*X** 1+L0xfffffffeda50*X** 2+
       L0xfffffffeda54*X** 3+L0xfffffffeda58*X** 4+L0xfffffffeda5c*X** 5+
       L0xfffffffeda60*X** 6+L0xfffffffeda64*X** 7+L0xfffffffeda68*X** 8+
       L0xfffffffeda6c*X** 9+L0xfffffffeda70*X**10+L0xfffffffeda74*X**11+
       L0xfffffffeda78*X**12+L0xfffffffeda7c*X**13+L0xfffffffeda80*X**14+
       L0xfffffffeda84*X**15) [Q, X**16 - 1753**368] /\
eqmod (F**2)
      (L0xfffffffeda88*X** 0+L0xfffffffeda8c*X** 1+L0xfffffffeda90*X** 2+
       L0xfffffffeda94*X** 3+L0xfffffffeda98*X** 4+L0xfffffffeda9c*X** 5+
       L0xfffffffedaa0*X** 6+L0xfffffffedaa4*X** 7+L0xfffffffedaa8*X** 8+
       L0xfffffffedaac*X** 9+L0xfffffffedab0*X**10+L0xfffffffedab4*X**11+
       L0xfffffffedab8*X**12+L0xfffffffedabc*X**13+L0xfffffffedac0*X**14+
       L0xfffffffedac4*X**15) [Q, X**16 - 1753**240] /\
eqmod (F**2)
      (L0xfffffffedac8*X** 0+L0xfffffffedacc*X** 1+L0xfffffffedad0*X** 2+
       L0xfffffffedad4*X** 3+L0xfffffffedad8*X** 4+L0xfffffffedadc*X** 5+
       L0xfffffffedae0*X** 6+L0xfffffffedae4*X** 7+L0xfffffffedae8*X** 8+
       L0xfffffffedaec*X** 9+L0xfffffffedaf0*X**10+L0xfffffffedaf4*X**11+
       L0xfffffffedaf8*X**12+L0xfffffffedafc*X**13+L0xfffffffedb00*X**14+
       L0xfffffffedb04*X**15) [Q, X**16 - 1753**496] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed708,L0xfffffffed70c] /\
[L0xfffffffed708,L0xfffffffed70c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed710,L0xfffffffed714] /\
[L0xfffffffed710,L0xfffffffed714] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed718,L0xfffffffed71c] /\
[L0xfffffffed718,L0xfffffffed71c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed720,L0xfffffffed724] /\
[L0xfffffffed720,L0xfffffffed724] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed728,L0xfffffffed72c] /\
[L0xfffffffed728,L0xfffffffed72c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed730,L0xfffffffed734] /\
[L0xfffffffed730,L0xfffffffed734] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed738,L0xfffffffed73c] /\
[L0xfffffffed738,L0xfffffffed73c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed740,L0xfffffffed744] /\
[L0xfffffffed740,L0xfffffffed744] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed748,L0xfffffffed74c] /\
[L0xfffffffed748,L0xfffffffed74c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed750,L0xfffffffed754] /\
[L0xfffffffed750,L0xfffffffed754] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed758,L0xfffffffed75c] /\
[L0xfffffffed758,L0xfffffffed75c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed760,L0xfffffffed764] /\
[L0xfffffffed760,L0xfffffffed764] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed768,L0xfffffffed76c] /\
[L0xfffffffed768,L0xfffffffed76c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed770,L0xfffffffed774] /\
[L0xfffffffed770,L0xfffffffed774] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed778,L0xfffffffed77c] /\
[L0xfffffffed778,L0xfffffffed77c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed780,L0xfffffffed784] /\
[L0xfffffffed780,L0xfffffffed784] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed788,L0xfffffffed78c] /\
[L0xfffffffed788,L0xfffffffed78c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed790,L0xfffffffed794] /\
[L0xfffffffed790,L0xfffffffed794] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed798,L0xfffffffed79c] /\
[L0xfffffffed798,L0xfffffffed79c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7a0,L0xfffffffed7a4] /\
[L0xfffffffed7a0,L0xfffffffed7a4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7a8,L0xfffffffed7ac] /\
[L0xfffffffed7a8,L0xfffffffed7ac] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7b0,L0xfffffffed7b4] /\
[L0xfffffffed7b0,L0xfffffffed7b4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7b8,L0xfffffffed7bc] /\
[L0xfffffffed7b8,L0xfffffffed7bc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7c0,L0xfffffffed7c4] /\
[L0xfffffffed7c0,L0xfffffffed7c4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7c8,L0xfffffffed7cc] /\
[L0xfffffffed7c8,L0xfffffffed7cc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7d0,L0xfffffffed7d4] /\
[L0xfffffffed7d0,L0xfffffffed7d4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7d8,L0xfffffffed7dc] /\
[L0xfffffffed7d8,L0xfffffffed7dc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7e0,L0xfffffffed7e4] /\
[L0xfffffffed7e0,L0xfffffffed7e4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7e8,L0xfffffffed7ec] /\
[L0xfffffffed7e8,L0xfffffffed7ec] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7f0,L0xfffffffed7f4] /\
[L0xfffffffed7f0,L0xfffffffed7f4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed7f8,L0xfffffffed7fc] /\
[L0xfffffffed7f8,L0xfffffffed7fc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed800,L0xfffffffed804] /\
[L0xfffffffed800,L0xfffffffed804] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed808,L0xfffffffed80c] /\
[L0xfffffffed808,L0xfffffffed80c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed810,L0xfffffffed814] /\
[L0xfffffffed810,L0xfffffffed814] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed818,L0xfffffffed81c] /\
[L0xfffffffed818,L0xfffffffed81c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed820,L0xfffffffed824] /\
[L0xfffffffed820,L0xfffffffed824] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed828,L0xfffffffed82c] /\
[L0xfffffffed828,L0xfffffffed82c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed830,L0xfffffffed834] /\
[L0xfffffffed830,L0xfffffffed834] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed838,L0xfffffffed83c] /\
[L0xfffffffed838,L0xfffffffed83c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed840,L0xfffffffed844] /\
[L0xfffffffed840,L0xfffffffed844] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed848,L0xfffffffed84c] /\
[L0xfffffffed848,L0xfffffffed84c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed850,L0xfffffffed854] /\
[L0xfffffffed850,L0xfffffffed854] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed858,L0xfffffffed85c] /\
[L0xfffffffed858,L0xfffffffed85c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed860,L0xfffffffed864] /\
[L0xfffffffed860,L0xfffffffed864] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed868,L0xfffffffed86c] /\
[L0xfffffffed868,L0xfffffffed86c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed870,L0xfffffffed874] /\
[L0xfffffffed870,L0xfffffffed874] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed878,L0xfffffffed87c] /\
[L0xfffffffed878,L0xfffffffed87c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed880,L0xfffffffed884] /\
[L0xfffffffed880,L0xfffffffed884] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed888,L0xfffffffed88c] /\
[L0xfffffffed888,L0xfffffffed88c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed890,L0xfffffffed894] /\
[L0xfffffffed890,L0xfffffffed894] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed898,L0xfffffffed89c] /\
[L0xfffffffed898,L0xfffffffed89c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8a0,L0xfffffffed8a4] /\
[L0xfffffffed8a0,L0xfffffffed8a4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8a8,L0xfffffffed8ac] /\
[L0xfffffffed8a8,L0xfffffffed8ac] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8b0,L0xfffffffed8b4] /\
[L0xfffffffed8b0,L0xfffffffed8b4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8b8,L0xfffffffed8bc] /\
[L0xfffffffed8b8,L0xfffffffed8bc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8c0,L0xfffffffed8c4] /\
[L0xfffffffed8c0,L0xfffffffed8c4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8c8,L0xfffffffed8cc] /\
[L0xfffffffed8c8,L0xfffffffed8cc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8d0,L0xfffffffed8d4] /\
[L0xfffffffed8d0,L0xfffffffed8d4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8d8,L0xfffffffed8dc] /\
[L0xfffffffed8d8,L0xfffffffed8dc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8e0,L0xfffffffed8e4] /\
[L0xfffffffed8e0,L0xfffffffed8e4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8e8,L0xfffffffed8ec] /\
[L0xfffffffed8e8,L0xfffffffed8ec] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8f0,L0xfffffffed8f4] /\
[L0xfffffffed8f0,L0xfffffffed8f4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed8f8,L0xfffffffed8fc] /\
[L0xfffffffed8f8,L0xfffffffed8fc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed900,L0xfffffffed904] /\
[L0xfffffffed900,L0xfffffffed904] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed908,L0xfffffffed90c] /\
[L0xfffffffed908,L0xfffffffed90c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed910,L0xfffffffed914] /\
[L0xfffffffed910,L0xfffffffed914] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed918,L0xfffffffed91c] /\
[L0xfffffffed918,L0xfffffffed91c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed920,L0xfffffffed924] /\
[L0xfffffffed920,L0xfffffffed924] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed928,L0xfffffffed92c] /\
[L0xfffffffed928,L0xfffffffed92c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed930,L0xfffffffed934] /\
[L0xfffffffed930,L0xfffffffed934] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed938,L0xfffffffed93c] /\
[L0xfffffffed938,L0xfffffffed93c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed940,L0xfffffffed944] /\
[L0xfffffffed940,L0xfffffffed944] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed948,L0xfffffffed94c] /\
[L0xfffffffed948,L0xfffffffed94c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed950,L0xfffffffed954] /\
[L0xfffffffed950,L0xfffffffed954] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed958,L0xfffffffed95c] /\
[L0xfffffffed958,L0xfffffffed95c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed960,L0xfffffffed964] /\
[L0xfffffffed960,L0xfffffffed964] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed968,L0xfffffffed96c] /\
[L0xfffffffed968,L0xfffffffed96c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed970,L0xfffffffed974] /\
[L0xfffffffed970,L0xfffffffed974] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed978,L0xfffffffed97c] /\
[L0xfffffffed978,L0xfffffffed97c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed980,L0xfffffffed984] /\
[L0xfffffffed980,L0xfffffffed984] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed988,L0xfffffffed98c] /\
[L0xfffffffed988,L0xfffffffed98c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed990,L0xfffffffed994] /\
[L0xfffffffed990,L0xfffffffed994] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed998,L0xfffffffed99c] /\
[L0xfffffffed998,L0xfffffffed99c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9a0,L0xfffffffed9a4] /\
[L0xfffffffed9a0,L0xfffffffed9a4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9a8,L0xfffffffed9ac] /\
[L0xfffffffed9a8,L0xfffffffed9ac] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9b0,L0xfffffffed9b4] /\
[L0xfffffffed9b0,L0xfffffffed9b4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9b8,L0xfffffffed9bc] /\
[L0xfffffffed9b8,L0xfffffffed9bc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9c0,L0xfffffffed9c4] /\
[L0xfffffffed9c0,L0xfffffffed9c4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9c8,L0xfffffffed9cc] /\
[L0xfffffffed9c8,L0xfffffffed9cc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9d0,L0xfffffffed9d4] /\
[L0xfffffffed9d0,L0xfffffffed9d4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9d8,L0xfffffffed9dc] /\
[L0xfffffffed9d8,L0xfffffffed9dc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9e0,L0xfffffffed9e4] /\
[L0xfffffffed9e0,L0xfffffffed9e4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9e8,L0xfffffffed9ec] /\
[L0xfffffffed9e8,L0xfffffffed9ec] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9f0,L0xfffffffed9f4] /\
[L0xfffffffed9f0,L0xfffffffed9f4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffed9f8,L0xfffffffed9fc] /\
[L0xfffffffed9f8,L0xfffffffed9fc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda00,L0xfffffffeda04] /\
[L0xfffffffeda00,L0xfffffffeda04] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda08,L0xfffffffeda0c] /\
[L0xfffffffeda08,L0xfffffffeda0c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda10,L0xfffffffeda14] /\
[L0xfffffffeda10,L0xfffffffeda14] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda18,L0xfffffffeda1c] /\
[L0xfffffffeda18,L0xfffffffeda1c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda20,L0xfffffffeda24] /\
[L0xfffffffeda20,L0xfffffffeda24] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda28,L0xfffffffeda2c] /\
[L0xfffffffeda28,L0xfffffffeda2c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda30,L0xfffffffeda34] /\
[L0xfffffffeda30,L0xfffffffeda34] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda38,L0xfffffffeda3c] /\
[L0xfffffffeda38,L0xfffffffeda3c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda40,L0xfffffffeda44] /\
[L0xfffffffeda40,L0xfffffffeda44] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda48,L0xfffffffeda4c] /\
[L0xfffffffeda48,L0xfffffffeda4c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda50,L0xfffffffeda54] /\
[L0xfffffffeda50,L0xfffffffeda54] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda58,L0xfffffffeda5c] /\
[L0xfffffffeda58,L0xfffffffeda5c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda60,L0xfffffffeda64] /\
[L0xfffffffeda60,L0xfffffffeda64] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda68,L0xfffffffeda6c] /\
[L0xfffffffeda68,L0xfffffffeda6c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda70,L0xfffffffeda74] /\
[L0xfffffffeda70,L0xfffffffeda74] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda78,L0xfffffffeda7c] /\
[L0xfffffffeda78,L0xfffffffeda7c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda80,L0xfffffffeda84] /\
[L0xfffffffeda80,L0xfffffffeda84] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda88,L0xfffffffeda8c] /\
[L0xfffffffeda88,L0xfffffffeda8c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda90,L0xfffffffeda94] /\
[L0xfffffffeda90,L0xfffffffeda94] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffeda98,L0xfffffffeda9c] /\
[L0xfffffffeda98,L0xfffffffeda9c] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaa0,L0xfffffffedaa4] /\
[L0xfffffffedaa0,L0xfffffffedaa4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaa8,L0xfffffffedaac] /\
[L0xfffffffedaa8,L0xfffffffedaac] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedab0,L0xfffffffedab4] /\
[L0xfffffffedab0,L0xfffffffedab4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedab8,L0xfffffffedabc] /\
[L0xfffffffedab8,L0xfffffffedabc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedac0,L0xfffffffedac4] /\
[L0xfffffffedac0,L0xfffffffedac4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedac8,L0xfffffffedacc] /\
[L0xfffffffedac8,L0xfffffffedacc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedad0,L0xfffffffedad4] /\
[L0xfffffffedad0,L0xfffffffedad4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedad8,L0xfffffffedadc] /\
[L0xfffffffedad8,L0xfffffffedadc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedae0,L0xfffffffedae4] /\
[L0xfffffffedae0,L0xfffffffedae4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedae8,L0xfffffffedaec] /\
[L0xfffffffedae8,L0xfffffffedaec] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaf0,L0xfffffffedaf4] /\
[L0xfffffffedaf0,L0xfffffffedaf4] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedaf8,L0xfffffffedafc] /\
[L0xfffffffedaf8,L0xfffffffedafc] < [Q*4+Q2,Q*4+Q2] /\
[NQ*4+NQ2,NQ*4+NQ2] < [L0xfffffffedb00,L0xfffffffedb04] /\
[L0xfffffffedb00,L0xfffffffedb04] < [Q*4+Q2,Q*4+Q2]
prove with [all ghosts, all cuts]
&& Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed708,L0xfffffffed70c] /\
[L0xfffffffed708,L0xfffffffed70c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed710,L0xfffffffed714] /\
[L0xfffffffed710,L0xfffffffed714] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed718,L0xfffffffed71c] /\
[L0xfffffffed718,L0xfffffffed71c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed720,L0xfffffffed724] /\
[L0xfffffffed720,L0xfffffffed724] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed728,L0xfffffffed72c] /\
[L0xfffffffed728,L0xfffffffed72c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed730,L0xfffffffed734] /\
[L0xfffffffed730,L0xfffffffed734] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed738,L0xfffffffed73c] /\
[L0xfffffffed738,L0xfffffffed73c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed740,L0xfffffffed744] /\
[L0xfffffffed740,L0xfffffffed744] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed748,L0xfffffffed74c] /\
[L0xfffffffed748,L0xfffffffed74c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed750,L0xfffffffed754] /\
[L0xfffffffed750,L0xfffffffed754] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed758,L0xfffffffed75c] /\
[L0xfffffffed758,L0xfffffffed75c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed760,L0xfffffffed764] /\
[L0xfffffffed760,L0xfffffffed764] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed768,L0xfffffffed76c] /\
[L0xfffffffed768,L0xfffffffed76c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed770,L0xfffffffed774] /\
[L0xfffffffed770,L0xfffffffed774] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed778,L0xfffffffed77c] /\
[L0xfffffffed778,L0xfffffffed77c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed780,L0xfffffffed784] /\
[L0xfffffffed780,L0xfffffffed784] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed788,L0xfffffffed78c] /\
[L0xfffffffed788,L0xfffffffed78c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed790,L0xfffffffed794] /\
[L0xfffffffed790,L0xfffffffed794] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed798,L0xfffffffed79c] /\
[L0xfffffffed798,L0xfffffffed79c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7a0,L0xfffffffed7a4] /\
[L0xfffffffed7a0,L0xfffffffed7a4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7a8,L0xfffffffed7ac] /\
[L0xfffffffed7a8,L0xfffffffed7ac] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7b0,L0xfffffffed7b4] /\
[L0xfffffffed7b0,L0xfffffffed7b4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7b8,L0xfffffffed7bc] /\
[L0xfffffffed7b8,L0xfffffffed7bc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7c0,L0xfffffffed7c4] /\
[L0xfffffffed7c0,L0xfffffffed7c4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7c8,L0xfffffffed7cc] /\
[L0xfffffffed7c8,L0xfffffffed7cc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7d0,L0xfffffffed7d4] /\
[L0xfffffffed7d0,L0xfffffffed7d4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7d8,L0xfffffffed7dc] /\
[L0xfffffffed7d8,L0xfffffffed7dc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7e0,L0xfffffffed7e4] /\
[L0xfffffffed7e0,L0xfffffffed7e4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7e8,L0xfffffffed7ec] /\
[L0xfffffffed7e8,L0xfffffffed7ec] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7f0,L0xfffffffed7f4] /\
[L0xfffffffed7f0,L0xfffffffed7f4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed7f8,L0xfffffffed7fc] /\
[L0xfffffffed7f8,L0xfffffffed7fc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed800,L0xfffffffed804] /\
[L0xfffffffed800,L0xfffffffed804] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed808,L0xfffffffed80c] /\
[L0xfffffffed808,L0xfffffffed80c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed810,L0xfffffffed814] /\
[L0xfffffffed810,L0xfffffffed814] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed818,L0xfffffffed81c] /\
[L0xfffffffed818,L0xfffffffed81c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed820,L0xfffffffed824] /\
[L0xfffffffed820,L0xfffffffed824] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed828,L0xfffffffed82c] /\
[L0xfffffffed828,L0xfffffffed82c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed830,L0xfffffffed834] /\
[L0xfffffffed830,L0xfffffffed834] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed838,L0xfffffffed83c] /\
[L0xfffffffed838,L0xfffffffed83c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed840,L0xfffffffed844] /\
[L0xfffffffed840,L0xfffffffed844] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed848,L0xfffffffed84c] /\
[L0xfffffffed848,L0xfffffffed84c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed850,L0xfffffffed854] /\
[L0xfffffffed850,L0xfffffffed854] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed858,L0xfffffffed85c] /\
[L0xfffffffed858,L0xfffffffed85c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed860,L0xfffffffed864] /\
[L0xfffffffed860,L0xfffffffed864] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed868,L0xfffffffed86c] /\
[L0xfffffffed868,L0xfffffffed86c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed870,L0xfffffffed874] /\
[L0xfffffffed870,L0xfffffffed874] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed878,L0xfffffffed87c] /\
[L0xfffffffed878,L0xfffffffed87c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed880,L0xfffffffed884] /\
[L0xfffffffed880,L0xfffffffed884] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed888,L0xfffffffed88c] /\
[L0xfffffffed888,L0xfffffffed88c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed890,L0xfffffffed894] /\
[L0xfffffffed890,L0xfffffffed894] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed898,L0xfffffffed89c] /\
[L0xfffffffed898,L0xfffffffed89c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8a0,L0xfffffffed8a4] /\
[L0xfffffffed8a0,L0xfffffffed8a4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8a8,L0xfffffffed8ac] /\
[L0xfffffffed8a8,L0xfffffffed8ac] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8b0,L0xfffffffed8b4] /\
[L0xfffffffed8b0,L0xfffffffed8b4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8b8,L0xfffffffed8bc] /\
[L0xfffffffed8b8,L0xfffffffed8bc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8c0,L0xfffffffed8c4] /\
[L0xfffffffed8c0,L0xfffffffed8c4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8c8,L0xfffffffed8cc] /\
[L0xfffffffed8c8,L0xfffffffed8cc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8d0,L0xfffffffed8d4] /\
[L0xfffffffed8d0,L0xfffffffed8d4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8d8,L0xfffffffed8dc] /\
[L0xfffffffed8d8,L0xfffffffed8dc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8e0,L0xfffffffed8e4] /\
[L0xfffffffed8e0,L0xfffffffed8e4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8e8,L0xfffffffed8ec] /\
[L0xfffffffed8e8,L0xfffffffed8ec] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8f0,L0xfffffffed8f4] /\
[L0xfffffffed8f0,L0xfffffffed8f4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed8f8,L0xfffffffed8fc] /\
[L0xfffffffed8f8,L0xfffffffed8fc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed900,L0xfffffffed904] /\
[L0xfffffffed900,L0xfffffffed904] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed908,L0xfffffffed90c] /\
[L0xfffffffed908,L0xfffffffed90c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed910,L0xfffffffed914] /\
[L0xfffffffed910,L0xfffffffed914] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed918,L0xfffffffed91c] /\
[L0xfffffffed918,L0xfffffffed91c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed920,L0xfffffffed924] /\
[L0xfffffffed920,L0xfffffffed924] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed928,L0xfffffffed92c] /\
[L0xfffffffed928,L0xfffffffed92c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed930,L0xfffffffed934] /\
[L0xfffffffed930,L0xfffffffed934] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed938,L0xfffffffed93c] /\
[L0xfffffffed938,L0xfffffffed93c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed940,L0xfffffffed944] /\
[L0xfffffffed940,L0xfffffffed944] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed948,L0xfffffffed94c] /\
[L0xfffffffed948,L0xfffffffed94c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed950,L0xfffffffed954] /\
[L0xfffffffed950,L0xfffffffed954] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed958,L0xfffffffed95c] /\
[L0xfffffffed958,L0xfffffffed95c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed960,L0xfffffffed964] /\
[L0xfffffffed960,L0xfffffffed964] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed968,L0xfffffffed96c] /\
[L0xfffffffed968,L0xfffffffed96c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed970,L0xfffffffed974] /\
[L0xfffffffed970,L0xfffffffed974] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed978,L0xfffffffed97c] /\
[L0xfffffffed978,L0xfffffffed97c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed980,L0xfffffffed984] /\
[L0xfffffffed980,L0xfffffffed984] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed988,L0xfffffffed98c] /\
[L0xfffffffed988,L0xfffffffed98c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed990,L0xfffffffed994] /\
[L0xfffffffed990,L0xfffffffed994] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed998,L0xfffffffed99c] /\
[L0xfffffffed998,L0xfffffffed99c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9a0,L0xfffffffed9a4] /\
[L0xfffffffed9a0,L0xfffffffed9a4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9a8,L0xfffffffed9ac] /\
[L0xfffffffed9a8,L0xfffffffed9ac] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9b0,L0xfffffffed9b4] /\
[L0xfffffffed9b0,L0xfffffffed9b4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9b8,L0xfffffffed9bc] /\
[L0xfffffffed9b8,L0xfffffffed9bc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9c0,L0xfffffffed9c4] /\
[L0xfffffffed9c0,L0xfffffffed9c4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9c8,L0xfffffffed9cc] /\
[L0xfffffffed9c8,L0xfffffffed9cc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9d0,L0xfffffffed9d4] /\
[L0xfffffffed9d0,L0xfffffffed9d4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9d8,L0xfffffffed9dc] /\
[L0xfffffffed9d8,L0xfffffffed9dc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9e0,L0xfffffffed9e4] /\
[L0xfffffffed9e0,L0xfffffffed9e4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9e8,L0xfffffffed9ec] /\
[L0xfffffffed9e8,L0xfffffffed9ec] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9f0,L0xfffffffed9f4] /\
[L0xfffffffed9f0,L0xfffffffed9f4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffed9f8,L0xfffffffed9fc] /\
[L0xfffffffed9f8,L0xfffffffed9fc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda00,L0xfffffffeda04] /\
[L0xfffffffeda00,L0xfffffffeda04] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda08,L0xfffffffeda0c] /\
[L0xfffffffeda08,L0xfffffffeda0c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda10,L0xfffffffeda14] /\
[L0xfffffffeda10,L0xfffffffeda14] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda18,L0xfffffffeda1c] /\
[L0xfffffffeda18,L0xfffffffeda1c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda20,L0xfffffffeda24] /\
[L0xfffffffeda20,L0xfffffffeda24] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda28,L0xfffffffeda2c] /\
[L0xfffffffeda28,L0xfffffffeda2c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda30,L0xfffffffeda34] /\
[L0xfffffffeda30,L0xfffffffeda34] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda38,L0xfffffffeda3c] /\
[L0xfffffffeda38,L0xfffffffeda3c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda40,L0xfffffffeda44] /\
[L0xfffffffeda40,L0xfffffffeda44] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda48,L0xfffffffeda4c] /\
[L0xfffffffeda48,L0xfffffffeda4c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda50,L0xfffffffeda54] /\
[L0xfffffffeda50,L0xfffffffeda54] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda58,L0xfffffffeda5c] /\
[L0xfffffffeda58,L0xfffffffeda5c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda60,L0xfffffffeda64] /\
[L0xfffffffeda60,L0xfffffffeda64] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda68,L0xfffffffeda6c] /\
[L0xfffffffeda68,L0xfffffffeda6c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda70,L0xfffffffeda74] /\
[L0xfffffffeda70,L0xfffffffeda74] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda78,L0xfffffffeda7c] /\
[L0xfffffffeda78,L0xfffffffeda7c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda80,L0xfffffffeda84] /\
[L0xfffffffeda80,L0xfffffffeda84] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda88,L0xfffffffeda8c] /\
[L0xfffffffeda88,L0xfffffffeda8c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda90,L0xfffffffeda94] /\
[L0xfffffffeda90,L0xfffffffeda94] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffeda98,L0xfffffffeda9c] /\
[L0xfffffffeda98,L0xfffffffeda9c] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedaa0,L0xfffffffedaa4] /\
[L0xfffffffedaa0,L0xfffffffedaa4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedaa8,L0xfffffffedaac] /\
[L0xfffffffedaa8,L0xfffffffedaac] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedab0,L0xfffffffedab4] /\
[L0xfffffffedab0,L0xfffffffedab4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedab8,L0xfffffffedabc] /\
[L0xfffffffedab8,L0xfffffffedabc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedac0,L0xfffffffedac4] /\
[L0xfffffffedac0,L0xfffffffedac4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedac8,L0xfffffffedacc] /\
[L0xfffffffedac8,L0xfffffffedacc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedad0,L0xfffffffedad4] /\
[L0xfffffffedad0,L0xfffffffedad4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedad8,L0xfffffffedadc] /\
[L0xfffffffedad8,L0xfffffffedadc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedae0,L0xfffffffedae4] /\
[L0xfffffffedae0,L0xfffffffedae4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedae8,L0xfffffffedaec] /\
[L0xfffffffedae8,L0xfffffffedaec] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedaf0,L0xfffffffedaf4] /\
[L0xfffffffedaf0,L0xfffffffedaf4] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedaf8,L0xfffffffedafc] /\
[L0xfffffffedaf8,L0xfffffffedafc] <s [Q*4@32+Q2,Q*4@32+Q2] /\
[NQ*4@32+NQ2,NQ*4@32+NQ2] <s [L0xfffffffedb00,L0xfffffffedb04] /\
[L0xfffffffedb00,L0xfffffffedb04] <s [Q*4@32+Q2,Q*4@32+Q2]
prove with [cuts [7, 8, 15, 16, 23, 24, 30]];


(* mov	x2, x19                                     #! PC = 0xaaaaaaab4cac *)
mov x2 x19;
(* mov	x1, x21                                     #! PC = 0xaaaaaaab4cb0 *)
mov x1 x21;
(* mov	x0, x20                                     #! PC = 0xaaaaaaab4cb4 *)
mov x0 x20;
(* ldp	x19, x20, [sp, #16]                         #! EA = L0xfffffffec260; Value = 0x0000fffffffedb08; PC = 0xaaaaaaab4cb8 *)
mov x19 L0xfffffffec260; mov x20 L0xfffffffec268;
(* ldr	x21, [sp, #32]                              #! EA = L0xfffffffec270; Value = 0x0000fffffffec308; PC = 0xaaaaaaab4cbc *)
mov x21 L0xfffffffec270;
(* ldp	x29, x30, [sp], #48                         #! EA = L0xfffffffec250; Value = 0x0000fffffffec280; PC = 0xaaaaaaab4cc0 *)
mov x29 L0xfffffffec250; mov x30 L0xfffffffec258;
(* #b	0xaaaaaaab6278 <_PQCLEAN_DILITHIUM3_AARCH64__asm_ntt_SIMD_bot>#! PC = 0xaaaaaaab4cc4 *)
#b	0xaaaaaaab6278 <_PQCLEAN_DILITHIUM3_AARCH64__asm_ntt_SIMD_bot>#! 0xaaaaaaab4cc4 = 0xaaaaaaab4cc4;
(* stp	d8, d9, [sp]                                #! EA = L0xfffffffec240; PC = 0xaaaaaaab627c *)
mov L0xfffffffec240 d8; mov L0xfffffffec248 d9;
(* stp	d10, d11, [sp, #16]                         #! EA = L0xfffffffec250; PC = 0xaaaaaaab6280 *)
mov L0xfffffffec250 d10; mov L0xfffffffec258 d11;
(* stp	d12, d13, [sp, #32]                         #! EA = L0xfffffffec260; PC = 0xaaaaaaab6284 *)
mov L0xfffffffec260 d12; mov L0xfffffffec268 d13;
(* stp	d14, d15, [sp, #48]                         #! EA = L0xfffffffec270; PC = 0xaaaaaaab6288 *)
mov L0xfffffffec270 d14; mov L0xfffffffec278 d15;
(* ldr	w8, [x2]                                    #! EA = L0xaaaaaaab7000; Value = 0xfc7fdfff007fe001; PC = 0xaaaaaaab628c *)
mov w8 L0xaaaaaaab7000;
(* add	x9, x1, #0x80                               #! PC = 0xaaaaaaab6290 *)
adds dc x9 x1 (0x80)@uint64;
(* add	x10, x9, #0x400                             #! PC = 0xaaaaaaab6294 *)
adds dc x10 x9 (0x400)@uint64;
(* ldr	q0, [x0]                                    #! EA = L0xfffffffed708; Value = 0xffaf9068005b1c4d; PC = 0xaaaaaaab6298 *)
mov %v0 [L0xfffffffed708,L0xfffffffed70c,L0xfffffffed710,L0xfffffffed714];
(* ldr	q1, [x0, #16]                               #! EA = L0xfffffffed718; Value = 0xff60d4f6ffc11890; PC = 0xaaaaaaab629c *)
mov %v1 [L0xfffffffed718,L0xfffffffed71c,L0xfffffffed720,L0xfffffffed724];
(* ldr	q2, [x0, #32]                               #! EA = L0xfffffffed728; Value = 0xffb7e703ffda1aee; PC = 0xaaaaaaab62a0 *)
mov %v2 [L0xfffffffed728,L0xfffffffed72c,L0xfffffffed730,L0xfffffffed734];
(* ldr	q3, [x0, #48]                               #! EA = L0xfffffffed738; Value = 0x005ce3cd001679f3; PC = 0xaaaaaaab62a4 *)
mov %v3 [L0xfffffffed738,L0xfffffffed73c,L0xfffffffed740,L0xfffffffed744];
(* ldr	q4, [x9]                                    #! EA = L0xaaaaaaab70c0; Value = 0x00000000007fe001; PC = 0xaaaaaaab62a8 *)
mov %v4 [L0xaaaaaaab70c0,L0xaaaaaaab70c4,L0xaaaaaaab70c8,L0xaaaaaaab70cc];
(* ldr	q5, [x9, #16]                               #! EA = L0xaaaaaaab70d0; Value = 0x0036f72a3704eacd; PC = 0xaaaaaaab62ac *)
mov %v5 [L0xaaaaaaab70d0,L0xaaaaaaab70d4,L0xaaaaaaab70d8,L0xaaaaaaab70dc];
(* ldr	q20, [x10]                                  #! EA = L0xaaaaaaab74c0; Value = 0x00000000007fe001; PC = 0xaaaaaaab62b0 *)
mov %v20 [L0xaaaaaaab74c0,L0xaaaaaaab74c4,L0xaaaaaaab74c8,L0xaaaaaaab74cc];
(* ldr	q21, [x10, #16]                             #! EA = L0xaaaaaaab74d0; Value = 0x00341c1d342926e1; PC = 0xaaaaaaab62b4 *)
mov %v21 [L0xaaaaaaab74d0,L0xaaaaaaab74d4,L0xaaaaaaab74d8,L0xaaaaaaab74dc];
(* ldr	q16, [x0, #512]                             #! EA = L0xfffffffed908; Value = 0x000fbaf5ffb91d15; PC = 0xaaaaaaab62b8 *)
mov %v16 [L0xfffffffed908,L0xfffffffed90c,L0xfffffffed910,L0xfffffffed914];

ghost  %v2o27@int32[4], %v3o27@int32[4]:
       %v2o27 =  %v2 /\  %v3o27 =  %v3
   &&  %v2o27 =  %v2 /\  %v3o27 =  %v3;
       
(* mul	v12.4s, v2.4s, v4.s[3]                      #! PC = 0xaaaaaaab62bc *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v12 %v2 %mm; cast [] %v12@int32[4] %v12;
(* ldr	q17, [x0, #528]                             #! EA = L0xfffffffed918; Value = 0xffd94df9ff9ca411; PC = 0xaaaaaaab62c0 *)
mov %v17 [L0xfffffffed918,L0xfffffffed91c,L0xfffffffed920,L0xfffffffed924];
(* mul	v13.4s, v3.4s, v4.s[3]                      #! PC = 0xaaaaaaab62c4 *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v13 %v3 %mm; cast [] %v13@int32[4] %v13;
(* ldr	q18, [x0, #544]                             #! EA = L0xfffffffed928; Value = 0x006e8ac60006487c; PC = 0xaaaaaaab62c8 *)
mov %v18 [L0xfffffffed928,L0xfffffffed92c,L0xfffffffed930,L0xfffffffed934];
(* sqrdmulh	v2.4s, v2.4s, v4.s[2]                  #! PC = 0xaaaaaaab62cc *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v2 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v2 %dc %mm 1;
(* ldr	q19, [x0, #560]                             #! EA = L0xfffffffed938; Value = 0xfff53046ff7df8cd; PC = 0xaaaaaaab62d0 *)
mov %v19 [L0xfffffffed938,L0xfffffffed93c,L0xfffffffed940,L0xfffffffed944];
(* sqrdmulh	v3.4s, v3.4s, v4.s[2]                  #! PC = 0xaaaaaaab62d4 *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* mls	v12.4s, v2.4s, v4.s[0]                      #! PC = 0xaaaaaaab62d8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v2 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab62dc *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;

assert eqmod %v12 (%v2o27*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod %v13 (%v3o27*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v12 (%v2o27*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod %v13 (%v3o27*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

ghost  %v0o28@int32[4], %v1o28@int32[4],%v18o28@int32[4],%v19o28@int32[4]:
       %v0o28 =  %v0 /\  %v1o28 =  %v1 /\ %v18o28 = %v18 /\ %v19o28 = %v19
   &&  %v0o28 =  %v0 /\  %v1o28 =  %v1 /\ %v18o28 = %v18 /\ %v19o28 = %v19;
      
(* sub	v2.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab62e0 *)
sub %v2 %v0 %v12;
(* mul	v28.4s, v18.4s, v20.s[3]                    #! PC = 0xaaaaaaab62e4 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v28 %v18 %mm; cast [] %v28@int32[4] %v28;
(* sub	v3.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab62e8 *)
sub %v3 %v1 %v13;
(* mul	v29.4s, v19.4s, v20.s[3]                    #! PC = 0xaaaaaaab62ec *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v29 %v19 %mm; cast [] %v29@int32[4] %v29;
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab62f0 *)
add %v0 %v0 %v12;
(* sqrdmulh	v18.4s, v18.4s, v20.s[2]               #! PC = 0xaaaaaaab62f4 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v18 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v18 %dc %mm 1;
(* add	v1.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab62f8 *)
add %v1 %v1 %v13;
(* sqrdmulh	v19.4s, v19.4s, v20.s[2]               #! PC = 0xaaaaaaab62fc *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v19 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* mls	v28.4s, v18.4s, v4.s[0]                     #! PC = 0xaaaaaaab6300 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v18 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab6304 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;

assert eqmod %v28 (%v18o28*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o28*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v0 /\
       %v0 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v1 /\
       %v1 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v2 /\
       %v2 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v3 /\
       %v3 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v28 (%v18o28*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o28*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v0 /\
       %v0 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v1 /\
       %v1 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v2 /\
       %v2 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v3 /\
       %v3 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v0 /\
       %v0 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v1 /\
       %v1 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v2 /\
       %v2 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v3 /\
       %v3 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 33 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o28 + %v12 /\  %v2 =  %v0o28 - %v12 /\
     %v1 =  %v1o28 + %v13 /\  %v3 =  %v1o28 - %v13 /\
    eqmod %v12 (%v2o27*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    eqmod %v13 (%v3o27*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    eqmod %v28 (%v18o28*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o28*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v0 /\
    %v0 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v1 /\
    %v1 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v2 /\
    %v2 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v3 /\
    %v3 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v0 /\
    %v0 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v1 /\
    %v1 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v2 /\
    %v2 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v3 /\
    %v3 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v16o29@int32[4],%v17o29@int32[4], %v1o29@int32[4], %v3o29@int32[4]:
      %v16o29 = %v16 /\ %v17o29 = %v17 /\  %v1o29 =  %v1 /\  %v3o29 =  %v3
   && %v16o29 = %v16 /\ %v17o29 = %v17 /\  %v1o29 =  %v1 /\  %v3o29 =  %v3;

(* ldr	q6, [x9, #32]                               #! EA = L0xaaaaaaab70e0; Value = 0x138399bf2eefac8d; PC = 0xaaaaaaab6308 *)
mov %v6 [L0xaaaaaaab70e0,L0xaaaaaaab70e4,L0xaaaaaaab70e8,L0xaaaaaaab70ec];
(* sub	v18.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab630c *)
sub %v18 %v16 %v28;
(* mul	v12.4s, v1.4s, v5.s[1]                      #! PC = 0xaaaaaaab6310 *)
mov [_, m, _, _] %v5; mov %mm [m, m, m, m];
mull %dc %v12 %v1 %mm; cast [] %v12@int32[4] %v12;
(* ldr	q7, [x9, #48]                               #! EA = L0xaaaaaaab70f0; Value = 0x00137eb9002ee3f1; PC = 0xaaaaaaab6314 *)
mov %v7 [L0xaaaaaaab70f0,L0xaaaaaaab70f4,L0xaaaaaaab70f8,L0xaaaaaaab70fc];
(* sub	v19.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab6318 *)
sub %v19 %v17 %v29;
(* mul	v13.4s, v3.4s, v5.s[3]                      #! PC = 0xaaaaaaab631c *)
mov [_, _, _, m] %v5; mov %mm [m, m, m, m];
mull %dc %v13 %v3 %mm; cast [] %v13@int32[4] %v13;
(* ldr	q8, [x9, #64]                               #! EA = L0xaaaaaaab7100; Value = 0xd76113960006dab7; PC = 0xaaaaaaab6320 *)
mov %v8 [L0xaaaaaaab7100,L0xaaaaaaab7104,L0xaaaaaaab7108,L0xaaaaaaab710c];
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab6324 *)
add %v16 %v16 %v28;
(* sqrdmulh	v1.4s, v1.4s, v5.s[0]                  #! PC = 0xaaaaaaab6328 *)
mov [m, _, _, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v1 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v1 %dc %mm 1;
(* ldr	q9, [x9, #80]                               #! EA = L0xaaaaaaab7110; Value = 0xffd76b3b000006d9; PC = 0xaaaaaaab632c *)
mov %v9 [L0xaaaaaaab7110,L0xaaaaaaab7114,L0xaaaaaaab7118,L0xaaaaaaab711c];
(* add	v17.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab6330 *)
add %v17 %v17 %v29;
(* sqrdmulh	v3.4s, v3.4s, v5.s[2]                  #! PC = 0xaaaaaaab6334 *)
mov [_, _, m, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* ldr	q10, [x9, #96]                              #! EA = L0xaaaaaaab7120; Value = 0xe9c35f04e2706053; PC = 0xaaaaaaab6338 *)
mov %v10 [L0xaaaaaaab7120,L0xaaaaaaab7124,L0xaaaaaaab7128,L0xaaaaaaab712c];
(* mls	v12.4s, v1.4s, v4.s[0]                      #! PC = 0xaaaaaaab633c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v1 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* ldr	q11, [x9, #112]                             #! EA = L0xaaaaaaab7130; Value = 0xffe9c8eeffe277c4; PC = 0xaaaaaaab6340 *)
mov %v11 [L0xaaaaaaab7130,L0xaaaaaaab7134,L0xaaaaaaab7138,L0xaaaaaaab713c];
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab6344 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;
(* ldr	q22, [x10, #32]                             #! EA = L0xaaaaaaab74e0; Value = 0x1b4efa88d89af20b; PC = 0xaaaaaaab6348 *)
mov %v22 [L0xaaaaaaab74e0,L0xaaaaaaab74e4,L0xaaaaaaab74e8,L0xaaaaaaab74ec];

assert eqmod %v12 ( %v1o29*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o29*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v16 /\
       %v16 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v17 /\
       %v17 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v18 /\
       %v18 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v19 /\
       %v19 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v12 ( %v1o29*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o29*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v16 /\
       %v16 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v17 /\
       %v17 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v18 /\
       %v18 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v19 /\
       %v19 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v16 /\
       %v16 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v17 /\
       %v17 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v18 /\
       %v18 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v19 /\
       %v19 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 34 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v16 = %v16o29 + %v28 /\ %v18 = %v16o29 - %v28 /\ 
    %v17 = %v17o29 + %v29 /\ %v19 = %v17o29 - %v29 /\ 
    eqmod %v12 ( %v1o29*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o29*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v16 /\
    %v16 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v17 /\
    %v17 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v18 /\
    %v18 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v19 /\
    %v19 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
 && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v16 /\
    %v16 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v17 /\
    %v17 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v18 /\
    %v18 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v19 /\
    %v19 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [32]];
       
ghost  %v0o2a@int32[4], %v2o2a@int32[4],%v16o2a@int32[4],%v18o2a@int32[4],
      %v17o2a@int32[4],%v19o2a@int32[4]:
       %v0o2a =  %v0 /\  %v2o2a =  %v2 /\ %v16o2a = %v16 /\ %v18o2a = %v18 /\
      %v17o2a = %v17 /\ %v19o2a = %v19
   &&  %v0o2a =  %v0 /\  %v2o2a =  %v2 /\ %v16o2a = %v16 /\ %v18o2a = %v18 /\
      %v17o2a = %v17 /\ %v19o2a = %v19;

(* sub	v1.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab634c *)
sub %v1 %v0 %v12;
(* mul	v28.4s, v17.4s, v21.s[1]                    #! PC = 0xaaaaaaab6350 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v28 %v17 %mm; cast [] %v28@int32[4] %v28;
(* ldr	q23, [x10, #48]                             #! EA = L0xaaaaaaab74f0; Value = 0x001b4827ffd8a4cb; PC = 0xaaaaaaab6354 *)
mov %v23 [L0xaaaaaaab74f0,L0xaaaaaaab74f4,L0xaaaaaaab74f8,L0xaaaaaaab74fc];
(* sub	v3.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab6358 *)
sub %v3 %v2 %v13;
(* mul	v29.4s, v19.4s, v21.s[3]                    #! PC = 0xaaaaaaab635c *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v29 %v19 %mm; cast [] %v29@int32[4] %v29;
(* ldr	q24, [x10, #64]                             #! EA = L0xaaaaaaab7500; Value = 0xdbbbed44e7349356; PC = 0xaaaaaaab6360 *)
mov %v24 [L0xaaaaaaab7500,L0xaaaaaaab7504,L0xaaaaaaab7508,L0xaaaaaaab750c];
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab6364 *)
add %v0 %v0 %v12;
(* sqrdmulh	v17.4s, v17.4s, v21.s[0]               #! PC = 0xaaaaaaab6368 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v17 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v17 %dc %mm 1;
(* ldr	q25, [x10, #80]                             #! EA = L0xaaaaaaab7510; Value = 0xffdbc4feffe73ac6; PC = 0xaaaaaaab636c *)
mov %v25 [L0xaaaaaaab7510,L0xaaaaaaab7514,L0xaaaaaaab7518,L0xaaaaaaab751c];
(* add	v2.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab6370 *)
add %v2 %v2 %v13;
(* sqrdmulh	v19.4s, v19.4s, v21.s[2]               #! PC = 0xaaaaaaab6374 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v19 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* ldr	q26, [x10, #96]                             #! EA = L0xaaaaaaab7520; Value = 0xe0efad292027cfb4; PC = 0xaaaaaaab6378 *)
mov %v26 [L0xaaaaaaab7520,L0xaaaaaaab7524,L0xaaaaaaab7528,L0xaaaaaaab752c];
(* mls	v28.4s, v17.4s, v4.s[0]                     #! PC = 0xaaaaaaab637c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v17 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* ldr	q27, [x10, #112]                            #! EA = L0xaaaaaaab7530; Value = 0xffe0f77100201fc6; PC = 0xaaaaaaab6380 *)
mov %v27 [L0xaaaaaaab7530,L0xaaaaaaab7534,L0xaaaaaaab7538,L0xaaaaaaab753c];
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab6384 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* sub	v17.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab6388 *)
sub %v17 %v16 %v28;
(* sub	v19.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab638c *)
sub %v19 %v18 %v29;
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab6390 *)
add %v16 %v16 %v28;
(* add	v18.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6394 *)
add %v18 %v18 %v29;

assert eqmod %v28 (%v17o2a*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o2a*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v0 /\
        %v0 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v1 /\
        %v1 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v2 /\
        %v2 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v3 /\
        %v3 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v16 /\
       %v16 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v17 /\
       %v17 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v18 /\
       %v18 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v19 /\
       %v19 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [33]] && true;
assume eqmod %v28 (%v17o2a*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o2a*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v0 /\
        %v0 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v1 /\
        %v1 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v2 /\
        %v2 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v3 /\
        %v3 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v16 /\
       %v16 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v17 /\
       %v17 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v18 /\
       %v18 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v19 /\
       %v19 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v16 /\
       %v16 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v17 /\
       %v17 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v18 /\
       %v18 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v19 /\
       %v19 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 35 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o2a + %v12 /\  %v1 =  %v0o2a - %v12 /\
     %v2 =  %v2o2a + %v13 /\  %v3 =  %v2o2a - %v13 /\
    %v16 = %v16o2a + %v28 /\ %v17 = %v16o2a - %v28 /\
    %v18 = %v18o2a + %v29 /\ %v19 = %v18o2a - %v29 /\
    eqmod %v28 (%v17o2a*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o2a*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v0 /\
     %v0 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v1 /\
     %v1 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v2 /\
     %v2 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v3 /\
     %v3 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v16 /\
    %v16 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v17 /\
    %v17 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v18 /\
    %v18 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v19 /\
    %v19 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v0 /\
    %v0 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v1 /\
    %v1 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v2 /\
    %v2 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v3 /\
    %v3 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v16 /\
    %v16 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v17 /\
    %v17 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v18 /\
    %v18 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v19 /\
    %v19 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [33]];

(* add	x9, x9, #0x80                               #! PC = 0xaaaaaaab6398 *)
adds dc x9 x9 (0x80)@uint64;
(* add	x10, x10, #0x80                             #! PC = 0xaaaaaaab639c *)
adds dc x10 x10 (0x80)@uint64;
(* trn1	v12.4s, v0.4s, v1.4s                       #! PC = 0xaaaaaaab63a0 *)
mov [t0, _, t2, _] %v0; mov [t1, _, t3, _] %v1; mov %v12 [t0, t1, t2, t3];
(* trn2	v13.4s, v0.4s, v1.4s                       #! PC = 0xaaaaaaab63a4 *)
mov [_, t0, _, t2] %v0; mov [_, t1, _, t3] %v1; mov %v13 [t0, t1, t2, t3];
(* trn1	v14.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab63a8 *)
mov [t0, _, t2, _] %v2; mov [t1, _, t3, _] %v3; mov %v14 [t0, t1, t2, t3];
(* trn2	v15.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab63ac *)
mov [_, t0, _, t2] %v2; mov [_, t1, _, t3] %v3; mov %v15 [t0, t1, t2, t3];
(* trn1	v0.2d, v12.2d, v14.2d                      #! PC = 0xaaaaaaab63b0 *)
mov [t0, t1, _, _] %v12; mov [t2, t3, _, _] %v14; mov %v0 [t0, t1, t2, t3];
(* trn2	v2.2d, v12.2d, v14.2d                      #! PC = 0xaaaaaaab63b4 *)
mov [_, _, t0, t1] %v12; mov [_, _, t2, t3] %v14; mov %v2 [t0, t1, t2, t3];
(* trn1	v1.2d, v13.2d, v15.2d                      #! PC = 0xaaaaaaab63b8 *)
mov [t0, t1, _, _] %v13; mov [t2, t3, _, _] %v15; mov %v1 [t0, t1, t2, t3];
(* trn2	v3.2d, v13.2d, v15.2d                      #! PC = 0xaaaaaaab63bc *)
mov [_, _, t0, t1] %v13; mov [_, _, t2, t3] %v15; mov %v3 [t0, t1, t2, t3];

ghost  %v2o2b@int32[4], %v3o2b@int32[4]:
       %v2o2b =  %v2 /\  %v3o2b = %v3 &&  %v2o2b =  %v2 /\  %v3o2b = %v3;

(* mul	v12.4s, v2.4s, v7.4s                        #! PC = 0xaaaaaaab63c0 *)
mull %dc %v12 %v2 %v7; cast [] %v12@int32[4] %v12;
(* trn1	v28.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab63c4 *)
mov [t0, _, t2, _] %v16; mov [t1, _, t3, _] %v17; mov %v28 [t0, t1, t2, t3];
(* mul	v13.4s, v3.4s, v7.4s                        #! PC = 0xaaaaaaab63c8 *)
mull %dc %v13 %v3 %v7; cast [] %v13@int32[4] %v13;
(* trn2	v29.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab63cc *)
mov [_, t0, _, t2] %v16; mov [_, t1, _, t3] %v17; mov %v29 [t0, t1, t2, t3];
(* sqrdmulh	v2.4s, v2.4s, v6.4s                    #! PC = 0xaaaaaaab63d0 *)
mulj %mm %v2 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v2 %dc %mm 1;
(* trn1	v30.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab63d4 *)
mov [t0, _, t2, _] %v18; mov [t1, _, t3, _] %v19; mov %v30 [t0, t1, t2, t3];
(* sqrdmulh	v3.4s, v3.4s, v6.4s                    #! PC = 0xaaaaaaab63d8 *)
mulj %mm %v3 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* trn2	v31.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab63dc *)
mov [_, t0, _, t2] %v18; mov [_, t1, _, t3] %v19; mov %v31 [t0, t1, t2, t3];
(* mls	v12.4s, v2.4s, v4.s[0]                      #! PC = 0xaaaaaaab63e0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v2 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* trn1	v16.2d, v28.2d, v30.2d                     #! PC = 0xaaaaaaab63e4 *)
mov [t0, t1, _, _] %v28; mov [t2, t3, _, _] %v30; mov %v16 [t0, t1, t2, t3];
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab63e8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;
(* trn2	v18.2d, v28.2d, v30.2d                     #! PC = 0xaaaaaaab63ec *)
mov [_, _, t0, t1] %v28; mov [_, _, t2, t3] %v30; mov %v18 [t0, t1, t2, t3];
(* trn1	v17.2d, v29.2d, v31.2d                     #! PC = 0xaaaaaaab63f0 *)
mov [t0, t1, _, _] %v29; mov [t2, t3, _, _] %v31; mov %v17 [t0, t1, t2, t3];
(* trn2	v19.2d, v29.2d, v31.2d                     #! PC = 0xaaaaaaab63f4 *)
mov [_, _, t0, t1] %v29; mov [_, _, t2, t3] %v31; mov %v19 [t0, t1, t2, t3];

assert eqmod %v12 ( %v2o2b* %v7) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o2b* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl] && true;
assume eqmod %v12 ( %v2o2b* %v7) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o2b* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 36 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod %v12 ( %v2o2b* %v7) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o2b* %v7) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [34]];

ghost  %v0o2c@int32[4], %v1o2c@int32[4],%v18o2c@int32[4],%v19o2c@int32[4]:
       %v0o2c =  %v0 /\  %v1o2c =  %v1 /\ %v18o2c = %v18 /\ %v19o2c = %v19
   &&  %v0o2c =  %v0 /\  %v1o2c =  %v1 /\ %v18o2c = %v18 /\ %v19o2c = %v19;

(* sub	v2.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab63f8 *)
sub %v2 %v0 %v12;
(* mul	v28.4s, v18.4s, v23.4s                      #! PC = 0xaaaaaaab63fc *)
mull %dc %v28 %v18 %v23; cast [] %v28@int32[4] %v28;
(* sub	v3.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab6400 *)
sub %v3 %v1 %v13;
(* mul	v29.4s, v19.4s, v23.4s                      #! PC = 0xaaaaaaab6404 *)
mull %dc %v29 %v19 %v23; cast [] %v29@int32[4] %v29;
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab6408 *)
add %v0 %v0 %v12;
(* sqrdmulh	v18.4s, v18.4s, v22.4s                 #! PC = 0xaaaaaaab640c *)
mulj %mm %v18 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v18 %dc %mm 1;
(* add	v1.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab6410 *)
add %v1 %v1 %v13;
(* sqrdmulh	v19.4s, v19.4s, v22.4s                 #! PC = 0xaaaaaaab6414 *)
mulj %mm %v19 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* mls	v28.4s, v18.4s, v4.s[0]                     #! PC = 0xaaaaaaab6418 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v18 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab641c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;

assert eqmod %v28 (%v18o2c*%v23) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o2c*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v0 /\
        %v0 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v1 /\
        %v1 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v2 /\
        %v2 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v3 /\
        %v3 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [35]] && true;
assume eqmod %v28 (%v18o2c*%v23) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o2c*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v0 /\
       %v0 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v1 /\
       %v1 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v2 /\
       %v2 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v3 /\
       %v3 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v0 /\
       %v0 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v1 /\
       %v1 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v2 /\
       %v2 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v3 /\
       %v3 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 37 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o2c + %v12 /\  %v2 =  %v0o2c - %v12 /\
     %v1 =  %v1o2c + %v13 /\  %v3 =  %v1o2c - %v13 /\
    eqmod %v28 (%v18o2c*%v23) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o2c*%v23) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v0 /\
    %v0 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v1 /\
    %v1 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v2 /\
    %v2 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v3 /\
    %v3 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v0 /\
    %v0 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v1 /\
    %v1 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v2 /\
    %v2 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v3 /\
    %v3 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [35]];

ghost %v16o2d@int32[4],%v17o2d@int32[4], %v1o2d@int32[4], %v3o2d@int32[4]:
      %v16o2d = %v16 /\ %v17o2d = %v17 /\  %v1o2d =  %v1 /\  %v3o2d =  %v3
   && %v16o2d = %v16 /\ %v17o2d = %v17 /\  %v1o2d =  %v1 /\  %v3o2d =  %v3;

(* sub	v18.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab6420 *)
sub %v18 %v16 %v28;
(* mul	v12.4s, v1.4s, v9.4s                        #! PC = 0xaaaaaaab6424 *)
mull %dc %v12 %v1 %v9; cast [] %v12@int32[4] %v12;
(* sub	v19.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab6428 *)
sub %v19 %v17 %v29;
(* mul	v13.4s, v3.4s, v11.4s                       #! PC = 0xaaaaaaab642c *)
mull %dc %v13 %v3 %v11; cast [] %v13@int32[4] %v13;
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab6430 *)
add %v16 %v16 %v28;
(* sqrdmulh	v1.4s, v1.4s, v8.4s                    #! PC = 0xaaaaaaab6434 *)
mulj %mm %v1 %v8; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v1 %dc %mm 1;
(* add	v17.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab6438 *)
add %v17 %v17 %v29;
(* sqrdmulh	v3.4s, v3.4s, v10.4s                   #! PC = 0xaaaaaaab643c *)
mulj %mm %v3 %v10; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* mls	v12.4s, v1.4s, v4.s[0]                      #! PC = 0xaaaaaaab6440 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v1 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab6444 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;

assert eqmod %v12 ( %v1o2d* %v9) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o2d*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v16 /\
       %v16 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v17 /\
       %v17 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v18 /\
       %v18 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v19 /\
       %v19 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [35]] && true;
assume eqmod %v12 ( %v1o2d* %v9) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o2d*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v16 /\
       %v16 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v17 /\
       %v17 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v18 /\
       %v18 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v19 /\
       %v19 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v16 /\
       %v16 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v17 /\
       %v17 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v18 /\
       %v18 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v19 /\
       %v19 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 38 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v16 = %v16o2d + %v28 /\ %v18 = %v16o2d - %v28 /\
    %v17 = %v17o2d + %v29 /\ %v19 = %v17o2d - %v29 /\
    eqmod %v12 ( %v1o2d* %v9) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o2d*%v11) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v16 /\
    %v16 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v17 /\
    %v17 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v18 /\
    %v18 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v19 /\
    %v19 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v16 /\
    %v16 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v17 /\
    %v17 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v18 /\
    %v18 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v19 /\
    %v19 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [35]];

ghost  %v0o2e@int32[4], %v2o2e@int32[4],%v17o2e@int32[4],%v19o2e@int32[4]:
       %v0o2e =  %v0 /\  %v2o2e =  %v2 /\ %v17o2e = %v17 /\ %v19o2e = %v19
   &&  %v0o2e =  %v0 /\  %v2o2e =  %v2 /\ %v17o2e = %v17 /\ %v19o2e = %v19;

(* sub	v1.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab6448 *)
sub %v1 %v0 %v12;
(* mul	v28.4s, v17.4s, v25.4s                      #! PC = 0xaaaaaaab644c *)
mull %dc %v28 %v17 %v25; cast [] %v28@int32[4] %v28;
(* sub	v3.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab6450 *)
sub %v3 %v2 %v13;
(* mul	v29.4s, v19.4s, v27.4s                      #! PC = 0xaaaaaaab6454 *)
mull %dc %v29 %v19 %v27; cast [] %v29@int32[4] %v29;
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab6458 *)
add %v0 %v0 %v12;
(* sqrdmulh	v17.4s, v17.4s, v24.4s                 #! PC = 0xaaaaaaab645c *)
mulj %mm %v17 %v24; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v17 %dc %mm 1;
(* add	v2.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab6460 *)
add %v2 %v2 %v13;
(* sqrdmulh	v19.4s, v19.4s, v26.4s                 #! PC = 0xaaaaaaab6464 *)
mulj %mm %v19 %v26; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* mls	v28.4s, v17.4s, v4.s[0]                     #! PC = 0xaaaaaaab6468 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v17 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab646c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;

assert eqmod %v28 (%v17o2e*%v25) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o2e*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v0 /\
        %v0 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v1 /\
        %v1 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v2 /\
        %v2 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v3 /\
        %v3 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [37]] && true;
assume eqmod %v28 (%v17o2e*%v25) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o2e*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v0 /\
        %v0 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v1 /\
        %v1 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v2 /\
        %v2 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v3 /\
        %v3 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 39 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o2e + %v12 /\  %v1 =  %v0o2e - %v12 /\
     %v2 =  %v2o2e + %v13 /\  %v3 =  %v2o2e - %v13 /\
    eqmod %v28 (%v17o2e*%v25) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o2e*%v27) [Q,Q,Q,Q] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v0 /\
     %v0 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v1 /\
     %v1 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v2 /\
     %v2 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v3 /\
     %v3 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [37]];

ghost %v16o2f@int32[4],%v18o2f@int32[4]:
      %v16o2f = %v16 /\ %v18o2f = %v18 && %v16o2f = %v16 /\ %v18o2f = %v18;

(* ldr	q12, [x0, #64]                              #! EA = L0xfffffffed748; Value = 0xffb903ce0021de1d; PC = 0xaaaaaaab6470 *)
mov %v12 [L0xfffffffed748,L0xfffffffed74c,L0xfffffffed750,L0xfffffffed754];
(* trn1	v8.4s, v0.4s, v1.4s                        #! PC = 0xaaaaaaab6474 *)
mov [t0, _, t2, _] %v0; mov [t1, _, t3, _] %v1; mov %v8 [t0, t1, t2, t3];
(* trn2	v9.4s, v0.4s, v1.4s                        #! PC = 0xaaaaaaab6478 *)
mov [_, t0, _, t2] %v0; mov [_, t1, _, t3] %v1; mov %v9 [t0, t1, t2, t3];
(* ldr	q13, [x0, #80]                              #! EA = L0xfffffffed758; Value = 0xff8dae6effda9340; PC = 0xaaaaaaab647c *)
mov %v13 [L0xfffffffed758,L0xfffffffed75c,L0xfffffffed760,L0xfffffffed764];
(* trn1	v10.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab6480 *)
mov [t0, _, t2, _] %v2; mov [t1, _, t3, _] %v3; mov %v10 [t0, t1, t2, t3];
(* trn2	v11.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab6484 *)
mov [_, t0, _, t2] %v2; mov [_, t1, _, t3] %v3; mov %v11 [t0, t1, t2, t3];
(* ldr	q14, [x0, #96]                              #! EA = L0xfffffffed768; Value = 0x001f21490047701e; PC = 0xaaaaaaab6488 *)
mov %v14 [L0xfffffffed768,L0xfffffffed76c,L0xfffffffed770,L0xfffffffed774];
(* trn1	v0.2d, v8.2d, v10.2d                       #! PC = 0xaaaaaaab648c *)
mov [t0, t1, _, _] %v8; mov [t2, t3, _, _] %v10; mov %v0 [t0, t1, t2, t3];
(* trn2	v2.2d, v8.2d, v10.2d                       #! PC = 0xaaaaaaab6490 *)
mov [_, _, t0, t1] %v8; mov [_, _, t2, t3] %v10; mov %v2 [t0, t1, t2, t3];
(* ldr	q15, [x0, #112]                             #! EA = L0xfffffffed778; Value = 0x0005a5b5fff2e4e1; PC = 0xaaaaaaab6494 *)
mov %v15 [L0xfffffffed778,L0xfffffffed77c,L0xfffffffed780,L0xfffffffed784];
(* trn1	v1.2d, v9.2d, v11.2d                       #! PC = 0xaaaaaaab6498 *)
mov [t0, t1, _, _] %v9; mov [t2, t3, _, _] %v11; mov %v1 [t0, t1, t2, t3];
(* trn2	v3.2d, v9.2d, v11.2d                       #! PC = 0xaaaaaaab649c *)
mov [_, _, t0, t1] %v9; mov [_, _, t2, t3] %v11; mov %v3 [t0, t1, t2, t3];
(* str	q0, [x0]                                    #! EA = L0xfffffffed708; PC = 0xaaaaaaab64a0 *)
mov [L0xfffffffed708,L0xfffffffed70c,L0xfffffffed710,L0xfffffffed714] %v0;
(* str	q2, [x0, #32]                               #! EA = L0xfffffffed728; PC = 0xaaaaaaab64a4 *)
mov [L0xfffffffed728,L0xfffffffed72c,L0xfffffffed730,L0xfffffffed734] %v2;
(* sub	v17.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab64a8 *)
sub %v17 %v16 %v28;
(* sub	v19.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab64ac *)
sub %v19 %v18 %v29;
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab64b0 *)
add %v16 %v16 %v28;
(* add	v18.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab64b4 *)
add %v18 %v18 %v29;
(* str	q1, [x0, #16]                               #! EA = L0xfffffffed718; PC = 0xaaaaaaab64b8 *)
mov [L0xfffffffed718,L0xfffffffed71c,L0xfffffffed720,L0xfffffffed724] %v1;
(* str	q3, [x0, #48]                               #! EA = L0xfffffffed738; PC = 0xaaaaaaab64bc *)
mov [L0xfffffffed738,L0xfffffffed73c,L0xfffffffed740,L0xfffffffed744] %v3;

assert [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v16 /\
       %v16 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v17 /\
       %v17 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v18 /\
       %v18 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v19 /\
       %v19 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
       prove with [algebra solver isl, cuts [38]] && true;
assume [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v16 /\
       %v16 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v17 /\
       %v17 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v18 /\
       %v18 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v19 /\
       %v19 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v16 /\
       %v16 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v17 /\
       %v17 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v18 /\
       %v18 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v19 /\
       %v19 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2];

(* CUT 40 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffed708 [Q, X - 1753**  1] /\
    eqmod (F**2) L0xfffffffed70c [Q, X - 1753**257] /\
    eqmod (F**2) L0xfffffffed710 [Q, X - 1753**129] /\
    eqmod (F**2) L0xfffffffed714 [Q, X - 1753**385] /\
    eqmod (F**2) L0xfffffffed718 [Q, X - 1753** 65] /\
    eqmod (F**2) L0xfffffffed71c [Q, X - 1753**321] /\
    eqmod (F**2) L0xfffffffed720 [Q, X - 1753**193] /\
    eqmod (F**2) L0xfffffffed724 [Q, X - 1753**449] /\
    eqmod (F**2) L0xfffffffed728 [Q, X - 1753** 33] /\
    eqmod (F**2) L0xfffffffed72c [Q, X - 1753**289] /\
    eqmod (F**2) L0xfffffffed730 [Q, X - 1753**161] /\
    eqmod (F**2) L0xfffffffed734 [Q, X - 1753**417] /\
    eqmod (F**2) L0xfffffffed738 [Q, X - 1753** 97] /\
    eqmod (F**2) L0xfffffffed73c [Q, X - 1753**353] /\
    eqmod (F**2) L0xfffffffed740 [Q, X - 1753**225] /\
    eqmod (F**2) L0xfffffffed744 [Q, X - 1753**481] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed708,L0xfffffffed70c,L0xfffffffed710,L0xfffffffed714] /\
    [L0xfffffffed708,L0xfffffffed70c,L0xfffffffed710,L0xfffffffed714] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed718,L0xfffffffed71c,L0xfffffffed720,L0xfffffffed724] /\
    [L0xfffffffed718,L0xfffffffed71c,L0xfffffffed720,L0xfffffffed724] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed728,L0xfffffffed72c,L0xfffffffed730,L0xfffffffed734] /\
    [L0xfffffffed728,L0xfffffffed72c,L0xfffffffed730,L0xfffffffed734] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed738,L0xfffffffed73c,L0xfffffffed740,L0xfffffffed744] /\
    [L0xfffffffed738,L0xfffffffed73c,L0xfffffffed740,L0xfffffffed744] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    %v16 = %v16o2f + %v28 /\ %v17 = %v16o2f - %v28 /\
    %v18 = %v18o2f + %v29 /\ %v19 = %v18o2f - %v29 /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v16 /\
    %v16 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v17 /\
    %v17 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v18 /\
    %v18 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v19 /\
    %v19 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    prove with [all ghosts, cuts [32, 33, 34, 35, 36, 37, 38]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed708,L0xfffffffed70c,L0xfffffffed710,L0xfffffffed714] /\
    [L0xfffffffed708,L0xfffffffed70c,L0xfffffffed710,L0xfffffffed714] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed718,L0xfffffffed71c,L0xfffffffed720,L0xfffffffed724] /\
    [L0xfffffffed718,L0xfffffffed71c,L0xfffffffed720,L0xfffffffed724] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed728,L0xfffffffed72c,L0xfffffffed730,L0xfffffffed734] /\
    [L0xfffffffed728,L0xfffffffed72c,L0xfffffffed730,L0xfffffffed734] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed738,L0xfffffffed73c,L0xfffffffed740,L0xfffffffed744] /\
    [L0xfffffffed738,L0xfffffffed73c,L0xfffffffed740,L0xfffffffed744] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v16 /\
    %v16 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v17 /\
    %v17 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v18 /\
    %v18 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v19 /\
    %v19 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2]
    prove with [cuts [38]];

ghost %v14o30@int32[4],%v15o30@int32[4]:
      %v14o30 = %v14 /\ %v15o30 = %v15 && %v14o30 = %v14 /\ %v15o30 = %v15;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab64c0 *)
adds dc x0 x0 (0x40)@uint64;
(* ldr	q28, [x0, #512]                             #! EA = L0xfffffffed948; Value = 0xffab3c5300046efb; PC = 0xaaaaaaab64c4 *)
mov %v28 [L0xfffffffed948,L0xfffffffed94c,L0xfffffffed950,L0xfffffffed954];
(* trn1	v24.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab64c8 *)
mov [t0, _, t2, _] %v16; mov [t1, _, t3, _] %v17; mov %v24 [t0, t1, t2, t3];
(* trn2	v25.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab64cc *)
mov [_, t0, _, t2] %v16; mov [_, t1, _, t3] %v17; mov %v25 [t0, t1, t2, t3];
(* ldr	q29, [x0, #528]                             #! EA = L0xfffffffed958; Value = 0xffbcdd7ffff93ca3; PC = 0xaaaaaaab64d0 *)
mov %v29 [L0xfffffffed958,L0xfffffffed95c,L0xfffffffed960,L0xfffffffed964];
(* trn1	v26.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab64d4 *)
mov [t0, _, t2, _] %v18; mov [t1, _, t3, _] %v19; mov %v26 [t0, t1, t2, t3];
(* trn2	v27.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab64d8 *)
mov [_, t0, _, t2] %v18; mov [_, t1, _, t3] %v19; mov %v27 [t0, t1, t2, t3];
(* ldr	q30, [x0, #544]                             #! EA = L0xfffffffed968; Value = 0x001ba956ffc6bf58; PC = 0xaaaaaaab64dc *)
mov %v30 [L0xfffffffed968,L0xfffffffed96c,L0xfffffffed970,L0xfffffffed974];
(* trn1	v16.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab64e0 *)
mov [t0, t1, _, _] %v24; mov [t2, t3, _, _] %v26; mov %v16 [t0, t1, t2, t3];
(* trn2	v18.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab64e4 *)
mov [_, _, t0, t1] %v24; mov [_, _, t2, t3] %v26; mov %v18 [t0, t1, t2, t3];
(* ldr	q31, [x0, #560]                             #! EA = L0xfffffffed978; Value = 0xff9afb7effe85b93; PC = 0xaaaaaaab64e8 *)
mov %v31 [L0xfffffffed978,L0xfffffffed97c,L0xfffffffed980,L0xfffffffed984];
(* trn1	v17.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab64ec *)
mov [t0, t1, _, _] %v25; mov [t2, t3, _, _] %v27; mov %v17 [t0, t1, t2, t3];
(* trn2	v19.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab64f0 *)
mov [_, _, t0, t1] %v25; mov [_, _, t2, t3] %v27; mov %v19 [t0, t1, t2, t3];
(* sub	x0, x0, #0x40                               #! PC = 0xaaaaaaab64f4 *)
subs dc x0 x0 (0x40)@uint64;
(* ldr	q4, [x9]                                    #! EA = L0xaaaaaaab7140; Value = 0x00000000007fe001; PC = 0xaaaaaaab64f8 *)
mov %v4 [L0xaaaaaaab7140,L0xaaaaaaab7144,L0xaaaaaaab7148,L0xaaaaaaab714c];
(* str	q16, [x0, #512]                             #! EA = L0xfffffffed908; PC = 0xaaaaaaab64fc *)
mov [L0xfffffffed908,L0xfffffffed90c,L0xfffffffed910,L0xfffffffed914] %v16;
(* mul	v0.4s, v14.4s, v4.s[3]                      #! PC = 0xaaaaaaab6500 *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v0 %v14 %mm; cast [] %v0@int32[4] %v0;
(* ldr	q5, [x9, #16]                               #! EA = L0xaaaaaaab7150; Value = 0x0029d13f29dbb59a; PC = 0xaaaaaaab6504 *)
mov %v5 [L0xaaaaaaab7150,L0xaaaaaaab7154,L0xaaaaaaab7158,L0xaaaaaaab715c];
(* str	q17, [x0, #528]                             #! EA = L0xfffffffed918; PC = 0xaaaaaaab6508 *)
mov [L0xfffffffed918,L0xfffffffed91c,L0xfffffffed920,L0xfffffffed924] %v17;
(* mul	v1.4s, v15.4s, v4.s[3]                      #! PC = 0xaaaaaaab650c *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v1 %v15 %mm; cast [] %v1@int32[4] %v1;
(* ldr	q20, [x10]                                  #! EA = L0xaaaaaaab7540; Value = 0x00000000007fe001; PC = 0xaaaaaaab6510 *)
mov %v20 [L0xaaaaaaab7540,L0xaaaaaaab7544,L0xaaaaaaab7548,L0xaaaaaaab754c];
(* str	q18, [x0, #544]                             #! EA = L0xfffffffed928; PC = 0xaaaaaaab6514 *)
mov [L0xfffffffed928,L0xfffffffed92c,L0xfffffffed930,L0xfffffffed934] %v18;
(* sqrdmulh	v14.4s, v14.4s, v4.s[2]                #! PC = 0xaaaaaaab6518 *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* ldr	q21, [x10, #16]                             #! EA = L0xaaaaaaab7550; Value = 0xfff38680f38360f1; PC = 0xaaaaaaab651c *)
mov %v21 [L0xaaaaaaab7550,L0xaaaaaaab7554,L0xaaaaaaab7558,L0xaaaaaaab755c];
(* str	q19, [x0, #560]                             #! EA = L0xfffffffed938; PC = 0xaaaaaaab6520 *)
mov [L0xfffffffed938,L0xfffffffed93c,L0xfffffffed940,L0xfffffffed944] %v19;
(* sqrdmulh	v15.4s, v15.4s, v4.s[2]                #! PC = 0xaaaaaaab6524 *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v0.4s, v14.4s, v4.s[0]                      #! PC = 0xaaaaaaab6528 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab652c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;

assert eqmod %v0 (%v14o30*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod %v1 (%v15o30*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v0 /\ %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v1 /\ %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v0 (%v14o30*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod %v1 (%v15o30*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v0 /\ %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v1 /\ %v1 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s %v0 /\ %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v1 /\ %v1 <s [Q,Q,Q,Q];

(* CUT 41 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffed908 [Q, X - 1753**  3] /\
    eqmod (F**2) L0xfffffffed90c [Q, X - 1753**259] /\
    eqmod (F**2) L0xfffffffed910 [Q, X - 1753**131] /\
    eqmod (F**2) L0xfffffffed914 [Q, X - 1753**387] /\
    eqmod (F**2) L0xfffffffed918 [Q, X - 1753** 67] /\
    eqmod (F**2) L0xfffffffed91c [Q, X - 1753**323] /\
    eqmod (F**2) L0xfffffffed920 [Q, X - 1753**195] /\
    eqmod (F**2) L0xfffffffed924 [Q, X - 1753**451] /\
    eqmod (F**2) L0xfffffffed928 [Q, X - 1753** 35] /\
    eqmod (F**2) L0xfffffffed92c [Q, X - 1753**291] /\
    eqmod (F**2) L0xfffffffed930 [Q, X - 1753**163] /\
    eqmod (F**2) L0xfffffffed934 [Q, X - 1753**419] /\
    eqmod (F**2) L0xfffffffed938 [Q, X - 1753** 99] /\
    eqmod (F**2) L0xfffffffed93c [Q, X - 1753**355] /\
    eqmod (F**2) L0xfffffffed940 [Q, X - 1753**227] /\
    eqmod (F**2) L0xfffffffed944 [Q, X - 1753**483] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed908,L0xfffffffed90c,L0xfffffffed910,L0xfffffffed914] /\
    [L0xfffffffed908,L0xfffffffed90c,L0xfffffffed910,L0xfffffffed914] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed918,L0xfffffffed91c,L0xfffffffed920,L0xfffffffed924] /\
    [L0xfffffffed918,L0xfffffffed91c,L0xfffffffed920,L0xfffffffed924] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed928,L0xfffffffed92c,L0xfffffffed930,L0xfffffffed934] /\
    [L0xfffffffed928,L0xfffffffed92c,L0xfffffffed930,L0xfffffffed934] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed938,L0xfffffffed93c,L0xfffffffed940,L0xfffffffed944] /\
    [L0xfffffffed938,L0xfffffffed93c,L0xfffffffed940,L0xfffffffed944] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    eqmod %v0 (%v14o30*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    eqmod %v1 (%v15o30*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v0 /\ %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v1 /\ %v1 < [Q,Q,Q,Q]
    prove with [all ghosts, cuts [32,33,34,35,36,37,38,39]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed908,L0xfffffffed90c,L0xfffffffed910,L0xfffffffed914] /\
    [L0xfffffffed908,L0xfffffffed90c,L0xfffffffed910,L0xfffffffed914] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed918,L0xfffffffed91c,L0xfffffffed920,L0xfffffffed924] /\
    [L0xfffffffed918,L0xfffffffed91c,L0xfffffffed920,L0xfffffffed924] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed928,L0xfffffffed92c,L0xfffffffed930,L0xfffffffed934] /\
    [L0xfffffffed928,L0xfffffffed92c,L0xfffffffed930,L0xfffffffed934] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed938,L0xfffffffed93c,L0xfffffffed940,L0xfffffffed944] /\
    [L0xfffffffed938,L0xfffffffed93c,L0xfffffffed940,L0xfffffffed944] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v0 /\ %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v1 /\ %v1 <s [Q,Q,Q,Q]
    prove with [cuts [32,39]];
    
ghost %v12o31@int32[4],%v13o31@int32[4], %v30o31@int32[4], %v31o31@int32[4]:
      %v12o31 = %v12 /\ %v13o31 = %v13 /\ %v30o31 = %v30 /\ %v31o31 =  %v31
   && %v12o31 = %v12 /\ %v13o31 = %v13 /\ %v30o31 = %v30 /\ %v31o31 =  %v31;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab6530 *)
adds dc x0 x0 (0x40)@uint64;
(* sub	v14.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6534 *)
sub %v14 %v12 %v0;
(* mul	v16.4s, v30.4s, v20.s[3]                    #! PC = 0xaaaaaaab6538 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v16 %v30 %mm; cast [] %v16@int32[4] %v16;
(* sub	v15.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab653c *)
sub %v15 %v13 %v1;
(* mul	v17.4s, v31.4s, v20.s[3]                    #! PC = 0xaaaaaaab6540 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v17 %v31 %mm; cast [] %v17@int32[4] %v17;
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6544 *)
add %v12 %v12 %v0;
(* sqrdmulh	v30.4s, v30.4s, v20.s[2]               #! PC = 0xaaaaaaab6548 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v30 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v30 %dc %mm 1;
(* add	v13.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab654c *)
add %v13 %v13 %v1;
(* sqrdmulh	v31.4s, v31.4s, v20.s[2]               #! PC = 0xaaaaaaab6550 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v31 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* mls	v16.4s, v30.4s, v4.s[0]                     #! PC = 0xaaaaaaab6554 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v30 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6558 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* ldr	q6, [x9, #32]                               #! EA = L0xaaaaaaab7160; Value = 0xcec69b093fe544d1; PC = 0xaaaaaaab655c *)
mov %v6 [L0xaaaaaaab7160,L0xaaaaaaab7164,L0xaaaaaaab7168,L0xaaaaaaab716c];

assert eqmod %v16 (%v30o31*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o31*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v12 /\
       %v12 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v13 /\
       %v13 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v14 /\
       %v14 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v15 /\
       %v15 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v16 (%v30o31*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o31*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v12 /\
       %v12 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v13 /\
       %v13 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v14 /\
       %v14 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v15 /\
       %v15 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v12 /\
       %v12 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v13 /\
       %v13 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v14 /\
       %v14 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v15 /\
       %v15 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 42 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o31 + %v0 /\ %v14 = %v12o31 - %v0 /\
    %v13 = %v13o31 + %v1 /\ %v15 = %v13o31 - %v1 /\
    eqmod %v16 (%v30o31*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o31*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v12 /\
    %v12 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v13 /\
    %v13 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v14 /\
    %v14 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v15 /\
    %v15 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v12 /\
    %v12 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v13 /\
    %v13 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v14 /\
    %v14 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v15 /\
    %v15 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v28o32@int32[4],%v29o32@int32[4],%v13o32@int32[4],%v15o32@int32[4]:
      %v28o32 = %v28 /\ %v29o32 = %v29 /\ %v13o32 = %v13 /\ %v15o32 = %v15
   && %v28o32 = %v28 /\ %v29o32 = %v29 /\ %v13o32 = %v13 /\ %v15o32 = %v15;

(* sub	v30.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6560 *)
sub %v30 %v28 %v16;
(* mul	v0.4s, v13.4s, v5.s[1]                      #! PC = 0xaaaaaaab6564 *)
mov [_, m, _, _] %v5; mov %mm [m, m, m, m];
mull %dc %v0 %v13 %mm; cast [] %v0@int32[4] %v0;
(* ldr	q7, [x9, #48]                               #! EA = L0xaaaaaaab7170; Value = 0xffced2e9003fd54c; PC = 0xaaaaaaab6568 *)
mov %v7 [L0xaaaaaaab7170,L0xaaaaaaab7174,L0xaaaaaaab7178,L0xaaaaaaab717c];
(* sub	v31.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab656c *)
sub %v31 %v29 %v17;
(* mul	v1.4s, v15.4s, v5.s[3]                      #! PC = 0xaaaaaaab6570 *)
mov [_, _, _, m] %v5; mov %mm [m, m, m, m];
mull %dc %v1 %v15 %mm; cast [] %v1@int32[4] %v1;
(* ldr	q8, [x9, #64]                               #! EA = L0xaaaaaaab7180; Value = 0x09ba6d88120ea686; PC = 0xaaaaaaab6574 *)
mov %v8 [L0xaaaaaaab7180,L0xaaaaaaab7184,L0xaaaaaaab7188,L0xaaaaaaab718c];
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6578 *)
add %v28 %v28 %v16;
(* sqrdmulh	v13.4s, v13.4s, v5.s[0]                #! PC = 0xaaaaaaab657c *)
mov [m, _, _, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* ldr	q9, [x9, #80]                               #! EA = L0xaaaaaaab7190; Value = 0x0009b7ff00120a23; PC = 0xaaaaaaab6580 *)
mov %v9 [L0xaaaaaaab7190,L0xaaaaaaab7194,L0xaaaaaaab7198,L0xaaaaaaab719c];
(* add	v29.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6584 *)
add %v29 %v29 %v17;
(* sqrdmulh	v15.4s, v15.4s, v5.s[2]                #! PC = 0xaaaaaaab6588 *)
mov [_, _, m, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* ldr	q10, [x9, #96]                              #! EA = L0xaaaaaaab71a0; Value = 0xc36f62520154fd3d; PC = 0xaaaaaaab658c *)
mov %v10 [L0xaaaaaaab71a0,L0xaaaaaaab71a4,L0xaaaaaaab71a8,L0xaaaaaaab71ac];
(* mls	v0.4s, v13.4s, v4.s[0]                      #! PC = 0xaaaaaaab6590 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* ldr	q11, [x9, #112]                             #! EA = L0xaaaaaaab71b0; Value = 0xffc37e86000154a8; PC = 0xaaaaaaab6594 *)
mov %v11 [L0xaaaaaaab71b0,L0xaaaaaaab71b4,L0xaaaaaaab71b8,L0xaaaaaaab71bc];
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab6598 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;
(* ldr	q22, [x10, #32]                             #! EA = L0xaaaaaaab7560; Value = 0xc01c84a1352fa980; PC = 0xaaaaaaab659c *)
mov %v22 [L0xaaaaaaab7560,L0xaaaaaaab7564,L0xaaaaaaab7568,L0xaaaaaaab756c];

assert eqmod  %v0 (%v13o32*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o32*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v28 /\
       %v28 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v29 /\
       %v29 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v30 /\
       %v30 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v31 /\
       %v31 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod  %v0 (%v13o32*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o32*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v28 /\
       %v28 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v29 /\
       %v29 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v30 /\
       %v30 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v31 /\
       %v31 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v28 /\
       %v28 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v29 /\
       %v29 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v30 /\
       %v30 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v31 /\
       %v31 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 43 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v28 = %v28o32 + %v16 /\ %v30 = %v28o32 - %v16 /\
    %v29 = %v29o32 + %v17 /\ %v31 = %v29o32 - %v17 /\
    eqmod  %v0 (%v13o32*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o32*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v28 /\
    %v28 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v29 /\
    %v29 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v30 /\
    %v30 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v31 /\
    %v31 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v28 /\
    %v28 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v29 /\
    %v29 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v30 /\
    %v30 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v31 /\
    %v31 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v12o33@int32[4],%v14o33@int32[4],%v28o33@int32[4],%v30o33@int32[4],
      %v29o33@int32[4],%v31o33@int32[4]:
      %v12o33 = %v12 /\ %v14o33 = %v14 /\ %v28o33 = %v28 /\ %v30o33 = %v30 /\
      %v29o33 = %v29 /\ %v31o33 = %v31
   && %v12o33 = %v12 /\ %v14o33 = %v14 /\ %v28o33 = %v28 /\ %v30o33 = %v30 /\
      %v29o33 = %v29 /\ %v31o33 = %v31;

(* sub	v13.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab65a0 *)
sub %v13 %v12 %v0;
(* mul	v16.4s, v29.4s, v21.s[1]                    #! PC = 0xaaaaaaab65a4 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v16 %v29 %mm; cast [] %v16@int32[4] %v16;
(* ldr	q23, [x10, #48]                             #! EA = L0xaaaaaaab7570; Value = 0xffc02c7d0035225e; PC = 0xaaaaaaab65a8 *)
mov %v23 [L0xaaaaaaab7570,L0xaaaaaaab7574,L0xaaaaaaab7578,L0xaaaaaaab757c];
(* sub	v15.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab65ac *)
sub %v15 %v14 %v1;
(* mul	v17.4s, v31.4s, v21.s[3]                    #! PC = 0xaaaaaaab65b0 *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v17 %v31 %mm; cast [] %v17@int32[4] %v17;
(* ldr	q24, [x10, #64]                             #! EA = L0xaaaaaaab7580; Value = 0x260d4004e970e366; PC = 0xaaaaaaab65b4 *)
mov %v24 [L0xaaaaaaab7580,L0xaaaaaaab7584,L0xaaaaaaab7588,L0xaaaaaaab758c];
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab65b8 *)
add %v12 %v12 %v0;
(* sqrdmulh	v29.4s, v29.4s, v21.s[0]               #! PC = 0xaaaaaaab65bc *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v29 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v29 %dc %mm 1;
(* ldr	q25, [x10, #80]                             #! EA = L0xaaaaaaab7590; Value = 0x002603bdffe97687; PC = 0xaaaaaaab65c0 *)
mov %v25 [L0xaaaaaaab7590,L0xaaaaaaab7594,L0xaaaaaaab7598,L0xaaaaaaab759c];
(* add	v14.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab65c4 *)
add %v14 %v14 %v1;
(* sqrdmulh	v31.4s, v31.4s, v21.s[2]               #! PC = 0xaaaaaaab65c8 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v31 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* ldr	q26, [x10, #96]                             #! EA = L0xaaaaaaab75a0; Value = 0xeab8a7541e74dafa; PC = 0xaaaaaaab65cc *)
mov %v26 [L0xaaaaaaab75a0,L0xaaaaaaab75a4,L0xaaaaaaab75a8,L0xaaaaaaab75ac];
(* mls	v16.4s, v29.4s, v4.s[0]                     #! PC = 0xaaaaaaab65d0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v29 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* ldr	q27, [x10, #112]                            #! EA = L0xaaaaaaab75b0; Value = 0xffeabdf9001e6d3e; PC = 0xaaaaaaab65d4 *)
mov %v27 [L0xaaaaaaab75b0,L0xaaaaaaab75b4,L0xaaaaaaab75b8,L0xaaaaaaab75bc];
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab65d8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* sub	v29.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab65dc *)
sub %v29 %v28 %v16;
(* sub	v31.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab65e0 *)
sub %v31 %v30 %v17;
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab65e4 *)
add %v28 %v28 %v16;
(* add	v30.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab65e8 *)
add %v30 %v30 %v17;

assert eqmod %v16 (%v29o33*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o33*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v12 /\
       %v12 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v13 /\
       %v13 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v14 /\
       %v14 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v15 /\
       %v15 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v28 /\
       %v28 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v29 /\
       %v29 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v30 /\
       %v30 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v31 /\
       %v31 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [42]] && true;
assume eqmod %v16 (%v29o33*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o33*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v12 /\
       %v12 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v13 /\
       %v13 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v14 /\
       %v14 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v15 /\
       %v15 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v28 /\
       %v28 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v29 /\
       %v29 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v30 /\
       %v30 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v31 /\
       %v31 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v12 /\
       %v12 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v13 /\
       %v13 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v14 /\
       %v14 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v15 /\
       %v15 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v28 /\
       %v28 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v29 /\
       %v29 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v30 /\
       %v30 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v31 /\
       %v31 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 44 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o33 +  %v0 /\ %v13 = %v12o33 -  %v0 /\
    %v14 = %v14o33 +  %v1 /\ %v15 = %v14o33 -  %v1 /\
    %v28 = %v28o33 + %v16 /\ %v29 = %v28o33 - %v16 /\
    %v30 = %v30o33 + %v17 /\ %v31 = %v30o33 - %v17 /\
    eqmod %v16 (%v29o33*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o33*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v12 /\
    %v12 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v13 /\
    %v13 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v14 /\
    %v14 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v15 /\
    %v15 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v28 /\
    %v28 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v29 /\
    %v29 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v30 /\
    %v30 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v31 /\
    %v31 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v12 /\
    %v12 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v13 /\
    %v13 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v14 /\
    %v14 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v15 /\
    %v15 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v28 /\
    %v28 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v29 /\
    %v29 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v30 /\
    %v30 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v31 /\
    %v31 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [42]];

(* add	x9, x9, #0x80                               #! PC = 0xaaaaaaab65ec *)
adds dc x9 x9 (0x80)@uint64;
(* add	x10, x10, #0x80                             #! PC = 0xaaaaaaab65f0 *)
adds dc x10 x10 (0x80)@uint64;
(* trn1	v0.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab65f4 *)
mov [t0, _, t2, _] %v12; mov [t1, _, t3, _] %v13; mov %v0 [t0, t1, t2, t3];
(* trn2	v1.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab65f8 *)
mov [_, t0, _, t2] %v12; mov [_, t1, _, t3] %v13; mov %v1 [t0, t1, t2, t3];
(* trn1	v2.4s, v14.4s, v15.4s                      #! PC = 0xaaaaaaab65fc *)
mov [t0, _, t2, _] %v14; mov [t1, _, t3, _] %v15; mov %v2 [t0, t1, t2, t3];
(* trn2	v3.4s, v14.4s, v15.4s                      #! PC = 0xaaaaaaab6600 *)
mov [_, t0, _, t2] %v14; mov [_, t1, _, t3] %v15; mov %v3 [t0, t1, t2, t3];
(* trn1	v12.2d, v0.2d, v2.2d                       #! PC = 0xaaaaaaab6604 *)
mov [t0, t1, _, _] %v0; mov [t2, t3, _, _] %v2; mov %v12 [t0, t1, t2, t3];
(* trn2	v14.2d, v0.2d, v2.2d                       #! PC = 0xaaaaaaab6608 *)
mov [_, _, t0, t1] %v0; mov [_, _, t2, t3] %v2; mov %v14 [t0, t1, t2, t3];
(* trn1	v13.2d, v1.2d, v3.2d                       #! PC = 0xaaaaaaab660c *)
mov [t0, t1, _, _] %v1; mov [t2, t3, _, _] %v3; mov %v13 [t0, t1, t2, t3];
(* trn2	v15.2d, v1.2d, v3.2d                       #! PC = 0xaaaaaaab6610 *)
mov [_, _, t0, t1] %v1; mov [_, _, t2, t3] %v3; mov %v15 [t0, t1, t2, t3];

ghost %v14o34@int32[4],%v15o34@int32[4]:
      %v14o34 = %v14 /\ %v15o34 = %v15 && %v14o34 = %v14 /\ %v15o34 = %v15;

(* mul	v0.4s, v14.4s, v7.4s                        #! PC = 0xaaaaaaab6614 *)
mull %dc %v0 %v14 %v7; cast [] %v0@int32[4] %v0;
(* trn1	v16.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6618 *)
mov [t0, _, t2, _] %v28; mov [t1, _, t3, _] %v29; mov %v16 [t0, t1, t2, t3];
(* mul	v1.4s, v15.4s, v7.4s                        #! PC = 0xaaaaaaab661c *)
mull %dc %v1 %v15 %v7; cast [] %v1@int32[4] %v1;
(* trn2	v17.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6620 *)
mov [_, t0, _, t2] %v28; mov [_, t1, _, t3] %v29; mov %v17 [t0, t1, t2, t3];
(* sqrdmulh	v14.4s, v14.4s, v6.4s                  #! PC = 0xaaaaaaab6624 *)
mulj %mm %v14 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* trn1	v18.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6628 *)
mov [t0, _, t2, _] %v30; mov [t1, _, t3, _] %v31; mov %v18 [t0, t1, t2, t3];
(* sqrdmulh	v15.4s, v15.4s, v6.4s                  #! PC = 0xaaaaaaab662c *)
mulj %mm %v15 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* trn2	v19.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6630 *)
mov [_, t0, _, t2] %v30; mov [_, t1, _, t3] %v31; mov %v19 [t0, t1, t2, t3];
(* mls	v0.4s, v14.4s, v4.s[0]                      #! PC = 0xaaaaaaab6634 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* trn1	v28.2d, v16.2d, v18.2d                     #! PC = 0xaaaaaaab6638 *)
mov [t0, t1, _, _] %v16; mov [t2, t3, _, _] %v18; mov %v28 [t0, t1, t2, t3];
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab663c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;
(* trn2	v30.2d, v16.2d, v18.2d                     #! PC = 0xaaaaaaab6640 *)
mov [_, _, t0, t1] %v16; mov [_, _, t2, t3] %v18; mov %v30 [t0, t1, t2, t3];
(* trn1	v29.2d, v17.2d, v19.2d                     #! PC = 0xaaaaaaab6644 *)
mov [t0, t1, _, _] %v17; mov [t2, t3, _, _] %v19; mov %v29 [t0, t1, t2, t3];
(* trn2	v31.2d, v17.2d, v19.2d                     #! PC = 0xaaaaaaab6648 *)
mov [_, _, t0, t1] %v17; mov [_, _, t2, t3] %v19; mov %v31 [t0, t1, t2, t3];

assert eqmod  %v0 (%v14o34* %v7) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o34* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl] && true;
assume eqmod  %v0 (%v14o34* %v7) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o34* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 45 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod  %v0 (%v14o34* %v7) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o34* %v7) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [44]];

ghost %v12o34@int32[4],%v13o34@int32[4],%v30o34@int32[4],%v31o34@int32[4]:
      %v12o34 = %v12 /\ %v13o34 = %v13 /\ %v30o34 = %v30 /\ %v31o34 = %v31
   && %v12o34 = %v12 /\ %v13o34 = %v13 /\ %v30o34 = %v30 /\ %v31o34 = %v31;

(* sub	v14.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab664c *)
sub %v14 %v12 %v0;
(* mul	v16.4s, v30.4s, v23.4s                      #! PC = 0xaaaaaaab6650 *)
mull %dc %v16 %v30 %v23; cast [] %v16@int32[4] %v16;
(* sub	v15.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab6654 *)
sub %v15 %v13 %v1;
(* mul	v17.4s, v31.4s, v23.4s                      #! PC = 0xaaaaaaab6658 *)
mull %dc %v17 %v31 %v23; cast [] %v17@int32[4] %v17;
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab665c *)
add %v12 %v12 %v0;
(* sqrdmulh	v30.4s, v30.4s, v22.4s                 #! PC = 0xaaaaaaab6660 *)
mulj %mm %v30 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v30 %dc %mm 1;
(* add	v13.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab6664 *)
add %v13 %v13 %v1;
(* sqrdmulh	v31.4s, v31.4s, v22.4s                 #! PC = 0xaaaaaaab6668 *)
mulj %mm %v31 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* mls	v16.4s, v30.4s, v4.s[0]                     #! PC = 0xaaaaaaab666c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v30 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6670 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;

assert eqmod %v16 (%v30o34*%v23) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o34*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v12 /\
       %v12 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v13 /\
       %v13 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v14 /\
       %v14 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v15 /\
       %v15 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [44]] && true;
assume eqmod %v16 (%v30o34*%v23) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o34*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v12 /\
       %v12 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v13 /\
       %v13 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v14 /\
       %v14 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v15 /\
       %v15 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v12 /\
       %v12 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v13 /\
       %v13 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v14 /\
       %v14 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v15 /\
       %v15 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 46 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o34 +  %v0 /\ %v14 = %v12o34 -  %v0 /\
    %v13 = %v13o34 +  %v1 /\ %v15 = %v13o34 -  %v1 /\
    eqmod %v16 (%v30o34*%v23) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o34*%v23) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v12 /\
    %v12 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v13 /\
    %v13 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v14 /\
    %v14 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v15 /\
    %v15 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v12 /\
    %v12 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v13 /\
    %v13 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v14 /\
    %v14 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v15 /\
    %v15 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [44]];

ghost %v28o35@int32[4],%v29o35@int32[4],%v13o35@int32[4],%v15o35@int32[4]:
      %v28o35 = %v28 /\ %v29o35 = %v29 /\ %v13o35 = %v13 /\ %v15o35 = %v15
   && %v28o35 = %v28 /\ %v29o35 = %v29 /\ %v13o35 = %v13 /\ %v15o35 = %v15;

(* sub	v30.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6674 *)
sub %v30 %v28 %v16;
(* mul	v0.4s, v13.4s, v9.4s                        #! PC = 0xaaaaaaab6678 *)
mull %dc %v0 %v13 %v9; cast [] %v0@int32[4] %v0;
(* sub	v31.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab667c *)
sub %v31 %v29 %v17;
(* mul	v1.4s, v15.4s, v11.4s                       #! PC = 0xaaaaaaab6680 *)
mull %dc %v1 %v15 %v11; cast [] %v1@int32[4] %v1;
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6684 *)
add %v28 %v28 %v16;
(* sqrdmulh	v13.4s, v13.4s, v8.4s                  #! PC = 0xaaaaaaab6688 *)
mulj %mm %v13 %v8; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v29.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab668c *)
add %v29 %v29 %v17;
(* sqrdmulh	v15.4s, v15.4s, v10.4s                 #! PC = 0xaaaaaaab6690 *)
mulj %mm %v15 %v10; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v0.4s, v13.4s, v4.s[0]                      #! PC = 0xaaaaaaab6694 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab6698 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;

assert eqmod  %v0 (%v13o35* %v9) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o35*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v28 /\
       %v28 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v29 /\
       %v29 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v30 /\
       %v30 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v31 /\
       %v31 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [44]] && true;
assume eqmod  %v0 (%v13o35* %v9) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o35*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v28 /\
       %v28 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v29 /\
       %v29 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v30 /\
       %v30 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v31 /\
       %v31 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v28 /\
       %v28 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v29 /\
       %v29 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v30 /\
       %v30 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v31 /\
       %v31 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 47 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v28 = %v28o35 + %v16 /\ %v30 = %v28o35 - %v16 /\
    %v29 = %v29o35 + %v17 /\ %v31 = %v29o35 - %v17 /\
    eqmod  %v0 (%v13o35* %v9) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o35*%v11) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v28 /\
    %v28 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v29 /\
    %v29 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v30 /\
    %v30 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v31 /\
    %v31 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v28 /\
    %v28 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v29 /\
    %v29 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v30 /\
    %v30 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v31 /\
    %v31 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [44]];

ghost %v12o36@int32[4],%v14o36@int32[4],%v29o36@int32[4],%v31o36@int32[4]:
      %v12o36 = %v12 /\ %v14o36 = %v14 /\ %v29o36 = %v29 /\ %v31o36 = %v31
   && %v12o36 = %v12 /\ %v14o36 = %v14 /\ %v29o36 = %v29 /\ %v31o36 = %v31;

(* sub	v13.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab669c *)
sub %v13 %v12 %v0;
(* mul	v16.4s, v29.4s, v25.4s                      #! PC = 0xaaaaaaab66a0 *)
mull %dc %v16 %v29 %v25; cast [] %v16@int32[4] %v16;
(* sub	v15.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab66a4 *)
sub %v15 %v14 %v1;
(* mul	v17.4s, v31.4s, v27.4s                      #! PC = 0xaaaaaaab66a8 *)
mull %dc %v17 %v31 %v27; cast [] %v17@int32[4] %v17;
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab66ac *)
add %v12 %v12 %v0;
(* sqrdmulh	v29.4s, v29.4s, v24.4s                 #! PC = 0xaaaaaaab66b0 *)
mulj %mm %v29 %v24; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v29 %dc %mm 1;
(* add	v14.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab66b4 *)
add %v14 %v14 %v1;
(* sqrdmulh	v31.4s, v31.4s, v26.4s                 #! PC = 0xaaaaaaab66b8 *)
mulj %mm %v31 %v26; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* mls	v16.4s, v29.4s, v4.s[0]                     #! PC = 0xaaaaaaab66bc *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v29 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab66c0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;

assert eqmod %v16 (%v29o36*%v25) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o36*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v12 /\
       %v12 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v13 /\
       %v13 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v14 /\
       %v14 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v15 /\
       %v15 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [46]] && true;
assume eqmod %v16 (%v29o36*%v25) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o36*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v12 /\
       %v12 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v13 /\
       %v13 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v14 /\
       %v14 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v15 /\
       %v15 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v12 /\
       %v12 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v13 /\
       %v13 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v14 /\
       %v14 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v15 /\
       %v15 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 48 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o36 +  %v0 /\ %v13 = %v12o36 - %v0 /\
    %v14 = %v14o36 +  %v1 /\ %v15 = %v14o36 - %v1 /\
    eqmod %v16 (%v29o36*%v25) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o36*%v27) [Q,Q,Q,Q] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v12 /\
    %v12 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v13 /\
    %v13 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v14 /\
    %v14 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v15 /\
    %v15 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v12 /\
    %v12 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v13 /\
    %v13 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v14 /\
    %v14 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v15 /\
    %v15 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [46]];

ghost %v28o37@int32[4],%v30o37@int32[4]:
      %v28o37 = %v28 /\ %v30o37 = %v30 && %v28o37 = %v28 /\ %v30o37 = %v30;

(* mov	x11, #0x3                   	// #3          #! PC = 0xaaaaaaab66c4 *)
mov x11 (0x3)@uint64;
(* ldr	q0, [x0, #64]                               #! EA = L0xfffffffed788; Value = 0xff993fa6ffca50e4; PC = 0xaaaaaaab66c8 *)
mov %v0 [L0xfffffffed788,L0xfffffffed78c,L0xfffffffed790,L0xfffffffed794];
(* trn1	v8.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab66cc *)
mov [t0, _, t2, _] %v12; mov [t1, _, t3, _] %v13; mov %v8 [t0, t1, t2, t3];
(* trn2	v9.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab66d0 *)
mov [_, t0, _, t2] %v12; mov [_, t1, _, t3] %v13; mov %v9 [t0, t1, t2, t3];
(* ldr	q1, [x0, #80]                               #! EA = L0xfffffffed798; Value = 0xffcdadf100274638; PC = 0xaaaaaaab66d4 *)
mov %v1 [L0xfffffffed798,L0xfffffffed79c,L0xfffffffed7a0,L0xfffffffed7a4];
(* trn1	v10.4s, v14.4s, v15.4s                     #! PC = 0xaaaaaaab66d8 *)
mov [t0, _, t2, _] %v14; mov [t1, _, t3, _] %v15; mov %v10 [t0, t1, t2, t3];
(* trn2	v11.4s, v14.4s, v15.4s                     #! PC = 0xaaaaaaab66dc *)
mov [_, t0, _, t2] %v14; mov [_, t1, _, t3] %v15; mov %v11 [t0, t1, t2, t3];
(* ldr	q2, [x0, #96]                               #! EA = L0xfffffffed7a8; Value = 0xff7c515900a4fc74; PC = 0xaaaaaaab66e0 *)
mov %v2 [L0xfffffffed7a8,L0xfffffffed7ac,L0xfffffffed7b0,L0xfffffffed7b4];
(* trn1	v12.2d, v8.2d, v10.2d                      #! PC = 0xaaaaaaab66e4 *)
mov [t0, t1, _, _] %v8; mov [t2, t3, _, _] %v10; mov %v12 [t0, t1, t2, t3];
(* trn2	v14.2d, v8.2d, v10.2d                      #! PC = 0xaaaaaaab66e8 *)
mov [_, _, t0, t1] %v8; mov [_, _, t2, t3] %v10; mov %v14 [t0, t1, t2, t3];
(* ldr	q3, [x0, #112]                              #! EA = L0xfffffffed7b8; Value = 0xffd0b8ff00697ea8; PC = 0xaaaaaaab66ec *)
mov %v3 [L0xfffffffed7b8,L0xfffffffed7bc,L0xfffffffed7c0,L0xfffffffed7c4];
(* trn1	v13.2d, v9.2d, v11.2d                      #! PC = 0xaaaaaaab66f0 *)
mov [t0, t1, _, _] %v9; mov [t2, t3, _, _] %v11; mov %v13 [t0, t1, t2, t3];
(* trn2	v15.2d, v9.2d, v11.2d                      #! PC = 0xaaaaaaab66f4 *)
mov [_, _, t0, t1] %v9; mov [_, _, t2, t3] %v11; mov %v15 [t0, t1, t2, t3];
(* str	q12, [x0]                                   #! EA = L0xfffffffed748; PC = 0xaaaaaaab66f8 *)
mov [L0xfffffffed748,L0xfffffffed74c,L0xfffffffed750,L0xfffffffed754] %v12;
(* str	q13, [x0, #16]                              #! EA = L0xfffffffed758; PC = 0xaaaaaaab66fc *)
mov [L0xfffffffed758,L0xfffffffed75c,L0xfffffffed760,L0xfffffffed764] %v13;
(* sub	v29.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6700 *)
sub %v29 %v28 %v16;
(* sub	v31.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab6704 *)
sub %v31 %v30 %v17;
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6708 *)
add %v28 %v28 %v16;
(* add	v30.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab670c *)
add %v30 %v30 %v17;
(* str	q14, [x0, #32]                              #! EA = L0xfffffffed768; PC = 0xaaaaaaab6710 *)
mov [L0xfffffffed768,L0xfffffffed76c,L0xfffffffed770,L0xfffffffed774] %v14;
(* str	q15, [x0, #48]                              #! EA = L0xfffffffed778; PC = 0xaaaaaaab6714 *)
mov [L0xfffffffed778,L0xfffffffed77c,L0xfffffffed780,L0xfffffffed784] %v15;

assert [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v28 /\
       %v28 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v29 /\
       %v29 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v30 /\
       %v30 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v31 /\
       %v31 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
       prove with [algebra solver isl, cuts [47]] && true;
assume [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v28 /\
       %v28 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v29 /\
       %v29 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v30 /\
       %v30 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v31 /\
       %v31 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v28 /\
       %v28 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v29 /\
       %v29 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v30 /\
       %v30 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v31 /\
       %v31 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2];

(* CUT 49 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffed748 [Q, X - 1753** 17] /\
    eqmod (F**2) L0xfffffffed74c [Q, X - 1753**273] /\
    eqmod (F**2) L0xfffffffed750 [Q, X - 1753**145] /\
    eqmod (F**2) L0xfffffffed754 [Q, X - 1753**401] /\
    eqmod (F**2) L0xfffffffed758 [Q, X - 1753** 81] /\
    eqmod (F**2) L0xfffffffed75c [Q, X - 1753**337] /\
    eqmod (F**2) L0xfffffffed760 [Q, X - 1753**209] /\
    eqmod (F**2) L0xfffffffed764 [Q, X - 1753**465] /\
    eqmod (F**2) L0xfffffffed768 [Q, X - 1753** 49] /\
    eqmod (F**2) L0xfffffffed76c [Q, X - 1753**305] /\
    eqmod (F**2) L0xfffffffed770 [Q, X - 1753**177] /\
    eqmod (F**2) L0xfffffffed774 [Q, X - 1753**433] /\
    eqmod (F**2) L0xfffffffed778 [Q, X - 1753**113] /\
    eqmod (F**2) L0xfffffffed77c [Q, X - 1753**369] /\
    eqmod (F**2) L0xfffffffed780 [Q, X - 1753**241] /\
    eqmod (F**2) L0xfffffffed784 [Q, X - 1753**497] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed748,L0xfffffffed74c,L0xfffffffed750,L0xfffffffed754] /\
    [L0xfffffffed748,L0xfffffffed74c,L0xfffffffed750,L0xfffffffed754] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed758,L0xfffffffed75c,L0xfffffffed760,L0xfffffffed764] /\
    [L0xfffffffed758,L0xfffffffed75c,L0xfffffffed760,L0xfffffffed764] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed768,L0xfffffffed76c,L0xfffffffed770,L0xfffffffed774] /\
    [L0xfffffffed768,L0xfffffffed76c,L0xfffffffed770,L0xfffffffed774] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed778,L0xfffffffed77c,L0xfffffffed780,L0xfffffffed784] /\
    [L0xfffffffed778,L0xfffffffed77c,L0xfffffffed780,L0xfffffffed784] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    %v28 = %v28o37 + %v16 /\ %v29 = %v28o37 - %v16 /\
    %v30 = %v30o37 + %v17 /\ %v31 = %v30o37 - %v17 /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v28 /\
    %v28 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v29 /\
    %v29 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v30 /\
    %v30 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v31 /\
    %v31 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    prove with [all ghosts, cuts [32, 41, 42, 43, 44, 45, 46, 47]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed748,L0xfffffffed74c,L0xfffffffed750,L0xfffffffed754] /\
    [L0xfffffffed748,L0xfffffffed74c,L0xfffffffed750,L0xfffffffed754] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed758,L0xfffffffed75c,L0xfffffffed760,L0xfffffffed764] /\
    [L0xfffffffed758,L0xfffffffed75c,L0xfffffffed760,L0xfffffffed764] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed768,L0xfffffffed76c,L0xfffffffed770,L0xfffffffed774] /\
    [L0xfffffffed768,L0xfffffffed76c,L0xfffffffed770,L0xfffffffed774] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed778,L0xfffffffed77c,L0xfffffffed780,L0xfffffffed784] /\
    [L0xfffffffed778,L0xfffffffed77c,L0xfffffffed780,L0xfffffffed784] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v28 /\
    %v28 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v29 /\
    %v29 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v30 /\
    %v30 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v31 /\
    %v31 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2]
    prove with [cuts [47]];

ghost  %v2o38@int32[4], %v3o38@int32[4]:
       %v2o38 =  %v2 /\  %v3o38 = %v3 &&  %v2o38 =  %v2 /\  %v3o38 = %v3;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab6718 *)
adds dc x0 x0 (0x40)@uint64;
(* ldr	q16, [x0, #512]                             #! EA = L0xfffffffed988; Value = 0xffd80fc5ffa44274; PC = 0xaaaaaaab671c *)
mov %v16 [L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994];
(* trn1	v24.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6720 *)
mov [t0, _, t2, _] %v28; mov [t1, _, t3, _] %v29; mov %v24 [t0, t1, t2, t3];
(* trn2	v25.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6724 *)
mov [_, t0, _, t2] %v28; mov [_, t1, _, t3] %v29; mov %v25 [t0, t1, t2, t3];
(* ldr	q17, [x0, #528]                             #! EA = L0xfffffffed998; Value = 0x005d4515ff5f07d2; PC = 0xaaaaaaab6728 *)
mov %v17 [L0xfffffffed998,L0xfffffffed99c,L0xfffffffed9a0,L0xfffffffed9a4];
(* trn1	v26.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab672c *)
mov [t0, _, t2, _] %v30; mov [t1, _, t3, _] %v31; mov %v26 [t0, t1, t2, t3];
(* trn2	v27.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6730 *)
mov [_, t0, _, t2] %v30; mov [_, t1, _, t3] %v31; mov %v27 [t0, t1, t2, t3];
(* ldr	q18, [x0, #544]                             #! EA = L0xfffffffed9a8; Value = 0xffa4ac9e004d2cdb; PC = 0xaaaaaaab6734 *)
mov %v18 [L0xfffffffed9a8,L0xfffffffed9ac,L0xfffffffed9b0,L0xfffffffed9b4];
(* trn1	v28.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab6738 *)
mov [t0, t1, _, _] %v24; mov [t2, t3, _, _] %v26; mov %v28 [t0, t1, t2, t3];
(* trn2	v30.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab673c *)
mov [_, _, t0, t1] %v24; mov [_, _, t2, t3] %v26; mov %v30 [t0, t1, t2, t3];
(* ldr	q19, [x0, #560]                             #! EA = L0xfffffffed9b8; Value = 0xffc1d8b30013b160; PC = 0xaaaaaaab6740 *)
mov %v19 [L0xfffffffed9b8,L0xfffffffed9bc,L0xfffffffed9c0,L0xfffffffed9c4];
(* trn1	v29.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab6744 *)
mov [t0, t1, _, _] %v25; mov [t2, t3, _, _] %v27; mov %v29 [t0, t1, t2, t3];
(* trn2	v31.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab6748 *)
mov [_, _, t0, t1] %v25; mov [_, _, t2, t3] %v27; mov %v31 [t0, t1, t2, t3];
(* sub	x0, x0, #0x40                               #! PC = 0xaaaaaaab674c *)
subs dc x0 x0 (0x40)@uint64;
(* ldr	q4, [x9]                                    #! EA = L0xaaaaaaab71c0; Value = 0x00000000007fe001; PC = 0xaaaaaaab6750 *)
mov %v4 [L0xaaaaaaab71c0,L0xaaaaaaab71c4,L0xaaaaaaab71c8,L0xaaaaaaab71cc];
(* str	q28, [x0, #512]                             #! EA = L0xfffffffed948; PC = 0xaaaaaaab6754 *)
mov [L0xfffffffed948,L0xfffffffed94c,L0xfffffffed950,L0xfffffffed954] %v28;
(* mul	v12.4s, v2.4s, v4.s[3]                      #! PC = 0xaaaaaaab6758 *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v12 %v2 %mm; cast [] %v12@int32[4] %v12;
(* ldr	q5, [x9, #16]                               #! EA = L0xaaaaaaab71d0; Value = 0xffd0885ed07c7d7e; PC = 0xaaaaaaab675c *)
mov %v5 [L0xaaaaaaab71d0,L0xaaaaaaab71d4,L0xaaaaaaab71d8,L0xaaaaaaab71dc];
(* str	q29, [x0, #528]                             #! EA = L0xfffffffed958; PC = 0xaaaaaaab6760 *)
mov [L0xfffffffed958,L0xfffffffed95c,L0xfffffffed960,L0xfffffffed964] %v29;
(* mul	v13.4s, v3.4s, v4.s[3]                      #! PC = 0xaaaaaaab6764 *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v13 %v3 %mm; cast [] %v13@int32[4] %v13;
(* ldr	q20, [x10]                                  #! EA = L0xaaaaaaab75c0; Value = 0x00000000007fe001; PC = 0xaaaaaaab6768 *)
mov %v20 [L0xaaaaaaab75c0,L0xaaaaaaab75c4,L0xaaaaaaab75c8,L0xaaaaaaab75cc];
(* str	q30, [x0, #544]                             #! EA = L0xfffffffed968; PC = 0xaaaaaaab676c *)
mov [L0xfffffffed968,L0xfffffffed96c,L0xfffffffed970,L0xfffffffed974] %v30;
(* sqrdmulh	v2.4s, v2.4s, v4.s[2]                  #! PC = 0xaaaaaaab6770 *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v2 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v2 %dc %mm 1;
(* ldr	q21, [x10, #16]                             #! EA = L0xaaaaaaab75d0; Value = 0x003952f639614de1; PC = 0xaaaaaaab6774 *)
mov %v21 [L0xaaaaaaab75d0,L0xaaaaaaab75d4,L0xaaaaaaab75d8,L0xaaaaaaab75dc];
(* str	q31, [x0, #560]                             #! EA = L0xfffffffed978; PC = 0xaaaaaaab6778 *)
mov [L0xfffffffed978,L0xfffffffed97c,L0xfffffffed980,L0xfffffffed984] %v31;
(* sqrdmulh	v3.4s, v3.4s, v4.s[2]                  #! PC = 0xaaaaaaab677c *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* mls	v12.4s, v2.4s, v4.s[0]                      #! PC = 0xaaaaaaab6780 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v2 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab6784 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;

assert eqmod %v12 ( %v2o38*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o38*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v12 ( %v2o38*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o38*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 50 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffed948 [Q, X - 1753** 19] /\
    eqmod (F**2) L0xfffffffed94c [Q, X - 1753**275] /\
    eqmod (F**2) L0xfffffffed950 [Q, X - 1753**147] /\
    eqmod (F**2) L0xfffffffed954 [Q, X - 1753**403] /\
    eqmod (F**2) L0xfffffffed958 [Q, X - 1753** 83] /\
    eqmod (F**2) L0xfffffffed95c [Q, X - 1753**339] /\
    eqmod (F**2) L0xfffffffed960 [Q, X - 1753**211] /\
    eqmod (F**2) L0xfffffffed964 [Q, X - 1753**467] /\
    eqmod (F**2) L0xfffffffed968 [Q, X - 1753** 51] /\
    eqmod (F**2) L0xfffffffed96c [Q, X - 1753**307] /\
    eqmod (F**2) L0xfffffffed970 [Q, X - 1753**179] /\
    eqmod (F**2) L0xfffffffed974 [Q, X - 1753**435] /\
    eqmod (F**2) L0xfffffffed978 [Q, X - 1753**115] /\
    eqmod (F**2) L0xfffffffed97c [Q, X - 1753**371] /\
    eqmod (F**2) L0xfffffffed980 [Q, X - 1753**243] /\
    eqmod (F**2) L0xfffffffed984 [Q, X - 1753**499] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed948,L0xfffffffed94c,L0xfffffffed950,L0xfffffffed954] /\
    [L0xfffffffed948,L0xfffffffed94c,L0xfffffffed950,L0xfffffffed954] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed958,L0xfffffffed95c,L0xfffffffed960,L0xfffffffed964] /\
    [L0xfffffffed958,L0xfffffffed95c,L0xfffffffed960,L0xfffffffed964] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed968,L0xfffffffed96c,L0xfffffffed970,L0xfffffffed974] /\
    [L0xfffffffed968,L0xfffffffed96c,L0xfffffffed970,L0xfffffffed974] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed978,L0xfffffffed97c,L0xfffffffed980,L0xfffffffed984] /\
    [L0xfffffffed978,L0xfffffffed97c,L0xfffffffed980,L0xfffffffed984] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    eqmod %v12 ( %v2o38*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o38*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    prove with [all ghosts, cuts [32,42,43,44,45,46,47,48]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed948,L0xfffffffed94c,L0xfffffffed950,L0xfffffffed954] /\
    [L0xfffffffed948,L0xfffffffed94c,L0xfffffffed950,L0xfffffffed954] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed958,L0xfffffffed95c,L0xfffffffed960,L0xfffffffed964] /\
    [L0xfffffffed958,L0xfffffffed95c,L0xfffffffed960,L0xfffffffed964] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed968,L0xfffffffed96c,L0xfffffffed970,L0xfffffffed974] /\
    [L0xfffffffed968,L0xfffffffed96c,L0xfffffffed970,L0xfffffffed974] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed978,L0xfffffffed97c,L0xfffffffed980,L0xfffffffed984] /\
    [L0xfffffffed978,L0xfffffffed97c,L0xfffffffed980,L0xfffffffed984] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [32,48]];

ghost  %v0o39@int32[4], %v1o39@int32[4],%v18o39@int32[4],%v19o39@int32[4]:
       %v0o39 =  %v0 /\  %v1o39 =  %v1 /\ %v18o39 = %v18 /\ %v19o39 =  %v19
   &&  %v0o39 =  %v0 /\  %v1o39 =  %v1 /\ %v18o39 = %v18 /\ %v19o39 =  %v19;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab6788 *)
adds dc x0 x0 (0x40)@uint64;
(* sub	v2.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab678c *)
sub %v2 %v0 %v12;
(* mul	v28.4s, v18.4s, v20.s[3]                    #! PC = 0xaaaaaaab6790 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v28 %v18 %mm; cast [] %v28@int32[4] %v28;
(* sub	v3.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab6794 *)
sub %v3 %v1 %v13;
(* mul	v29.4s, v19.4s, v20.s[3]                    #! PC = 0xaaaaaaab6798 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v29 %v19 %mm; cast [] %v29@int32[4] %v29;
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab679c *)
add %v0 %v0 %v12;
(* sqrdmulh	v18.4s, v18.4s, v20.s[2]               #! PC = 0xaaaaaaab67a0 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v18 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v18 %dc %mm 1;
(* add	v1.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab67a4 *)
add %v1 %v1 %v13;
(* sqrdmulh	v19.4s, v19.4s, v20.s[2]               #! PC = 0xaaaaaaab67a8 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v19 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* mls	v28.4s, v18.4s, v4.s[0]                     #! PC = 0xaaaaaaab67ac *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v18 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab67b0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;

assert eqmod %v28 (%v18o39*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o39*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v0 /\
        %v0 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v1 /\
        %v1 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v2 /\
        %v2 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v3 /\
        %v3 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v28 (%v18o39*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o39*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v0 /\
        %v0 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v1 /\
        %v1 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v2 /\
        %v2 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v3 /\
        %v3 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 51 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o39 + %v12 /\  %v2 =  %v0o39 - %v12 /\
     %v1 =  %v1o39 + %v13 /\  %v3 =  %v1o39 - %v13 /\
    eqmod %v28 (%v18o39*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o39*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v0 /\
     %v0 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v1 /\
     %v1 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v2 /\
     %v2 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v3 /\
     %v3 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v16o3a@int32[4],%v17o3a@int32[4], %v1o3a@int32[4], %v3o3a@int32[4]:
      %v16o3a = %v16 /\ %v17o3a = %v17 /\  %v1o3a =  %v1 /\  %v3o3a =  %v3
   && %v16o3a = %v16 /\ %v17o3a = %v17 /\  %v1o3a =  %v1 /\  %v3o3a =  %v3;

(* ldr	q6, [x9, #32]                               #! EA = L0xaaaaaaab71e0; Value = 0x1efa144726524845; PC = 0xaaaaaaab67b4 *)
mov %v6 [L0xaaaaaaab71e0,L0xaaaaaaab71e4,L0xaaaaaaab71e8,L0xaaaaaaab71ec];
(* sub	v18.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab67b8 *)
sub %v18 %v16 %v28;
(* mul	v12.4s, v1.4s, v5.s[1]                      #! PC = 0xaaaaaaab67bc *)
mov [_, m, _, _] %v5; mov %mm [m, m, m, m];
mull %dc %v12 %v1 %mm; cast [] %v12@int32[4] %v12;
(* ldr	q7, [x9, #48]                               #! EA = L0xaaaaaaab71f0; Value = 0x001ef256002648b4; PC = 0xaaaaaaab67c0 *)
mov %v7 [L0xaaaaaaab71f0,L0xaaaaaaab71f4,L0xaaaaaaab71f8,L0xaaaaaaab71fc];
(* sub	v19.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab67c4 *)
sub %v19 %v17 %v29;
(* mul	v13.4s, v3.4s, v5.s[3]                      #! PC = 0xaaaaaaab67c8 *)
mov [_, _, _, m] %v5; mov %mm [m, m, m, m];
mull %dc %v13 %v3 %mm; cast [] %v13@int32[4] %v13;
(* ldr	q8, [x9, #64]                               #! EA = L0xaaaaaaab7200; Value = 0x0f6aaf8dff9340d1; PC = 0xaaaaaaab67cc *)
mov %v8 [L0xaaaaaaab7200,L0xaaaaaaab7204,L0xaaaaaaab7208,L0xaaaaaaab720c];
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab67d0 *)
add %v16 %v16 %v28;
(* sqrdmulh	v1.4s, v1.4s, v5.s[0]                  #! PC = 0xaaaaaaab67d4 *)
mov [m, _, _, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v1 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v1 %dc %mm 1;
(* ldr	q9, [x9, #80]                               #! EA = L0xaaaaaaab7210; Value = 0x000f66d5ffff935c; PC = 0xaaaaaaab67d8 *)
mov %v9 [L0xaaaaaaab7210,L0xaaaaaaab7214,L0xaaaaaaab7218,L0xaaaaaaab721c];
(* add	v17.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab67dc *)
add %v17 %v17 %v29;
(* sqrdmulh	v3.4s, v3.4s, v5.s[2]                  #! PC = 0xaaaaaaab67e0 *)
mov [_, _, m, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* ldr	q10, [x9, #96]                              #! EA = L0xaaaaaaab7220; Value = 0xda8420530c9030f3; PC = 0xaaaaaaab67e4 *)
mov %v10 [L0xaaaaaaab7220,L0xaaaaaaab7224,L0xaaaaaaab7228,L0xaaaaaaab722c];
(* mls	v12.4s, v1.4s, v4.s[0]                      #! PC = 0xaaaaaaab67e8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v1 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* ldr	q11, [x9, #112]                             #! EA = L0xaaaaaaab7230; Value = 0xffda8d7f000c8d0d; PC = 0xaaaaaaab67ec *)
mov %v11 [L0xaaaaaaab7230,L0xaaaaaaab7234,L0xaaaaaaab7238,L0xaaaaaaab723c];
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab67f0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;
(* ldr	q22, [x10, #32]                             #! EA = L0xaaaaaaab75e0; Value = 0x259830c1ebdfca1b; PC = 0xaaaaaaab67f4 *)
mov %v22 [L0xaaaaaaab75e0,L0xaaaaaaab75e4,L0xaaaaaaab75e8,L0xaaaaaaab75ec];

assert eqmod %v12 ( %v1o3a*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o3a*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v16 /\
       %v16 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v17 /\
       %v17 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v18 /\
       %v18 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v19 /\
       %v19 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v12 ( %v1o3a*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o3a*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v16 /\
       %v16 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v17 /\
       %v17 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v18 /\
       %v18 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v19 /\
       %v19 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v16 /\
       %v16 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v17 /\
       %v17 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v18 /\
       %v18 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v19 /\
       %v19 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 52 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v16 = %v16o3a + %v28 /\ %v18 = %v16o3a - %v28 /\
    %v17 = %v17o3a + %v29 /\ %v19 = %v17o3a - %v29 /\
    eqmod %v12 ( %v1o3a*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o3a*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v16 /\
    %v16 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v17 /\
    %v17 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v18 /\
    %v18 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v19 /\
    %v19 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v16 /\
    %v16 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v17 /\
    %v17 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v18 /\
    %v18 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v19 /\
    %v19 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v0o3b@int32[4],%v2o3b@int32[4],%v16o3b@int32[4],%v18o3b@int32[4],
      %v17o3b@int32[4],%v19o3b@int32[4]:
      %v0o3b = %v0 /\ %v2o3b = %v2 /\ %v16o3b = %v16 /\ %v18o3b = %v18 /\
      %v17o3b = %v17 /\ %v19o3b = %v19
   && %v0o3b = %v0 /\ %v2o3b = %v2 /\ %v16o3b = %v16 /\ %v18o3b = %v18 /\
      %v17o3b = %v17 /\ %v19o3b = %v19;

(* sub	v1.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab67f8 *)
sub %v1 %v0 %v12;
(* mul	v28.4s, v17.4s, v21.s[1]                    #! PC = 0xaaaaaaab67fc *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v28 %v17 %mm; cast [] %v28@int32[4] %v28;
(* ldr	q23, [x10, #48]                             #! EA = L0xaaaaaaab75f0; Value = 0x00258ecbffebe4d2; PC = 0xaaaaaaab6800 *)
mov %v23 [L0xaaaaaaab75f0,L0xaaaaaaab75f4,L0xaaaaaaab75f8,L0xaaaaaaab75fc];
(* sub	v3.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab6804 *)
sub %v3 %v2 %v13;
(* mul	v29.4s, v19.4s, v21.s[3]                    #! PC = 0xaaaaaaab6808 *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v29 %v19 %mm; cast [] %v29@int32[4] %v29;
(* ldr	q24, [x10, #64]                             #! EA = L0xaaaaaaab7600; Value = 0x2871d625d1a9dcd4; PC = 0xaaaaaaab680c *)
mov %v24 [L0xaaaaaaab7600,L0xaaaaaaab7604,L0xaaaaaaab7608,L0xaaaaaaab760c];
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab6810 *)
add %v0 %v0 %v12;
(* sqrdmulh	v17.4s, v17.4s, v21.s[0]               #! PC = 0xaaaaaaab6814 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v17 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v17 %dc %mm 1;
(* ldr	q25, [x10, #80]                             #! EA = L0xaaaaaaab7610; Value = 0x002867baffd1b572; PC = 0xaaaaaaab6818 *)
mov %v25 [L0xaaaaaaab7610,L0xaaaaaaab7614,L0xaaaaaaab7618,L0xaaaaaaab761c];
(* add	v2.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab681c *)
add %v2 %v2 %v13;
(* sqrdmulh	v19.4s, v19.4s, v21.s[2]               #! PC = 0xaaaaaaab6820 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v19 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* ldr	q26, [x10, #96]                             #! EA = L0xaaaaaaab7620; Value = 0x2df851b8fad4c13b; PC = 0xaaaaaaab6824 *)
mov %v26 [L0xaaaaaaab7620,L0xaaaaaaab7624,L0xaaaaaaab7628,L0xaaaaaaab762c];
(* mls	v28.4s, v17.4s, v4.s[0]                     #! PC = 0xaaaaaaab6828 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v17 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* ldr	q27, [x10, #112]                            #! EA = L0xaaaaaaab7630; Value = 0x002decd4fffad60c; PC = 0xaaaaaaab682c *)
mov %v27 [L0xaaaaaaab7630,L0xaaaaaaab7634,L0xaaaaaaab7638,L0xaaaaaaab763c];
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab6830 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* sub	v17.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab6834 *)
sub %v17 %v16 %v28;
(* sub	v19.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6838 *)
sub %v19 %v18 %v29;
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab683c *)
add %v16 %v16 %v28;
(* add	v18.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6840 *)
add %v18 %v18 %v29;

assert eqmod %v28 (%v17o3b*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o3b*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v0 /\
        %v0 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v1 /\
        %v1 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v2 /\
        %v2 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v3 /\
        %v3 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v16 /\
       %v16 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v17 /\
       %v17 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v18 /\
       %v18 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v19 /\
       %v19 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [51]] && true;
assume eqmod %v28 (%v17o3b*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o3b*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v0 /\
        %v0 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v1 /\
        %v1 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v2 /\
        %v2 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v3 /\
        %v3 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v16 /\
       %v16 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v17 /\
       %v17 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v18 /\
       %v18 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v19 /\
       %v19 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v16 /\
       %v16 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v17 /\
       %v17 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v18 /\
       %v18 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v19 /\
       %v19 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 53 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o3b + %v12 /\  %v1 =  %v0o3b - %v12 /\
     %v2 =  %v2o3b + %v13 /\  %v3 =  %v2o3b - %v13 /\
    %v16 = %v16o3b + %v28 /\ %v17 = %v16o3b - %v28 /\
    %v18 = %v18o3b + %v29 /\ %v19 = %v18o3b - %v29 /\
    eqmod %v28 (%v17o3b*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o3b*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v0 /\
     %v0 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v1 /\
     %v1 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v2 /\
     %v2 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v3 /\
     %v3 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v16 /\
    %v16 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v17 /\
    %v17 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v18 /\
    %v18 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v19 /\
    %v19 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v16 /\
    %v16 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v17 /\
    %v17 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v18 /\
    %v18 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v19 /\
    %v19 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [51]];

(* add	x9, x9, #0x80                               #! PC = 0xaaaaaaab6844 *)
adds dc x9 x9 (0x80)@uint64;
(* add	x10, x10, #0x80                             #! PC = 0xaaaaaaab6848 *)
adds dc x10 x10 (0x80)@uint64;
(* trn1	v12.4s, v0.4s, v1.4s                       #! PC = 0xaaaaaaab684c *)
mov [t0, _, t2, _] %v0; mov [t1, _, t3, _] %v1; mov %v12 [t0, t1, t2, t3];
(* trn2	v13.4s, v0.4s, v1.4s                       #! PC = 0xaaaaaaab6850 *)
mov [_, t0, _, t2] %v0; mov [_, t1, _, t3] %v1; mov %v13 [t0, t1, t2, t3];
(* trn1	v14.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab6854 *)
mov [t0, _, t2, _] %v2; mov [t1, _, t3, _] %v3; mov %v14 [t0, t1, t2, t3];
(* trn2	v15.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab6858 *)
mov [_, t0, _, t2] %v2; mov [_, t1, _, t3] %v3; mov %v15 [t0, t1, t2, t3];
(* trn1	v0.2d, v12.2d, v14.2d                      #! PC = 0xaaaaaaab685c *)
mov [t0, t1, _, _] %v12; mov [t2, t3, _, _] %v14; mov %v0 [t0, t1, t2, t3];
(* trn2	v2.2d, v12.2d, v14.2d                      #! PC = 0xaaaaaaab6860 *)
mov [_, _, t0, t1] %v12; mov [_, _, t2, t3] %v14; mov %v2 [t0, t1, t2, t3];
(* trn1	v1.2d, v13.2d, v15.2d                      #! PC = 0xaaaaaaab6864 *)
mov [t0, t1, _, _] %v13; mov [t2, t3, _, _] %v15; mov %v1 [t0, t1, t2, t3];
(* trn2	v3.2d, v13.2d, v15.2d                      #! PC = 0xaaaaaaab6868 *)
mov [_, _, t0, t1] %v13; mov [_, _, t2, t3] %v15; mov %v3 [t0, t1, t2, t3];

ghost  %v2o3c@int32[4],%v3o3c@int32[4]:
       %v2o3c = %v2 /\ %v3o3c = %v3 && %v2o3c = %v2 /\ %v3o3c = %v3;

(* mul	v12.4s, v2.4s, v7.4s                        #! PC = 0xaaaaaaab686c *)
mull %dc %v12 %v2 %v7; cast [] %v12@int32[4] %v12;
(* trn1	v28.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab6870 *)
mov [t0, _, t2, _] %v16; mov [t1, _, t3, _] %v17; mov %v28 [t0, t1, t2, t3];
(* mul	v13.4s, v3.4s, v7.4s                        #! PC = 0xaaaaaaab6874 *)
mull %dc %v13 %v3 %v7; cast [] %v13@int32[4] %v13;
(* trn2	v29.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab6878 *)
mov [_, t0, _, t2] %v16; mov [_, t1, _, t3] %v17; mov %v29 [t0, t1, t2, t3];
(* sqrdmulh	v2.4s, v2.4s, v6.4s                    #! PC = 0xaaaaaaab687c *)
mulj %mm %v2 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v2 %dc %mm 1;
(* trn1	v30.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab6880 *)
mov [t0, _, t2, _] %v18; mov [t1, _, t3, _] %v19; mov %v30 [t0, t1, t2, t3];
(* sqrdmulh	v3.4s, v3.4s, v6.4s                    #! PC = 0xaaaaaaab6884 *)
mulj %mm %v3 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* trn2	v31.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab6888 *)
mov [_, t0, _, t2] %v18; mov [_, t1, _, t3] %v19; mov %v31 [t0, t1, t2, t3];
(* mls	v12.4s, v2.4s, v4.s[0]                      #! PC = 0xaaaaaaab688c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v2 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* trn1	v16.2d, v28.2d, v30.2d                     #! PC = 0xaaaaaaab6890 *)
mov [t0, t1, _, _] %v28; mov [t2, t3, _, _] %v30; mov %v16 [t0, t1, t2, t3];
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab6894 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;
(* trn2	v18.2d, v28.2d, v30.2d                     #! PC = 0xaaaaaaab6898 *)
mov [_, _, t0, t1] %v28; mov [_, _, t2, t3] %v30; mov %v18 [t0, t1, t2, t3];
(* trn1	v17.2d, v29.2d, v31.2d                     #! PC = 0xaaaaaaab689c *)
mov [t0, t1, _, _] %v29; mov [t2, t3, _, _] %v31; mov %v17 [t0, t1, t2, t3];
(* trn2	v19.2d, v29.2d, v31.2d                     #! PC = 0xaaaaaaab68a0 *)
mov [_, _, t0, t1] %v29; mov [_, _, t2, t3] %v31; mov %v19 [t0, t1, t2, t3];

assert eqmod %v12 ( %v2o3c* %v7) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o3c* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl] && true;
assume eqmod  %v12 ( %v2o3c* %v7) [Q,Q,Q,Q] /\
       eqmod  %v13 ( %v3o3c* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 54 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod  %v12 ( %v2o3c* %v7) [Q,Q,Q,Q] /\
    eqmod  %v13 ( %v3o3c* %v7) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [44]];

ghost %v0o3c@int32[4],%v1o3c@int32[4],%v18o3c@int32[4],%v19o3c@int32[4]:
      %v0o3c = %v0 /\ %v1o3c = %v1 /\ %v18o3c = %v18 /\ %v19o3c = %v19
   && %v0o3c = %v0 /\ %v1o3c = %v1 /\ %v18o3c = %v18 /\ %v19o3c = %v19;

(* sub	v2.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab68a4 *)
sub %v2 %v0 %v12;
(* mul	v28.4s, v18.4s, v23.4s                      #! PC = 0xaaaaaaab68a8 *)
mull %dc %v28 %v18 %v23; cast [] %v28@int32[4] %v28;
(* sub	v3.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab68ac *)
sub %v3 %v1 %v13;
(* mul	v29.4s, v19.4s, v23.4s                      #! PC = 0xaaaaaaab68b0 *)
mull %dc %v29 %v19 %v23; cast [] %v29@int32[4] %v29;
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab68b4 *)
add %v0 %v0 %v12;
(* sqrdmulh	v18.4s, v18.4s, v22.4s                 #! PC = 0xaaaaaaab68b8 *)
mulj %mm %v18 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v18 %dc %mm 1;
(* add	v1.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab68bc *)
add %v1 %v1 %v13;
(* sqrdmulh	v19.4s, v19.4s, v22.4s                 #! PC = 0xaaaaaaab68c0 *)
mulj %mm %v19 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* mls	v28.4s, v18.4s, v4.s[0]                     #! PC = 0xaaaaaaab68c4 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v18 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab68c8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;

assert eqmod %v28 (%v18o3c*%v23) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o3c*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v0 /\
        %v0 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v1 /\
        %v1 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v2 /\
        %v2 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v3 /\
        %v3 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [53]] && true;
assume eqmod %v28 (%v18o3c*%v23) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o3c*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v0 /\
        %v0 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v1 /\
        %v1 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v2 /\
        %v2 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v3 /\
        %v3 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 55 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o3c + %v12 /\  %v2 =  %v0o3c - %v12 /\
     %v1 =  %v1o3c + %v13 /\  %v3 =  %v1o3c - %v13 /\
    eqmod %v28 (%v18o3c*%v23) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o3c*%v23) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v0 /\
     %v0 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v1 /\
     %v1 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v2 /\
     %v2 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v3 /\
     %v3 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [53]];

ghost %v16o3d@int32[4],%v17o3d@int32[4], %v1o3d@int32[4], %v3o3d@int32[4]:
      %v16o3d = %v16 /\ %v17o3d = %v17 /\  %v1o3d =  %v1 /\  %v3o3d =  %v3
   && %v16o3d = %v16 /\ %v17o3d = %v17 /\  %v1o3d =  %v1 /\  %v3o3d =  %v3;

(* sub	v18.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab68cc *)
sub %v18 %v16 %v28;
(* mul	v12.4s, v1.4s, v9.4s                        #! PC = 0xaaaaaaab68d0 *)
mull %dc %v12 %v1 %v9; cast [] %v12@int32[4] %v12;
(* sub	v19.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab68d4 *)
sub %v19 %v17 %v29;
(* mul	v13.4s, v3.4s, v11.4s                       #! PC = 0xaaaaaaab68d8 *)
mull %dc %v13 %v3 %v11; cast [] %v13@int32[4] %v13;
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab68dc *)
add %v16 %v16 %v28;
(* sqrdmulh	v1.4s, v1.4s, v8.4s                    #! PC = 0xaaaaaaab68e0 *)
mulj %mm %v1 %v8; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v1 %dc %mm 1;
(* add	v17.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab68e4 *)
add %v17 %v17 %v29;
(* sqrdmulh	v3.4s, v3.4s, v10.4s                   #! PC = 0xaaaaaaab68e8 *)
mulj %mm %v3 %v10; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* mls	v12.4s, v1.4s, v4.s[0]                      #! PC = 0xaaaaaaab68ec *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v1 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab68f0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;

assert eqmod %v12 ( %v1o3d* %v9) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o3d*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v16 /\
       %v16 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v17 /\
       %v17 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v18 /\
       %v18 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v19 /\
       %v19 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [53]] && true;
assume eqmod %v12 ( %v1o3d* %v9) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o3d*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v16 /\
       %v16 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v17 /\
       %v17 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v18 /\
       %v18 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v19 /\
       %v19 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v16 /\
       %v16 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v17 /\
       %v17 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v18 /\
       %v18 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v19 /\
       %v19 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 56 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v16 = %v16o3d + %v28 /\ %v18 = %v16o3d - %v28 /\
    %v17 = %v17o3d + %v29 /\ %v19 = %v17o3d - %v29 /\
    eqmod %v12 ( %v1o3d* %v9) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o3d*%v11) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v16 /\
    %v16 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v17 /\
    %v17 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v18 /\
    %v18 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v19 /\
    %v19 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v16 /\
    %v16 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v17 /\
    %v17 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v18 /\
    %v18 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v19 /\
    %v19 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [53]];

ghost  %v0o3e@int32[4], %v2o3e@int32[4],%v17o3e@int32[4],%v19o3e@int32[4]:
       %v0o3e =  %v0 /\  %v2o3e =  %v2 /\ %v17o3e = %v17 /\ %v19o3e = %v19
   &&  %v0o3e =  %v0 /\  %v2o3e =  %v2 /\ %v17o3e = %v17 /\ %v19o3e = %v19;

(* sub	v1.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab68f4 *)
sub %v1 %v0 %v12;
(* mul	v28.4s, v17.4s, v25.4s                      #! PC = 0xaaaaaaab68f8 *)
mull %dc %v28 %v17 %v25; cast [] %v28@int32[4] %v28;
(* sub	v3.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab68fc *)
sub %v3 %v2 %v13;
(* mul	v29.4s, v19.4s, v27.4s                      #! PC = 0xaaaaaaab6900 *)
mull %dc %v29 %v19 %v27; cast [] %v29@int32[4] %v29;
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab6904 *)
add %v0 %v0 %v12;
(* sqrdmulh	v17.4s, v17.4s, v24.4s                 #! PC = 0xaaaaaaab6908 *)
mulj %mm %v17 %v24; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v17 %dc %mm 1;
(* add	v2.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab690c *)
add %v2 %v2 %v13;
(* sqrdmulh	v19.4s, v19.4s, v26.4s                 #! PC = 0xaaaaaaab6910 *)
mulj %mm %v19 %v26; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* mls	v28.4s, v17.4s, v4.s[0]                     #! PC = 0xaaaaaaab6914 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v17 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab6918 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;

assert eqmod %v28 (%v17o3e*%v25) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o3e*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v0 /\
        %v0 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v1 /\
        %v1 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v2 /\
        %v2 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v3 /\
        %v3 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [55]] && true;
assume eqmod %v28 (%v17o3e*%v25) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o3e*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v0 /\
        %v0 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v1 /\
        %v1 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v2 /\
        %v2 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v3 /\
        %v3 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 57 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o3e + %v12 /\  %v1 =  %v0o3e - %v12 /\
     %v2 =  %v2o3e + %v13 /\  %v3 =  %v2o3e - %v13 /\
    eqmod %v28 (%v17o3e*%v25) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o3e*%v27) [Q,Q,Q,Q] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v0 /\
     %v0 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v1 /\
     %v1 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v2 /\
     %v2 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v3 /\
     %v3 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [55]];

ghost %v16o3f@int32[4],%v18o3f@int32[4]:
      %v16o3f = %v16 /\ %v18o3f = %v18 && %v16o3f = %v16 /\ %v18o3f = %v18;

(* ldr	q12, [x0, #64]                              #! EA = L0xfffffffed7c8; Value = 0xff81366cffd1a8ae; PC = 0xaaaaaaab691c *)
mov %v12 [L0xfffffffed7c8,L0xfffffffed7cc,L0xfffffffed7d0,L0xfffffffed7d4];
(* trn1	v8.4s, v0.4s, v1.4s                        #! PC = 0xaaaaaaab6920 *)
mov [t0, _, t2, _] %v0; mov [t1, _, t3, _] %v1; mov %v8 [t0, t1, t2, t3];
(* trn2	v9.4s, v0.4s, v1.4s                        #! PC = 0xaaaaaaab6924 *)
mov [_, t0, _, t2] %v0; mov [_, t1, _, t3] %v1; mov %v9 [t0, t1, t2, t3];
(* ldr	q13, [x0, #80]                              #! EA = L0xfffffffed7d8; Value = 0x000435cb00226d20; PC = 0xaaaaaaab6928 *)
mov %v13 [L0xfffffffed7d8,L0xfffffffed7dc,L0xfffffffed7e0,L0xfffffffed7e4];
(* trn1	v10.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab692c *)
mov [t0, _, t2, _] %v2; mov [t1, _, t3, _] %v3; mov %v10 [t0, t1, t2, t3];
(* trn2	v11.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab6930 *)
mov [_, t0, _, t2] %v2; mov [_, t1, _, t3] %v3; mov %v11 [t0, t1, t2, t3];
(* ldr	q14, [x0, #96]                              #! EA = L0xfffffffed7e8; Value = 0xff97da3f0045bc90; PC = 0xaaaaaaab6934 *)
mov %v14 [L0xfffffffed7e8,L0xfffffffed7ec,L0xfffffffed7f0,L0xfffffffed7f4];
(* trn1	v0.2d, v8.2d, v10.2d                       #! PC = 0xaaaaaaab6938 *)
mov [t0, t1, _, _] %v8; mov [t2, t3, _, _] %v10; mov %v0 [t0, t1, t2, t3];
(* trn2	v2.2d, v8.2d, v10.2d                       #! PC = 0xaaaaaaab693c *)
mov [_, _, t0, t1] %v8; mov [_, _, t2, t3] %v10; mov %v2 [t0, t1, t2, t3];
(* ldr	q15, [x0, #112]                             #! EA = L0xfffffffed7f8; Value = 0xff9a81670024c290; PC = 0xaaaaaaab6940 *)
mov %v15 [L0xfffffffed7f8,L0xfffffffed7fc,L0xfffffffed800,L0xfffffffed804];
(* trn1	v1.2d, v9.2d, v11.2d                       #! PC = 0xaaaaaaab6944 *)
mov [t0, t1, _, _] %v9; mov [t2, t3, _, _] %v11; mov %v1 [t0, t1, t2, t3];
(* trn2	v3.2d, v9.2d, v11.2d                       #! PC = 0xaaaaaaab6948 *)
mov [_, _, t0, t1] %v9; mov [_, _, t2, t3] %v11; mov %v3 [t0, t1, t2, t3];
(* str	q0, [x0]                                    #! EA = L0xfffffffed788; PC = 0xaaaaaaab694c *)
mov [L0xfffffffed788,L0xfffffffed78c,L0xfffffffed790,L0xfffffffed794] %v0;
(* str	q2, [x0, #32]                               #! EA = L0xfffffffed7a8; PC = 0xaaaaaaab6950 *)
mov [L0xfffffffed7a8,L0xfffffffed7ac,L0xfffffffed7b0,L0xfffffffed7b4] %v2;
(* sub	v17.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab6954 *)
sub %v17 %v16 %v28;
(* sub	v19.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6958 *)
sub %v19 %v18 %v29;
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab695c *)
add %v16 %v16 %v28;
(* add	v18.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6960 *)
add %v18 %v18 %v29;
(* str	q1, [x0, #16]                               #! EA = L0xfffffffed798; PC = 0xaaaaaaab6964 *)
mov [L0xfffffffed798,L0xfffffffed79c,L0xfffffffed7a0,L0xfffffffed7a4] %v1;
(* str	q3, [x0, #48]                               #! EA = L0xfffffffed7b8; PC = 0xaaaaaaab6968 *)
mov [L0xfffffffed7b8,L0xfffffffed7bc,L0xfffffffed7c0,L0xfffffffed7c4] %v3;

assert [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v16 /\
       %v16 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v17 /\
       %v17 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v18 /\
       %v18 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v19 /\
       %v19 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
       prove with [algebra solver isl, cuts [56]] && true;
assume [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v16 /\
       %v16 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v17 /\
       %v17 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v18 /\
       %v18 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v19 /\
       %v19 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v16 /\
       %v16 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v17 /\
       %v17 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v18 /\
       %v18 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v19 /\
       %v19 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2];

(* CUT 58 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffed788 [Q, X - 1753**  9] /\
    eqmod (F**2) L0xfffffffed78c [Q, X - 1753**265] /\
    eqmod (F**2) L0xfffffffed790 [Q, X - 1753**137] /\
    eqmod (F**2) L0xfffffffed794 [Q, X - 1753**393] /\
    eqmod (F**2) L0xfffffffed798 [Q, X - 1753** 73] /\
    eqmod (F**2) L0xfffffffed79c [Q, X - 1753**329] /\
    eqmod (F**2) L0xfffffffed7a0 [Q, X - 1753**201] /\
    eqmod (F**2) L0xfffffffed7a4 [Q, X - 1753**457] /\
    eqmod (F**2) L0xfffffffed7a8 [Q, X - 1753** 41] /\
    eqmod (F**2) L0xfffffffed7ac [Q, X - 1753**297] /\
    eqmod (F**2) L0xfffffffed7b0 [Q, X - 1753**169] /\
    eqmod (F**2) L0xfffffffed7b4 [Q, X - 1753**425] /\
    eqmod (F**2) L0xfffffffed7b8 [Q, X - 1753**105] /\
    eqmod (F**2) L0xfffffffed7bc [Q, X - 1753**361] /\
    eqmod (F**2) L0xfffffffed7c0 [Q, X - 1753**233] /\
    eqmod (F**2) L0xfffffffed7c4 [Q, X - 1753**489] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed788,L0xfffffffed78c,L0xfffffffed790,L0xfffffffed794] /\
    [L0xfffffffed788,L0xfffffffed78c,L0xfffffffed790,L0xfffffffed794] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed798,L0xfffffffed79c,L0xfffffffed7a0,L0xfffffffed7a4] /\
    [L0xfffffffed798,L0xfffffffed79c,L0xfffffffed7a0,L0xfffffffed7a4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed7a8,L0xfffffffed7ac,L0xfffffffed7b0,L0xfffffffed7b4] /\
    [L0xfffffffed7a8,L0xfffffffed7ac,L0xfffffffed7b0,L0xfffffffed7b4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed7b8,L0xfffffffed7bc,L0xfffffffed7c0,L0xfffffffed7c4] /\
    [L0xfffffffed7b8,L0xfffffffed7bc,L0xfffffffed7c0,L0xfffffffed7c4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    %v16 = %v16o3f + %v28 /\ %v17 = %v16o3f - %v28 /\
    %v18 = %v18o3f + %v29 /\ %v19 = %v18o3f - %v29 /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v16 /\
    %v16 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v17 /\
    %v17 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v18 /\
    %v18 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v19 /\
    %v19 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    prove with [all ghosts, cuts [32, 50, 51, 52, 53, 54, 55, 56]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed788,L0xfffffffed78c,L0xfffffffed790,L0xfffffffed794] /\
    [L0xfffffffed788,L0xfffffffed78c,L0xfffffffed790,L0xfffffffed794] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed798,L0xfffffffed79c,L0xfffffffed7a0,L0xfffffffed7a4] /\
    [L0xfffffffed798,L0xfffffffed79c,L0xfffffffed7a0,L0xfffffffed7a4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed7a8,L0xfffffffed7ac,L0xfffffffed7b0,L0xfffffffed7b4] /\
    [L0xfffffffed7a8,L0xfffffffed7ac,L0xfffffffed7b0,L0xfffffffed7b4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed7b8,L0xfffffffed7bc,L0xfffffffed7c0,L0xfffffffed7c4] /\
    [L0xfffffffed7b8,L0xfffffffed7bc,L0xfffffffed7c0,L0xfffffffed7c4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v16 /\
    %v16 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v17 /\
    %v17 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v18 /\
    %v18 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v19 /\
    %v19 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2]
    prove with [cuts [56]];

ghost %v14o40@int32[4],%v15o40@int32[4]:
      %v14o40 = %v14 /\ %v15o40 =%v15 && %v14o40 = %v14 /\ %v15o40 = %v15;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab696c *)
adds dc x0 x0 (0x40)@uint64;
(* ldr	q28, [x0, #512]                             #! EA = L0xfffffffed9c8; Value = 0x001e8353ff8a2530; PC = 0xaaaaaaab6970 *)
mov %v28 [L0xfffffffed9c8,L0xfffffffed9cc,L0xfffffffed9d0,L0xfffffffed9d4];
(* trn1	v24.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab6974 *)
mov [t0, _, t2, _] %v16; mov [t1, _, t3, _] %v17; mov %v24 [t0, t1, t2, t3];
(* trn2	v25.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab6978 *)
mov [_, t0, _, t2] %v16; mov [_, t1, _, t3] %v17; mov %v25 [t0, t1, t2, t3];
(* ldr	q29, [x0, #528]                             #! EA = L0xfffffffed9d8; Value = 0xffe8e69bffc2767a; PC = 0xaaaaaaab697c *)
mov %v29 [L0xfffffffed9d8,L0xfffffffed9dc,L0xfffffffed9e0,L0xfffffffed9e4];
(* trn1	v26.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab6980 *)
mov [t0, _, t2, _] %v18; mov [t1, _, t3, _] %v19; mov %v26 [t0, t1, t2, t3];
(* trn2	v27.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab6984 *)
mov [_, t0, _, t2] %v18; mov [_, t1, _, t3] %v19; mov %v27 [t0, t1, t2, t3];
(* ldr	q30, [x0, #544]                             #! EA = L0xfffffffed9e8; Value = 0xffead342ffd49f89; PC = 0xaaaaaaab6988 *)
mov %v30 [L0xfffffffed9e8,L0xfffffffed9ec,L0xfffffffed9f0,L0xfffffffed9f4];
(* trn1	v16.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab698c *)
mov [t0, t1, _, _] %v24; mov [t2, t3, _, _] %v26; mov %v16 [t0, t1, t2, t3];
(* trn2	v18.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab6990 *)
mov [_, _, t0, t1] %v24; mov [_, _, t2, t3] %v26; mov %v18 [t0, t1, t2, t3];
(* ldr	q31, [x0, #560]                             #! EA = L0xfffffffed9f8; Value = 0xffe51f51ffee5a4c; PC = 0xaaaaaaab6994 *)
mov %v31 [L0xfffffffed9f8,L0xfffffffed9fc,L0xfffffffeda00,L0xfffffffeda04];
(* trn1	v17.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab6998 *)
mov [t0, t1, _, _] %v25; mov [t2, t3, _, _] %v27; mov %v17 [t0, t1, t2, t3];
(* trn2	v19.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab699c *)
mov [_, _, t0, t1] %v25; mov [_, _, t2, t3] %v27; mov %v19 [t0, t1, t2, t3];
(* sub	x0, x0, #0x40                               #! PC = 0xaaaaaaab69a0 *)
subs dc x0 x0 (0x40)@uint64;
(* ldr	q4, [x9]                                    #! EA = L0xaaaaaaab7240; Value = 0x00000000007fe001; PC = 0xaaaaaaab69a4 *)
mov %v4 [L0xaaaaaaab7240,L0xaaaaaaab7244,L0xaaaaaaab7248,L0xaaaaaaab724c];
(* str	q16, [x0, #512]                             #! EA = L0xfffffffed988; PC = 0xaaaaaaab69a8 *)
mov [L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994] %v16;
(* mul	v0.4s, v14.4s, v4.s[3]                      #! PC = 0xaaaaaaab69ac *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v0 %v14 %mm; cast [] %v0@int32[4] %v0;
(* ldr	q5, [x9, #16]                               #! EA = L0xaaaaaaab7250; Value = 0x003887f738961c16; PC = 0xaaaaaaab69b0 *)
mov %v5 [L0xaaaaaaab7250,L0xaaaaaaab7254,L0xaaaaaaab7258,L0xaaaaaaab725c];
(* str	q17, [x0, #528]                             #! EA = L0xfffffffed998; PC = 0xaaaaaaab69b4 *)
mov [L0xfffffffed998,L0xfffffffed99c,L0xfffffffed9a0,L0xfffffffed9a4] %v17;
(* mul	v1.4s, v15.4s, v4.s[3]                      #! PC = 0xaaaaaaab69b8 *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v1 %v15 %mm; cast [] %v1@int32[4] %v1;
(* ldr	q20, [x10]                                  #! EA = L0xaaaaaaab7640; Value = 0x00000000007fe001; PC = 0xaaaaaaab69bc *)
mov %v20 [L0xaaaaaaab7640,L0xaaaaaaab7644,L0xaaaaaaab7648,L0xaaaaaaab764c];
(* str	q18, [x0, #544]                             #! EA = L0xfffffffed9a8; PC = 0xaaaaaaab69c0 *)
mov [L0xfffffffed9a8,L0xfffffffed9ac,L0xfffffffed9b0,L0xfffffffed9b4] %v18;
(* sqrdmulh	v14.4s, v14.4s, v4.s[2]                #! PC = 0xaaaaaaab69c4 *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* ldr	q21, [x10, #16]                             #! EA = L0xaaaaaaab7650; Value = 0xffe5cd04e5c675d2; PC = 0xaaaaaaab69c8 *)
mov %v21 [L0xaaaaaaab7650,L0xaaaaaaab7654,L0xaaaaaaab7658,L0xaaaaaaab765c];
(* str	q19, [x0, #560]                             #! EA = L0xfffffffed9b8; PC = 0xaaaaaaab69cc *)
mov [L0xfffffffed9b8,L0xfffffffed9bc,L0xfffffffed9c0,L0xfffffffed9c4] %v19;
(* sqrdmulh	v15.4s, v15.4s, v4.s[2]                #! PC = 0xaaaaaaab69d0 *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v0.4s, v14.4s, v4.s[0]                      #! PC = 0xaaaaaaab69d4 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab69d8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;

assert eqmod  %v0 (%v14o40*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o40*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod  %v0 (%v14o40*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o40*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 59 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffed988 [Q, X - 1753** 11] /\
    eqmod (F**2) L0xfffffffed98c [Q, X - 1753**267] /\
    eqmod (F**2) L0xfffffffed990 [Q, X - 1753**139] /\
    eqmod (F**2) L0xfffffffed994 [Q, X - 1753**395] /\
    eqmod (F**2) L0xfffffffed998 [Q, X - 1753** 75] /\
    eqmod (F**2) L0xfffffffed99c [Q, X - 1753**331] /\
    eqmod (F**2) L0xfffffffed9a0 [Q, X - 1753**203] /\
    eqmod (F**2) L0xfffffffed9a4 [Q, X - 1753**459] /\
    eqmod (F**2) L0xfffffffed9a8 [Q, X - 1753** 43] /\
    eqmod (F**2) L0xfffffffed9ac [Q, X - 1753**299] /\
    eqmod (F**2) L0xfffffffed9b0 [Q, X - 1753**171] /\
    eqmod (F**2) L0xfffffffed9b4 [Q, X - 1753**427] /\
    eqmod (F**2) L0xfffffffed9b8 [Q, X - 1753**107] /\
    eqmod (F**2) L0xfffffffed9bc [Q, X - 1753**363] /\
    eqmod (F**2) L0xfffffffed9c0 [Q, X - 1753**235] /\
    eqmod (F**2) L0xfffffffed9c4 [Q, X - 1753**491] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994] /\
    [L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed998,L0xfffffffed99c,L0xfffffffed9a0,L0xfffffffed9a4] /\
    [L0xfffffffed998,L0xfffffffed99c,L0xfffffffed9a0,L0xfffffffed9a4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed9a8,L0xfffffffed9ac,L0xfffffffed9b0,L0xfffffffed9b4] /\
    [L0xfffffffed9a8,L0xfffffffed9ac,L0xfffffffed9b0,L0xfffffffed9b4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed9b8,L0xfffffffed9bc,L0xfffffffed9c0,L0xfffffffed9c4] /\
    [L0xfffffffed9b8,L0xfffffffed9bc,L0xfffffffed9c0,L0xfffffffed9c4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    eqmod  %v0 (%v14o40*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o40*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    prove with [all ghosts, cuts [32,51,52,53,54,55,56,57]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994] /\
    [L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed998,L0xfffffffed99c,L0xfffffffed9a0,L0xfffffffed9a4] /\
    [L0xfffffffed998,L0xfffffffed99c,L0xfffffffed9a0,L0xfffffffed9a4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed9a8,L0xfffffffed9ac,L0xfffffffed9b0,L0xfffffffed9b4] /\
    [L0xfffffffed9a8,L0xfffffffed9ac,L0xfffffffed9b0,L0xfffffffed9b4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed9b8,L0xfffffffed9bc,L0xfffffffed9c0,L0xfffffffed9c4] /\
    [L0xfffffffed9b8,L0xfffffffed9bc,L0xfffffffed9c0,L0xfffffffed9c4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [32,57]];

ghost %v12o41@int32[4],%v13o41@int32[4],%v30o41@int32[4],%v31o41@int32[4]:
      %v12o41 = %v12 /\ %v13o41 = %v13 /\ %v30o41 = %v30 /\ %v31o41 =  %v31
   && %v12o41 = %v12 /\ %v13o41 = %v13 /\ %v30o41 = %v30 /\ %v31o41 =  %v31;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab69dc *)
adds dc x0 x0 (0x40)@uint64;
(* sub	v14.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab69e0 *)
sub %v14 %v12 %v0;
(* mul	v16.4s, v30.4s, v20.s[3]                    #! PC = 0xaaaaaaab69e4 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v16 %v30 %mm; cast [] %v16@int32[4] %v16;
(* sub	v15.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab69e8 *)
sub %v15 %v13 %v1;
(* mul	v17.4s, v31.4s, v20.s[3]                    #! PC = 0xaaaaaaab69ec *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v17 %v31 %mm; cast [] %v17@int32[4] %v17;
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab69f0 *)
add %v12 %v12 %v0;
(* sqrdmulh	v30.4s, v30.4s, v20.s[2]               #! PC = 0xaaaaaaab69f4 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v30 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v30 %dc %mm 1;
(* add	v13.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab69f8 *)
add %v13 %v13 %v1;
(* sqrdmulh	v31.4s, v31.4s, v20.s[2]               #! PC = 0xaaaaaaab69fc *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v31 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* mls	v16.4s, v30.4s, v4.s[0]                     #! PC = 0xaaaaaaab6a00 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v30 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6a04 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;

assert eqmod %v16 (%v30o41*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o41*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v12 /\
       %v12 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v13 /\
       %v13 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v14 /\
       %v14 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v15 /\
       %v15 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v16 (%v30o41*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o41*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v12 /\
       %v12 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v13 /\
       %v13 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v14 /\
       %v14 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v15 /\
       %v15 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v12 /\
       %v12 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v13 /\
       %v13 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v14 /\
       %v14 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v15 /\
       %v15 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 60 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o41 +  %v0 /\ %v14 = %v12o41 -  %v0 /\
    %v13 = %v13o41 +  %v1 /\ %v15 = %v13o41 -  %v1 /\
    eqmod %v16 (%v30o41*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o41*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v12 /\
    %v12 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v13 /\
    %v13 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v14 /\
    %v14 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v15 /\
    %v15 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v12 /\
    %v12 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v13 /\
    %v13 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v14 /\
    %v14 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v15 /\
    %v15 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v28o42@int32[4],%v29o42@int32[4],%v13o42@int32[4],%v15o42@int32[4]:
      %v28o42 = %v28 /\ %v29o42 = %v29 /\ %v13o42 = %v13 /\ %v15o42 = %v15
   && %v28o42 = %v28 /\ %v29o42 = %v29 /\ %v13o42 = %v13 /\ %v15o42 = %v15;

(* ldr	q6, [x9, #32]                               #! EA = L0xaaaaaaab7260; Value = 0xd26d36a92af056c0; PC = 0xaaaaaaab6a08 *)
mov %v6 [L0xaaaaaaab7260,L0xaaaaaaab7264,L0xaaaaaaab7268,L0xaaaaaaab726c];
(* sub	v30.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6a0c *)
sub %v30 %v28 %v16;
(* mul	v0.4s, v13.4s, v5.s[1]                      #! PC = 0xaaaaaaab6a10 *)
mov [_, m, _, _] %v5; mov %mm [m, m, m, m];
mull %dc %v0 %v13 %mm; cast [] %v0@int32[4] %v0;
(* ldr	q7, [x9, #48]                               #! EA = L0xaaaaaaab7270; Value = 0xffd2789b002ae59b; PC = 0xaaaaaaab6a14 *)
mov %v7 [L0xaaaaaaab7270,L0xaaaaaaab7274,L0xaaaaaaab7278,L0xaaaaaaab727c];
(* sub	v31.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6a18 *)
sub %v31 %v29 %v17;
(* mul	v1.4s, v15.4s, v5.s[3]                      #! PC = 0xaaaaaaab6a1c *)
mov [_, _, _, m] %v5; mov %mm [m, m, m, m];
mull %dc %v1 %v15 %mm; cast [] %v1@int32[4] %v1;
(* ldr	q8, [x9, #64]                               #! EA = L0xaaaaaaab7280; Value = 0x28e83fbee642efef; PC = 0xaaaaaaab6a20 *)
mov %v8 [L0xaaaaaaab7280,L0xaaaaaaab7284,L0xaaaaaaab7288,L0xaaaaaaab728c];
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6a24 *)
add %v28 %v28 %v16;
(* sqrdmulh	v13.4s, v13.4s, v5.s[0]                #! PC = 0xaaaaaaab6a28 *)
mov [m, _, _, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* ldr	q9, [x9, #80]                               #! EA = L0xaaaaaaab7290; Value = 0x0028de06ffe6495f; PC = 0xaaaaaaab6a2c *)
mov %v9 [L0xaaaaaaab7290,L0xaaaaaaab7294,L0xaaaaaaab7298,L0xaaaaaaab729c];
(* add	v29.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6a30 *)
add %v29 %v29 %v17;
(* sqrdmulh	v15.4s, v15.4s, v5.s[2]                #! PC = 0xaaaaaaab6a34 *)
mov [_, _, m, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* ldr	q10, [x9, #96]                              #! EA = L0xaaaaaaab72a0; Value = 0xc66f283dcbe87285; PC = 0xaaaaaaab6a38 *)
mov %v10 [L0xaaaaaaab72a0,L0xaaaaaaab72a4,L0xaaaaaaab72a8,L0xaaaaaaab72ac];
(* mls	v0.4s, v13.4s, v4.s[0]                      #! PC = 0xaaaaaaab6a3c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* ldr	q11, [x9, #112]                             #! EA = L0xaaaaaaab72b0; Value = 0xffc67d8cffcbf578; PC = 0xaaaaaaab6a40 *)
mov %v11 [L0xaaaaaaab72b0,L0xaaaaaaab72b4,L0xaaaaaaab72b8,L0xaaaaaaab72bc];
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab6a44 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;
(* ldr	q22, [x10, #32]                             #! EA = L0xaaaaaaab7660; Value = 0xed43ac103b97054a; PC = 0xaaaaaaab6a48 *)
mov %v22 [L0xaaaaaaab7660,L0xaaaaaaab7664,L0xaaaaaaab7668,L0xaaaaaaab766c];

assert eqmod  %v0 (%v13o42*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o42*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v28 /\
       %v28 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v29 /\
       %v29 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v30 /\
       %v30 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v31 /\
       %v31 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod  %v0 (%v13o42*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o42*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v28 /\
       %v28 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v29 /\
       %v29 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v30 /\
       %v30 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v31 /\
       %v31 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v28 /\
       %v28 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v29 /\
       %v29 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v30 /\
       %v30 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v31 /\
       %v31 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 61 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v28 = %v28o42 + %v16 /\ %v30 = %v28o42 - %v16 /\
    %v29 = %v29o42 + %v17 /\ %v31 = %v29o42 - %v17 /\
    eqmod  %v0 (%v13o42*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o42*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v28 /\
    %v28 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v29 /\
    %v29 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v30 /\
    %v30 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v31 /\
    %v31 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v28 /\
    %v28 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v29 /\
    %v29 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v30 /\
    %v30 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v31 /\
    %v31 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v12o43@int32[4],%v14o43@int32[4],%v28o43@int32[4],%v30o43@int32[4],
      %v29o43@int32[4],%v31o43@int32[4]:
      %v12o43 = %v12 /\ %v14o43 = %v14 /\ %v28o43 = %v28 /\ %v30o43 = %v30 /\
      %v29o43 = %v29 /\ %v31o43 = %v31
   && %v12o43 = %v12 /\ %v14o43 = %v14 /\ %v28o43 = %v28 /\ %v30o43 = %v30 /\
      %v29o43 = %v29 /\ %v31o43 = %v31;

(* sub	v13.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6a4c *)
sub %v13 %v12 %v0;
(* mul	v16.4s, v29.4s, v21.s[1]                    #! PC = 0xaaaaaaab6a50 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v16 %v29 %mm; cast [] %v16@int32[4] %v16;
(* ldr	q23, [x10, #48]                             #! EA = L0xaaaaaaab7670; Value = 0xffed485b003b8820; PC = 0xaaaaaaab6a54 *)
mov %v23 [L0xaaaaaaab7670,L0xaaaaaaab7674,L0xaaaaaaab7678,L0xaaaaaaab767c];
(* sub	v15.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab6a58 *)
sub %v15 %v14 %v1;
(* mul	v17.4s, v31.4s, v21.s[3]                    #! PC = 0xaaaaaaab6a5c *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v17 %v31 %mm; cast [] %v17@int32[4] %v17;
(* ldr	q24, [x10, #64]                             #! EA = L0xaaaaaaab7680; Value = 0xe7532afc3ccc69a1; PC = 0xaaaaaaab6a60 *)
mov %v24 [L0xaaaaaaab7680,L0xaaaaaaab7684,L0xaaaaaaab7688,L0xaaaaaaab768c];
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6a64 *)
add %v12 %v12 %v0;
(* sqrdmulh	v29.4s, v29.4s, v21.s[0]               #! PC = 0xaaaaaaab6a68 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v29 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v29 %dc %mm 1;
(* ldr	q25, [x10, #80]                             #! EA = L0xaaaaaaab7690; Value = 0xffe75956003cbd37; PC = 0xaaaaaaab6a6c *)
mov %v25 [L0xaaaaaaab7690,L0xaaaaaaab7694,L0xaaaaaaab7698,L0xaaaaaaab769c];
(* add	v14.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab6a70 *)
add %v14 %v14 %v1;
(* sqrdmulh	v31.4s, v31.4s, v21.s[2]               #! PC = 0xaaaaaaab6a74 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v31 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* ldr	q26, [x10, #96]                             #! EA = L0xaaaaaaab76a0; Value = 0x1a51f148273d01f2; PC = 0xaaaaaaab6a78 *)
mov %v26 [L0xaaaaaaab76a0,L0xaaaaaaab76a4,L0xaaaaaaab76a8,L0xaaaaaaab76ac];
(* mls	v16.4s, v29.4s, v4.s[0]                     #! PC = 0xaaaaaaab6a7c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v29 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* ldr	q27, [x10, #112]                            #! EA = L0xaaaaaaab76b0; Value = 0x001a4b5d00273333; PC = 0xaaaaaaab6a80 *)
mov %v27 [L0xaaaaaaab76b0,L0xaaaaaaab76b4,L0xaaaaaaab76b8,L0xaaaaaaab76bc];
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6a84 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* sub	v29.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6a88 *)
sub %v29 %v28 %v16;
(* sub	v31.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab6a8c *)
sub %v31 %v30 %v17;
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6a90 *)
add %v28 %v28 %v16;
(* add	v30.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab6a94 *)
add %v30 %v30 %v17;

assert eqmod %v16 (%v29o43*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o43*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v12 /\
       %v12 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v13 /\
       %v13 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v14 /\
       %v14 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v15 /\
       %v15 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v28 /\
       %v28 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v29 /\
       %v29 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v30 /\
       %v30 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v31 /\
       %v31 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [60]] && true;
assume eqmod %v16 (%v29o43*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o43*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v12 /\
       %v12 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v13 /\
       %v13 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v14 /\
       %v14 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v15 /\
       %v15 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v28 /\
       %v28 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v29 /\
       %v29 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v30 /\
       %v30 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v31 /\
       %v31 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v12 /\
       %v12 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v13 /\
       %v13 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v14 /\
       %v14 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v15 /\
       %v15 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v28 /\
       %v28 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v29 /\
       %v29 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v30 /\
       %v30 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v31 /\
       %v31 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 62 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o43 +  %v0 /\ %v13 =  %v12o43 -  %v0 /\
    %v14 = %v14o43 +  %v1 /\ %v15 =  %v14o43 -  %v1 /\
    %v28 = %v28o43 + %v16 /\ %v29 = %v28o43 - %v16 /\
    %v30 = %v30o43 + %v17 /\ %v31 = %v30o43 - %v17 /\
    eqmod %v16 (%v29o43*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o43*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v12 /\
    %v12 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v13 /\
    %v13 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v14 /\
    %v14 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v15 /\
    %v15 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v28 /\
    %v28 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v29 /\
    %v29 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v30 /\
    %v30 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v31 /\
    %v31 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v12 /\
    %v12 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v13 /\
    %v13 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v14 /\
    %v14 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v15 /\
    %v15 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v28 /\
    %v28 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v29 /\
    %v29 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v30 /\
    %v30 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v31 /\
    %v31 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [60]];

(* add	x9, x9, #0x80                               #! PC = 0xaaaaaaab6a98 *)
adds dc x9 x9 (0x80)@uint64;
(* add	x10, x10, #0x80                             #! PC = 0xaaaaaaab6a9c *)
adds dc x10 x10 (0x80)@uint64;
(* trn1	v0.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab6aa0 *)
mov [t0, _, t2, _] %v12; mov [t1, _, t3, _] %v13; mov %v0 [t0, t1, t2, t3];
(* trn2	v1.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab6aa4 *)
mov [_, t0, _, t2] %v12; mov [_, t1, _, t3] %v13; mov %v1 [t0, t1, t2, t3];
(* trn1	v2.4s, v14.4s, v15.4s                      #! PC = 0xaaaaaaab6aa8 *)
mov [t0, _, t2, _] %v14; mov [t1, _, t3, _] %v15; mov %v2 [t0, t1, t2, t3];
(* trn2	v3.4s, v14.4s, v15.4s                      #! PC = 0xaaaaaaab6aac *)
mov [_, t0, _, t2] %v14; mov [_, t1, _, t3] %v15; mov %v3 [t0, t1, t2, t3];
(* trn1	v12.2d, v0.2d, v2.2d                       #! PC = 0xaaaaaaab6ab0 *)
mov [t0, t1, _, _] %v0; mov [t2, t3, _, _] %v2; mov %v12 [t0, t1, t2, t3];
(* trn2	v14.2d, v0.2d, v2.2d                       #! PC = 0xaaaaaaab6ab4 *)
mov [_, _, t0, t1] %v0; mov [_, _, t2, t3] %v2; mov %v14 [t0, t1, t2, t3];
(* trn1	v13.2d, v1.2d, v3.2d                       #! PC = 0xaaaaaaab6ab8 *)
mov [t0, t1, _, _] %v1; mov [t2, t3, _, _] %v3; mov %v13 [t0, t1, t2, t3];
(* trn2	v15.2d, v1.2d, v3.2d                       #! PC = 0xaaaaaaab6abc *)
mov [_, _, t0, t1] %v1; mov [_, _, t2, t3] %v3; mov %v15 [t0, t1, t2, t3];

ghost %v14o44@int32[4],%v15o44@int32[4]:
      %v14o44 = %v14 /\ %v15o44 = %v15 && %v14o44 = %v14 /\ %v15o44 = %v15;

(* mul	v0.4s, v14.4s, v7.4s                        #! PC = 0xaaaaaaab6ac0 *)
mull %dc %v0 %v14 %v7; cast [] %v0@int32[4] %v0;
(* trn1	v16.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6ac4 *)
mov [t0, _, t2, _] %v28; mov [t1, _, t3, _] %v29; mov %v16 [t0, t1, t2, t3];
(* mul	v1.4s, v15.4s, v7.4s                        #! PC = 0xaaaaaaab6ac8 *)
mull %dc %v1 %v15 %v7; cast [] %v1@int32[4] %v1;
(* trn2	v17.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6acc *)
mov [_, t0, _, t2] %v28; mov [_, t1, _, t3] %v29; mov %v17 [t0, t1, t2, t3];
(* sqrdmulh	v14.4s, v14.4s, v6.4s                  #! PC = 0xaaaaaaab6ad0 *)
mulj %mm %v14 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* trn1	v18.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6ad4 *)
mov [t0, _, t2, _] %v30; mov [t1, _, t3, _] %v31; mov %v18 [t0, t1, t2, t3];
(* sqrdmulh	v15.4s, v15.4s, v6.4s                  #! PC = 0xaaaaaaab6ad8 *)
mulj %mm %v15 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* trn2	v19.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6adc *)
mov [_, t0, _, t2] %v30; mov [_, t1, _, t3] %v31; mov %v19 [t0, t1, t2, t3];
(* mls	v0.4s, v14.4s, v4.s[0]                      #! PC = 0xaaaaaaab6ae0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* trn1	v28.2d, v16.2d, v18.2d                     #! PC = 0xaaaaaaab6ae4 *)
mov [t0, t1, _, _] %v16; mov [t2, t3, _, _] %v18; mov %v28 [t0, t1, t2, t3];
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab6ae8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;
(* trn2	v30.2d, v16.2d, v18.2d                     #! PC = 0xaaaaaaab6aec *)
mov [_, _, t0, t1] %v16; mov [_, _, t2, t3] %v18; mov %v30 [t0, t1, t2, t3];
(* trn1	v29.2d, v17.2d, v19.2d                     #! PC = 0xaaaaaaab6af0 *)
mov [t0, t1, _, _] %v17; mov [t2, t3, _, _] %v19; mov %v29 [t0, t1, t2, t3];
(* trn2	v31.2d, v17.2d, v19.2d                     #! PC = 0xaaaaaaab6af4 *)
mov [_, _, t0, t1] %v17; mov [_, _, t2, t3] %v19; mov %v31 [t0, t1, t2, t3];

assert eqmod  %v0 (%v14o44* %v7) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o44* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl] && true;
assume eqmod  %v0 (%v14o44* %v7) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o44* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 63 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod  %v0 (%v14o44* %v7) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o44* %v7) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [62]];

ghost %v12o44@int32[4],%v13o44@int32[4],%v30o44@int32[4],%v31o44@int32[4]:
      %v12o44 = %v12 /\ %v13o44 = %v13 /\ %v30o44 = %v30 /\ %v31o44 = %v31
   && %v12o44 = %v12 /\ %v13o44 = %v13 /\ %v30o44 = %v30 /\ %v31o44 = %v31;

(* sub	v14.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6af8 *)
sub %v14 %v12 %v0;
(* mul	v16.4s, v30.4s, v23.4s                      #! PC = 0xaaaaaaab6afc *)
mull %dc %v16 %v30 %v23; cast [] %v16@int32[4] %v16;
(* sub	v15.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab6b00 *)
sub %v15 %v13 %v1;
(* mul	v17.4s, v31.4s, v23.4s                      #! PC = 0xaaaaaaab6b04 *)
mull %dc %v17 %v31 %v23; cast [] %v17@int32[4] %v17;
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6b08 *)
add %v12 %v12 %v0;
(* sqrdmulh	v30.4s, v30.4s, v22.4s                 #! PC = 0xaaaaaaab6b0c *)
mulj %mm %v30 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v30 %dc %mm 1;
(* add	v13.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab6b10 *)
add %v13 %v13 %v1;
(* sqrdmulh	v31.4s, v31.4s, v22.4s                 #! PC = 0xaaaaaaab6b14 *)
mulj %mm %v31 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* mls	v16.4s, v30.4s, v4.s[0]                     #! PC = 0xaaaaaaab6b18 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v30 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6b1c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;

assert eqmod %v16 (%v30o44*%v23) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o44*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v12 /\
       %v12 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v13 /\
       %v13 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v14 /\
       %v14 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v15 /\
       %v15 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [62]] && true;
assume eqmod %v16 (%v30o44*%v23) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o44*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v12 /\
       %v12 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v13 /\
       %v13 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v14 /\
       %v14 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v15 /\
       %v15 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v12 /\
       %v12 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v13 /\
       %v13 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v14 /\
       %v14 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v15 /\
       %v15 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 64 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v12 = %v12o44 +  %v0 /\ %v14 = %v12o44 -  %v0 /\
     %v13 = %v13o44 +  %v1 /\ %v15 = %v13o44 -  %v1 /\
    eqmod %v16 (%v30o44*%v23) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o44*%v23) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v12 /\
    %v12 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v13 /\
    %v13 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v14 /\
    %v14 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v15 /\
    %v15 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v12 /\
    %v12 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v13 /\
    %v13 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v14 /\
    %v14 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v15 /\
    %v15 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [62]];

ghost %v28o45@int32[4],%v29o45@int32[4],%v13o45@int32[4],%v15o45@int32[4]:
      %v28o45 = %v28 /\ %v29o45 = %v29 /\ %v13o45 =  %v13 /\ %v15o45 =  %v15
   && %v28o45 = %v28 /\ %v29o45 = %v29 /\ %v13o45 =  %v13 /\ %v15o45 =  %v15;

(* sub	v30.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6b20 *)
sub %v30 %v28 %v16;
(* mul	v0.4s, v13.4s, v9.4s                        #! PC = 0xaaaaaaab6b24 *)
mull %dc %v0 %v13 %v9; cast [] %v0@int32[4] %v0;
(* sub	v31.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6b28 *)
sub %v31 %v29 %v17;
(* mul	v1.4s, v15.4s, v11.4s                       #! PC = 0xaaaaaaab6b2c *)
mull %dc %v1 %v15 %v11; cast [] %v1@int32[4] %v1;
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6b30 *)
add %v28 %v28 %v16;
(* sqrdmulh	v13.4s, v13.4s, v8.4s                  #! PC = 0xaaaaaaab6b34 *)
mulj %mm %v13 %v8; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v29.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6b38 *)
add %v29 %v29 %v17;
(* sqrdmulh	v15.4s, v15.4s, v10.4s                 #! PC = 0xaaaaaaab6b3c *)
mulj %mm %v15 %v10; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v0.4s, v13.4s, v4.s[0]                      #! PC = 0xaaaaaaab6b40 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab6b44 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;

assert eqmod  %v0 (%v13o45* %v9) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o45*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v28 /\
       %v28 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v29 /\
       %v29 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v30 /\
       %v30 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v31 /\
       %v31 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [62,63]] && true;
assume eqmod  %v0 (%v13o45* %v9) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o45*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v28 /\
       %v28 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v29 /\
       %v29 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v30 /\
       %v30 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v31 /\
       %v31 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v28 /\
       %v28 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v29 /\
       %v29 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v30 /\
       %v30 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v31 /\
       %v31 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 65 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v28 = %v28o45 + %v16 /\ %v30 = %v28o45 - %v16 /\
    %v29 = %v29o45 + %v17 /\ %v31 = %v29o45 - %v17 /\
    eqmod  %v0 (%v13o45* %v9) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o45*%v11) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v28 /\
    %v28 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v29 /\
    %v29 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v30 /\
    %v30 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v31 /\
    %v31 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v28 /\
    %v28 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v29 /\
    %v29 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v30 /\
    %v30 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v31 /\
    %v31 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [62,63]];

ghost %v12o46@int32[4],%v14o46@int32[4],%v29o46@int32[4],%v31o46@int32[4]:
      %v12o46 = %v12 /\ %v14o46 = %v14 /\ %v29o46 = %v29 /\ %v31o46 = %v31
   && %v12o46 = %v12 /\ %v14o46 = %v14 /\ %v29o46 = %v29 /\ %v31o46 = %v31;

(* sub	v13.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6b48 *)
sub %v13 %v12 %v0;
(* mul	v16.4s, v29.4s, v25.4s                      #! PC = 0xaaaaaaab6b4c *)
mull %dc %v16 %v29 %v25; cast [] %v16@int32[4] %v16;
(* sub	v15.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab6b50 *)
sub %v15 %v14 %v1;
(* mul	v17.4s, v31.4s, v27.4s                      #! PC = 0xaaaaaaab6b54 *)
mull %dc %v17 %v31 %v27; cast [] %v17@int32[4] %v17;
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6b58 *)
add %v12 %v12 %v0;
(* sqrdmulh	v29.4s, v29.4s, v24.4s                 #! PC = 0xaaaaaaab6b5c *)
mulj %mm %v29 %v24; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v29 %dc %mm 1;
(* add	v14.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab6b60 *)
add %v14 %v14 %v1;
(* sqrdmulh	v31.4s, v31.4s, v26.4s                 #! PC = 0xaaaaaaab6b64 *)
mulj %mm %v31 %v26; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* mls	v16.4s, v29.4s, v4.s[0]                     #! PC = 0xaaaaaaab6b68 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v29 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6b6c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;

assert eqmod %v16 (%v29o46*%v25) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o46*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v12 /\
       %v12 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v13 /\
       %v13 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v14 /\
       %v14 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v15 /\
       %v15 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [64]] && true;
assume eqmod %v16 (%v29o46*%v25) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o46*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v12 /\
       %v12 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v13 /\
       %v13 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v14 /\
       %v14 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v15 /\
       %v15 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v12 /\
       %v12 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v13 /\
       %v13 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v14 /\
       %v14 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v15 /\
       %v15 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 66 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o46 +  %v0 /\ %v13 = %v12o46 -  %v0 /\
    %v14 = %v14o46 +  %v1 /\ %v15 = %v14o46 -  %v1 /\
    eqmod %v16 (%v29o46*%v25) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o46*%v27) [Q,Q,Q,Q] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v12 /\
    %v12 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v13 /\
    %v13 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v14 /\
    %v14 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v15 /\
    %v15 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v12 /\
    %v12 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v13 /\
    %v13 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v14 /\
    %v14 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v15 /\
    %v15 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [64]];

ghost %v28o47@int32[4],%v30o47@int32[4]:
      %v28o47 = %v28 /\ %v30o47 = %v30 && %v28o47 = %v28 /\ %v30o47 = %v30;

(* sub	x11, x11, #0x1                              #! PC = 0xaaaaaaab6b70 *)
subs dc x11 x11 (0x1)@uint64;
(* #cbnz	x11, 0xaaaaaaab66c8 <_ntt_bot_loop>       #! PC = 0xaaaaaaab6b74 *)
#cbnz	x11, 0xaaaaaaab66c8 <_ntt_bot_loop>       #! 0xaaaaaaab6b74 = 0xaaaaaaab6b74;
(* ldr	q0, [x0, #64]                               #! EA = L0xfffffffed808; Value = 0xffd876da0099570b; PC = 0xaaaaaaab66c8 *)
mov %v0 [L0xfffffffed808,L0xfffffffed80c,L0xfffffffed810,L0xfffffffed814];
(* trn1	v8.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab66cc *)
mov [t0, _, t2, _] %v12; mov [t1, _, t3, _] %v13; mov %v8 [t0, t1, t2, t3];
(* trn2	v9.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab66d0 *)
mov [_, t0, _, t2] %v12; mov [_, t1, _, t3] %v13; mov %v9 [t0, t1, t2, t3];
(* ldr	q1, [x0, #80]                               #! EA = L0xfffffffed818; Value = 0xffdaddc700956e5a; PC = 0xaaaaaaab66d4 *)
mov %v1 [L0xfffffffed818,L0xfffffffed81c,L0xfffffffed820,L0xfffffffed824];
(* trn1	v10.4s, v14.4s, v15.4s                     #! PC = 0xaaaaaaab66d8 *)
mov [t0, _, t2, _] %v14; mov [t1, _, t3, _] %v15; mov %v10 [t0, t1, t2, t3];
(* trn2	v11.4s, v14.4s, v15.4s                     #! PC = 0xaaaaaaab66dc *)
mov [_, t0, _, t2] %v14; mov [_, t1, _, t3] %v15; mov %v11 [t0, t1, t2, t3];
(* ldr	q2, [x0, #96]                               #! EA = L0xfffffffed828; Value = 0xff83364fffc0fd6a; PC = 0xaaaaaaab66e0 *)
mov %v2 [L0xfffffffed828,L0xfffffffed82c,L0xfffffffed830,L0xfffffffed834];
(* trn1	v12.2d, v8.2d, v10.2d                      #! PC = 0xaaaaaaab66e4 *)
mov [t0, t1, _, _] %v8; mov [t2, t3, _, _] %v10; mov %v12 [t0, t1, t2, t3];
(* trn2	v14.2d, v8.2d, v10.2d                      #! PC = 0xaaaaaaab66e8 *)
mov [_, _, t0, t1] %v8; mov [_, _, t2, t3] %v10; mov %v14 [t0, t1, t2, t3];
(* ldr	q3, [x0, #112]                              #! EA = L0xfffffffed838; Value = 0x002a1ea200289a68; PC = 0xaaaaaaab66ec *)
mov %v3 [L0xfffffffed838,L0xfffffffed83c,L0xfffffffed840,L0xfffffffed844];
(* trn1	v13.2d, v9.2d, v11.2d                      #! PC = 0xaaaaaaab66f0 *)
mov [t0, t1, _, _] %v9; mov [t2, t3, _, _] %v11; mov %v13 [t0, t1, t2, t3];
(* trn2	v15.2d, v9.2d, v11.2d                      #! PC = 0xaaaaaaab66f4 *)
mov [_, _, t0, t1] %v9; mov [_, _, t2, t3] %v11; mov %v15 [t0, t1, t2, t3];
(* str	q12, [x0]                                   #! EA = L0xfffffffed7c8; PC = 0xaaaaaaab66f8 *)
mov [L0xfffffffed7c8,L0xfffffffed7cc,L0xfffffffed7d0,L0xfffffffed7d4] %v12;
(* str	q13, [x0, #16]                              #! EA = L0xfffffffed7d8; PC = 0xaaaaaaab66fc *)
mov [L0xfffffffed7d8,L0xfffffffed7dc,L0xfffffffed7e0,L0xfffffffed7e4] %v13;
(* sub	v29.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6700 *)
sub %v29 %v28 %v16;
(* sub	v31.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab6704 *)
sub %v31 %v30 %v17;
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6708 *)
add %v28 %v28 %v16;
(* add	v30.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab670c *)
add %v30 %v30 %v17;
(* str	q14, [x0, #32]                              #! EA = L0xfffffffed7e8; PC = 0xaaaaaaab6710 *)
mov [L0xfffffffed7e8,L0xfffffffed7ec,L0xfffffffed7f0,L0xfffffffed7f4] %v14;
(* str	q15, [x0, #48]                              #! EA = L0xfffffffed7f8; PC = 0xaaaaaaab6714 *)
mov [L0xfffffffed7f8,L0xfffffffed7fc,L0xfffffffed800,L0xfffffffed804] %v15;

assert [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v28 /\
       %v28 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v29 /\
       %v29 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v30 /\
       %v30 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v31 /\
       %v31 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
       prove with [algebra solver isl, cuts [65]] && true;
assume [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v28 /\
       %v28 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v29 /\
       %v29 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v30 /\
       %v30 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v31 /\
       %v31 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v28 /\
       %v28 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v29 /\
       %v29 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v30 /\
       %v30 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v31 /\
       %v31 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2];

(* CUT 67 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffed7c8 [Q, X - 1753** 25] /\
    eqmod (F**2) L0xfffffffed7cc [Q, X - 1753**281] /\
    eqmod (F**2) L0xfffffffed7d0 [Q, X - 1753**153] /\
    eqmod (F**2) L0xfffffffed7d4 [Q, X - 1753**409] /\
    eqmod (F**2) L0xfffffffed7d8 [Q, X - 1753** 89] /\
    eqmod (F**2) L0xfffffffed7dc [Q, X - 1753**345] /\
    eqmod (F**2) L0xfffffffed7e0 [Q, X - 1753**217] /\
    eqmod (F**2) L0xfffffffed7e4 [Q, X - 1753**473] /\
    eqmod (F**2) L0xfffffffed7e8 [Q, X - 1753** 57] /\
    eqmod (F**2) L0xfffffffed7ec [Q, X - 1753**313] /\
    eqmod (F**2) L0xfffffffed7f0 [Q, X - 1753**185] /\
    eqmod (F**2) L0xfffffffed7f4 [Q, X - 1753**441] /\
    eqmod (F**2) L0xfffffffed7f8 [Q, X - 1753**121] /\
    eqmod (F**2) L0xfffffffed7fc [Q, X - 1753**377] /\
    eqmod (F**2) L0xfffffffed800 [Q, X - 1753**249] /\
    eqmod (F**2) L0xfffffffed804 [Q, X - 1753**505] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed7c8,L0xfffffffed7cc,L0xfffffffed7d0,L0xfffffffed7d4] /\
    [L0xfffffffed7c8,L0xfffffffed7cc,L0xfffffffed7d0,L0xfffffffed7d4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed7d8,L0xfffffffed7dc,L0xfffffffed7e0,L0xfffffffed7e4] /\
    [L0xfffffffed7d8,L0xfffffffed7dc,L0xfffffffed7e0,L0xfffffffed7e4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed7e8,L0xfffffffed7ec,L0xfffffffed7f0,L0xfffffffed7f4] /\
    [L0xfffffffed7e8,L0xfffffffed7ec,L0xfffffffed7f0,L0xfffffffed7f4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed7f8,L0xfffffffed7fc,L0xfffffffed800,L0xfffffffed804] /\
    [L0xfffffffed7f8,L0xfffffffed7fc,L0xfffffffed800,L0xfffffffed804] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    %v28 = %v28o47 + %v16 /\ %v29 = %v28o47 - %v16 /\
    %v30 = %v30o47 + %v17 /\ %v31 = %v30o47 - %v17 /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v28 /\
    %v28 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v29 /\
    %v29 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v30 /\
    %v30 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v31 /\
    %v31 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    prove with [all ghosts, cuts [32, 59, 60, 61, 62, 63, 64, 65]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed7c8,L0xfffffffed7cc,L0xfffffffed7d0,L0xfffffffed7d4] /\
    [L0xfffffffed7c8,L0xfffffffed7cc,L0xfffffffed7d0,L0xfffffffed7d4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed7d8,L0xfffffffed7dc,L0xfffffffed7e0,L0xfffffffed7e4] /\
    [L0xfffffffed7d8,L0xfffffffed7dc,L0xfffffffed7e0,L0xfffffffed7e4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed7e8,L0xfffffffed7ec,L0xfffffffed7f0,L0xfffffffed7f4] /\
    [L0xfffffffed7e8,L0xfffffffed7ec,L0xfffffffed7f0,L0xfffffffed7f4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed7f8,L0xfffffffed7fc,L0xfffffffed800,L0xfffffffed804] /\
    [L0xfffffffed7f8,L0xfffffffed7fc,L0xfffffffed800,L0xfffffffed804] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v28 /\
    %v28 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v29 /\
    %v29 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v30 /\
    %v30 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v31 /\
    %v31 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2]
    prove with [cuts [65]];

ghost %v2o48@int32[4],%v3o48@int32[4]:
      %v2o48 = %v2 /\ %v3o48 =%v3 && %v2o48 = %v2 /\ %v3o48 = %v3;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab6718 *)
adds dc x0 x0 (0x40)@uint64;
(* ldr	q16, [x0, #512]                             #! EA = L0xfffffffeda08; Value = 0x009b5002ffa2ab15; PC = 0xaaaaaaab671c *)
mov %v16 [L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14];
(* trn1	v24.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6720 *)
mov [t0, _, t2, _] %v28; mov [t1, _, t3, _] %v29; mov %v24 [t0, t1, t2, t3];
(* trn2	v25.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6724 *)
mov [_, t0, _, t2] %v28; mov [_, t1, _, t3] %v29; mov %v25 [t0, t1, t2, t3];
(* ldr	q17, [x0, #528]                             #! EA = L0xfffffffeda18; Value = 0x0065b3480053b503; PC = 0xaaaaaaab6728 *)
mov %v17 [L0xfffffffeda18,L0xfffffffeda1c,L0xfffffffeda20,L0xfffffffeda24];
(* trn1	v26.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab672c *)
mov [t0, _, t2, _] %v30; mov [t1, _, t3, _] %v31; mov %v26 [t0, t1, t2, t3];
(* trn2	v27.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6730 *)
mov [_, t0, _, t2] %v30; mov [_, t1, _, t3] %v31; mov %v27 [t0, t1, t2, t3];
(* ldr	q18, [x0, #544]                             #! EA = L0xfffffffeda28; Value = 0x0096e1a2ff65f8d7; PC = 0xaaaaaaab6734 *)
mov %v18 [L0xfffffffeda28,L0xfffffffeda2c,L0xfffffffeda30,L0xfffffffeda34];
(* trn1	v28.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab6738 *)
mov [t0, t1, _, _] %v24; mov [t2, t3, _, _] %v26; mov %v28 [t0, t1, t2, t3];
(* trn2	v30.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab673c *)
mov [_, _, t0, t1] %v24; mov [_, _, t2, t3] %v26; mov %v30 [t0, t1, t2, t3];
(* ldr	q19, [x0, #560]                             #! EA = L0xfffffffeda38; Value = 0x007f3a43fffef535; PC = 0xaaaaaaab6740 *)
mov %v19 [L0xfffffffeda38,L0xfffffffeda3c,L0xfffffffeda40,L0xfffffffeda44];
(* trn1	v29.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab6744 *)
mov [t0, t1, _, _] %v25; mov [t2, t3, _, _] %v27; mov %v29 [t0, t1, t2, t3];
(* trn2	v31.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab6748 *)
mov [_, _, t0, t1] %v25; mov [_, _, t2, t3] %v27; mov %v31 [t0, t1, t2, t3];
(* sub	x0, x0, #0x40                               #! PC = 0xaaaaaaab674c *)
subs dc x0 x0 (0x40)@uint64;
(* ldr	q4, [x9]                                    #! EA = L0xaaaaaaab72c0; Value = 0x00000000007fe001; PC = 0xaaaaaaab6750 *)
mov %v4 [L0xaaaaaaab72c0,L0xaaaaaaab72c4,L0xaaaaaaab72c8,L0xaaaaaaab72cc];
(* str	q28, [x0, #512]                             #! EA = L0xfffffffed9c8; PC = 0xaaaaaaab6754 *)
mov [L0xfffffffed9c8,L0xfffffffed9cc,L0xfffffffed9d0,L0xfffffffed9d4] %v28;
(* mul	v12.4s, v2.4s, v4.s[3]                      #! PC = 0xaaaaaaab6758 *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v12 %v2 %mm; cast [] %v12@int32[4] %v12;
(* ldr	q5, [x9, #16]                               #! EA = L0xaaaaaaab72d0; Value = 0x000603a40605253d; PC = 0xaaaaaaab675c *)
mov %v5 [L0xaaaaaaab72d0,L0xaaaaaaab72d4,L0xaaaaaaab72d8,L0xaaaaaaab72dc];
(* str	q29, [x0, #528]                             #! EA = L0xfffffffed9d8; PC = 0xaaaaaaab6760 *)
mov [L0xfffffffed9d8,L0xfffffffed9dc,L0xfffffffed9e0,L0xfffffffed9e4] %v29;
(* mul	v13.4s, v3.4s, v4.s[3]                      #! PC = 0xaaaaaaab6764 *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v13 %v3 %mm; cast [] %v13@int32[4] %v13;
(* ldr	q20, [x10]                                  #! EA = L0xaaaaaaab76c0; Value = 0x00000000007fe001; PC = 0xaaaaaaab6768 *)
mov %v20 [L0xaaaaaaab76c0,L0xaaaaaaab76c4,L0xaaaaaaab76c8,L0xaaaaaaab76cc];
(* str	q30, [x0, #544]                             #! EA = L0xfffffffed9e8; PC = 0xaaaaaaab676c *)
mov [L0xfffffffed9e8,L0xfffffffed9ec,L0xfffffffed9f0,L0xfffffffed9f4] %v30;
(* sqrdmulh	v2.4s, v2.4s, v4.s[2]                  #! PC = 0xaaaaaaab6770 *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v2 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v2 %dc %mm 1;
(* ldr	q21, [x10, #16]                             #! EA = L0xaaaaaaab76d0; Value = 0xffd3ca5ed3bf4e2c; PC = 0xaaaaaaab6774 *)
mov %v21 [L0xaaaaaaab76d0,L0xaaaaaaab76d4,L0xaaaaaaab76d8,L0xaaaaaaab76dc];
(* str	q31, [x0, #560]                             #! EA = L0xfffffffed9f8; PC = 0xaaaaaaab6778 *)
mov [L0xfffffffed9f8,L0xfffffffed9fc,L0xfffffffeda00,L0xfffffffeda04] %v31;
(* sqrdmulh	v3.4s, v3.4s, v4.s[2]                  #! PC = 0xaaaaaaab677c *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* mls	v12.4s, v2.4s, v4.s[0]                      #! PC = 0xaaaaaaab6780 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v2 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab6784 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;

assert eqmod %v12 ( %v2o48*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o48*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v12 ( %v2o48*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o48*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 68 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffed9c8 [Q, X - 1753** 27] /\
    eqmod (F**2) L0xfffffffed9cc [Q, X - 1753**283] /\
    eqmod (F**2) L0xfffffffed9d0 [Q, X - 1753**155] /\
    eqmod (F**2) L0xfffffffed9d4 [Q, X - 1753**411] /\
    eqmod (F**2) L0xfffffffed9d8 [Q, X - 1753** 91] /\
    eqmod (F**2) L0xfffffffed9dc [Q, X - 1753**347] /\
    eqmod (F**2) L0xfffffffed9e0 [Q, X - 1753**219] /\
    eqmod (F**2) L0xfffffffed9e4 [Q, X - 1753**475] /\
    eqmod (F**2) L0xfffffffed9e8 [Q, X - 1753** 59] /\
    eqmod (F**2) L0xfffffffed9ec [Q, X - 1753**315] /\
    eqmod (F**2) L0xfffffffed9f0 [Q, X - 1753**187] /\
    eqmod (F**2) L0xfffffffed9f4 [Q, X - 1753**443] /\
    eqmod (F**2) L0xfffffffed9f8 [Q, X - 1753**123] /\
    eqmod (F**2) L0xfffffffed9fc [Q, X - 1753**379] /\
    eqmod (F**2) L0xfffffffeda00 [Q, X - 1753**251] /\
    eqmod (F**2) L0xfffffffeda04 [Q, X - 1753**507] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed9c8,L0xfffffffed9cc,L0xfffffffed9d0,L0xfffffffed9d4] /\
    [L0xfffffffed9c8,L0xfffffffed9cc,L0xfffffffed9d0,L0xfffffffed9d4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed9d8,L0xfffffffed9dc,L0xfffffffed9e0,L0xfffffffed9e4] /\
    [L0xfffffffed9d8,L0xfffffffed9dc,L0xfffffffed9e0,L0xfffffffed9e4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed9e8,L0xfffffffed9ec,L0xfffffffed9f0,L0xfffffffed9f4] /\
    [L0xfffffffed9e8,L0xfffffffed9ec,L0xfffffffed9f0,L0xfffffffed9f4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed9f8,L0xfffffffed9fc,L0xfffffffeda00,L0xfffffffeda04] /\
    [L0xfffffffed9f8,L0xfffffffed9fc,L0xfffffffeda00,L0xfffffffeda04] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    eqmod %v12 ( %v2o48*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o48*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    prove with [all ghosts, cuts [32, 60, 61, 62, 63, 64, 65, 66]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed9c8,L0xfffffffed9cc,L0xfffffffed9d0,L0xfffffffed9d4] /\
    [L0xfffffffed9c8,L0xfffffffed9cc,L0xfffffffed9d0,L0xfffffffed9d4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed9d8,L0xfffffffed9dc,L0xfffffffed9e0,L0xfffffffed9e4] /\
    [L0xfffffffed9d8,L0xfffffffed9dc,L0xfffffffed9e0,L0xfffffffed9e4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed9e8,L0xfffffffed9ec,L0xfffffffed9f0,L0xfffffffed9f4] /\
    [L0xfffffffed9e8,L0xfffffffed9ec,L0xfffffffed9f0,L0xfffffffed9f4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed9f8,L0xfffffffed9fc,L0xfffffffeda00,L0xfffffffeda04] /\
    [L0xfffffffed9f8,L0xfffffffed9fc,L0xfffffffeda00,L0xfffffffeda04] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [32,66]];

ghost  %v0o49@int32[4], %v1o49@int32[4],%v18o49@int32[4],%v19o49@int32[4]:
       %v0o49 =  %v0 /\  %v1o49 =  %v1 /\ %v18o49 = %v18 /\ %v19o49 =  %v19
   &&  %v0o49 =  %v0 /\  %v1o49 =  %v1 /\ %v18o49 = %v18 /\ %v19o49 =  %v19;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab6788 *)
adds dc x0 x0 (0x40)@uint64;
(* sub	v2.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab678c *)
sub %v2 %v0 %v12;
(* mul	v28.4s, v18.4s, v20.s[3]                    #! PC = 0xaaaaaaab6790 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v28 %v18 %mm; cast [] %v28@int32[4] %v28;
(* sub	v3.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab6794 *)
sub %v3 %v1 %v13;
(* mul	v29.4s, v19.4s, v20.s[3]                    #! PC = 0xaaaaaaab6798 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v29 %v19 %mm; cast [] %v29@int32[4] %v29;
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab679c *)
add %v0 %v0 %v12;
(* sqrdmulh	v18.4s, v18.4s, v20.s[2]               #! PC = 0xaaaaaaab67a0 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v18 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v18 %dc %mm 1;
(* add	v1.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab67a4 *)
add %v1 %v1 %v13;
(* sqrdmulh	v19.4s, v19.4s, v20.s[2]               #! PC = 0xaaaaaaab67a8 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v19 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* mls	v28.4s, v18.4s, v4.s[0]                     #! PC = 0xaaaaaaab67ac *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v18 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab67b0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;

assert eqmod %v28 (%v18o49*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o49*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v0 /\
        %v0 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v1 /\
        %v1 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v2 /\
        %v2 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v3 /\
        %v3 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v28 (%v18o49*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o49*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v0 /\
        %v0 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v1 /\
        %v1 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v2 /\
        %v2 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v3 /\
        %v3 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 69 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o49 + %v12 /\  %v2 =  %v0o49 - %v12 /\
     %v1 =  %v1o49 + %v13 /\  %v3 =  %v1o49 - %v13 /\
    eqmod %v28 (%v18o49*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o49*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v0 /\
     %v0 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v1 /\
     %v1 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v2 /\
     %v2 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v3 /\
     %v3 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v16o4a@int32[4],%v17o4a@int32[4], %v1o4a@int32[4], %v3o4a@int32[4]:
      %v16o4a = %v16 /\ %v17o4a = %v17 /\  %v1o4a =  %v1 /\  %v3o4a =  %v3
   && %v16o4a = %v16 /\ %v17o4a = %v17 /\  %v1o4a =  %v1 /\  %v3o4a =  %v3;

(* ldr	q6, [x9, #32]                               #! EA = L0xaaaaaaab72e0; Value = 0x075f30bd1756d787; PC = 0xaaaaaaab67b4 *)
mov %v6 [L0xaaaaaaab72e0,L0xaaaaaaab72e4,L0xaaaaaaab72e8,L0xaaaaaaab72ec];
(* sub	v18.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab67b8 *)
sub %v18 %v16 %v28;
(* mul	v12.4s, v1.4s, v5.s[1]                      #! PC = 0xaaaaaaab67bc *)
mov [_, m, _, _] %v5; mov %mm [m, m, m, m];
mull %dc %v12 %v1 %mm; cast [] %v12@int32[4] %v12;
(* ldr	q7, [x9, #48]                               #! EA = L0xaaaaaaab72f0; Value = 0x00075d5900175102; PC = 0xaaaaaaab67c0 *)
mov %v7 [L0xaaaaaaab72f0,L0xaaaaaaab72f4,L0xaaaaaaab72f8,L0xaaaaaaab72fc];
(* sub	v19.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab67c4 *)
sub %v19 %v17 %v29;
(* mul	v13.4s, v3.4s, v5.s[3]                      #! PC = 0xaaaaaaab67c8 *)
mov [_, _, _, m] %v5; mov %mm [m, m, m, m];
mull %dc %v13 %v3 %mm; cast [] %v13@int32[4] %v13;
(* ldr	q8, [x9, #64]                               #! EA = L0xaaaaaaab7300; Value = 0x217e895fc0abd374; PC = 0xaaaaaaab67cc *)
mov %v8 [L0xaaaaaaab7300,L0xaaaaaaab7304,L0xaaaaaaab7308,L0xaaaaaaab730c];
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab67d0 *)
add %v16 %v16 %v28;
(* sqrdmulh	v1.4s, v1.4s, v5.s[0]                  #! PC = 0xaaaaaaab67d4 *)
mov [m, _, _, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v1 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v1 %dc %mm 1;
(* ldr	q9, [x9, #80]                               #! EA = L0xaaaaaaab7310; Value = 0x0021762affc0bba8; PC = 0xaaaaaaab67d8 *)
mov %v9 [L0xaaaaaaab7310,L0xaaaaaaab7314,L0xaaaaaaab7318,L0xaaaaaaab731c];
(* add	v17.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab67dc *)
add %v17 %v17 %v29;
(* sqrdmulh	v3.4s, v3.4s, v5.s[2]                  #! PC = 0xaaaaaaab67e0 *)
mov [_, _, m, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* ldr	q10, [x9, #96]                              #! EA = L0xaaaaaaab7320; Value = 0xe59ef7f3e4ed0f7a; PC = 0xaaaaaaab67e4 *)
mov %v10 [L0xaaaaaaab7320,L0xaaaaaaab7324,L0xaaaaaaab7328,L0xaaaaaaab732c];
(* mls	v12.4s, v1.4s, v4.s[0]                      #! PC = 0xaaaaaaab67e8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v1 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* ldr	q11, [x9, #112]                             #! EA = L0xaaaaaaab7330; Value = 0xffe5a590ffe4f3d4; PC = 0xaaaaaaab67ec *)
mov %v11 [L0xaaaaaaab7330,L0xaaaaaaab7334,L0xaaaaaaab7338,L0xaaaaaaab733c];
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab67f0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;
(* ldr	q22, [x10, #32]                             #! EA = L0xaaaaaaab76e0; Value = 0xd59a9bfc14b7cdca; PC = 0xaaaaaaab67f4 *)
mov %v22 [L0xaaaaaaab76e0,L0xaaaaaaab76e4,L0xaaaaaaab76e8,L0xaaaaaaab76ec];

assert eqmod %v12 ( %v1o4a*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o4a*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v16 /\
       %v16 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v17 /\
       %v17 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v18 /\
       %v18 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v19 /\
       %v19 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v12 ( %v1o4a*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o4a*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v16 /\
       %v16 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v17 /\
       %v17 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v18 /\
       %v18 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v19 /\
       %v19 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v16 /\
       %v16 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v17 /\
       %v17 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v18 /\
       %v18 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v19 /\
       %v19 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 70 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v16 = %v16o4a + %v28 /\ %v18 = %v16o4a - %v28 /\
    %v17 = %v17o4a + %v29 /\ %v19 = %v17o4a - %v29 /\
    eqmod %v12 ( %v1o4a*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o4a*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v16 /\
    %v16 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v17 /\
    %v17 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v18 /\
    %v18 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v19 /\
    %v19 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v16 /\
    %v16 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v17 /\
    %v17 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v18 /\
    %v18 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v19 /\
    %v19 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost  %v0o4b@int32[4], %v2o4b@int32[4],%v16o4b@int32[4],%v18o4b@int32[4],
      %v17o4b@int32[4],%v19o4b@int32[4]:
       %v0o4b =  %v0 /\  %v2o4b =  %v2 /\ %v16o4b = %v16 /\ %v18o4b = %v18 /\
      %v17o4b = %v17 /\ %v19o4b = %v19
   &&  %v0o4b =  %v0 /\  %v2o4b =  %v2 /\ %v16o4b = %v16 /\ %v18o4b = %v18 /\
      %v17o4b = %v17 /\ %v19o4b = %v19;

(* sub	v1.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab67f8 *)
sub %v1 %v0 %v12;
(* mul	v28.4s, v17.4s, v21.s[1]                    #! PC = 0xaaaaaaab67fc *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v28 %v17 %mm; cast [] %v28@int32[4] %v28;
(* ldr	q23, [x10, #48]                             #! EA = L0xaaaaaaab76f0; Value = 0xffd5a5350014b2a0; PC = 0xaaaaaaab6800 *)
mov %v23 [L0xaaaaaaab76f0,L0xaaaaaaab76f4,L0xaaaaaaab76f8,L0xaaaaaaab76fc];
(* sub	v3.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab6804 *)
sub %v3 %v2 %v13;
(* mul	v29.4s, v19.4s, v21.s[3]                    #! PC = 0xaaaaaaab6808 *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v29 %v19 %mm; cast [] %v29@int32[4] %v29;
(* ldr	q24, [x10, #64]                             #! EA = L0xaaaaaaab7700; Value = 0xeb112f763d036f62; PC = 0xaaaaaaab680c *)
mov %v24 [L0xaaaaaaab7700,L0xaaaaaaab7704,L0xaaaaaaab7708,L0xaaaaaaab770c];
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab6810 *)
add %v0 %v0 %v12;
(* sqrdmulh	v17.4s, v17.4s, v21.s[0]               #! PC = 0xaaaaaaab6814 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v17 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v17 %dc %mm 1;
(* ldr	q25, [x10, #80]                             #! EA = L0xaaaaaaab7710; Value = 0xffeb166b003cf42f; PC = 0xaaaaaaab6818 *)
mov %v25 [L0xaaaaaaab7710,L0xaaaaaaab7714,L0xaaaaaaab7718,L0xaaaaaaab771c];
(* add	v2.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab681c *)
add %v2 %v2 %v13;
(* sqrdmulh	v19.4s, v19.4s, v21.s[2]               #! PC = 0xaaaaaaab6820 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v19 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* ldr	q26, [x10, #96]                             #! EA = L0xaaaaaaab7720; Value = 0x2e21f120ffd18d64; PC = 0xaaaaaaab6824 *)
mov %v26 [L0xaaaaaaab7720,L0xaaaaaaab7724,L0xaaaaaaab7728,L0xaaaaaaab772c];
(* mls	v28.4s, v17.4s, v4.s[0]                     #! PC = 0xaaaaaaab6828 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v17 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* ldr	q27, [x10, #112]                            #! EA = L0xaaaaaaab7730; Value = 0x002e1669ffffd199; PC = 0xaaaaaaab682c *)
mov %v27 [L0xaaaaaaab7730,L0xaaaaaaab7734,L0xaaaaaaab7738,L0xaaaaaaab773c];
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab6830 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* sub	v17.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab6834 *)
sub %v17 %v16 %v28;
(* sub	v19.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6838 *)
sub %v19 %v18 %v29;
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab683c *)
add %v16 %v16 %v28;
(* add	v18.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6840 *)
add %v18 %v18 %v29;

assert eqmod %v28 (%v17o4b*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o4b*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v0 /\
        %v0 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v1 /\
        %v1 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v2 /\
        %v2 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v3 /\
        %v3 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v16 /\
       %v16 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v17 /\
       %v17 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v18 /\
       %v18 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v19 /\
       %v19 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [69]] && true;
assume eqmod %v28 (%v17o4b*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o4b*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v0 /\
        %v0 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v1 /\
        %v1 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v2 /\
        %v2 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v3 /\
        %v3 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v16 /\
       %v16 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v17 /\
       %v17 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v18 /\
       %v18 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v19 /\
       %v19 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v16 /\
       %v16 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v17 /\
       %v17 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v18 /\
       %v18 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v19 /\
       %v19 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 71 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o4b + %v12 /\  %v1 =   %v0o4b - %v12 /\
     %v2 =  %v2o4b + %v13 /\  %v3 =   %v2o4b - %v13 /\
    %v16 = %v16o4b + %v28 /\ %v17 = %v16o4b - %v28 /\
    %v18 = %v18o4b + %v29 /\ %v19 = %v18o4b - %v29 /\
    eqmod %v28 (%v17o4b*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o4b*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v0 /\
     %v0 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v1 /\
     %v1 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v2 /\
     %v2 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v3 /\
     %v3 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v16 /\
    %v16 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v17 /\
    %v17 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v18 /\
    %v18 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v19 /\
    %v19 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v16 /\
    %v16 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v17 /\
    %v17 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v18 /\
    %v18 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v19 /\
    %v19 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [69]];

(* add	x9, x9, #0x80                               #! PC = 0xaaaaaaab6844 *)
adds dc x9 x9 (0x80)@uint64;
(* add	x10, x10, #0x80                             #! PC = 0xaaaaaaab6848 *)
adds dc x10 x10 (0x80)@uint64;
(* trn1	v12.4s, v0.4s, v1.4s                       #! PC = 0xaaaaaaab684c *)
mov [t0, _, t2, _] %v0; mov [t1, _, t3, _] %v1; mov %v12 [t0, t1, t2, t3];
(* trn2	v13.4s, v0.4s, v1.4s                       #! PC = 0xaaaaaaab6850 *)
mov [_, t0, _, t2] %v0; mov [_, t1, _, t3] %v1; mov %v13 [t0, t1, t2, t3];
(* trn1	v14.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab6854 *)
mov [t0, _, t2, _] %v2; mov [t1, _, t3, _] %v3; mov %v14 [t0, t1, t2, t3];
(* trn2	v15.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab6858 *)
mov [_, t0, _, t2] %v2; mov [_, t1, _, t3] %v3; mov %v15 [t0, t1, t2, t3];
(* trn1	v0.2d, v12.2d, v14.2d                      #! PC = 0xaaaaaaab685c *)
mov [t0, t1, _, _] %v12; mov [t2, t3, _, _] %v14; mov %v0 [t0, t1, t2, t3];
(* trn2	v2.2d, v12.2d, v14.2d                      #! PC = 0xaaaaaaab6860 *)
mov [_, _, t0, t1] %v12; mov [_, _, t2, t3] %v14; mov %v2 [t0, t1, t2, t3];
(* trn1	v1.2d, v13.2d, v15.2d                      #! PC = 0xaaaaaaab6864 *)
mov [t0, t1, _, _] %v13; mov [t2, t3, _, _] %v15; mov %v1 [t0, t1, t2, t3];
(* trn2	v3.2d, v13.2d, v15.2d                      #! PC = 0xaaaaaaab6868 *)
mov [_, _, t0, t1] %v13; mov [_, _, t2, t3] %v15; mov %v3 [t0, t1, t2, t3];

ghost  %v2o4c@int32[4], %v3o4c@int32[4]:
       %v2o4c =  %v2 /\  %v3o4c =  %v3 &&  %v2o4c =  %v2 /\  %v3o4c =  %v3;

(* mul	v12.4s, v2.4s, v7.4s                        #! PC = 0xaaaaaaab686c *)
mull %dc %v12 %v2 %v7; cast [] %v12@int32[4] %v12;
(* trn1	v28.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab6870 *)
mov [t0, _, t2, _] %v16; mov [t1, _, t3, _] %v17; mov %v28 [t0, t1, t2, t3];
(* mul	v13.4s, v3.4s, v7.4s                        #! PC = 0xaaaaaaab6874 *)
mull %dc %v13 %v3 %v7; cast [] %v13@int32[4] %v13;
(* trn2	v29.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab6878 *)
mov [_, t0, _, t2] %v16; mov [_, t1, _, t3] %v17; mov %v29 [t0, t1, t2, t3];
(* sqrdmulh	v2.4s, v2.4s, v6.4s                    #! PC = 0xaaaaaaab687c *)
mulj %mm %v2 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v2 %dc %mm 1;
(* trn1	v30.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab6880 *)
mov [t0, _, t2, _] %v18; mov [t1, _, t3, _] %v19; mov %v30 [t0, t1, t2, t3];
(* sqrdmulh	v3.4s, v3.4s, v6.4s                    #! PC = 0xaaaaaaab6884 *)
mulj %mm %v3 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* trn2	v31.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab6888 *)
mov [_, t0, _, t2] %v18; mov [_, t1, _, t3] %v19; mov %v31 [t0, t1, t2, t3];
(* mls	v12.4s, v2.4s, v4.s[0]                      #! PC = 0xaaaaaaab688c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v2 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* trn1	v16.2d, v28.2d, v30.2d                     #! PC = 0xaaaaaaab6890 *)
mov [t0, t1, _, _] %v28; mov [t2, t3, _, _] %v30; mov %v16 [t0, t1, t2, t3];
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab6894 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;
(* trn2	v18.2d, v28.2d, v30.2d                     #! PC = 0xaaaaaaab6898 *)
mov [_, _, t0, t1] %v28; mov [_, _, t2, t3] %v30; mov %v18 [t0, t1, t2, t3];
(* trn1	v17.2d, v29.2d, v31.2d                     #! PC = 0xaaaaaaab689c *)
mov [t0, t1, _, _] %v29; mov [t2, t3, _, _] %v31; mov %v17 [t0, t1, t2, t3];
(* trn2	v19.2d, v29.2d, v31.2d                     #! PC = 0xaaaaaaab68a0 *)
mov [_, _, t0, t1] %v29; mov [_, _, t2, t3] %v31; mov %v19 [t0, t1, t2, t3];

assert eqmod %v12 ( %v2o4c* %v7) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o4c* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl] && true;
assume eqmod %v12 ( %v2o4c* %v7) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o4c* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 72 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod %v12 ( %v2o4c* %v7) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o4c* %v7) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

ghost  %v0o4c@int32[4], %v1o4c@int32[4],%v18o4c@int32[4],%v19o4c@int32[4]:
       %v0o4c =  %v0 /\  %v1o4c =  %v1 /\ %v18o4c = %v18 /\ %v19o4c = %v19
   &&  %v0o4c =  %v0 /\  %v1o4c =  %v1 /\ %v18o4c = %v18 /\ %v19o4c = %v19;

(* sub	v2.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab68a4 *)
sub %v2 %v0 %v12;
(* mul	v28.4s, v18.4s, v23.4s                      #! PC = 0xaaaaaaab68a8 *)
mull %dc %v28 %v18 %v23; cast [] %v28@int32[4] %v28;
(* sub	v3.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab68ac *)
sub %v3 %v1 %v13;
(* mul	v29.4s, v19.4s, v23.4s                      #! PC = 0xaaaaaaab68b0 *)
mull %dc %v29 %v19 %v23; cast [] %v29@int32[4] %v29;
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab68b4 *)
add %v0 %v0 %v12;
(* sqrdmulh	v18.4s, v18.4s, v22.4s                 #! PC = 0xaaaaaaab68b8 *)
mulj %mm %v18 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v18 %dc %mm 1;
(* add	v1.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab68bc *)
add %v1 %v1 %v13;
(* sqrdmulh	v19.4s, v19.4s, v22.4s                 #! PC = 0xaaaaaaab68c0 *)
mulj %mm %v19 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* mls	v28.4s, v18.4s, v4.s[0]                     #! PC = 0xaaaaaaab68c4 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v18 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab68c8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;

assert eqmod %v28 (%v18o4c*%v23) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o4c*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v0 /\
        %v0 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v1 /\
        %v1 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v2 /\
        %v2 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v3 /\
        %v3 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [71]] && true;
assume eqmod %v28 (%v18o4c*%v23) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o4c*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v0 /\
        %v0 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v1 /\
        %v1 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v2 /\
        %v2 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v3 /\
        %v3 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 73 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
      %v0 =  %v0o4c + %v12 /\  %v2 =  %v0o4c - %v12 /\
      %v1 =  %v1o4c + %v13 /\  %v3 =  %v1o4c - %v13 /\
    eqmod %v28 (%v18o4c*%v23) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o4c*%v23) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v0 /\
     %v0 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v1 /\
     %v1 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v2 /\
     %v2 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v3 /\
     %v3 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [71]];

ghost %v16o4d@int32[4],%v17o4d@int32[4], %v1o4d@int32[4], %v3o4d@int32[4]:
      %v16o4d = %v16 /\ %v17o4d = %v17 /\  %v1o4d =   %v1 /\  %v3o4d =   %v3
   && %v16o4d = %v16 /\ %v17o4d = %v17 /\  %v1o4d =   %v1 /\  %v3o4d =   %v3;

(* sub	v18.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab68cc *)
sub %v18 %v16 %v28;
(* mul	v12.4s, v1.4s, v9.4s                        #! PC = 0xaaaaaaab68d0 *)
mull %dc %v12 %v1 %v9; cast [] %v12@int32[4] %v12;
(* sub	v19.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab68d4 *)
sub %v19 %v17 %v29;
(* mul	v13.4s, v3.4s, v11.4s                       #! PC = 0xaaaaaaab68d8 *)
mull %dc %v13 %v3 %v11; cast [] %v13@int32[4] %v13;
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab68dc *)
add %v16 %v16 %v28;
(* sqrdmulh	v1.4s, v1.4s, v8.4s                    #! PC = 0xaaaaaaab68e0 *)
mulj %mm %v1 %v8; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v1 %dc %mm 1;
(* add	v17.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab68e4 *)
add %v17 %v17 %v29;
(* sqrdmulh	v3.4s, v3.4s, v10.4s                   #! PC = 0xaaaaaaab68e8 *)
mulj %mm %v3 %v10; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* mls	v12.4s, v1.4s, v4.s[0]                      #! PC = 0xaaaaaaab68ec *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v1 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab68f0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;

assert eqmod %v12 ( %v1o4d* %v9) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o4d*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v16 /\
       %v16 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v17 /\
       %v17 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v18 /\
       %v18 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v19 /\
       %v19 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [71,72]] && true;
assume eqmod %v12 ( %v1o4d* %v9) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o4d*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v16 /\
       %v16 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v17 /\
       %v17 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v18 /\
       %v18 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v19 /\
       %v19 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v16 /\
       %v16 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v17 /\
       %v17 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v18 /\
       %v18 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v19 /\
       %v19 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 74 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v16 = %v16o4d + %v28 /\ %v18 = %v16o4d - %v28 /\
    %v17 = %v17o4d + %v29 /\ %v19 = %v17o4d - %v29 /\
    eqmod %v12 ( %v1o4d* %v9) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o4d*%v11) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v16 /\
    %v16 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v17 /\
    %v17 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v18 /\
    %v18 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v19 /\
    %v19 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v16 /\
    %v16 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v17 /\
    %v17 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v18 /\
    %v18 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v19 /\
    %v19 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [71,72]];

ghost  %v0o4e@int32[4], %v2o4e@int32[4],%v17o4e@int32[4],%v19o4e@int32[4]:
       %v0o4e =  %v0 /\  %v2o4e =  %v2 /\ %v17o4e = %v17 /\ %v19o4e = %v19
   &&  %v0o4e =  %v0 /\  %v2o4e =  %v2 /\ %v17o4e = %v17 /\ %v19o4e = %v19;

(* sub	v1.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab68f4 *)
sub %v1 %v0 %v12;
(* mul	v28.4s, v17.4s, v25.4s                      #! PC = 0xaaaaaaab68f8 *)
mull %dc %v28 %v17 %v25; cast [] %v28@int32[4] %v28;
(* sub	v3.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab68fc *)
sub %v3 %v2 %v13;
(* mul	v29.4s, v19.4s, v27.4s                      #! PC = 0xaaaaaaab6900 *)
mull %dc %v29 %v19 %v27; cast [] %v29@int32[4] %v29;
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab6904 *)
add %v0 %v0 %v12;
(* sqrdmulh	v17.4s, v17.4s, v24.4s                 #! PC = 0xaaaaaaab6908 *)
mulj %mm %v17 %v24; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v17 %dc %mm 1;
(* add	v2.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab690c *)
add %v2 %v2 %v13;
(* sqrdmulh	v19.4s, v19.4s, v26.4s                 #! PC = 0xaaaaaaab6910 *)
mulj %mm %v19 %v26; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* mls	v28.4s, v17.4s, v4.s[0]                     #! PC = 0xaaaaaaab6914 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v17 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab6918 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;

assert eqmod %v28 (%v17o4e*%v25) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o4e*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v0 /\
        %v0 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v1 /\
        %v1 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v2 /\
        %v2 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v3 /\
        %v3 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [73]] && true;
assume eqmod %v28 (%v17o4e*%v25) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o4e*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v0 /\
        %v0 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v1 /\
        %v1 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v2 /\
        %v2 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v3 /\
        %v3 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 75 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o4e + %v12 /\  %v1 =  %v0o4e - %v12 /\
     %v2 =  %v2o4e + %v13 /\  %v3 =  %v2o4e - %v13 /\
    eqmod %v28 (%v17o4e*%v25) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o4e*%v27) [Q,Q,Q,Q] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v0 /\
     %v0 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v1 /\
     %v1 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v2 /\
     %v2 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v3 /\
     %v3 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [73]];

ghost %v16o4f@int32[4],%v18o4f@int32[4]:
      %v16o4f = %v16 /\ %v18o4f = %v18 && %v16o4f = %v16 /\ %v18o4f = %v18;

(* ldr	q12, [x0, #64]                              #! EA = L0xfffffffed848; Value = 0x00115b7600509bb5; PC = 0xaaaaaaab691c *)
mov %v12 [L0xfffffffed848,L0xfffffffed84c,L0xfffffffed850,L0xfffffffed854];
(* trn1	v8.4s, v0.4s, v1.4s                        #! PC = 0xaaaaaaab6920 *)
mov [t0, _, t2, _] %v0; mov [t1, _, t3, _] %v1; mov %v8 [t0, t1, t2, t3];
(* trn2	v9.4s, v0.4s, v1.4s                        #! PC = 0xaaaaaaab6924 *)
mov [_, t0, _, t2] %v0; mov [_, t1, _, t3] %v1; mov %v9 [t0, t1, t2, t3];
(* ldr	q13, [x0, #80]                              #! EA = L0xfffffffed858; Value = 0xffd6561d0030fb4e; PC = 0xaaaaaaab6928 *)
mov %v13 [L0xfffffffed858,L0xfffffffed85c,L0xfffffffed860,L0xfffffffed864];
(* trn1	v10.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab692c *)
mov [t0, _, t2, _] %v2; mov [t1, _, t3, _] %v3; mov %v10 [t0, t1, t2, t3];
(* trn2	v11.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab6930 *)
mov [_, t0, _, t2] %v2; mov [_, t1, _, t3] %v3; mov %v11 [t0, t1, t2, t3];
(* ldr	q14, [x0, #96]                              #! EA = L0xfffffffed868; Value = 0xfff5eacb002d10c2; PC = 0xaaaaaaab6934 *)
mov %v14 [L0xfffffffed868,L0xfffffffed86c,L0xfffffffed870,L0xfffffffed874];
(* trn1	v0.2d, v8.2d, v10.2d                       #! PC = 0xaaaaaaab6938 *)
mov [t0, t1, _, _] %v8; mov [t2, t3, _, _] %v10; mov %v0 [t0, t1, t2, t3];
(* trn2	v2.2d, v8.2d, v10.2d                       #! PC = 0xaaaaaaab693c *)
mov [_, _, t0, t1] %v8; mov [_, _, t2, t3] %v10; mov %v2 [t0, t1, t2, t3];
(* ldr	q15, [x0, #112]                             #! EA = L0xfffffffed878; Value = 0x002f0946ffd49890; PC = 0xaaaaaaab6940 *)
mov %v15 [L0xfffffffed878,L0xfffffffed87c,L0xfffffffed880,L0xfffffffed884];
(* trn1	v1.2d, v9.2d, v11.2d                       #! PC = 0xaaaaaaab6944 *)
mov [t0, t1, _, _] %v9; mov [t2, t3, _, _] %v11; mov %v1 [t0, t1, t2, t3];
(* trn2	v3.2d, v9.2d, v11.2d                       #! PC = 0xaaaaaaab6948 *)
mov [_, _, t0, t1] %v9; mov [_, _, t2, t3] %v11; mov %v3 [t0, t1, t2, t3];
(* str	q0, [x0]                                    #! EA = L0xfffffffed808; PC = 0xaaaaaaab694c *)
mov [L0xfffffffed808,L0xfffffffed80c,L0xfffffffed810,L0xfffffffed814] %v0;
(* str	q2, [x0, #32]                               #! EA = L0xfffffffed828; PC = 0xaaaaaaab6950 *)
mov [L0xfffffffed828,L0xfffffffed82c,L0xfffffffed830,L0xfffffffed834] %v2;
(* sub	v17.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab6954 *)
sub %v17 %v16 %v28;
(* sub	v19.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6958 *)
sub %v19 %v18 %v29;
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab695c *)
add %v16 %v16 %v28;
(* add	v18.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6960 *)
add %v18 %v18 %v29;
(* str	q1, [x0, #16]                               #! EA = L0xfffffffed818; PC = 0xaaaaaaab6964 *)
mov [L0xfffffffed818,L0xfffffffed81c,L0xfffffffed820,L0xfffffffed824] %v1;
(* str	q3, [x0, #48]                               #! EA = L0xfffffffed838; PC = 0xaaaaaaab6968 *)
mov [L0xfffffffed838,L0xfffffffed83c,L0xfffffffed840,L0xfffffffed844] %v3;

assert [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v16 /\
       %v16 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v17 /\
       %v17 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v18 /\
       %v18 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v19 /\
       %v19 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
       prove with [algebra solver isl, cuts [74]] && true;
assume [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v16 /\
       %v16 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v17 /\
       %v17 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v18 /\
       %v18 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v19 /\
       %v19 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v16 /\
       %v16 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v17 /\
       %v17 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v18 /\
       %v18 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v19 /\
       %v19 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2];

(* CUT 76 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffed808 [Q, X - 1753**  5] /\
    eqmod (F**2) L0xfffffffed80c [Q, X - 1753**261] /\
    eqmod (F**2) L0xfffffffed810 [Q, X - 1753**133] /\
    eqmod (F**2) L0xfffffffed814 [Q, X - 1753**389] /\
    eqmod (F**2) L0xfffffffed818 [Q, X - 1753** 69] /\
    eqmod (F**2) L0xfffffffed81c [Q, X - 1753**325] /\
    eqmod (F**2) L0xfffffffed820 [Q, X - 1753**197] /\
    eqmod (F**2) L0xfffffffed824 [Q, X - 1753**453] /\
    eqmod (F**2) L0xfffffffed828 [Q, X - 1753** 37] /\
    eqmod (F**2) L0xfffffffed82c [Q, X - 1753**293] /\
    eqmod (F**2) L0xfffffffed830 [Q, X - 1753**165] /\
    eqmod (F**2) L0xfffffffed834 [Q, X - 1753**421] /\
    eqmod (F**2) L0xfffffffed838 [Q, X - 1753**101] /\
    eqmod (F**2) L0xfffffffed83c [Q, X - 1753**357] /\
    eqmod (F**2) L0xfffffffed840 [Q, X - 1753**229] /\
    eqmod (F**2) L0xfffffffed844 [Q, X - 1753**485] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed808,L0xfffffffed80c,L0xfffffffed810,L0xfffffffed814] /\
    [L0xfffffffed808,L0xfffffffed80c,L0xfffffffed810,L0xfffffffed814] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed818,L0xfffffffed81c,L0xfffffffed820,L0xfffffffed824] /\
    [L0xfffffffed818,L0xfffffffed81c,L0xfffffffed820,L0xfffffffed824] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed828,L0xfffffffed82c,L0xfffffffed830,L0xfffffffed834] /\
    [L0xfffffffed828,L0xfffffffed82c,L0xfffffffed830,L0xfffffffed834] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed838,L0xfffffffed83c,L0xfffffffed840,L0xfffffffed844] /\
    [L0xfffffffed838,L0xfffffffed83c,L0xfffffffed840,L0xfffffffed844] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    %v16 = %v16o4f + %v28 /\ %v17 = %v16o4f - %v28 /\
    %v18 = %v18o4f + %v29 /\ %v19 = %v18o4f - %v29 /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v16 /\
    %v16 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v17 /\
    %v17 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v18 /\
    %v18 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v19 /\
    %v19 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    prove with [all ghosts, cuts [32, 68, 69, 70, 71, 72, 73, 74]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed808,L0xfffffffed80c,L0xfffffffed810,L0xfffffffed814] /\
    [L0xfffffffed808,L0xfffffffed80c,L0xfffffffed810,L0xfffffffed814] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed818,L0xfffffffed81c,L0xfffffffed820,L0xfffffffed824] /\
    [L0xfffffffed818,L0xfffffffed81c,L0xfffffffed820,L0xfffffffed824] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed828,L0xfffffffed82c,L0xfffffffed830,L0xfffffffed834] /\
    [L0xfffffffed828,L0xfffffffed82c,L0xfffffffed830,L0xfffffffed834] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed838,L0xfffffffed83c,L0xfffffffed840,L0xfffffffed844] /\
    [L0xfffffffed838,L0xfffffffed83c,L0xfffffffed840,L0xfffffffed844] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v16 /\
    %v16 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v17 /\
    %v17 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v18 /\
    %v18 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v19 /\
    %v19 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2]
    prove with [cuts [74]];

ghost %v14o50@int32[4],%v15o50@int32[4]:
      %v14o50 = %v14 /\ %v15o50 = %v15 && %v14o50 = %v14 /\ %v15o50 = %v15;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab696c *)
adds dc x0 x0 (0x40)@uint64;
(* ldr	q28, [x0, #512]                             #! EA = L0xfffffffeda48; Value = 0x0051d66cffd139d3; PC = 0xaaaaaaab6970 *)
mov %v28 [L0xfffffffeda48,L0xfffffffeda4c,L0xfffffffeda50,L0xfffffffeda54];
(* trn1	v24.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab6974 *)
mov [t0, _, t2, _] %v16; mov [t1, _, t3, _] %v17; mov %v24 [t0, t1, t2, t3];
(* trn2	v25.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab6978 *)
mov [_, t0, _, t2] %v16; mov [_, t1, _, t3] %v17; mov %v25 [t0, t1, t2, t3];
(* ldr	q29, [x0, #528]                             #! EA = L0xfffffffeda58; Value = 0xffe90268002a8093; PC = 0xaaaaaaab697c *)
mov %v29 [L0xfffffffeda58,L0xfffffffeda5c,L0xfffffffeda60,L0xfffffffeda64];
(* trn1	v26.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab6980 *)
mov [t0, _, t2, _] %v18; mov [t1, _, t3, _] %v19; mov %v26 [t0, t1, t2, t3];
(* trn2	v27.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab6984 *)
mov [_, t0, _, t2] %v18; mov [_, t1, _, t3] %v19; mov %v27 [t0, t1, t2, t3];
(* ldr	q30, [x0, #544]                             #! EA = L0xfffffffeda68; Value = 0x002c9adaffd767ad; PC = 0xaaaaaaab6988 *)
mov %v30 [L0xfffffffeda68,L0xfffffffeda6c,L0xfffffffeda70,L0xfffffffeda74];
(* trn1	v16.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab698c *)
mov [t0, t1, _, _] %v24; mov [t2, t3, _, _] %v26; mov %v16 [t0, t1, t2, t3];
(* trn2	v18.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab6990 *)
mov [_, _, t0, t1] %v24; mov [_, _, t2, t3] %v26; mov %v18 [t0, t1, t2, t3];
(* ldr	q31, [x0, #560]                             #! EA = L0xfffffffeda78; Value = 0x00156b4bff8b8507; PC = 0xaaaaaaab6994 *)
mov %v31 [L0xfffffffeda78,L0xfffffffeda7c,L0xfffffffeda80,L0xfffffffeda84];
(* trn1	v17.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab6998 *)
mov [t0, t1, _, _] %v25; mov [t2, t3, _, _] %v27; mov %v17 [t0, t1, t2, t3];
(* trn2	v19.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab699c *)
mov [_, _, t0, t1] %v25; mov [_, _, t2, t3] %v27; mov %v19 [t0, t1, t2, t3];
(* sub	x0, x0, #0x40                               #! PC = 0xaaaaaaab69a0 *)
subs dc x0 x0 (0x40)@uint64;
(* ldr	q4, [x9]                                    #! EA = L0xaaaaaaab7340; Value = 0x00000000007fe001; PC = 0xaaaaaaab69a4 *)
mov %v4 [L0xaaaaaaab7340,L0xaaaaaaab7344,L0xaaaaaaab7348,L0xaaaaaaab734c];
(* str	q16, [x0, #512]                             #! EA = L0xfffffffeda08; PC = 0xaaaaaaab69a8 *)
mov [L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14] %v16;
(* mul	v0.4s, v14.4s, v4.s[3]                      #! PC = 0xaaaaaaab69ac *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v0 %v14 %mm; cast [] %v0@int32[4] %v0;
(* ldr	q5, [x9, #16]                               #! EA = L0xaaaaaaab7350; Value = 0x0010b72c10bb5ab5; PC = 0xaaaaaaab69b0 *)
mov %v5 [L0xaaaaaaab7350,L0xaaaaaaab7354,L0xaaaaaaab7358,L0xaaaaaaab735c];
(* str	q17, [x0, #528]                             #! EA = L0xfffffffeda18; PC = 0xaaaaaaab69b4 *)
mov [L0xfffffffeda18,L0xfffffffeda1c,L0xfffffffeda20,L0xfffffffeda24] %v17;
(* mul	v1.4s, v15.4s, v4.s[3]                      #! PC = 0xaaaaaaab69b8 *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v1 %v15 %mm; cast [] %v1@int32[4] %v1;
(* ldr	q20, [x10]                                  #! EA = L0xaaaaaaab7740; Value = 0x00000000007fe001; PC = 0xaaaaaaab69bc *)
mov %v20 [L0xaaaaaaab7740,L0xaaaaaaab7744,L0xaaaaaaab7748,L0xaaaaaaab774c];
(* str	q18, [x0, #544]                             #! EA = L0xfffffffeda28; PC = 0xaaaaaaab69c0 *)
mov [L0xfffffffeda28,L0xfffffffeda2c,L0xfffffffeda30,L0xfffffffeda34] %v18;
(* sqrdmulh	v14.4s, v14.4s, v4.s[2]                #! PC = 0xaaaaaaab69c4 *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* ldr	q21, [x10, #16]                             #! EA = L0xaaaaaaab7750; Value = 0x00087f3808815845; PC = 0xaaaaaaab69c8 *)
mov %v21 [L0xaaaaaaab7750,L0xaaaaaaab7754,L0xaaaaaaab7758,L0xaaaaaaab775c];
(* str	q19, [x0, #560]                             #! EA = L0xfffffffeda38; PC = 0xaaaaaaab69cc *)
mov [L0xfffffffeda38,L0xfffffffeda3c,L0xfffffffeda40,L0xfffffffeda44] %v19;
(* sqrdmulh	v15.4s, v15.4s, v4.s[2]                #! PC = 0xaaaaaaab69d0 *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v0.4s, v14.4s, v4.s[0]                      #! PC = 0xaaaaaaab69d4 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab69d8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;

assert eqmod  %v0 (%v14o50*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o50*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod  %v0 (%v14o50*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o50*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 77 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffeda08 [Q, X - 1753**  7] /\
    eqmod (F**2) L0xfffffffeda0c [Q, X - 1753**263] /\
    eqmod (F**2) L0xfffffffeda10 [Q, X - 1753**135] /\
    eqmod (F**2) L0xfffffffeda14 [Q, X - 1753**391] /\
    eqmod (F**2) L0xfffffffeda18 [Q, X - 1753** 71] /\
    eqmod (F**2) L0xfffffffeda1c [Q, X - 1753**327] /\
    eqmod (F**2) L0xfffffffeda20 [Q, X - 1753**199] /\
    eqmod (F**2) L0xfffffffeda24 [Q, X - 1753**455] /\
    eqmod (F**2) L0xfffffffeda28 [Q, X - 1753** 39] /\
    eqmod (F**2) L0xfffffffeda2c [Q, X - 1753**295] /\
    eqmod (F**2) L0xfffffffeda30 [Q, X - 1753**167] /\
    eqmod (F**2) L0xfffffffeda34 [Q, X - 1753**423] /\
    eqmod (F**2) L0xfffffffeda38 [Q, X - 1753**103] /\
    eqmod (F**2) L0xfffffffeda3c [Q, X - 1753**359] /\
    eqmod (F**2) L0xfffffffeda40 [Q, X - 1753**231] /\
    eqmod (F**2) L0xfffffffeda44 [Q, X - 1753**487] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14] /\
    [L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffeda18,L0xfffffffeda1c,L0xfffffffeda20,L0xfffffffeda24] /\
    [L0xfffffffeda18,L0xfffffffeda1c,L0xfffffffeda20,L0xfffffffeda24] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffeda28,L0xfffffffeda2c,L0xfffffffeda30,L0xfffffffeda34] /\
    [L0xfffffffeda28,L0xfffffffeda2c,L0xfffffffeda30,L0xfffffffeda34] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffeda38,L0xfffffffeda3c,L0xfffffffeda40,L0xfffffffeda44] /\
    [L0xfffffffeda38,L0xfffffffeda3c,L0xfffffffeda40,L0xfffffffeda44] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    eqmod  %v0 (%v14o50*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o50*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    prove with [all ghosts, cuts [32, 69, 70, 71, 72, 73, 74, 75]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14] /\
    [L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffeda18,L0xfffffffeda1c,L0xfffffffeda20,L0xfffffffeda24] /\
    [L0xfffffffeda18,L0xfffffffeda1c,L0xfffffffeda20,L0xfffffffeda24] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffeda28,L0xfffffffeda2c,L0xfffffffeda30,L0xfffffffeda34] /\
    [L0xfffffffeda28,L0xfffffffeda2c,L0xfffffffeda30,L0xfffffffeda34] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffeda38,L0xfffffffeda3c,L0xfffffffeda40,L0xfffffffeda44] /\
    [L0xfffffffeda38,L0xfffffffeda3c,L0xfffffffeda40,L0xfffffffeda44] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [32,75]];

ghost %v12o51@int32[4],%v13o51@int32[4],%v30o51@int32[4],%v31o51@int32[4]:
      %v12o51 = %v12 /\ %v13o51 = %v13 /\%v30o51 = %v30 /\ %v31o51 =  %v31
   && %v12o51 = %v12 /\ %v13o51 = %v13 /\%v30o51 = %v30 /\ %v31o51 =  %v31;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab69dc *)
adds dc x0 x0 (0x40)@uint64;
(* sub	v14.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab69e0 *)
sub %v14 %v12 %v0;
(* mul	v16.4s, v30.4s, v20.s[3]                    #! PC = 0xaaaaaaab69e4 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v16 %v30 %mm; cast [] %v16@int32[4] %v16;
(* sub	v15.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab69e8 *)
sub %v15 %v13 %v1;
(* mul	v17.4s, v31.4s, v20.s[3]                    #! PC = 0xaaaaaaab69ec *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v17 %v31 %mm; cast [] %v17@int32[4] %v17;
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab69f0 *)
add %v12 %v12 %v0;
(* sqrdmulh	v30.4s, v30.4s, v20.s[2]               #! PC = 0xaaaaaaab69f4 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v30 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v30 %dc %mm 1;
(* add	v13.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab69f8 *)
add %v13 %v13 %v1;
(* sqrdmulh	v31.4s, v31.4s, v20.s[2]               #! PC = 0xaaaaaaab69fc *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v31 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* mls	v16.4s, v30.4s, v4.s[0]                     #! PC = 0xaaaaaaab6a00 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v30 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6a04 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;

assert eqmod %v16 (%v30o51*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o51*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v12 /\
       %v12 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v13 /\
       %v13 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v14 /\
       %v14 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v15 /\
       %v15 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v16 (%v30o51*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o51*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v12 /\
       %v12 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v13 /\
       %v13 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v14 /\
       %v14 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v15 /\
       %v15 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v12 /\
       %v12 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v13 /\
       %v13 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v14 /\
       %v14 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v15 /\
       %v15 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 78 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o51 +  %v0 /\ %v14 = %v12o51 -  %v0 /\
    %v13 = %v13o51 +  %v1 /\ %v15 = %v13o51  -  %v1 /\
    eqmod %v16 (%v30o51*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o51*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v12 /\
    %v12 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v13 /\
    %v13 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v14 /\
    %v14 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v15 /\
    %v15 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v12 /\
    %v12 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v13 /\
    %v13 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v14 /\
    %v14 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v15 /\
    %v15 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v28o52@int32[4],%v29o52@int32[4],%v13o52@int32[4],%v15o52@int32[4]:
      %v28o52 = %v28 /\ %v29o52 = %v29 /\ %v13o52 = %v13 /\ %v15o52 = %v15
   && %v28o52 = %v28 /\ %v29o52 = %v29 /\ %v13o52 = %v13 /\ %v15o52 = %v15;

(* ldr	q6, [x9, #32]                               #! EA = L0xaaaaaaab7360; Value = 0x02977ddaf75c742e; PC = 0xaaaaaaab6a08 *)
mov %v6 [L0xaaaaaaab7360,L0xaaaaaaab7364,L0xaaaaaaab7368,L0xaaaaaaab736c];
(* sub	v30.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6a0c *)
sub %v30 %v28 %v16;
(* mul	v0.4s, v13.4s, v5.s[1]                      #! PC = 0xaaaaaaab6a10 *)
mov [_, m, _, _] %v5; mov %mm [m, m, m, m];
mull %dc %v0 %v13 %mm; cast [] %v0@int32[4] %v0;
(* ldr	q7, [x9, #48]                               #! EA = L0xaaaaaaab7370; Value = 0x000296d8fff75e9d; PC = 0xaaaaaaab6a14 *)
mov %v7 [L0xaaaaaaab7370,L0xaaaaaaab7374,L0xaaaaaaab7378,L0xaaaaaaab737c];
(* sub	v31.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6a18 *)
sub %v31 %v29 %v17;
(* mul	v1.4s, v15.4s, v5.s[3]                      #! PC = 0xaaaaaaab6a1c *)
mov [_, _, _, m] %v5; mov %mm [m, m, m, m];
mull %dc %v1 %v15 %mm; cast [] %v1@int32[4] %v1;
(* ldr	q8, [x9, #64]                               #! EA = L0xaaaaaaab7380; Value = 0x12f022e3393c008e; PC = 0xaaaaaaab6a20 *)
mov %v8 [L0xaaaaaaab7380,L0xaaaaaaab7384,L0xaaaaaaab7388,L0xaaaaaaab738c];
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6a24 *)
add %v28 %v28 %v16;
(* sqrdmulh	v13.4s, v13.4s, v5.s[0]                #! PC = 0xaaaaaaab6a28 *)
mov [m, _, _, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* ldr	q9, [x9, #80]                               #! EA = L0xaaaaaaab7390; Value = 0x0012eb6700392db2; PC = 0xaaaaaaab6a2c *)
mov %v9 [L0xaaaaaaab7390,L0xaaaaaaab7394,L0xaaaaaaab7398,L0xaaaaaaab739c];
(* add	v29.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6a30 *)
add %v29 %v29 %v17;
(* sqrdmulh	v15.4s, v15.4s, v5.s[2]                #! PC = 0xaaaaaaab6a34 *)
mov [_, _, m, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* ldr	q10, [x9, #96]                              #! EA = L0xaaaaaaab73a0; Value = 0xc55f49482311e734; PC = 0xaaaaaaab6a38 *)
mov %v10 [L0xaaaaaaab73a0,L0xaaaaaaab73a4,L0xaaaaaaab73a8,L0xaaaaaaab73ac];
(* mls	v0.4s, v13.4s, v4.s[0]                      #! PC = 0xaaaaaaab6a3c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* ldr	q11, [x9, #112]                             #! EA = L0xaaaaaaab73b0; Value = 0xffc56df100230923; PC = 0xaaaaaaab6a40 *)
mov %v11 [L0xaaaaaaab73b0,L0xaaaaaaab73b4,L0xaaaaaaab73b8,L0xaaaaaaab73bc];
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab6a44 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;

assert eqmod  %v0 (%v13o52*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o52*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v28 /\
       %v28 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v29 /\
       %v29 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v30 /\
       %v30 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v31 /\
       %v31 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod  %v0 (%v13o52*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o52*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v28 /\
       %v28 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v29 /\
       %v29 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v30 /\
       %v30 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v31 /\
       %v31 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v28 /\
       %v28 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v29 /\
       %v29 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v30 /\
       %v30 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v31 /\
       %v31 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 79 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v28 = %v28o52 + %v16 /\ %v30 = %v28o52 - %v16 /\
    %v29 = %v29o52 + %v17 /\ %v31 = %v29o52 - %v17 /\
    eqmod  %v0 (%v13o52*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o52*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v28 /\
    %v28 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v29 /\
    %v29 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v30 /\
    %v30 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v31 /\
    %v31 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v28 /\
    %v28 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v29 /\
    %v29 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v30 /\
    %v30 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v31 /\
    %v31 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v12o53@int32[4],%v14o53@int32[4],%v29o53@int32[4],%v31o53@int32[4],
      %v28o53@int32[4],%v30o53@int32[4]:
      %v12o53 = %v12 /\ %v14o53 = %v14 /\ %v29o53 = %v29 /\ %v31o53 = %v31 /\
      %v28o53 = %v28 /\ %v30o53 = %v30
   && %v12o53 = %v12 /\ %v14o53 = %v14 /\ %v29o53 = %v29 /\ %v31o53 = %v31 /\
      %v28o53 = %v28 /\ %v30o53 = %v30;

(* ldr	q22, [x10, #32]                             #! EA = L0xaaaaaaab7760; Value = 0x23535a90cb0931b6; PC = 0xaaaaaaab6a48 *)
mov %v22 [L0xaaaaaaab7760,L0xaaaaaaab7764,L0xaaaaaaab7768,L0xaaaaaaab776c];
(* sub	v13.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6a4c *)
sub %v13 %v12 %v0;
(* mul	v16.4s, v29.4s, v21.s[1]                    #! PC = 0xaaaaaaab6a50 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v16 %v29 %mm; cast [] %v16@int32[4] %v16;
(* ldr	q23, [x10, #48]                             #! EA = L0xaaaaaaab7770; Value = 0x00234a86ffcb166f; PC = 0xaaaaaaab6a54 *)
mov %v23 [L0xaaaaaaab7770,L0xaaaaaaab7774,L0xaaaaaaab7778,L0xaaaaaaab777c];
(* sub	v15.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab6a58 *)
sub %v15 %v14 %v1;
(* mul	v17.4s, v31.4s, v21.s[3]                    #! PC = 0xaaaaaaab6a5c *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v17 %v31 %mm; cast [] %v17@int32[4] %v17;
(* ldr	q24, [x10, #64]                             #! EA = L0xaaaaaaab7780; Value = 0x07c2e1a92f6ef15d; PC = 0xaaaaaaab6a60 *)
mov %v24 [L0xaaaaaaab7780,L0xaaaaaaab7784,L0xaaaaaaab7788,L0xaaaaaaab778c];
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6a64 *)
add %v12 %v12 %v0;
(* sqrdmulh	v29.4s, v29.4s, v21.s[0]               #! PC = 0xaaaaaaab6a68 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v29 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v29 %dc %mm 1;
(* ldr	q25, [x10, #80]                             #! EA = L0xaaaaaaab7790; Value = 0x0007c0f1002f6316; PC = 0xaaaaaaab6a6c *)
mov %v25 [L0xaaaaaaab7790,L0xaaaaaaab7794,L0xaaaaaaab7798,L0xaaaaaaab779c];
(* add	v14.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab6a70 *)
add %v14 %v14 %v1;
(* sqrdmulh	v31.4s, v31.4s, v21.s[2]               #! PC = 0xaaaaaaab6a74 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v31 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* ldr	q26, [x10, #96]                             #! EA = L0xaaaaaaab77a0; Value = 0xf78aecccef25d998; PC = 0xaaaaaaab6a78 *)
mov %v26 [L0xaaaaaaab77a0,L0xaaaaaaab77a4,L0xaaaaaaab77a8,L0xaaaaaaab77ac];
(* mls	v16.4s, v29.4s, v4.s[0]                     #! PC = 0xaaaaaaab6a7c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v29 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* ldr	q27, [x10, #112]                            #! EA = L0xaaaaaaab77b0; Value = 0xfff78d0affef2a10; PC = 0xaaaaaaab6a80 *)
mov %v27 [L0xaaaaaaab77b0,L0xaaaaaaab77b4,L0xaaaaaaab77b8,L0xaaaaaaab77bc];
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6a84 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* sub	v29.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6a88 *)
sub %v29 %v28 %v16;
(* sub	v31.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab6a8c *)
sub %v31 %v30 %v17;
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6a90 *)
add %v28 %v28 %v16;
(* add	v30.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab6a94 *)
add %v30 %v30 %v17;

assert eqmod %v16 (%v29o53*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o53*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v12 /\
       %v12 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v13 /\
       %v13 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v14 /\
       %v14 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v15 /\
       %v15 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v28 /\
       %v28 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v29 /\
       %v29 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v30 /\
       %v30 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v31 /\
       %v31 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [78]] && true;
assume eqmod %v16 (%v29o53*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o53*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v12 /\
       %v12 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v13 /\
       %v13 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v14 /\
       %v14 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v15 /\
       %v15 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v28 /\
       %v28 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v29 /\
       %v29 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v30 /\
       %v30 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v31 /\
       %v31 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v12 /\
       %v12 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v13 /\
       %v13 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v14 /\
       %v14 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v15 /\
       %v15 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v28 /\
       %v28 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v29 /\
       %v29 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v30 /\
       %v30 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v31 /\
       %v31 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 80 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o53 +  %v0 /\ %v13 =  %v12o53 -  %v0 /\
    %v14 = %v14o53 +  %v1 /\ %v15 =  %v14o53 -  %v1 /\
    %v28 = %v28o53 + %v16 /\ %v29 = %v28o53 - %v16 /\
    %v30 = %v30o53 + %v17 /\ %v31 = %v30o53 - %v17 /\
    eqmod %v16 (%v29o53*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o53*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v12 /\
    %v12 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v13 /\
    %v13 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v14 /\
    %v14 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v15 /\
    %v15 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v28 /\
    %v28 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v29 /\
    %v29 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v30 /\
    %v30 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v31 /\
    %v31 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v12 /\
    %v12 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v13 /\
    %v13 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v14 /\
    %v14 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v15 /\
    %v15 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v28 /\
    %v28 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v29 /\
    %v29 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v30 /\
    %v30 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v31 /\
    %v31 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [78]];

(* add	x9, x9, #0x80                               #! PC = 0xaaaaaaab6a98 *)
adds dc x9 x9 (0x80)@uint64;
(* add	x10, x10, #0x80                             #! PC = 0xaaaaaaab6a9c *)
adds dc x10 x10 (0x80)@uint64;
(* trn1	v0.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab6aa0 *)
mov [t0, _, t2, _] %v12; mov [t1, _, t3, _] %v13; mov %v0 [t0, t1, t2, t3];
(* trn2	v1.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab6aa4 *)
mov [_, t0, _, t2] %v12; mov [_, t1, _, t3] %v13; mov %v1 [t0, t1, t2, t3];
(* trn1	v2.4s, v14.4s, v15.4s                      #! PC = 0xaaaaaaab6aa8 *)
mov [t0, _, t2, _] %v14; mov [t1, _, t3, _] %v15; mov %v2 [t0, t1, t2, t3];
(* trn2	v3.4s, v14.4s, v15.4s                      #! PC = 0xaaaaaaab6aac *)
mov [_, t0, _, t2] %v14; mov [_, t1, _, t3] %v15; mov %v3 [t0, t1, t2, t3];
(* trn1	v12.2d, v0.2d, v2.2d                       #! PC = 0xaaaaaaab6ab0 *)
mov [t0, t1, _, _] %v0; mov [t2, t3, _, _] %v2; mov %v12 [t0, t1, t2, t3];
(* trn2	v14.2d, v0.2d, v2.2d                       #! PC = 0xaaaaaaab6ab4 *)
mov [_, _, t0, t1] %v0; mov [_, _, t2, t3] %v2; mov %v14 [t0, t1, t2, t3];
(* trn1	v13.2d, v1.2d, v3.2d                       #! PC = 0xaaaaaaab6ab8 *)
mov [t0, t1, _, _] %v1; mov [t2, t3, _, _] %v3; mov %v13 [t0, t1, t2, t3];
(* trn2	v15.2d, v1.2d, v3.2d                       #! PC = 0xaaaaaaab6abc *)
mov [_, _, t0, t1] %v1; mov [_, _, t2, t3] %v3; mov %v15 [t0, t1, t2, t3];

ghost %v14o54@int32[4],%v15o54@int32[4]:
      %v14o54 = %v14 /\ %v15o54 = %v15 && %v14o54 = %v14 /\ %v15o54 = %v15;

(* mul	v0.4s, v14.4s, v7.4s                        #! PC = 0xaaaaaaab6ac0 *)
mull %dc %v0 %v14 %v7; cast [] %v0@int32[4] %v0;
(* trn1	v16.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6ac4 *)
mov [t0, _, t2, _] %v28; mov [t1, _, t3, _] %v29; mov %v16 [t0, t1, t2, t3];
(* mul	v1.4s, v15.4s, v7.4s                        #! PC = 0xaaaaaaab6ac8 *)
mull %dc %v1 %v15 %v7; cast [] %v1@int32[4] %v1;
(* trn2	v17.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6acc *)
mov [_, t0, _, t2] %v28; mov [_, t1, _, t3] %v29; mov %v17 [t0, t1, t2, t3];
(* sqrdmulh	v14.4s, v14.4s, v6.4s                  #! PC = 0xaaaaaaab6ad0 *)
mulj %mm %v14 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* trn1	v18.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6ad4 *)
mov [t0, _, t2, _] %v30; mov [t1, _, t3, _] %v31; mov %v18 [t0, t1, t2, t3];
(* sqrdmulh	v15.4s, v15.4s, v6.4s                  #! PC = 0xaaaaaaab6ad8 *)
mulj %mm %v15 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* trn2	v19.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6adc *)
mov [_, t0, _, t2] %v30; mov [_, t1, _, t3] %v31; mov %v19 [t0, t1, t2, t3];
(* mls	v0.4s, v14.4s, v4.s[0]                      #! PC = 0xaaaaaaab6ae0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* trn1	v28.2d, v16.2d, v18.2d                     #! PC = 0xaaaaaaab6ae4 *)
mov [t0, t1, _, _] %v16; mov [t2, t3, _, _] %v18; mov %v28 [t0, t1, t2, t3];
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab6ae8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;
(* trn2	v30.2d, v16.2d, v18.2d                     #! PC = 0xaaaaaaab6aec *)
mov [_, _, t0, t1] %v16; mov [_, _, t2, t3] %v18; mov %v30 [t0, t1, t2, t3];
(* trn1	v29.2d, v17.2d, v19.2d                     #! PC = 0xaaaaaaab6af0 *)
mov [t0, t1, _, _] %v17; mov [t2, t3, _, _] %v19; mov %v29 [t0, t1, t2, t3];
(* trn2	v31.2d, v17.2d, v19.2d                     #! PC = 0xaaaaaaab6af4 *)
mov [_, _, t0, t1] %v17; mov [_, _, t2, t3] %v19; mov %v31 [t0, t1, t2, t3];

assert eqmod  %v0 (%v14o54* %v7) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o54* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl] && true;
assume eqmod  %v0 (%v14o54* %v7) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o54* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 81 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod  %v0 (%v14o54* %v7) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o54* %v7) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

ghost %v12o54@int32[4],%v13o54@int32[4],%v30o54@int32[4],%v31o54@int32[4]:
      %v12o54 = %v12 /\ %v13o54 = %v13 /\ %v30o54 = %v30 /\ %v31o54 = %v31
   && %v12o54 = %v12 /\ %v13o54 = %v13 /\ %v30o54 = %v30 /\ %v31o54 = %v31;

(* sub	v14.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6af8 *)
sub %v14 %v12 %v0;
(* mul	v16.4s, v30.4s, v23.4s                      #! PC = 0xaaaaaaab6afc *)
mull %dc %v16 %v30 %v23; cast [] %v16@int32[4] %v16;
(* sub	v15.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab6b00 *)
sub %v15 %v13 %v1;
(* mul	v17.4s, v31.4s, v23.4s                      #! PC = 0xaaaaaaab6b04 *)
mull %dc %v17 %v31 %v23; cast [] %v17@int32[4] %v17;
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6b08 *)
add %v12 %v12 %v0;
(* sqrdmulh	v30.4s, v30.4s, v22.4s                 #! PC = 0xaaaaaaab6b0c *)
mulj %mm %v30 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v30 %dc %mm 1;
(* add	v13.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab6b10 *)
add %v13 %v13 %v1;
(* sqrdmulh	v31.4s, v31.4s, v22.4s                 #! PC = 0xaaaaaaab6b14 *)
mulj %mm %v31 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* mls	v16.4s, v30.4s, v4.s[0]                     #! PC = 0xaaaaaaab6b18 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v30 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6b1c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;

assert eqmod %v16 (%v30o54*%v23) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o54*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v12 /\
       %v12 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v13 /\
       %v13 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v14 /\
       %v14 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v15 /\
       %v15 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [80]] && true;
assume eqmod %v16 (%v30o54*%v23) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o54*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v12 /\
       %v12 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v13 /\
       %v13 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v14 /\
       %v14 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v15 /\
       %v15 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v12 /\
       %v12 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v13 /\
       %v13 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v14 /\
       %v14 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v15 /\
       %v15 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 82 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v12 = %v12o54 +  %v0 /\ %v14 = %v12o54 -  %v0 /\
     %v13 = %v13o54 +  %v1 /\ %v15 = %v13o54 -  %v1 /\
    eqmod %v16 (%v30o54*%v23) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o54*%v23) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v12 /\
    %v12 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v13 /\
    %v13 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v14 /\
    %v14 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v15 /\
    %v15 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v12 /\
    %v12 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v13 /\
    %v13 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v14 /\
    %v14 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v15 /\
    %v15 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [80]];

ghost %v28o55@int32[4],%v29o55@int32[4],%v13o55@int32[4],%v15o55@int32[4]:
      %v28o55 = %v28 /\ %v29o55 = %v29 /\ %v13o55 =  %v13 /\ %v15o55 =  %v15
   && %v28o55 = %v28 /\ %v29o55 = %v29 /\ %v13o55 =  %v13 /\ %v15o55 =  %v15;

(* sub	v30.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6b20 *)
sub %v30 %v28 %v16;
(* mul	v0.4s, v13.4s, v9.4s                        #! PC = 0xaaaaaaab6b24 *)
mull %dc %v0 %v13 %v9; cast [] %v0@int32[4] %v0;
(* sub	v31.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6b28 *)
sub %v31 %v29 %v17;
(* mul	v1.4s, v15.4s, v11.4s                       #! PC = 0xaaaaaaab6b2c *)
mull %dc %v1 %v15 %v11; cast [] %v1@int32[4] %v1;
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6b30 *)
add %v28 %v28 %v16;
(* sqrdmulh	v13.4s, v13.4s, v8.4s                  #! PC = 0xaaaaaaab6b34 *)
mulj %mm %v13 %v8; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v29.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6b38 *)
add %v29 %v29 %v17;
(* sqrdmulh	v15.4s, v15.4s, v10.4s                 #! PC = 0xaaaaaaab6b3c *)
mulj %mm %v15 %v10; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v0.4s, v13.4s, v4.s[0]                      #! PC = 0xaaaaaaab6b40 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab6b44 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;

assert eqmod  %v0 (%v13o55* %v9) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o55*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v28 /\
       %v28 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v29 /\
       %v29 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v30 /\
       %v30 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v31 /\
       %v31 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [80,81]] && true;
assume eqmod  %v0 (%v13o55* %v9) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o55*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v28 /\
       %v28 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v29 /\
       %v29 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v30 /\
       %v30 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v31 /\
       %v31 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v28 /\
       %v28 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v29 /\
       %v29 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v30 /\
       %v30 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v31 /\
       %v31 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 83 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v28 = %v28o55 + %v16 /\ %v30 = %v28o55 - %v16 /\
    %v29 = %v29o55 + %v17 /\ %v31 = %v29o55 - %v17 /\
    eqmod  %v0 (%v13o55* %v9) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o55*%v11) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v28 /\
    %v28 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v29 /\
    %v29 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v30 /\
    %v30 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v31 /\
    %v31 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v28 /\
    %v28 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v29 /\
    %v29 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v30 /\
    %v30 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v31 /\
    %v31 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [80,81]];

ghost %v12o56@int32[4],%v14o56@int32[4],%v29o56@int32[4],%v31o56@int32[4]:
      %v12o56 = %v12 /\ %v14o56 = %v14 /\ %v29o56 = %v29 /\ %v31o56 = %v31
   && %v12o56 = %v12 /\ %v14o56 = %v14 /\ %v29o56 = %v29 /\ %v31o56 = %v31;

(* sub	v13.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6b48 *)
sub %v13 %v12 %v0;
(* mul	v16.4s, v29.4s, v25.4s                      #! PC = 0xaaaaaaab6b4c *)
mull %dc %v16 %v29 %v25; cast [] %v16@int32[4] %v16;
(* sub	v15.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab6b50 *)
sub %v15 %v14 %v1;
(* mul	v17.4s, v31.4s, v27.4s                      #! PC = 0xaaaaaaab6b54 *)
mull %dc %v17 %v31 %v27; cast [] %v17@int32[4] %v17;
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6b58 *)
add %v12 %v12 %v0;
(* sqrdmulh	v29.4s, v29.4s, v24.4s                 #! PC = 0xaaaaaaab6b5c *)
mulj %mm %v29 %v24; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v29 %dc %mm 1;
(* add	v14.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab6b60 *)
add %v14 %v14 %v1;
(* sqrdmulh	v31.4s, v31.4s, v26.4s                 #! PC = 0xaaaaaaab6b64 *)
mulj %mm %v31 %v26; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* mls	v16.4s, v29.4s, v4.s[0]                     #! PC = 0xaaaaaaab6b68 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v29 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6b6c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;

assert eqmod %v16 (%v29o56*%v25) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o56*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v12 /\
       %v12 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v13 /\
       %v13 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v14 /\
       %v14 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v15 /\
       %v15 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [82]] && true;
assume eqmod %v16 (%v29o56*%v25) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o56*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v12 /\
       %v12 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v13 /\
       %v13 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v14 /\
       %v14 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v15 /\
       %v15 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v12 /\
       %v12 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v13 /\
       %v13 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v14 /\
       %v14 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v15 /\
       %v15 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 84 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o56 +  %v0 /\ %v13 = %v12o56 -  %v0 /\
    %v14 = %v14o56 +  %v1 /\ %v15 = %v14o56 -  %v1 /\
    eqmod %v16 (%v29o56*%v25) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o56*%v27) [Q,Q,Q,Q] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v12 /\
    %v12 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v13 /\
    %v13 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v14 /\
    %v14 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v15 /\
    %v15 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v12 /\
    %v12 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v13 /\
    %v13 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v14 /\
    %v14 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v15 /\
    %v15 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [82]];

ghost %v28o57@int32[4],%v30o57@int32[4]:
      %v28o57 = %v28 /\ %v30o57 = %v30 && %v28o57 = %v28 /\ %v30o57 = %v30;

(* sub	x11, x11, #0x1                              #! PC = 0xaaaaaaab6b70 *)
subs dc x11 x11 (0x1)@uint64;
(* #cbnz	x11, 0xaaaaaaab66c8 <_ntt_bot_loop>       #! PC = 0xaaaaaaab6b74 *)
#cbnz	x11, 0xaaaaaaab66c8 <_ntt_bot_loop>       #! 0xaaaaaaab6b74 = 0xaaaaaaab6b74;
(* ldr	q0, [x0, #64]                               #! EA = L0xfffffffed888; Value = 0x0013dcb80016ea5f; PC = 0xaaaaaaab66c8 *)
mov %v0 [L0xfffffffed888,L0xfffffffed88c,L0xfffffffed890,L0xfffffffed894];
(* trn1	v8.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab66cc *)
mov [t0, _, t2, _] %v12; mov [t1, _, t3, _] %v13; mov %v8 [t0, t1, t2, t3];
(* trn2	v9.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab66d0 *)
mov [_, t0, _, t2] %v12; mov [_, t1, _, t3] %v13; mov %v9 [t0, t1, t2, t3];
(* ldr	q1, [x0, #80]                               #! EA = L0xfffffffed898; Value = 0x003946b4001cf02f; PC = 0xaaaaaaab66d4 *)
mov %v1 [L0xfffffffed898,L0xfffffffed89c,L0xfffffffed8a0,L0xfffffffed8a4];
(* trn1	v10.4s, v14.4s, v15.4s                     #! PC = 0xaaaaaaab66d8 *)
mov [t0, _, t2, _] %v14; mov [t1, _, t3, _] %v15; mov %v10 [t0, t1, t2, t3];
(* trn2	v11.4s, v14.4s, v15.4s                     #! PC = 0xaaaaaaab66dc *)
mov [_, t0, _, t2] %v14; mov [_, t1, _, t3] %v15; mov %v11 [t0, t1, t2, t3];
(* ldr	q2, [x0, #96]                               #! EA = L0xfffffffed8a8; Value = 0x005ca8c0ffd9248c; PC = 0xaaaaaaab66e0 *)
mov %v2 [L0xfffffffed8a8,L0xfffffffed8ac,L0xfffffffed8b0,L0xfffffffed8b4];
(* trn1	v12.2d, v8.2d, v10.2d                      #! PC = 0xaaaaaaab66e4 *)
mov [t0, t1, _, _] %v8; mov [t2, t3, _, _] %v10; mov %v12 [t0, t1, t2, t3];
(* trn2	v14.2d, v8.2d, v10.2d                      #! PC = 0xaaaaaaab66e8 *)
mov [_, _, t0, t1] %v8; mov [_, _, t2, t3] %v10; mov %v14 [t0, t1, t2, t3];
(* ldr	q3, [x0, #112]                              #! EA = L0xfffffffed8b8; Value = 0x0009c7f600333357; PC = 0xaaaaaaab66ec *)
mov %v3 [L0xfffffffed8b8,L0xfffffffed8bc,L0xfffffffed8c0,L0xfffffffed8c4];
(* trn1	v13.2d, v9.2d, v11.2d                      #! PC = 0xaaaaaaab66f0 *)
mov [t0, t1, _, _] %v9; mov [t2, t3, _, _] %v11; mov %v13 [t0, t1, t2, t3];
(* trn2	v15.2d, v9.2d, v11.2d                      #! PC = 0xaaaaaaab66f4 *)
mov [_, _, t0, t1] %v9; mov [_, _, t2, t3] %v11; mov %v15 [t0, t1, t2, t3];
(* str	q12, [x0]                                   #! EA = L0xfffffffed848; PC = 0xaaaaaaab66f8 *)
mov [L0xfffffffed848,L0xfffffffed84c,L0xfffffffed850,L0xfffffffed854] %v12;
(* str	q13, [x0, #16]                              #! EA = L0xfffffffed858; PC = 0xaaaaaaab66fc *)
mov [L0xfffffffed858,L0xfffffffed85c,L0xfffffffed860,L0xfffffffed864] %v13;
(* sub	v29.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6700 *)
sub %v29 %v28 %v16;
(* sub	v31.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab6704 *)
sub %v31 %v30 %v17;
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6708 *)
add %v28 %v28 %v16;
(* add	v30.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab670c *)
add %v30 %v30 %v17;
(* str	q14, [x0, #32]                              #! EA = L0xfffffffed868; PC = 0xaaaaaaab6710 *)
mov [L0xfffffffed868,L0xfffffffed86c,L0xfffffffed870,L0xfffffffed874] %v14;
(* str	q15, [x0, #48]                              #! EA = L0xfffffffed878; PC = 0xaaaaaaab6714 *)
mov [L0xfffffffed878,L0xfffffffed87c,L0xfffffffed880,L0xfffffffed884] %v15;

assert [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v28 /\
       %v28 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v29 /\
       %v29 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v30 /\
       %v30 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v31 /\
       %v31 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
       prove with [algebra solver isl, cuts [83]] && true;
assume [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v28 /\
       %v28 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v29 /\
       %v29 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v30 /\
       %v30 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v31 /\
       %v31 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v28 /\
       %v28 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v29 /\
       %v29 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v30 /\
       %v30 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v31 /\
       %v31 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2];

(* CUT 85 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffed848 [Q, X - 1753** 21] /\
    eqmod (F**2) L0xfffffffed84c [Q, X - 1753**277] /\
    eqmod (F**2) L0xfffffffed850 [Q, X - 1753**149] /\
    eqmod (F**2) L0xfffffffed854 [Q, X - 1753**405] /\
    eqmod (F**2) L0xfffffffed858 [Q, X - 1753** 85] /\
    eqmod (F**2) L0xfffffffed85c [Q, X - 1753**341] /\
    eqmod (F**2) L0xfffffffed860 [Q, X - 1753**213] /\
    eqmod (F**2) L0xfffffffed864 [Q, X - 1753**469] /\
    eqmod (F**2) L0xfffffffed868 [Q, X - 1753** 53] /\
    eqmod (F**2) L0xfffffffed86c [Q, X - 1753**309] /\
    eqmod (F**2) L0xfffffffed870 [Q, X - 1753**181] /\
    eqmod (F**2) L0xfffffffed874 [Q, X - 1753**437] /\
    eqmod (F**2) L0xfffffffed878 [Q, X - 1753**117] /\
    eqmod (F**2) L0xfffffffed87c [Q, X - 1753**373] /\
    eqmod (F**2) L0xfffffffed880 [Q, X - 1753**245] /\
    eqmod (F**2) L0xfffffffed884 [Q, X - 1753**501] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed848,L0xfffffffed84c,L0xfffffffed850,L0xfffffffed854] /\
    [L0xfffffffed848,L0xfffffffed84c,L0xfffffffed850,L0xfffffffed854] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed858,L0xfffffffed85c,L0xfffffffed860,L0xfffffffed864] /\
    [L0xfffffffed858,L0xfffffffed85c,L0xfffffffed860,L0xfffffffed864] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed868,L0xfffffffed86c,L0xfffffffed870,L0xfffffffed874] /\
    [L0xfffffffed868,L0xfffffffed86c,L0xfffffffed870,L0xfffffffed874] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed878,L0xfffffffed87c,L0xfffffffed880,L0xfffffffed884] /\
    [L0xfffffffed878,L0xfffffffed87c,L0xfffffffed880,L0xfffffffed884] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    %v28 = %v28o57 + %v16 /\ %v29 = %v28o57 - %v16 /\
    %v30 = %v30o57 + %v17 /\ %v31 = %v30o57 - %v17 /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v28 /\
    %v28 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v29 /\
    %v29 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v30 /\
    %v30 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v31 /\
    %v31 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    prove with [all ghosts, cuts [32, 77, 78, 79, 80, 81, 82, 83]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed848,L0xfffffffed84c,L0xfffffffed850,L0xfffffffed854] /\
    [L0xfffffffed848,L0xfffffffed84c,L0xfffffffed850,L0xfffffffed854] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed858,L0xfffffffed85c,L0xfffffffed860,L0xfffffffed864] /\
    [L0xfffffffed858,L0xfffffffed85c,L0xfffffffed860,L0xfffffffed864] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed868,L0xfffffffed86c,L0xfffffffed870,L0xfffffffed874] /\
    [L0xfffffffed868,L0xfffffffed86c,L0xfffffffed870,L0xfffffffed874] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed878,L0xfffffffed87c,L0xfffffffed880,L0xfffffffed884] /\
    [L0xfffffffed878,L0xfffffffed87c,L0xfffffffed880,L0xfffffffed884] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v28 /\
    %v28 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v29 /\
    %v29 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v30 /\
    %v30 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v31 /\
    %v31 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2]
    prove with [cuts [83]];

ghost  %v2o58@int32[4], %v3o58@int32[4]:
       %v2o58 =  %v2 /\  %v3o58 =  %v3 &&  %v2o58 =  %v2 /\  %v3o58 =  %v3;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab6718 *)
adds dc x0 x0 (0x40)@uint64;
(* ldr	q16, [x0, #512]                             #! EA = L0xfffffffeda88; Value = 0x0075567900188c94; PC = 0xaaaaaaab671c *)
mov %v16 [L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94];
(* trn1	v24.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6720 *)
mov [t0, _, t2, _] %v28; mov [t1, _, t3, _] %v29; mov %v24 [t0, t1, t2, t3];
(* trn2	v25.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6724 *)
mov [_, t0, _, t2] %v28; mov [_, t1, _, t3] %v29; mov %v25 [t0, t1, t2, t3];
(* ldr	q17, [x0, #528]                             #! EA = L0xfffffffeda98; Value = 0x0050a68bffe557ac; PC = 0xaaaaaaab6728 *)
mov %v17 [L0xfffffffeda98,L0xfffffffeda9c,L0xfffffffedaa0,L0xfffffffedaa4];
(* trn1	v26.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab672c *)
mov [t0, _, t2, _] %v30; mov [t1, _, t3, _] %v31; mov %v26 [t0, t1, t2, t3];
(* trn2	v27.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6730 *)
mov [_, t0, _, t2] %v30; mov [_, t1, _, t3] %v31; mov %v27 [t0, t1, t2, t3];
(* ldr	q18, [x0, #544]                             #! EA = L0xfffffffedaa8; Value = 0x00068417ffb0b8b3; PC = 0xaaaaaaab6734 *)
mov %v18 [L0xfffffffedaa8,L0xfffffffedaac,L0xfffffffedab0,L0xfffffffedab4];
(* trn1	v28.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab6738 *)
mov [t0, t1, _, _] %v24; mov [t2, t3, _, _] %v26; mov %v28 [t0, t1, t2, t3];
(* trn2	v30.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab673c *)
mov [_, _, t0, t1] %v24; mov [_, _, t2, t3] %v26; mov %v30 [t0, t1, t2, t3];
(* ldr	q19, [x0, #560]                             #! EA = L0xfffffffedab8; Value = 0xffef3228002546aa; PC = 0xaaaaaaab6740 *)
mov %v19 [L0xfffffffedab8,L0xfffffffedabc,L0xfffffffedac0,L0xfffffffedac4];
(* trn1	v29.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab6744 *)
mov [t0, t1, _, _] %v25; mov [t2, t3, _, _] %v27; mov %v29 [t0, t1, t2, t3];
(* trn2	v31.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab6748 *)
mov [_, _, t0, t1] %v25; mov [_, _, t2, t3] %v27; mov %v31 [t0, t1, t2, t3];
(* sub	x0, x0, #0x40                               #! PC = 0xaaaaaaab674c *)
subs dc x0 x0 (0x40)@uint64;
(* ldr	q4, [x9]                                    #! EA = L0xaaaaaaab73c0; Value = 0x00000000007fe001; PC = 0xaaaaaaab6750 *)
mov %v4 [L0xaaaaaaab73c0,L0xaaaaaaab73c4,L0xaaaaaaab73c8,L0xaaaaaaab73cc];
(* str	q28, [x0, #512]                             #! EA = L0xfffffffeda48; PC = 0xaaaaaaab6754 *)
mov [L0xfffffffeda48,L0xfffffffeda4c,L0xfffffffeda50,L0xfffffffeda54] %v28;
(* mul	v12.4s, v2.4s, v4.s[3]                      #! PC = 0xaaaaaaab6758 *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v12 %v2 %mm; cast [] %v12@int32[4] %v12;
(* ldr	q5, [x9, #16]                               #! EA = L0xaaaaaaab73d0; Value = 0x001f9d151fa4fe00; PC = 0xaaaaaaab675c *)
mov %v5 [L0xaaaaaaab73d0,L0xaaaaaaab73d4,L0xaaaaaaab73d8,L0xaaaaaaab73dc];
(* str	q29, [x0, #528]                             #! EA = L0xfffffffeda58; PC = 0xaaaaaaab6760 *)
mov [L0xfffffffeda58,L0xfffffffeda5c,L0xfffffffeda60,L0xfffffffeda64] %v29;
(* mul	v13.4s, v3.4s, v4.s[3]                      #! PC = 0xaaaaaaab6764 *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v13 %v3 %mm; cast [] %v13@int32[4] %v13;
(* ldr	q20, [x10]                                  #! EA = L0xaaaaaaab77c0; Value = 0x00000000007fe001; PC = 0xaaaaaaab6768 *)
mov %v20 [L0xaaaaaaab77c0,L0xaaaaaaab77c4,L0xaaaaaaab77c8,L0xaaaaaaab77cc];
(* str	q30, [x0, #544]                             #! EA = L0xfffffffeda68; PC = 0xaaaaaaab676c *)
mov [L0xfffffffeda68,L0xfffffffeda6c,L0xfffffffeda70,L0xfffffffeda74] %v30;
(* sqrdmulh	v2.4s, v2.4s, v4.s[2]                  #! PC = 0xaaaaaaab6770 *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v2 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v2 %dc %mm 1;
(* ldr	q21, [x10, #16]                             #! EA = L0xaaaaaaab77d0; Value = 0x002c83da2c8efd66; PC = 0xaaaaaaab6774 *)
mov %v21 [L0xaaaaaaab77d0,L0xaaaaaaab77d4,L0xaaaaaaab77d8,L0xaaaaaaab77dc];
(* str	q31, [x0, #560]                             #! EA = L0xfffffffeda78; PC = 0xaaaaaaab6778 *)
mov [L0xfffffffeda78,L0xfffffffeda7c,L0xfffffffeda80,L0xfffffffeda84] %v31;
(* sqrdmulh	v3.4s, v3.4s, v4.s[2]                  #! PC = 0xaaaaaaab677c *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* mls	v12.4s, v2.4s, v4.s[0]                      #! PC = 0xaaaaaaab6780 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v2 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab6784 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;

assert eqmod %v12 ( %v2o58*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o58*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v12 ( %v2o58*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o58*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 86 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffeda48 [Q, X - 1753** 23] /\
    eqmod (F**2) L0xfffffffeda4c [Q, X - 1753**279] /\
    eqmod (F**2) L0xfffffffeda50 [Q, X - 1753**151] /\
    eqmod (F**2) L0xfffffffeda54 [Q, X - 1753**407] /\
    eqmod (F**2) L0xfffffffeda58 [Q, X - 1753** 87] /\
    eqmod (F**2) L0xfffffffeda5c [Q, X - 1753**343] /\
    eqmod (F**2) L0xfffffffeda60 [Q, X - 1753**215] /\
    eqmod (F**2) L0xfffffffeda64 [Q, X - 1753**471] /\
    eqmod (F**2) L0xfffffffeda68 [Q, X - 1753** 55] /\
    eqmod (F**2) L0xfffffffeda6c [Q, X - 1753**311] /\
    eqmod (F**2) L0xfffffffeda70 [Q, X - 1753**183] /\
    eqmod (F**2) L0xfffffffeda74 [Q, X - 1753**439] /\
    eqmod (F**2) L0xfffffffeda78 [Q, X - 1753**119] /\
    eqmod (F**2) L0xfffffffeda7c [Q, X - 1753**375] /\
    eqmod (F**2) L0xfffffffeda80 [Q, X - 1753**247] /\
    eqmod (F**2) L0xfffffffeda84 [Q, X - 1753**503] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffeda48,L0xfffffffeda4c,L0xfffffffeda50,L0xfffffffeda54] /\
    [L0xfffffffeda48,L0xfffffffeda4c,L0xfffffffeda50,L0xfffffffeda54] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffeda58,L0xfffffffeda5c,L0xfffffffeda60,L0xfffffffeda64] /\
    [L0xfffffffeda58,L0xfffffffeda5c,L0xfffffffeda60,L0xfffffffeda64] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffeda68,L0xfffffffeda6c,L0xfffffffeda70,L0xfffffffeda74] /\
    [L0xfffffffeda68,L0xfffffffeda6c,L0xfffffffeda70,L0xfffffffeda74] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffeda78,L0xfffffffeda7c,L0xfffffffeda80,L0xfffffffeda84] /\
    [L0xfffffffeda78,L0xfffffffeda7c,L0xfffffffeda80,L0xfffffffeda84] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    eqmod %v12 ( %v2o58*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o58*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    prove with [all ghosts, cuts [32, 78, 79, 80, 81, 82, 83, 84]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffeda48,L0xfffffffeda4c,L0xfffffffeda50,L0xfffffffeda54] /\
    [L0xfffffffeda48,L0xfffffffeda4c,L0xfffffffeda50,L0xfffffffeda54] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffeda58,L0xfffffffeda5c,L0xfffffffeda60,L0xfffffffeda64] /\
    [L0xfffffffeda58,L0xfffffffeda5c,L0xfffffffeda60,L0xfffffffeda64] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffeda68,L0xfffffffeda6c,L0xfffffffeda70,L0xfffffffeda74] /\
    [L0xfffffffeda68,L0xfffffffeda6c,L0xfffffffeda70,L0xfffffffeda74] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffeda78,L0xfffffffeda7c,L0xfffffffeda80,L0xfffffffeda84] /\
    [L0xfffffffeda78,L0xfffffffeda7c,L0xfffffffeda80,L0xfffffffeda84] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [32,83]];

ghost  %v0o59@int32[4], %v1o59@int32[4],%v18o59@int32[4],%v19o59@int32[4]:
       %v0o59 =  %v0 /\  %v1o59 =  %v1 /\%v18o59 = %v18 /\ %v19o59 =  %v19
   &&  %v0o59 =  %v0 /\  %v1o59 =  %v1 /\%v18o59 = %v18 /\ %v19o59 =  %v19;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab6788 *)
adds dc x0 x0 (0x40)@uint64;
(* sub	v2.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab678c *)
sub %v2 %v0 %v12;
(* mul	v28.4s, v18.4s, v20.s[3]                    #! PC = 0xaaaaaaab6790 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v28 %v18 %mm; cast [] %v28@int32[4] %v28;
(* sub	v3.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab6794 *)
sub %v3 %v1 %v13;
(* mul	v29.4s, v19.4s, v20.s[3]                    #! PC = 0xaaaaaaab6798 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v29 %v19 %mm; cast [] %v29@int32[4] %v29;
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab679c *)
add %v0 %v0 %v12;
(* sqrdmulh	v18.4s, v18.4s, v20.s[2]               #! PC = 0xaaaaaaab67a0 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v18 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v18 %dc %mm 1;
(* add	v1.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab67a4 *)
add %v1 %v1 %v13;
(* sqrdmulh	v19.4s, v19.4s, v20.s[2]               #! PC = 0xaaaaaaab67a8 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v19 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* mls	v28.4s, v18.4s, v4.s[0]                     #! PC = 0xaaaaaaab67ac *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v18 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab67b0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;

assert eqmod %v28 (%v18o59*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o59*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v0 /\
        %v0 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v1 /\
        %v1 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v2 /\
        %v2 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v3 /\
        %v3 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v28 (%v18o59*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o59*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v0 /\
        %v0 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v1 /\
        %v1 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v2 /\
        %v2 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v3 /\
        %v3 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 87 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o59 + %v12 /\  %v2 =  %v0o59 - %v12 /\
     %v1 =  %v1o59 + %v13 /\  %v3 =  %v1o59 - %v13 /\
    eqmod %v28 (%v18o59*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o59*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v0 /\
     %v0 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v1 /\
     %v1 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v2 /\
     %v2 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] <  %v3 /\
     %v3 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v16o5a@int32[4],%v17o5a@int32[4], %v1o5a@int32[4], %v3o5a@int32[4]:
      %v16o5a = %v16 /\ %v17o5a = %v17 /\  %v1o5a =  %v1 /\  %v3o5a =  %v3
   && %v16o5a = %v16 /\ %v17o5a = %v17 /\  %v1o5a =  %v1 /\  %v3o5a =  %v3;

(* ldr	q6, [x9, #32]                               #! EA = L0xaaaaaaab73e0; Value = 0xcab82f76c05cfebf; PC = 0xaaaaaaab67b4 *)
mov %v6 [L0xaaaaaaab73e0,L0xaaaaaaab73e4,L0xaaaaaaab73e8,L0xaaaaaaab73ec];
(* sub	v18.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab67b8 *)
sub %v18 %v16 %v28;
(* mul	v12.4s, v1.4s, v5.s[1]                      #! PC = 0xaaaaaaab67bc *)
mov [_, m, _, _] %v5; mov %mm [m, m, m, m];
mull %dc %v12 %v1 %mm; cast [] %v12@int32[4] %v12;
(* ldr	q7, [x9, #48]                               #! EA = L0xaaaaaaab73f0; Value = 0xffcac581ffc06ce7; PC = 0xaaaaaaab67c0 *)
mov %v7 [L0xaaaaaaab73f0,L0xaaaaaaab73f4,L0xaaaaaaab73f8,L0xaaaaaaab73fc];
(* sub	v19.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab67c4 *)
sub %v19 %v17 %v29;
(* mul	v13.4s, v3.4s, v5.s[3]                      #! PC = 0xaaaaaaab67c8 *)
mov [_, _, _, m] %v5; mov %mm [m, m, m, m];
mull %dc %v13 %v3 %mm; cast [] %v13@int32[4] %v13;
(* ldr	q8, [x9, #64]                               #! EA = L0xaaaaaaab7400; Value = 0xfea2d3b82dcb3d74; PC = 0xaaaaaaab67cc *)
mov %v8 [L0xaaaaaaab7400,L0xaaaaaaab7404,L0xaaaaaaab7408,L0xaaaaaaab740c];
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab67d0 *)
add %v16 %v16 %v28;
(* sqrdmulh	v1.4s, v1.4s, v5.s[0]                  #! PC = 0xaaaaaaab67d4 *)
mov [m, _, _, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v1 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v1 %dc %mm 1;
(* ldr	q9, [x9, #80]                               #! EA = L0xaaaaaaab7410; Value = 0xfffea32b002dbfcb; PC = 0xaaaaaaab67d8 *)
mov %v9 [L0xaaaaaaab7410,L0xaaaaaaab7414,L0xaaaaaaab7418,L0xaaaaaaab741c];
(* add	v17.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab67dc *)
add %v17 %v17 %v29;
(* sqrdmulh	v3.4s, v3.4s, v5.s[2]                  #! PC = 0xaaaaaaab67e0 *)
mov [_, _, m, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v3 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* ldr	q10, [x9, #96]                              #! EA = L0xaaaaaaab7420; Value = 0x26621238022a95a1; PC = 0xaaaaaaab67e4 *)
mov %v10 [L0xaaaaaaab7420,L0xaaaaaaab7424,L0xaaaaaaab7428,L0xaaaaaaab742c];
(* mls	v12.4s, v1.4s, v4.s[0]                      #! PC = 0xaaaaaaab67e8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v1 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* ldr	q11, [x9, #112]                             #! EA = L0xaaaaaaab7430; Value = 0x0026587a00022a0b; PC = 0xaaaaaaab67ec *)
mov %v11 [L0xaaaaaaab7430,L0xaaaaaaab7434,L0xaaaaaaab7438,L0xaaaaaaab743c];
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab67f0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;

assert eqmod %v12 ( %v1o5a*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o5a*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v16 /\
       %v16 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v17 /\
       %v17 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v18 /\
       %v18 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v19 /\
       %v19 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v12 ( %v1o5a*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o5a*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v16 /\
       %v16 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v17 /\
       %v17 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v18 /\
       %v18 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v19 /\
       %v19 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v16 /\
       %v16 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v17 /\
       %v17 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v18 /\
       %v18 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v19 /\
       %v19 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 88 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v16 = %v16o5a + %v28 /\ %v18 = %v16o5a - %v28 /\
    %v17 = %v17o5a + %v29 /\ %v19 = %v17o5a - %v29 /\
    eqmod %v12 ( %v1o5a*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o5a*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v16 /\
    %v16 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v17 /\
    %v17 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v18 /\
    %v18 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v19 /\
    %v19 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v16 /\
    %v16 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v17 /\
    %v17 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v18 /\
    %v18 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v19 /\
    %v19 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost  %v0o5b@int32[4], %v2o5b@int32[4],%v17o5b@int32[4],%v19o5b@int32[4],
      %v16o5b@int32[4],%v18o5b@int32[4]:
       %v0o5b =  %v0 /\  %v2o5b =  %v2 /\ %v17o5b = %v17 /\ %v19o5b = %v19 /\
      %v16o5b = %v16 /\ %v18o5b = %v18
   &&  %v0o5b =  %v0 /\  %v2o5b =  %v2 /\ %v17o5b = %v17 /\ %v19o5b = %v19 /\
      %v16o5b = %v16 /\ %v18o5b = %v18;

(* ldr	q22, [x10, #32]                             #! EA = L0xaaaaaaab77e0; Value = 0xfafe17900553e0ee; PC = 0xaaaaaaab67f4 *)
mov %v22 [L0xaaaaaaab77e0,L0xaaaaaaab77e4,L0xaaaaaaab77e8,L0xaaaaaaab77ec];
(* sub	v1.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab67f8 *)
sub %v1 %v0 %v12;
(* mul	v28.4s, v17.4s, v21.s[1]                    #! PC = 0xaaaaaaab67fc *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v28 %v17 %mm; cast [] %v28@int32[4] %v28;
(* ldr	q23, [x10, #48]                             #! EA = L0xaaaaaaab77f0; Value = 0xfffaff580005528c; PC = 0xaaaaaaab6800 *)
mov %v23 [L0xaaaaaaab77f0,L0xaaaaaaab77f4,L0xaaaaaaab77f8,L0xaaaaaaab77fc];
(* sub	v3.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab6804 *)
sub %v3 %v2 %v13;
(* mul	v29.4s, v19.4s, v21.s[3]                    #! PC = 0xaaaaaaab6808 *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v29 %v19 %mm; cast [] %v29@int32[4] %v29;
(* ldr	q24, [x10, #64]                             #! EA = L0xaaaaaaab7800; Value = 0x24056611dea02c4e; PC = 0xaaaaaaab680c *)
mov %v24 [L0xaaaaaaab7800,L0xaaaaaaab7804,L0xaaaaaaab7808,L0xaaaaaaab780c];
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab6810 *)
add %v0 %v0 %v12;
(* sqrdmulh	v17.4s, v17.4s, v21.s[0]               #! PC = 0xaaaaaaab6814 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v17 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v17 %dc %mm 1;
(* ldr	q25, [x10, #80]                             #! EA = L0xaaaaaaab7810; Value = 0x0023fc65ffdea884; PC = 0xaaaaaaab6818 *)
mov %v25 [L0xaaaaaaab7810,L0xaaaaaaab7814,L0xaaaaaaab7818,L0xaaaaaaab781c];
(* add	v2.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab681c *)
add %v2 %v2 %v13;
(* sqrdmulh	v19.4s, v19.4s, v21.s[2]               #! PC = 0xaaaaaaab6820 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v19 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* ldr	q26, [x10, #96]                             #! EA = L0xaaaaaaab7820; Value = 0xde80e17b2fb61f28; PC = 0xaaaaaaab6824 *)
mov %v26 [L0xaaaaaaab7820,L0xaaaaaaab7824,L0xaaaaaaab7828,L0xaaaaaaab782c];
(* mls	v28.4s, v17.4s, v4.s[0]                     #! PC = 0xaaaaaaab6828 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v17 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* ldr	q27, [x10, #112]                            #! EA = L0xaaaaaaab7830; Value = 0xffde8941002faa32; PC = 0xaaaaaaab682c *)
mov %v27 [L0xaaaaaaab7830,L0xaaaaaaab7834,L0xaaaaaaab7838,L0xaaaaaaab783c];
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab6830 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;
(* sub	v17.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab6834 *)
sub %v17 %v16 %v28;
(* sub	v19.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6838 *)
sub %v19 %v18 %v29;
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab683c *)
add %v16 %v16 %v28;
(* add	v18.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6840 *)
add %v18 %v18 %v29;

assert eqmod %v28 (%v17o5b*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o5b*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v0 /\
        %v0 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v1 /\
        %v1 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v2 /\
        %v2 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v3 /\
        %v3 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v16 /\
       %v16 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v17 /\
       %v17 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v18 /\
       %v18 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v19 /\
       %v19 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [87]] && true;
assume eqmod %v28 (%v17o5b*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o5b*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v0 /\
        %v0 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v1 /\
        %v1 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v2 /\
        %v2 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v3 /\
        %v3 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v16 /\
       %v16 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v17 /\
       %v17 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v18 /\
       %v18 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v19 /\
       %v19 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v16 /\
       %v16 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v17 /\
       %v17 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v18 /\
       %v18 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v19 /\
       %v19 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 89 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o5b + %v12 /\  %v1 =  %v0o5b - %v12 /\
     %v2 =  %v2o5b + %v13 /\  %v3 =  %v2o5b - %v13 /\
    %v16 = %v16o5b + %v28 /\ %v17 = %v16o5b - %v28 /\
    %v18 = %v18o5b + %v29 /\ %v19 = %v18o5b - %v29 /\
    eqmod %v28 (%v17o5b*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o5b*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v0 /\
     %v0 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v1 /\
     %v1 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v2 /\
     %v2 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] <  %v3 /\
     %v3 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v16 /\
    %v16 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v17 /\
    %v17 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v18 /\
    %v18 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v19 /\
    %v19 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v16 /\
    %v16 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v17 /\
    %v17 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v18 /\
    %v18 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v19 /\
    %v19 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [87]];

(* add	x9, x9, #0x80                               #! PC = 0xaaaaaaab6844 *)
adds dc x9 x9 (0x80)@uint64;
(* add	x10, x10, #0x80                             #! PC = 0xaaaaaaab6848 *)
adds dc x10 x10 (0x80)@uint64;
(* trn1	v12.4s, v0.4s, v1.4s                       #! PC = 0xaaaaaaab684c *)
mov [t0, _, t2, _] %v0; mov [t1, _, t3, _] %v1; mov %v12 [t0, t1, t2, t3];
(* trn2	v13.4s, v0.4s, v1.4s                       #! PC = 0xaaaaaaab6850 *)
mov [_, t0, _, t2] %v0; mov [_, t1, _, t3] %v1; mov %v13 [t0, t1, t2, t3];
(* trn1	v14.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab6854 *)
mov [t0, _, t2, _] %v2; mov [t1, _, t3, _] %v3; mov %v14 [t0, t1, t2, t3];
(* trn2	v15.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab6858 *)
mov [_, t0, _, t2] %v2; mov [_, t1, _, t3] %v3; mov %v15 [t0, t1, t2, t3];
(* trn1	v0.2d, v12.2d, v14.2d                      #! PC = 0xaaaaaaab685c *)
mov [t0, t1, _, _] %v12; mov [t2, t3, _, _] %v14; mov %v0 [t0, t1, t2, t3];
(* trn2	v2.2d, v12.2d, v14.2d                      #! PC = 0xaaaaaaab6860 *)
mov [_, _, t0, t1] %v12; mov [_, _, t2, t3] %v14; mov %v2 [t0, t1, t2, t3];
(* trn1	v1.2d, v13.2d, v15.2d                      #! PC = 0xaaaaaaab6864 *)
mov [t0, t1, _, _] %v13; mov [t2, t3, _, _] %v15; mov %v1 [t0, t1, t2, t3];
(* trn2	v3.2d, v13.2d, v15.2d                      #! PC = 0xaaaaaaab6868 *)
mov [_, _, t0, t1] %v13; mov [_, _, t2, t3] %v15; mov %v3 [t0, t1, t2, t3];

ghost  %v2o5c@int32[4], %v3o5c@int32[4]:
       %v2o5c =  %v2 /\  %v3o5c =  %v3 &&  %v2o5c =  %v2 /\  %v3o5c =  %v3;

(* mul	v12.4s, v2.4s, v7.4s                        #! PC = 0xaaaaaaab686c *)
mull %dc %v12 %v2 %v7; cast [] %v12@int32[4] %v12;
(* trn1	v28.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab6870 *)
mov [t0, _, t2, _] %v16; mov [t1, _, t3, _] %v17; mov %v28 [t0, t1, t2, t3];
(* mul	v13.4s, v3.4s, v7.4s                        #! PC = 0xaaaaaaab6874 *)
mull %dc %v13 %v3 %v7; cast [] %v13@int32[4] %v13;
(* trn2	v29.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab6878 *)
mov [_, t0, _, t2] %v16; mov [_, t1, _, t3] %v17; mov %v29 [t0, t1, t2, t3];
(* sqrdmulh	v2.4s, v2.4s, v6.4s                    #! PC = 0xaaaaaaab687c *)
mulj %mm %v2 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v2 %dc %mm 1;
(* trn1	v30.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab6880 *)
mov [t0, _, t2, _] %v18; mov [t1, _, t3, _] %v19; mov %v30 [t0, t1, t2, t3];
(* sqrdmulh	v3.4s, v3.4s, v6.4s                    #! PC = 0xaaaaaaab6884 *)
mulj %mm %v3 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* trn2	v31.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab6888 *)
mov [_, t0, _, t2] %v18; mov [_, t1, _, t3] %v19; mov %v31 [t0, t1, t2, t3];
(* mls	v12.4s, v2.4s, v4.s[0]                      #! PC = 0xaaaaaaab688c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v2 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* trn1	v16.2d, v28.2d, v30.2d                     #! PC = 0xaaaaaaab6890 *)
mov [t0, t1, _, _] %v28; mov [t2, t3, _, _] %v30; mov %v16 [t0, t1, t2, t3];
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab6894 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;
(* trn2	v18.2d, v28.2d, v30.2d                     #! PC = 0xaaaaaaab6898 *)
mov [_, _, t0, t1] %v28; mov [_, _, t2, t3] %v30; mov %v18 [t0, t1, t2, t3];
(* trn1	v17.2d, v29.2d, v31.2d                     #! PC = 0xaaaaaaab689c *)
mov [t0, t1, _, _] %v29; mov [t2, t3, _, _] %v31; mov %v17 [t0, t1, t2, t3];
(* trn2	v19.2d, v29.2d, v31.2d                     #! PC = 0xaaaaaaab68a0 *)
mov [_, _, t0, t1] %v29; mov [_, _, t2, t3] %v31; mov %v19 [t0, t1, t2, t3];

assert eqmod %v12 ( %v2o5c* %v7) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o5c* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl] && true;
assume eqmod %v12 ( %v2o5c* %v7) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o5c* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 90 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod %v12 ( %v2o5c* %v7) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o5c* %v7) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

ghost  %v0o5c@int32[4], %v1o5c@int32[4],%v18o5c@int32[4],%v19o5c@int32[4]:
       %v0o5c =  %v0 /\  %v1o5c =  %v1 /\ %v18o5c = %v18 /\ %v19o5c = %v19
   &&  %v0o5c =  %v0 /\  %v1o5c =  %v1 /\ %v18o5c = %v18 /\ %v19o5c = %v19;

(* sub	v2.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab68a4 *)
sub %v2 %v0 %v12;
(* mul	v28.4s, v18.4s, v23.4s                      #! PC = 0xaaaaaaab68a8 *)
mull %dc %v28 %v18 %v23; cast [] %v28@int32[4] %v28;
(* sub	v3.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab68ac *)
sub %v3 %v1 %v13;
(* mul	v29.4s, v19.4s, v23.4s                      #! PC = 0xaaaaaaab68b0 *)
mull %dc %v29 %v19 %v23; cast [] %v29@int32[4] %v29;
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab68b4 *)
add %v0 %v0 %v12;
(* sqrdmulh	v18.4s, v18.4s, v22.4s                 #! PC = 0xaaaaaaab68b8 *)
mulj %mm %v18 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v18 %dc %mm 1;
(* add	v1.4s, v1.4s, v13.4s                        #! PC = 0xaaaaaaab68bc *)
add %v1 %v1 %v13;
(* sqrdmulh	v19.4s, v19.4s, v22.4s                 #! PC = 0xaaaaaaab68c0 *)
mulj %mm %v19 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* mls	v28.4s, v18.4s, v4.s[0]                     #! PC = 0xaaaaaaab68c4 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v18 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab68c8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;

assert eqmod %v28 (%v18o5c*%v23) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o5c*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v0 /\
        %v0 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v1 /\
        %v1 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v2 /\
        %v2 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v3 /\
        %v3 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [89]] && true;
assume eqmod %v28 (%v18o5c*%v23) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o5c*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v0 /\
        %v0 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v1 /\
        %v1 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v2 /\
        %v2 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v3 /\
        %v3 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 91 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
      %v0 =  %v0o5c + %v12 /\  %v2 =  %v0o5c - %v12 /\
      %v1 =  %v1o5c + %v13 /\  %v3 =  %v1o5c - %v13 /\
    eqmod %v28 (%v18o5c*%v23) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o5c*%v23) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v0 /\
     %v0 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v1 /\
     %v1 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v2 /\
     %v2 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] <  %v3 /\
     %v3 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [89]];

ghost %v16o5d@int32[4],%v17o5d@int32[4], %v1o5d@int32[4], %v3o5d@int32[4]:
      %v16o5d = %v16 /\ %v17o5d = %v17 /\  %v1o5d =   %v1 /\  %v3o5d =   %v3
   && %v16o5d = %v16 /\ %v17o5d = %v17 /\  %v1o5d =   %v1 /\  %v3o5d =   %v3;

(* sub	v18.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab68cc *)
sub %v18 %v16 %v28;
(* mul	v12.4s, v1.4s, v9.4s                        #! PC = 0xaaaaaaab68d0 *)
mull %dc %v12 %v1 %v9; cast [] %v12@int32[4] %v12;
(* sub	v19.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab68d4 *)
sub %v19 %v17 %v29;
(* mul	v13.4s, v3.4s, v11.4s                       #! PC = 0xaaaaaaab68d8 *)
mull %dc %v13 %v3 %v11; cast [] %v13@int32[4] %v13;
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab68dc *)
add %v16 %v16 %v28;
(* sqrdmulh	v1.4s, v1.4s, v8.4s                    #! PC = 0xaaaaaaab68e0 *)
mulj %mm %v1 %v8; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v1 %dc %mm 1;
(* add	v17.4s, v17.4s, v29.4s                      #! PC = 0xaaaaaaab68e4 *)
add %v17 %v17 %v29;
(* sqrdmulh	v3.4s, v3.4s, v10.4s                   #! PC = 0xaaaaaaab68e8 *)
mulj %mm %v3 %v10; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v3 %dc %mm 1;
(* mls	v12.4s, v1.4s, v4.s[0]                      #! PC = 0xaaaaaaab68ec *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v1 %mm; cast [] %mm@int32[4] %mm; subs %dc %v12 %v12 %mm;
(* mls	v13.4s, v3.4s, v4.s[0]                      #! PC = 0xaaaaaaab68f0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v3 %mm; cast [] %mm@int32[4] %mm; subs %dc %v13 %v13 %mm;

assert eqmod %v12 ( %v1o5d* %v9) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o5d*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v16 /\
       %v16 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v17 /\
       %v17 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v18 /\
       %v18 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v19 /\
       %v19 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [89,90]] && true;
assume eqmod %v12 ( %v1o5d* %v9) [Q,Q,Q,Q] /\
       eqmod %v13 ( %v3o5d*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v16 /\
       %v16 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v17 /\
       %v17 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v18 /\
       %v18 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v19 /\
       %v19 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v16 /\
       %v16 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v17 /\
       %v17 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v18 /\
       %v18 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v19 /\
       %v19 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q];

(* CUT 92 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v16 = %v16o5d + %v28 /\ %v18 = %v16o5d - %v28 /\
    %v17 = %v17o5d + %v29 /\ %v19 = %v17o5d - %v29 /\
    eqmod %v12 ( %v1o5d* %v9) [Q,Q,Q,Q] /\
    eqmod %v13 ( %v3o5d*%v11) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v16 /\
    %v16 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v17 /\
    %v17 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v18 /\
    %v18 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v19 /\
    %v19 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v12 /\ %v12 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v13 /\ %v13 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v16 /\
    %v16 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v17 /\
    %v17 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v18 /\
    %v18 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v19 /\
    %v19 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v12 /\ %v12 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v13 /\ %v13 <s [Q,Q,Q,Q]
    prove with [cuts [89,90]];

ghost  %v0o5e@int32[4], %v2o5e@int32[4],%v17o5e@int32[4],%v19o5e@int32[4]:
       %v0o5e =  %v0 /\  %v2o5e =  %v2 /\ %v17o5e = %v17 /\ %v19o5e = %v19
   &&  %v0o5e =  %v0 /\  %v2o5e =  %v2 /\ %v17o5e = %v17 /\ %v19o5e = %v19;

(* sub	v1.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab68f4 *)
sub %v1 %v0 %v12;
(* mul	v28.4s, v17.4s, v25.4s                      #! PC = 0xaaaaaaab68f8 *)
mull %dc %v28 %v17 %v25; cast [] %v28@int32[4] %v28;
(* sub	v3.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab68fc *)
sub %v3 %v2 %v13;
(* mul	v29.4s, v19.4s, v27.4s                      #! PC = 0xaaaaaaab6900 *)
mull %dc %v29 %v19 %v27; cast [] %v29@int32[4] %v29;
(* add	v0.4s, v0.4s, v12.4s                        #! PC = 0xaaaaaaab6904 *)
add %v0 %v0 %v12;
(* sqrdmulh	v17.4s, v17.4s, v24.4s                 #! PC = 0xaaaaaaab6908 *)
mulj %mm %v17 %v24; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v17 %dc %mm 1;
(* add	v2.4s, v2.4s, v13.4s                        #! PC = 0xaaaaaaab690c *)
add %v2 %v2 %v13;
(* sqrdmulh	v19.4s, v19.4s, v26.4s                 #! PC = 0xaaaaaaab6910 *)
mulj %mm %v19 %v26; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v19 %dc %mm 1;
(* mls	v28.4s, v17.4s, v4.s[0]                     #! PC = 0xaaaaaaab6914 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v17 %mm; cast [] %mm@int32[4] %mm; subs %dc %v28 %v28 %mm;
(* mls	v29.4s, v19.4s, v4.s[0]                     #! PC = 0xaaaaaaab6918 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v19 %mm; cast [] %mm@int32[4] %mm; subs %dc %v29 %v29 %mm;

assert eqmod %v28 (%v17o5e*%v25) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o5e*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v0 /\
        %v0 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v1 /\
        %v1 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v2 /\
        %v2 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v3 /\
        %v3 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [91]] && true;
assume eqmod %v28 (%v17o5e*%v25) [Q,Q,Q,Q] /\
       eqmod %v29 (%v19o5e*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v0 /\
        %v0 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v1 /\
        %v1 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v2 /\
        %v2 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v3 /\
        %v3 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v0 /\
        %v0 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v1 /\
        %v1 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v2 /\
        %v2 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v3 /\
        %v3 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q];

(* CUT 93 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
     %v0 =  %v0o5e + %v12 /\  %v1 =  %v0o5e - %v12 /\
     %v2 =  %v2o5e + %v13 /\  %v3 =  %v2o5e - %v13 /\
    eqmod %v28 (%v17o5e*%v25) [Q,Q,Q,Q] /\
    eqmod %v29 (%v19o5e*%v27) [Q,Q,Q,Q] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v0 /\
     %v0 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v1 /\
     %v1 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v2 /\
     %v2 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <  %v3 /\
     %v3 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v28 /\ %v28 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v29 /\ %v29 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v0 /\
     %v0 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v1 /\
     %v1 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v2 /\
     %v2 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s  %v3 /\
     %v3 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v28 /\ %v28 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v29 /\ %v29 <s [Q,Q,Q,Q]
    prove with [cuts [91]];

ghost %v16o5f@int32[4],%v18o5f@int32[4]:
      %v16o5f = %v16 /\ %v18o5f = %v18 && %v16o5f = %v16 /\ %v18o5f = %v18;

(* ldr	q12, [x0, #64]                              #! EA = L0xfffffffed8c8; Value = 0x005186680013eef5; PC = 0xaaaaaaab691c *)
mov %v12 [L0xfffffffed8c8,L0xfffffffed8cc,L0xfffffffed8d0,L0xfffffffed8d4];
(* trn1	v8.4s, v0.4s, v1.4s                        #! PC = 0xaaaaaaab6920 *)
mov [t0, _, t2, _] %v0; mov [t1, _, t3, _] %v1; mov %v8 [t0, t1, t2, t3];
(* trn2	v9.4s, v0.4s, v1.4s                        #! PC = 0xaaaaaaab6924 *)
mov [_, t0, _, t2] %v0; mov [_, t1, _, t3] %v1; mov %v9 [t0, t1, t2, t3];
(* ldr	q13, [x0, #80]                              #! EA = L0xfffffffed8d8; Value = 0x0037ee6800650711; PC = 0xaaaaaaab6928 *)
mov %v13 [L0xfffffffed8d8,L0xfffffffed8dc,L0xfffffffed8e0,L0xfffffffed8e4];
(* trn1	v10.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab692c *)
mov [t0, _, t2, _] %v2; mov [t1, _, t3, _] %v3; mov %v10 [t0, t1, t2, t3];
(* trn2	v11.4s, v2.4s, v3.4s                       #! PC = 0xaaaaaaab6930 *)
mov [_, t0, _, t2] %v2; mov [_, t1, _, t3] %v3; mov %v11 [t0, t1, t2, t3];
(* ldr	q14, [x0, #96]                              #! EA = L0xfffffffed8e8; Value = 0x001142220049b930; PC = 0xaaaaaaab6934 *)
mov %v14 [L0xfffffffed8e8,L0xfffffffed8ec,L0xfffffffed8f0,L0xfffffffed8f4];
(* trn1	v0.2d, v8.2d, v10.2d                       #! PC = 0xaaaaaaab6938 *)
mov [t0, t1, _, _] %v8; mov [t2, t3, _, _] %v10; mov %v0 [t0, t1, t2, t3];
(* trn2	v2.2d, v8.2d, v10.2d                       #! PC = 0xaaaaaaab693c *)
mov [_, _, t0, t1] %v8; mov [_, _, t2, t3] %v10; mov %v2 [t0, t1, t2, t3];
(* ldr	q15, [x0, #112]                             #! EA = L0xfffffffed8f8; Value = 0x00662c320065b9ed; PC = 0xaaaaaaab6940 *)
mov %v15 [L0xfffffffed8f8,L0xfffffffed8fc,L0xfffffffed900,L0xfffffffed904];
(* trn1	v1.2d, v9.2d, v11.2d                       #! PC = 0xaaaaaaab6944 *)
mov [t0, t1, _, _] %v9; mov [t2, t3, _, _] %v11; mov %v1 [t0, t1, t2, t3];
(* trn2	v3.2d, v9.2d, v11.2d                       #! PC = 0xaaaaaaab6948 *)
mov [_, _, t0, t1] %v9; mov [_, _, t2, t3] %v11; mov %v3 [t0, t1, t2, t3];
(* str	q0, [x0]                                    #! EA = L0xfffffffed888; PC = 0xaaaaaaab694c *)
mov [L0xfffffffed888,L0xfffffffed88c,L0xfffffffed890,L0xfffffffed894] %v0;
(* str	q2, [x0, #32]                               #! EA = L0xfffffffed8a8; PC = 0xaaaaaaab6950 *)
mov [L0xfffffffed8a8,L0xfffffffed8ac,L0xfffffffed8b0,L0xfffffffed8b4] %v2;
(* sub	v17.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab6954 *)
sub %v17 %v16 %v28;
(* sub	v19.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6958 *)
sub %v19 %v18 %v29;
(* add	v16.4s, v16.4s, v28.4s                      #! PC = 0xaaaaaaab695c *)
add %v16 %v16 %v28;
(* add	v18.4s, v18.4s, v29.4s                      #! PC = 0xaaaaaaab6960 *)
add %v18 %v18 %v29;
(* str	q1, [x0, #16]                               #! EA = L0xfffffffed898; PC = 0xaaaaaaab6964 *)
mov [L0xfffffffed898,L0xfffffffed89c,L0xfffffffed8a0,L0xfffffffed8a4] %v1;
(* str	q3, [x0, #48]                               #! EA = L0xfffffffed8b8; PC = 0xaaaaaaab6968 *)
mov [L0xfffffffed8b8,L0xfffffffed8bc,L0xfffffffed8c0,L0xfffffffed8c4] %v3;

assert [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v16 /\
       %v16 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v17 /\
       %v17 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v18 /\
       %v18 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v19 /\
       %v19 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
       prove with [algebra solver isl, cuts [92]] && true;
assume [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v16 /\
       %v16 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v17 /\
       %v17 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v18 /\
       %v18 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v19 /\
       %v19 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v16 /\
       %v16 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v17 /\
       %v17 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v18 /\
       %v18 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v19 /\
       %v19 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2];

(* CUT 94 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffed888 [Q, X - 1753** 13] /\
    eqmod (F**2) L0xfffffffed88c [Q, X - 1753**269] /\
    eqmod (F**2) L0xfffffffed890 [Q, X - 1753**141] /\
    eqmod (F**2) L0xfffffffed894 [Q, X - 1753**397] /\
    eqmod (F**2) L0xfffffffed898 [Q, X - 1753** 77] /\
    eqmod (F**2) L0xfffffffed89c [Q, X - 1753**333] /\
    eqmod (F**2) L0xfffffffed8a0 [Q, X - 1753**205] /\
    eqmod (F**2) L0xfffffffed8a4 [Q, X - 1753**461] /\
    eqmod (F**2) L0xfffffffed8a8 [Q, X - 1753** 45] /\
    eqmod (F**2) L0xfffffffed8ac [Q, X - 1753**301] /\
    eqmod (F**2) L0xfffffffed8b0 [Q, X - 1753**173] /\
    eqmod (F**2) L0xfffffffed8b4 [Q, X - 1753**429] /\
    eqmod (F**2) L0xfffffffed8b8 [Q, X - 1753**109] /\
    eqmod (F**2) L0xfffffffed8bc [Q, X - 1753**365] /\
    eqmod (F**2) L0xfffffffed8c0 [Q, X - 1753**237] /\
    eqmod (F**2) L0xfffffffed8c4 [Q, X - 1753**493] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed888,L0xfffffffed88c,L0xfffffffed890,L0xfffffffed894] /\
    [L0xfffffffed888,L0xfffffffed88c,L0xfffffffed890,L0xfffffffed894] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed898,L0xfffffffed89c,L0xfffffffed8a0,L0xfffffffed8a4] /\
    [L0xfffffffed898,L0xfffffffed89c,L0xfffffffed8a0,L0xfffffffed8a4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed8a8,L0xfffffffed8ac,L0xfffffffed8b0,L0xfffffffed8b4] /\
    [L0xfffffffed8a8,L0xfffffffed8ac,L0xfffffffed8b0,L0xfffffffed8b4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffed8b8,L0xfffffffed8bc,L0xfffffffed8c0,L0xfffffffed8c4] /\
    [L0xfffffffed8b8,L0xfffffffed8bc,L0xfffffffed8c0,L0xfffffffed8c4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    %v16 = %v16o5f + %v28 /\ %v17 = %v16o5f - %v28 /\
    %v18 = %v18o5f + %v29 /\ %v19 = %v18o5f - %v29 /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v16 /\
    %v16 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v17 /\
    %v17 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v18 /\
    %v18 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v19 /\
    %v19 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
    prove with [all ghosts, cuts [32, 86, 87, 88, 89, 90, 91, 92]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed888,L0xfffffffed88c,L0xfffffffed890,L0xfffffffed894] /\
    [L0xfffffffed888,L0xfffffffed88c,L0xfffffffed890,L0xfffffffed894] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed898,L0xfffffffed89c,L0xfffffffed8a0,L0xfffffffed8a4] /\
    [L0xfffffffed898,L0xfffffffed89c,L0xfffffffed8a0,L0xfffffffed8a4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed8a8,L0xfffffffed8ac,L0xfffffffed8b0,L0xfffffffed8b4] /\
    [L0xfffffffed8a8,L0xfffffffed8ac,L0xfffffffed8b0,L0xfffffffed8b4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffed8b8,L0xfffffffed8bc,L0xfffffffed8c0,L0xfffffffed8c4] /\
    [L0xfffffffed8b8,L0xfffffffed8bc,L0xfffffffed8c0,L0xfffffffed8c4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v16 /\
    %v16 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v17 /\
    %v17 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v18 /\
    %v18 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v19 /\
    %v19 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2]
    prove with [cuts [92]];

ghost %v14o60@int32[4],%v15o60@int32[4]:
      %v14o60 = %v14 /\ %v15o60 = %v15 && %v14o60 = %v14 /\ %v15o60 = %v15;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab696c *)
adds dc x0 x0 (0x40)@uint64;
(* ldr	q28, [x0, #512]                             #! EA = L0xfffffffedac8; Value = 0x0019b8d10059da80; PC = 0xaaaaaaab6970 *)
mov %v28 [L0xfffffffedac8,L0xfffffffedacc,L0xfffffffedad0,L0xfffffffedad4];
(* trn1	v24.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab6974 *)
mov [t0, _, t2, _] %v16; mov [t1, _, t3, _] %v17; mov %v24 [t0, t1, t2, t3];
(* trn2	v25.4s, v16.4s, v17.4s                     #! PC = 0xaaaaaaab6978 *)
mov [_, t0, _, t2] %v16; mov [_, t1, _, t3] %v17; mov %v25 [t0, t1, t2, t3];
(* ldr	q29, [x0, #528]                             #! EA = L0xfffffffedad8; Value = 0x00a17c7dffb7536e; PC = 0xaaaaaaab697c *)
mov %v29 [L0xfffffffedad8,L0xfffffffedadc,L0xfffffffedae0,L0xfffffffedae4];
(* trn1	v26.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab6980 *)
mov [t0, _, t2, _] %v18; mov [t1, _, t3, _] %v19; mov %v26 [t0, t1, t2, t3];
(* trn2	v27.4s, v18.4s, v19.4s                     #! PC = 0xaaaaaaab6984 *)
mov [_, t0, _, t2] %v18; mov [_, t1, _, t3] %v19; mov %v27 [t0, t1, t2, t3];
(* ldr	q30, [x0, #544]                             #! EA = L0xfffffffedae8; Value = 0x004a0bb10005e2c9; PC = 0xaaaaaaab6988 *)
mov %v30 [L0xfffffffedae8,L0xfffffffedaec,L0xfffffffedaf0,L0xfffffffedaf4];
(* trn1	v16.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab698c *)
mov [t0, t1, _, _] %v24; mov [t2, t3, _, _] %v26; mov %v16 [t0, t1, t2, t3];
(* trn2	v18.2d, v24.2d, v26.2d                     #! PC = 0xaaaaaaab6990 *)
mov [_, _, t0, t1] %v24; mov [_, _, t2, t3] %v26; mov %v18 [t0, t1, t2, t3];
(* ldr	q31, [x0, #560]                             #! EA = L0xfffffffedaf8; Value = 0xffae244affba1ef6; PC = 0xaaaaaaab6994 *)
mov %v31 [L0xfffffffedaf8,L0xfffffffedafc,L0xfffffffedb00,L0xfffffffedb04];
(* trn1	v17.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab6998 *)
mov [t0, t1, _, _] %v25; mov [t2, t3, _, _] %v27; mov %v17 [t0, t1, t2, t3];
(* trn2	v19.2d, v25.2d, v27.2d                     #! PC = 0xaaaaaaab699c *)
mov [_, _, t0, t1] %v25; mov [_, _, t2, t3] %v27; mov %v19 [t0, t1, t2, t3];
(* sub	x0, x0, #0x40                               #! PC = 0xaaaaaaab69a0 *)
subs dc x0 x0 (0x40)@uint64;
(* ldr	q4, [x9]                                    #! EA = L0xaaaaaaab7440; Value = 0x00000000007fe001; PC = 0xaaaaaaab69a4 *)
mov %v4 [L0xaaaaaaab7440,L0xaaaaaaab7444,L0xaaaaaaab7448,L0xaaaaaaab744c];
(* str	q16, [x0, #512]                             #! EA = L0xfffffffeda88; PC = 0xaaaaaaab69a8 *)
mov [L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94] %v16;
(* mul	v0.4s, v14.4s, v4.s[3]                      #! PC = 0xaaaaaaab69ac *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v0 %v14 %mm; cast [] %v0@int32[4] %v0;
(* ldr	q5, [x9, #16]                               #! EA = L0xaaaaaaab7450; Value = 0x003177f4318454b2; PC = 0xaaaaaaab69b0 *)
mov %v5 [L0xaaaaaaab7450,L0xaaaaaaab7454,L0xaaaaaaab7458,L0xaaaaaaab745c];
(* str	q17, [x0, #528]                             #! EA = L0xfffffffeda98; PC = 0xaaaaaaab69b4 *)
mov [L0xfffffffeda98,L0xfffffffeda9c,L0xfffffffedaa0,L0xfffffffedaa4] %v17;
(* mul	v1.4s, v15.4s, v4.s[3]                      #! PC = 0xaaaaaaab69b8 *)
mov [_, _, _, m] %v4; mov %mm [m, m, m, m];
mull %dc %v1 %v15 %mm; cast [] %v1@int32[4] %v1;
(* ldr	q20, [x10]                                  #! EA = L0xaaaaaaab7840; Value = 0x00000000007fe001; PC = 0xaaaaaaab69bc *)
mov %v20 [L0xaaaaaaab7840,L0xaaaaaaab7844,L0xaaaaaaab7848,L0xaaaaaaab784c];
(* str	q18, [x0, #544]                             #! EA = L0xfffffffedaa8; PC = 0xaaaaaaab69c0 *)
mov [L0xfffffffedaa8,L0xfffffffedaac,L0xfffffffedab0,L0xfffffffedab4] %v18;
(* sqrdmulh	v14.4s, v14.4s, v4.s[2]                #! PC = 0xaaaaaaab69c4 *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v14 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* ldr	q21, [x10, #16]                             #! EA = L0xaaaaaaab7850; Value = 0x00330e2b331af156; PC = 0xaaaaaaab69c8 *)
mov %v21 [L0xaaaaaaab7850,L0xaaaaaaab7854,L0xaaaaaaab7858,L0xaaaaaaab785c];
(* str	q19, [x0, #560]                             #! EA = L0xfffffffedab8; PC = 0xaaaaaaab69cc *)
mov [L0xfffffffedab8,L0xfffffffedabc,L0xfffffffedac0,L0xfffffffedac4] %v19;
(* sqrdmulh	v15.4s, v15.4s, v4.s[2]                #! PC = 0xaaaaaaab69d0 *)
mov [_, _, m, _] %v4; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v0.4s, v14.4s, v4.s[0]                      #! PC = 0xaaaaaaab69d4 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab69d8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;

assert eqmod  %v0 (%v14o60*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o60*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod  %v0 (%v14o60*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o60*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 95 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod (F**2) L0xfffffffeda88 [Q, X - 1753** 15] /\
    eqmod (F**2) L0xfffffffeda8c [Q, X - 1753**271] /\
    eqmod (F**2) L0xfffffffeda90 [Q, X - 1753**143] /\
    eqmod (F**2) L0xfffffffeda94 [Q, X - 1753**399] /\
    eqmod (F**2) L0xfffffffeda98 [Q, X - 1753** 79] /\
    eqmod (F**2) L0xfffffffeda9c [Q, X - 1753**335] /\
    eqmod (F**2) L0xfffffffedaa0 [Q, X - 1753**207] /\
    eqmod (F**2) L0xfffffffedaa4 [Q, X - 1753**463] /\
    eqmod (F**2) L0xfffffffedaa8 [Q, X - 1753** 47] /\
    eqmod (F**2) L0xfffffffedaac [Q, X - 1753**303] /\
    eqmod (F**2) L0xfffffffedab0 [Q, X - 1753**175] /\
    eqmod (F**2) L0xfffffffedab4 [Q, X - 1753**431] /\
    eqmod (F**2) L0xfffffffedab8 [Q, X - 1753**111] /\
    eqmod (F**2) L0xfffffffedabc [Q, X - 1753**367] /\
    eqmod (F**2) L0xfffffffedac0 [Q, X - 1753**239] /\
    eqmod (F**2) L0xfffffffedac4 [Q, X - 1753**495] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94] /\
    [L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffeda98,L0xfffffffeda9c,L0xfffffffedaa0,L0xfffffffedaa4] /\
    [L0xfffffffeda98,L0xfffffffeda9c,L0xfffffffedaa0,L0xfffffffedaa4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffedaa8,L0xfffffffedaac,L0xfffffffedab0,L0xfffffffedab4] /\
    [L0xfffffffedaa8,L0xfffffffedaac,L0xfffffffedab0,L0xfffffffedab4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
    [L0xfffffffedab8,L0xfffffffedabc,L0xfffffffedac0,L0xfffffffedac4] /\
    [L0xfffffffedab8,L0xfffffffedabc,L0xfffffffedac0,L0xfffffffedac4] <
    [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    eqmod  %v0 (%v14o60*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o60*[%v4[3],%v4[3],%v4[3],%v4[3]]) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    prove with [all ghosts, cuts [32, 87, 88, 89, 90, 91, 92, 93]]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94] /\
    [L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffeda98,L0xfffffffeda9c,L0xfffffffedaa0,L0xfffffffedaa4] /\
    [L0xfffffffeda98,L0xfffffffeda9c,L0xfffffffedaa0,L0xfffffffedaa4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffedaa8,L0xfffffffedaac,L0xfffffffedab0,L0xfffffffedab4] /\
    [L0xfffffffedaa8,L0xfffffffedaac,L0xfffffffedab0,L0xfffffffedab4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
    [L0xfffffffedab8,L0xfffffffedabc,L0xfffffffedac0,L0xfffffffedac4] /\
    [L0xfffffffedab8,L0xfffffffedabc,L0xfffffffedac0,L0xfffffffedac4] <s
    [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [32,92]];

ghost %v12o61@int32[4],%v13o61@int32[4],%v30o61@int32[4],%v31o61@int32[4]:
      %v12o61 = %v12 /\ %v13o61 = %v13 /\%v30o61 = %v30 /\ %v31o61 =  %v31
   && %v12o61 = %v12 /\ %v13o61 = %v13 /\%v30o61 = %v30 /\ %v31o61 =  %v31;

(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab69dc *)
adds dc x0 x0 (0x40)@uint64;
(* sub	v14.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab69e0 *)
sub %v14 %v12 %v0;
(* mul	v16.4s, v30.4s, v20.s[3]                    #! PC = 0xaaaaaaab69e4 *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v16 %v30 %mm; cast [] %v16@int32[4] %v16;
(* sub	v15.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab69e8 *)
sub %v15 %v13 %v1;
(* mul	v17.4s, v31.4s, v20.s[3]                    #! PC = 0xaaaaaaab69ec *)
mov [_, _, _, m] %v20; mov %mm [m, m, m, m];
mull %dc %v17 %v31 %mm; cast [] %v17@int32[4] %v17;
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab69f0 *)
add %v12 %v12 %v0;
(* sqrdmulh	v30.4s, v30.4s, v20.s[2]               #! PC = 0xaaaaaaab69f4 *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v30 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v30 %dc %mm 1;
(* add	v13.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab69f8 *)
add %v13 %v13 %v1;
(* sqrdmulh	v31.4s, v31.4s, v20.s[2]               #! PC = 0xaaaaaaab69fc *)
mov [_, _, m, _] %v20; mov %mm [m, m, m, m];
mulj %mm %v31 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* mls	v16.4s, v30.4s, v4.s[0]                     #! PC = 0xaaaaaaab6a00 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v30 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6a04 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;

assert eqmod %v16 (%v30o61*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o61*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v12 /\
       %v12 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v13 /\
       %v13 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v14 /\
       %v14 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v15 /\
       %v15 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod %v16 (%v30o61*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o61*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v12 /\
       %v12 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v13 /\
       %v13 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v14 /\
       %v14 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v15 /\
       %v15 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v12 /\
       %v12 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v13 /\
       %v13 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v14 /\
       %v14 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v15 /\
       %v15 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 96 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o61 +  %v0 /\ %v14 = %v12o61 -  %v0 /\
    %v13 = %v13o61 +  %v1 /\ %v15 = %v13o61 -  %v1 /\
    eqmod %v16 (%v30o61*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o61*[%v20[3],%v20[3],%v20[3],%v20[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v12 /\
    %v12 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v13 /\
    %v13 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v14 /\
    %v14 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v15 /\
    %v15 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v12 /\
    %v12 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v13 /\
    %v13 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v14 /\
    %v14 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v15 /\
    %v15 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v28o62@int32[4],%v29o62@int32[4],%v13o62@int32[4],%v15o62@int32[4]:
      %v28o62 = %v28 /\ %v29o62 = %v29 /\ %v13o62 = %v13 /\ %v15o62 = %v15
   && %v28o62 = %v28 /\ %v29o62 = %v29 /\ %v13o62 = %v13 /\ %v15o62 = %v15;

(* ldr	q6, [x9, #32]                               #! EA = L0xaaaaaaab7460; Value = 0x039875161a851a11; PC = 0xaaaaaaab6a08 *)
mov %v6 [L0xaaaaaaab7460,L0xaaaaaaab7464,L0xaaaaaaab7468,L0xaaaaaaab746c];
(* sub	v30.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6a0c *)
sub %v30 %v28 %v16;
(* mul	v0.4s, v13.4s, v5.s[1]                      #! PC = 0xaaaaaaab6a10 *)
mov [_, m, _, _] %v5; mov %mm [m, m, m, m];
mull %dc %v0 %v13 %mm; cast [] %v0@int32[4] %v0;
(* ldr	q7, [x9, #48]                               #! EA = L0xaaaaaaab7470; Value = 0x0003978f001a7e79; PC = 0xaaaaaaab6a14 *)
mov %v7 [L0xaaaaaaab7470,L0xaaaaaaab7474,L0xaaaaaaab7478,L0xaaaaaaab747c];
(* sub	v31.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6a18 *)
sub %v31 %v29 %v17;
(* mul	v1.4s, v15.4s, v5.s[3]                      #! PC = 0xaaaaaaab6a1c *)
mov [_, _, _, m] %v5; mov %mm [m, m, m, m];
mull %dc %v1 %v15 %mm; cast [] %v1@int32[4] %v1;
(* ldr	q8, [x9, #64]                               #! EA = L0xaaaaaaab7480; Value = 0x3db570e1f8fe4ba1; PC = 0xaaaaaaab6a20 *)
mov %v8 [L0xaaaaaaab7480,L0xaaaaaaab7484,L0xaaaaaaab7488,L0xaaaaaaab748c];
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6a24 *)
add %v28 %v28 %v16;
(* sqrdmulh	v13.4s, v13.4s, v5.s[0]                #! PC = 0xaaaaaaab6a28 *)
mov [m, _, _, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v13 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* ldr	q9, [x9, #80]                               #! EA = L0xaaaaaaab7490; Value = 0x003da604fff9000c; PC = 0xaaaaaaab6a2c *)
mov %v9 [L0xaaaaaaab7490,L0xaaaaaaab7494,L0xaaaaaaab7498,L0xaaaaaaab749c];
(* add	v29.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6a30 *)
add %v29 %v29 %v17;
(* sqrdmulh	v15.4s, v15.4s, v5.s[2]                #! PC = 0xaaaaaaab6a34 *)
mov [_, _, m, _] %v5; mov %mm [m, m, m, m];
mulj %mm %v15 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* ldr	q10, [x9, #96]                              #! EA = L0xaaaaaaab74a0; Value = 0xcaf7f968e2a4df73; PC = 0xaaaaaaab6a38 *)
mov %v10 [L0xaaaaaaab74a0,L0xaaaaaaab74a4,L0xaaaaaaab74a8,L0xaaaaaaab74ac];
(* mls	v0.4s, v13.4s, v4.s[0]                      #! PC = 0xaaaaaaab6a3c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* ldr	q11, [x9, #112]                             #! EA = L0xaaaaaaab74b0; Value = 0xffcb053bffe2ac36; PC = 0xaaaaaaab6a40 *)
mov %v11 [L0xaaaaaaab74b0,L0xaaaaaaab74b4,L0xaaaaaaab74b8,L0xaaaaaaab74bc];
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab6a44 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;

assert eqmod  %v0 (%v13o62*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o62*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v28 /\
       %v28 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v29 /\
       %v29 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v30 /\
       %v30 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v31 /\
       %v31 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [32]] && true;
assume eqmod  %v0 (%v13o62*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o62*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v28 /\
       %v28 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v29 /\
       %v29 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v30 /\
       %v30 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v31 /\
       %v31 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v28 /\
       %v28 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v29 /\
       %v29 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v30 /\
       %v30 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v31 /\
       %v31 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 97 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v28 = %v28o62 + %v16 /\ %v30 = %v28o62 - %v16 /\
    %v29 = %v29o62 + %v17 /\ %v31 = %v29o62 - %v17 /\
    eqmod  %v0 (%v13o62*[%v5[1],%v5[1],%v5[1],%v5[1]]) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o62*[%v5[3],%v5[3],%v5[3],%v5[3]]) [Q,Q,Q,Q] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v28 /\
    %v28 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v29 /\
    %v29 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v30 /\
    %v30 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2,5*NQ+NQ2] < %v31 /\
    %v31 < [5*Q+Q2,5*Q+Q2,5*Q+Q2,5*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v28 /\
    %v28 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v29 /\
    %v29 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v30 /\
    %v30 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2,5@32*NQ+NQ2] <s %v31 /\
    %v31 <s [5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2,5@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [32]];

ghost %v12o63@int32[4],%v14o63@int32[4],%v29o63@int32[4],%v31o63@int32[4],
      %v28o63@int32[4],%v30o63@int32[4]:
      %v12o63 = %v12 /\ %v14o63 = %v14 /\ %v29o63 = %v29 /\ %v31o63 = %v31 /\
      %v28o63 = %v28 /\ %v30o63 = %v30
   && %v12o63 = %v12 /\ %v14o63 = %v14 /\ %v29o63 = %v29 /\ %v31o63 = %v31 /\
      %v28o63 = %v28 /\ %v30o63 = %v30;

(* ldr	q22, [x10, #32]                             #! EA = L0xaaaaaaab7860; Value = 0xe2a3dc32c5ace8af; PC = 0xaaaaaaab6a48 *)
mov %v22 [L0xaaaaaaab7860,L0xaaaaaaab7864,L0xaaaaaaab7868,L0xaaaaaaab786c];
(* sub	v13.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6a4c *)
sub %v13 %v12 %v0;
(* mul	v16.4s, v29.4s, v21.s[1]                    #! PC = 0xaaaaaaab6a50 *)
mov [_, m, _, _] %v21; mov %mm [m, m, m, m];
mull %dc %v16 %v29 %mm; cast [] %v16@int32[4] %v16;
(* ldr	q23, [x10, #48]                             #! EA = L0xaaaaaaab7870; Value = 0xffe2ab33ffc5bb7d; PC = 0xaaaaaaab6a54 *)
mov %v23 [L0xaaaaaaab7870,L0xaaaaaaab7874,L0xaaaaaaab7878,L0xaaaaaaab787c];
(* sub	v15.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab6a58 *)
sub %v15 %v14 %v1;
(* mul	v17.4s, v31.4s, v21.s[3]                    #! PC = 0xaaaaaaab6a5c *)
mov [_, _, _, m] %v21; mov %mm [m, m, m, m];
mull %dc %v17 %v31 %mm; cast [] %v17@int32[4] %v17;
(* ldr	q24, [x10, #64]                             #! EA = L0xaaaaaaab7880; Value = 0xc34b7e59fb5f3ad8; PC = 0xaaaaaaab6a60 *)
mov %v24 [L0xaaaaaaab7880,L0xaaaaaaab7884,L0xaaaaaaab7888,L0xaaaaaaab788c];
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6a64 *)
add %v12 %v12 %v0;
(* sqrdmulh	v29.4s, v29.4s, v21.s[0]               #! PC = 0xaaaaaaab6a68 *)
mov [m, _, _, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v29 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v29 %dc %mm 1;
(* ldr	q25, [x10, #80]                             #! EA = L0xaaaaaaab7890; Value = 0xffc35aabfffb6063; PC = 0xaaaaaaab6a6c *)
mov %v25 [L0xaaaaaaab7890,L0xaaaaaaab7894,L0xaaaaaaab7898,L0xaaaaaaab789c];
(* add	v14.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab6a70 *)
add %v14 %v14 %v1;
(* sqrdmulh	v31.4s, v31.4s, v21.s[2]               #! PC = 0xaaaaaaab6a74 *)
mov [_, _, m, _] %v21; mov %mm [m, m, m, m];
mulj %mm %v31 %mm; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* ldr	q26, [x10, #96]                             #! EA = L0xaaaaaaab78a0; Value = 0xc65c749035ef586a; PC = 0xaaaaaaab6a78 *)
mov %v26 [L0xaaaaaaab78a0,L0xaaaaaaab78a4,L0xaaaaaaab78a8,L0xaaaaaaab78ac];
(* mls	v16.4s, v29.4s, v4.s[0]                     #! PC = 0xaaaaaaab6a7c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v29 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* ldr	q27, [x10, #112]                            #! EA = L0xaaaaaaab78b0; Value = 0xffc66add0035e1dd; PC = 0xaaaaaaab6a80 *)
mov %v27 [L0xaaaaaaab78b0,L0xaaaaaaab78b4,L0xaaaaaaab78b8,L0xaaaaaaab78bc];
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6a84 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* sub	v29.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6a88 *)
sub %v29 %v28 %v16;
(* sub	v31.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab6a8c *)
sub %v31 %v30 %v17;
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6a90 *)
add %v28 %v28 %v16;
(* add	v30.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab6a94 *)
add %v30 %v30 %v17;

assert eqmod %v16 (%v29o63*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o63*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v12 /\
       %v12 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v13 /\
       %v13 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v14 /\
       %v14 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v15 /\
       %v15 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v28 /\
       %v28 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v29 /\
       %v29 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v30 /\
       %v30 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v31 /\
       %v31 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [96]] && true;
assume eqmod %v16 (%v29o63*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o63*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v12 /\
       %v12 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v13 /\
       %v13 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v14 /\
       %v14 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v15 /\
       %v15 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v28 /\
       %v28 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v29 /\
       %v29 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v30 /\
       %v30 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v31 /\
       %v31 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v12 /\
       %v12 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v13 /\
       %v13 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v14 /\
       %v14 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v15 /\
       %v15 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v28 /\
       %v28 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v29 /\
       %v29 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v30 /\
       %v30 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v31 /\
       %v31 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 98 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o63 +  %v0 /\ %v13 = %v12o63 -  %v0 /\
    %v14 = %v14o63 +  %v1 /\ %v15 = %v14o63 -  %v1 /\
    %v28 = %v28o63 + %v16 /\ %v29 = %v28o63 - %v16 /\
    %v30 = %v30o63 + %v17 /\ %v31 = %v30o63 - %v17 /\
    eqmod %v16 (%v29o63*[%v21[1],%v21[1],%v21[1],%v21[1]]) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o63*[%v21[3],%v21[3],%v21[3],%v21[3]]) [Q,Q,Q,Q] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v12 /\
    %v12 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v13 /\
    %v13 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v14 /\
    %v14 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v15 /\
    %v15 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v28 /\
    %v28 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v29 /\
    %v29 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v30 /\
    %v30 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2,6*NQ+NQ2] < %v31 /\
    %v31 < [6*Q+Q2,6*Q+Q2,6*Q+Q2,6*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v12 /\
    %v12 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v13 /\
    %v13 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v14 /\
    %v14 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v15 /\
    %v15 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v28 /\
    %v28 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v29 /\
    %v29 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v30 /\
    %v30 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2,6@32*NQ+NQ2] <s %v31 /\
    %v31 <s [6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2,6@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [96]];

(* add	x9, x9, #0x80                               #! PC = 0xaaaaaaab6a98 *)
adds dc x9 x9 (0x80)@uint64;
(* add	x10, x10, #0x80                             #! PC = 0xaaaaaaab6a9c *)
adds dc x10 x10 (0x80)@uint64;
(* trn1	v0.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab6aa0 *)
mov [t0, _, t2, _] %v12; mov [t1, _, t3, _] %v13; mov %v0 [t0, t1, t2, t3];
(* trn2	v1.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab6aa4 *)
mov [_, t0, _, t2] %v12; mov [_, t1, _, t3] %v13; mov %v1 [t0, t1, t2, t3];
(* trn1	v2.4s, v14.4s, v15.4s                      #! PC = 0xaaaaaaab6aa8 *)
mov [t0, _, t2, _] %v14; mov [t1, _, t3, _] %v15; mov %v2 [t0, t1, t2, t3];
(* trn2	v3.4s, v14.4s, v15.4s                      #! PC = 0xaaaaaaab6aac *)
mov [_, t0, _, t2] %v14; mov [_, t1, _, t3] %v15; mov %v3 [t0, t1, t2, t3];
(* trn1	v12.2d, v0.2d, v2.2d                       #! PC = 0xaaaaaaab6ab0 *)
mov [t0, t1, _, _] %v0; mov [t2, t3, _, _] %v2; mov %v12 [t0, t1, t2, t3];
(* trn2	v14.2d, v0.2d, v2.2d                       #! PC = 0xaaaaaaab6ab4 *)
mov [_, _, t0, t1] %v0; mov [_, _, t2, t3] %v2; mov %v14 [t0, t1, t2, t3];
(* trn1	v13.2d, v1.2d, v3.2d                       #! PC = 0xaaaaaaab6ab8 *)
mov [t0, t1, _, _] %v1; mov [t2, t3, _, _] %v3; mov %v13 [t0, t1, t2, t3];
(* trn2	v15.2d, v1.2d, v3.2d                       #! PC = 0xaaaaaaab6abc *)
mov [_, _, t0, t1] %v1; mov [_, _, t2, t3] %v3; mov %v15 [t0, t1, t2, t3];

ghost %v14o64@int32[4],%v15o64@int32[4]:
      %v14o64 = %v14 /\ %v15o64 = %v15 && %v14o64 = %v14 /\ %v15o64 = %v15;

(* mul	v0.4s, v14.4s, v7.4s                        #! PC = 0xaaaaaaab6ac0 *)
mull %dc %v0 %v14 %v7; cast [] %v0@int32[4] %v0;
(* trn1	v16.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6ac4 *)
mov [t0, _, t2, _] %v28; mov [t1, _, t3, _] %v29; mov %v16 [t0, t1, t2, t3];
(* mul	v1.4s, v15.4s, v7.4s                        #! PC = 0xaaaaaaab6ac8 *)
mull %dc %v1 %v15 %v7; cast [] %v1@int32[4] %v1;
(* trn2	v17.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6acc *)
mov [_, t0, _, t2] %v28; mov [_, t1, _, t3] %v29; mov %v17 [t0, t1, t2, t3];
(* sqrdmulh	v14.4s, v14.4s, v6.4s                  #! PC = 0xaaaaaaab6ad0 *)
mulj %mm %v14 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v14 %dc %mm 1;
(* trn1	v18.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6ad4 *)
mov [t0, _, t2, _] %v30; mov [t1, _, t3, _] %v31; mov %v18 [t0, t1, t2, t3];
(* sqrdmulh	v15.4s, v15.4s, v6.4s                  #! PC = 0xaaaaaaab6ad8 *)
mulj %mm %v15 %v6; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* trn2	v19.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6adc *)
mov [_, t0, _, t2] %v30; mov [_, t1, _, t3] %v31; mov %v19 [t0, t1, t2, t3];
(* mls	v0.4s, v14.4s, v4.s[0]                      #! PC = 0xaaaaaaab6ae0 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v14 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* trn1	v28.2d, v16.2d, v18.2d                     #! PC = 0xaaaaaaab6ae4 *)
mov [t0, t1, _, _] %v16; mov [t2, t3, _, _] %v18; mov %v28 [t0, t1, t2, t3];
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab6ae8 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;
(* trn2	v30.2d, v16.2d, v18.2d                     #! PC = 0xaaaaaaab6aec *)
mov [_, _, t0, t1] %v16; mov [_, _, t2, t3] %v18; mov %v30 [t0, t1, t2, t3];
(* trn1	v29.2d, v17.2d, v19.2d                     #! PC = 0xaaaaaaab6af0 *)
mov [t0, t1, _, _] %v17; mov [t2, t3, _, _] %v19; mov %v29 [t0, t1, t2, t3];
(* trn2	v31.2d, v17.2d, v19.2d                     #! PC = 0xaaaaaaab6af4 *)
mov [_, _, t0, t1] %v17; mov [_, _, t2, t3] %v19; mov %v31 [t0, t1, t2, t3];

assert eqmod  %v0 (%v14o64* %v7) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o64* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl] && true;
assume eqmod  %v0 (%v14o64* %v7) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o64* %v7) [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 99 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    eqmod  %v0 (%v14o64* %v7) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o64* %v7) [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

ghost %v12o64@int32[4],%v13o64@int32[4],%v30o64@int32[4],%v31o64@int32[4]:
      %v12o64 = %v12 /\ %v13o64 = %v13 /\ %v30o64 = %v30 /\ %v31o64 = %v31
   && %v12o64 = %v12 /\ %v13o64 = %v13 /\ %v30o64 = %v30 /\ %v31o64 = %v31;

(* sub	v14.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6af8 *)
sub %v14 %v12 %v0;
(* mul	v16.4s, v30.4s, v23.4s                      #! PC = 0xaaaaaaab6afc *)
mull %dc %v16 %v30 %v23; cast [] %v16@int32[4] %v16;
(* sub	v15.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab6b00 *)
sub %v15 %v13 %v1;
(* mul	v17.4s, v31.4s, v23.4s                      #! PC = 0xaaaaaaab6b04 *)
mull %dc %v17 %v31 %v23; cast [] %v17@int32[4] %v17;
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6b08 *)
add %v12 %v12 %v0;
(* sqrdmulh	v30.4s, v30.4s, v22.4s                 #! PC = 0xaaaaaaab6b0c *)
mulj %mm %v30 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v30 %dc %mm 1;
(* add	v13.4s, v13.4s, v1.4s                       #! PC = 0xaaaaaaab6b10 *)
add %v13 %v13 %v1;
(* sqrdmulh	v31.4s, v31.4s, v22.4s                 #! PC = 0xaaaaaaab6b14 *)
mulj %mm %v31 %v22; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* mls	v16.4s, v30.4s, v4.s[0]                     #! PC = 0xaaaaaaab6b18 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v30 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6b1c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;

assert eqmod %v16 (%v30o64*%v23) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o64*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v12 /\
       %v12 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v13 /\
       %v13 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v14 /\
       %v14 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v15 /\
       %v15 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [98]] && true;
assume eqmod %v16 (%v30o64*%v23) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o64*%v23) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v12 /\
       %v12 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v13 /\
       %v13 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v14 /\
       %v14 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v15 /\
       %v15 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v12 /\
       %v12 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v13 /\
       %v13 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v14 /\
       %v14 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v15 /\
       %v15 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 100 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o64 +  %v0 /\ %v14 = %v12o64 -  %v0 /\
    %v13 = %v13o64 +  %v1 /\ %v15 = %v13o64 -  %v1 /\
    eqmod %v16 (%v30o64*%v23) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o64*%v23) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v12 /\
    %v12 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v13 /\
    %v13 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v14 /\
    %v14 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v15 /\
    %v15 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v12 /\
    %v12 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v13 /\
    %v13 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v14 /\
    %v14 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v15 /\
    %v15 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [98]];

ghost %v28o65@int32[4],%v29o65@int32[4],%v13o65@int32[4],%v15o65@int32[4]:
      %v28o65 = %v28 /\ %v29o65 = %v29 /\ %v13o65 =  %v13 /\ %v15o65 =  %v15
   && %v28o65 = %v28 /\ %v29o65 = %v29 /\ %v13o65 =  %v13 /\ %v15o65 =  %v15;

(* sub	v30.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6b20 *)
sub %v30 %v28 %v16;
(* mul	v0.4s, v13.4s, v9.4s                        #! PC = 0xaaaaaaab6b24 *)
mull %dc %v0 %v13 %v9; cast [] %v0@int32[4] %v0;
(* sub	v31.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6b28 *)
sub %v31 %v29 %v17;
(* mul	v1.4s, v15.4s, v11.4s                       #! PC = 0xaaaaaaab6b2c *)
mull %dc %v1 %v15 %v11; cast [] %v1@int32[4] %v1;
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6b30 *)
add %v28 %v28 %v16;
(* sqrdmulh	v13.4s, v13.4s, v8.4s                  #! PC = 0xaaaaaaab6b34 *)
mulj %mm %v13 %v8; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v13 %dc %mm 1;
(* add	v29.4s, v29.4s, v17.4s                      #! PC = 0xaaaaaaab6b38 *)
add %v29 %v29 %v17;
(* sqrdmulh	v15.4s, v15.4s, v10.4s                 #! PC = 0xaaaaaaab6b3c *)
mulj %mm %v15 %v10; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v15 %dc %mm 1;
(* mls	v0.4s, v13.4s, v4.s[0]                      #! PC = 0xaaaaaaab6b40 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v13 %mm; cast [] %mm@int32[4] %mm; subs %dc %v0 %v0 %mm;
(* mls	v1.4s, v15.4s, v4.s[0]                      #! PC = 0xaaaaaaab6b44 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v15 %mm; cast [] %mm@int32[4] %mm; subs %dc %v1 %v1 %mm;

assert eqmod  %v0 (%v13o65* %v9) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o65*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v28 /\
       %v28 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v29 /\
       %v29 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v30 /\
       %v30 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v31 /\
       %v31 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [98,99]] && true;
assume eqmod  %v0 (%v13o65* %v9) [Q,Q,Q,Q] /\
       eqmod  %v1 (%v15o65*%v11) [Q,Q,Q,Q] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v28 /\
       %v28 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v29 /\
       %v29 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v30 /\
       %v30 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v31 /\
       %v31 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
    && [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v28 /\
       %v28 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v29 /\
       %v29 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v30 /\
       %v30 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v31 /\
       %v31 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q];

(* CUT 101 *)
cut Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v28 = %v28o65 + %v16 /\ %v30 = %v28o65 - %v16 /\
    %v29 = %v29o65 + %v17 /\ %v31 = %v29o65 - %v17 /\
    eqmod  %v0 (%v13o65* %v9) [Q,Q,Q,Q] /\
    eqmod  %v1 (%v15o65*%v11) [Q,Q,Q,Q] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v28 /\
    %v28 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v29 /\
    %v29 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v30 /\
    %v30 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2,7*NQ+NQ2] < %v31 /\
    %v31 < [7*Q+Q2,7*Q+Q2,7*Q+Q2,7*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <  %v0 /\  %v0 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <  %v1 /\  %v1 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v28 /\
    %v28 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v29 /\
    %v29 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v30 /\
    %v30 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2,7@32*NQ+NQ2] <s %v31 /\
    %v31 <s [7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2,7@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s  %v0 /\  %v0 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s  %v1 /\  %v1 <s [Q,Q,Q,Q]
    prove with [cuts [98,99]];

ghost %v12o66@int32[4],%v14o66@int32[4],%v28o66@int32[4],%v30o66@int32[4],
      %v29o66@int32[4],%v31o66@int32[4]:
      %v12o66 = %v12 /\ %v14o66 = %v14 /\ %v28o66 = %v28 /\ %v30o66 = %v30 /\
      %v29o66 = %v29 /\ %v31o66 = %v31
   && %v12o66 = %v12 /\ %v14o66 = %v14 /\ %v28o66 = %v28 /\ %v30o66 = %v30 /\
      %v29o66 = %v29 /\ %v31o66 = %v31;

(* sub	v13.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6b48 *)
sub %v13 %v12 %v0;
(* mul	v16.4s, v29.4s, v25.4s                      #! PC = 0xaaaaaaab6b4c *)
mull %dc %v16 %v29 %v25; cast [] %v16@int32[4] %v16;
(* sub	v15.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab6b50 *)
sub %v15 %v14 %v1;
(* mul	v17.4s, v31.4s, v27.4s                      #! PC = 0xaaaaaaab6b54 *)
mull %dc %v17 %v31 %v27; cast [] %v17@int32[4] %v17;
(* add	v12.4s, v12.4s, v0.4s                       #! PC = 0xaaaaaaab6b58 *)
add %v12 %v12 %v0;
(* sqrdmulh	v29.4s, v29.4s, v24.4s                 #! PC = 0xaaaaaaab6b5c *)
mulj %mm %v29 %v24; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v29 %dc %mm 1;
(* add	v14.4s, v14.4s, v1.4s                       #! PC = 0xaaaaaaab6b60 *)
add %v14 %v14 %v1;
(* sqrdmulh	v31.4s, v31.4s, v26.4s                 #! PC = 0xaaaaaaab6b64 *)
mulj %mm %v31 %v26; shl %mm %mm [1@int64, 1@int64, 1@int64, 1@int64];
spl %mm %dc %mm 31; add %mm %mm [1@int33,1@int33,1@int33,1@int33];
spl %v31 %dc %mm 1;
(* mls	v16.4s, v29.4s, v4.s[0]                     #! PC = 0xaaaaaaab6b68 *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v29 %mm; cast [] %mm@int32[4] %mm; subs %dc %v16 %v16 %mm;
(* mls	v17.4s, v31.4s, v4.s[0]                     #! PC = 0xaaaaaaab6b6c *)
mov [m, _, _, _] %v4; mov %mm [m, m, m, m];
mull %dc %mm %v31 %mm; cast [] %mm@int32[4] %mm; subs %dc %v17 %v17 %mm;
(* sub	x11, x11, #0x1                              #! PC = 0xaaaaaaab6b70 *)
subs dc x11 x11 (0x1)@uint64;
(* #cbnz	x11, 0xaaaaaaab66c8 <_ntt_bot_loop>       #! PC = 0xaaaaaaab6b74 *)
#cbnz	x11, 0xaaaaaaab66c8 <_ntt_bot_loop>       #! 0xaaaaaaab6b74 = 0xaaaaaaab6b74;
(* sub	v29.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6b78 *)
sub %v29 %v28 %v16;
(* sub	v31.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab6b7c *)
sub %v31 %v30 %v17;
(* add	v28.4s, v28.4s, v16.4s                      #! PC = 0xaaaaaaab6b80 *)
add %v28 %v28 %v16;
(* add	v30.4s, v30.4s, v17.4s                      #! PC = 0xaaaaaaab6b84 *)
add %v30 %v30 %v17;

assert eqmod %v16 (%v29o66*%v25) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o66*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v12 /\
       %v12 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v13 /\
       %v13 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v14 /\
       %v14 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v15 /\
       %v15 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v28 /\
       %v28 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v29 /\
       %v29 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v30 /\
       %v30 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v31 /\
       %v31 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
       prove with [algebra solver isl, cuts [100]] && true;
assume eqmod %v16 (%v29o66*%v25) [Q,Q,Q,Q] /\
       eqmod %v17 (%v31o66*%v27) [Q,Q,Q,Q] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v12 /\
       %v12 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v13 /\
       %v13 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v14 /\
       %v14 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v15 /\
       %v15 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v28 /\
       %v28 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v29 /\
       %v29 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v30 /\
       %v30 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v31 /\
       %v31 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
       [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
    && [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v12 /\
       %v12 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v13 /\
       %v13 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v14 /\
       %v14 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v15 /\
       %v15 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v28 /\
       %v28 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v29 /\
       %v29 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v30 /\
       %v30 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v31 /\
       %v31 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
       [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
       [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q];

(* CUT 102 *)
cut  Q = 8380417 /\ Q2 = 4190209 /\ NQ = -8380417 /\ NQ2 = -4190209 /\
    %v12 = %v12o66 +  %v0 /\ %v13 = %v12o66 -  %v0 /\
    %v14 = %v14o66 +  %v1 /\ %v15 = %v14o66 -  %v1 /\
    %v28 = %v28o66 + %v16 /\ %v29 = %v28o66 - %v16 /\
    %v30 = %v30o66 + %v17 /\ %v31 = %v30o66 - %v17 /\
    eqmod %v16 (%v29o66*%v25) [Q,Q,Q,Q] /\
    eqmod %v17 (%v31o66*%v27) [Q,Q,Q,Q] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v12 /\
    %v12 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v13 /\
    %v13 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v14 /\
    %v14 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v15 /\
    %v15 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v28 /\
    %v28 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v29 /\
    %v29 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v30 /\
    %v30 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] < %v31 /\
    %v31 < [8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
    [NQ,NQ,NQ,NQ] < %v16 /\ %v16 < [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] < %v17 /\ %v17 < [Q,Q,Q,Q]
 && Q=8380417@32 /\ Q2=4190209@32 /\ NQ=(-8380417)@32 /\ NQ2=(-4190209)@32 /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v12 /\
    %v12 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v13 /\
    %v13 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v14 /\
    %v14 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v15 /\
    %v15 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v28 /\
    %v28 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v29 /\
    %v29 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v30 /\
    %v30 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s %v31 /\
    %v31 <s [8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
    [NQ,NQ,NQ,NQ] <s %v16 /\ %v16 <s [Q,Q,Q,Q] /\
    [NQ,NQ,NQ,NQ] <s %v17 /\ %v17 <s [Q,Q,Q,Q]
    prove with [cuts [100]];

(* trn1	v0.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab6b88 *)
mov [t0, _, t2, _] %v12; mov [t1, _, t3, _] %v13; mov %v0 [t0, t1, t2, t3];
(* trn2	v1.4s, v12.4s, v13.4s                      #! PC = 0xaaaaaaab6b8c *)
mov [_, t0, _, t2] %v12; mov [_, t1, _, t3] %v13; mov %v1 [t0, t1, t2, t3];
(* trn1	v2.4s, v14.4s, v15.4s                      #! PC = 0xaaaaaaab6b90 *)
mov [t0, _, t2, _] %v14; mov [t1, _, t3, _] %v15; mov %v2 [t0, t1, t2, t3];
(* trn2	v3.4s, v14.4s, v15.4s                      #! PC = 0xaaaaaaab6b94 *)
mov [_, t0, _, t2] %v14; mov [_, t1, _, t3] %v15; mov %v3 [t0, t1, t2, t3];
(* trn1	v12.2d, v0.2d, v2.2d                       #! PC = 0xaaaaaaab6b98 *)
mov [t0, t1, _, _] %v0; mov [t2, t3, _, _] %v2; mov %v12 [t0, t1, t2, t3];
(* trn2	v14.2d, v0.2d, v2.2d                       #! PC = 0xaaaaaaab6b9c *)
mov [_, _, t0, t1] %v0; mov [_, _, t2, t3] %v2; mov %v14 [t0, t1, t2, t3];
(* trn1	v13.2d, v1.2d, v3.2d                       #! PC = 0xaaaaaaab6ba0 *)
mov [t0, t1, _, _] %v1; mov [t2, t3, _, _] %v3; mov %v13 [t0, t1, t2, t3];
(* trn2	v15.2d, v1.2d, v3.2d                       #! PC = 0xaaaaaaab6ba4 *)
mov [_, _, t0, t1] %v1; mov [_, _, t2, t3] %v3; mov %v15 [t0, t1, t2, t3];
(* str	q12, [x0]                                   #! EA = L0xfffffffed8c8; PC = 0xaaaaaaab6ba8 *)
mov [L0xfffffffed8c8,L0xfffffffed8cc,L0xfffffffed8d0,L0xfffffffed8d4] %v12;
(* trn1	v16.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6bac *)
mov [t0, _, t2, _] %v28; mov [t1, _, t3, _] %v29; mov %v16 [t0, t1, t2, t3];
(* trn2	v17.4s, v28.4s, v29.4s                     #! PC = 0xaaaaaaab6bb0 *)
mov [_, t0, _, t2] %v28; mov [_, t1, _, t3] %v29; mov %v17 [t0, t1, t2, t3];
(* str	q13, [x0, #16]                              #! EA = L0xfffffffed8d8; PC = 0xaaaaaaab6bb4 *)
mov [L0xfffffffed8d8,L0xfffffffed8dc,L0xfffffffed8e0,L0xfffffffed8e4] %v13;
(* trn1	v18.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6bb8 *)
mov [t0, _, t2, _] %v30; mov [t1, _, t3, _] %v31; mov %v18 [t0, t1, t2, t3];
(* trn2	v19.4s, v30.4s, v31.4s                     #! PC = 0xaaaaaaab6bbc *)
mov [_, t0, _, t2] %v30; mov [_, t1, _, t3] %v31; mov %v19 [t0, t1, t2, t3];
(* str	q14, [x0, #32]                              #! EA = L0xfffffffed8e8; PC = 0xaaaaaaab6bc0 *)
mov [L0xfffffffed8e8,L0xfffffffed8ec,L0xfffffffed8f0,L0xfffffffed8f4] %v14;
(* trn1	v28.2d, v16.2d, v18.2d                     #! PC = 0xaaaaaaab6bc4 *)
mov [t0, t1, _, _] %v16; mov [t2, t3, _, _] %v18; mov %v28 [t0, t1, t2, t3];
(* trn2	v30.2d, v16.2d, v18.2d                     #! PC = 0xaaaaaaab6bc8 *)
mov [_, _, t0, t1] %v16; mov [_, _, t2, t3] %v18; mov %v30 [t0, t1, t2, t3];
(* str	q15, [x0, #48]                              #! EA = L0xfffffffed8f8; PC = 0xaaaaaaab6bcc *)
mov [L0xfffffffed8f8,L0xfffffffed8fc,L0xfffffffed900,L0xfffffffed904] %v15;
(* trn1	v29.2d, v17.2d, v19.2d                     #! PC = 0xaaaaaaab6bd0 *)
mov [t0, t1, _, _] %v17; mov [t2, t3, _, _] %v19; mov %v29 [t0, t1, t2, t3];
(* trn2	v31.2d, v17.2d, v19.2d                     #! PC = 0xaaaaaaab6bd4 *)
mov [_, _, t0, t1] %v17; mov [_, _, t2, t3] %v19; mov %v31 [t0, t1, t2, t3];
(* str	q28, [x0, #512]                             #! EA = L0xfffffffedac8; PC = 0xaaaaaaab6bd8 *)
mov [L0xfffffffedac8,L0xfffffffedacc,L0xfffffffedad0,L0xfffffffedad4] %v28;
(* str	q29, [x0, #528]                             #! EA = L0xfffffffedad8; PC = 0xaaaaaaab6bdc *)
mov [L0xfffffffedad8,L0xfffffffedadc,L0xfffffffedae0,L0xfffffffedae4] %v29;
(* str	q30, [x0, #544]                             #! EA = L0xfffffffedae8; PC = 0xaaaaaaab6be0 *)
mov [L0xfffffffedae8,L0xfffffffedaec,L0xfffffffedaf0,L0xfffffffedaf4] %v30;
(* str	q31, [x0, #560]                             #! EA = L0xfffffffedaf8; PC = 0xaaaaaaab6be4 *)
mov [L0xfffffffedaf8,L0xfffffffedafc,L0xfffffffedb00,L0xfffffffedb04] %v31;
(* add	x0, x0, #0x40                               #! PC = 0xaaaaaaab6be8 *)
adds dc x0 x0 (0x40)@uint64;
(* ldp	d8, d9, [sp]                                #! EA = L0xfffffffec240; Value = 0x0000000000000000; PC = 0xaaaaaaab6bec *)
mov d8 L0xfffffffec240; mov d9 L0xfffffffec248;
(* ldp	d10, d11, [sp, #16]                         #! EA = L0xfffffffec250; Value = 0x0000000000000000; PC = 0xaaaaaaab6bf0 *)
mov d10 L0xfffffffec250; mov d11 L0xfffffffec258;
(* ldp	d12, d13, [sp, #32]                         #! EA = L0xfffffffec260; Value = 0x0000000000000000; PC = 0xaaaaaaab6bf4 *)
mov d12 L0xfffffffec260; mov d13 L0xfffffffec268;
(* ldp	d14, d15, [sp, #48]                         #! EA = L0xfffffffec270; Value = 0x0000000000000000; PC = 0xaaaaaaab6bf8 *)
mov d14 L0xfffffffec270; mov d15 L0xfffffffec278;
(* #! <- SP = 0xfffffffec280 *)
#! 0xfffffffec280 = 0xfffffffec280;
(* #ret                                            #! PC = 0xaaaaaaab6c00 *)
#ret                                            #! 0xaaaaaaab6c00 = 0xaaaaaaab6c00;

{
eqmod (F**2) L0xfffffffed708 [Q, X - 1753**  1] /\
eqmod (F**2) L0xfffffffed70c [Q, X - 1753**257] /\
eqmod (F**2) L0xfffffffed710 [Q, X - 1753**129] /\
eqmod (F**2) L0xfffffffed714 [Q, X - 1753**385] /\
eqmod (F**2) L0xfffffffed718 [Q, X - 1753** 65] /\
eqmod (F**2) L0xfffffffed71c [Q, X - 1753**321] /\
eqmod (F**2) L0xfffffffed720 [Q, X - 1753**193] /\
eqmod (F**2) L0xfffffffed724 [Q, X - 1753**449] /\
eqmod (F**2) L0xfffffffed728 [Q, X - 1753** 33] /\
eqmod (F**2) L0xfffffffed72c [Q, X - 1753**289] /\
eqmod (F**2) L0xfffffffed730 [Q, X - 1753**161] /\
eqmod (F**2) L0xfffffffed734 [Q, X - 1753**417] /\
eqmod (F**2) L0xfffffffed738 [Q, X - 1753** 97] /\
eqmod (F**2) L0xfffffffed73c [Q, X - 1753**353] /\
eqmod (F**2) L0xfffffffed740 [Q, X - 1753**225] /\
eqmod (F**2) L0xfffffffed744 [Q, X - 1753**481] /\
eqmod (F**2) L0xfffffffed748 [Q, X - 1753** 17] /\
eqmod (F**2) L0xfffffffed74c [Q, X - 1753**273] /\
eqmod (F**2) L0xfffffffed750 [Q, X - 1753**145] /\
eqmod (F**2) L0xfffffffed754 [Q, X - 1753**401] /\
eqmod (F**2) L0xfffffffed758 [Q, X - 1753** 81] /\
eqmod (F**2) L0xfffffffed75c [Q, X - 1753**337] /\
eqmod (F**2) L0xfffffffed760 [Q, X - 1753**209] /\
eqmod (F**2) L0xfffffffed764 [Q, X - 1753**465] /\
eqmod (F**2) L0xfffffffed768 [Q, X - 1753** 49] /\
eqmod (F**2) L0xfffffffed76c [Q, X - 1753**305] /\
eqmod (F**2) L0xfffffffed770 [Q, X - 1753**177] /\
eqmod (F**2) L0xfffffffed774 [Q, X - 1753**433] /\
eqmod (F**2) L0xfffffffed778 [Q, X - 1753**113] /\
eqmod (F**2) L0xfffffffed77c [Q, X - 1753**369] /\
eqmod (F**2) L0xfffffffed780 [Q, X - 1753**241] /\
eqmod (F**2) L0xfffffffed784 [Q, X - 1753**497] /\
eqmod (F**2) L0xfffffffed788 [Q, X - 1753**  9] /\
eqmod (F**2) L0xfffffffed78c [Q, X - 1753**265] /\
eqmod (F**2) L0xfffffffed790 [Q, X - 1753**137] /\
eqmod (F**2) L0xfffffffed794 [Q, X - 1753**393] /\
eqmod (F**2) L0xfffffffed798 [Q, X - 1753** 73] /\
eqmod (F**2) L0xfffffffed79c [Q, X - 1753**329] /\
eqmod (F**2) L0xfffffffed7a0 [Q, X - 1753**201] /\
eqmod (F**2) L0xfffffffed7a4 [Q, X - 1753**457] /\
eqmod (F**2) L0xfffffffed7a8 [Q, X - 1753** 41] /\
eqmod (F**2) L0xfffffffed7ac [Q, X - 1753**297] /\
eqmod (F**2) L0xfffffffed7b0 [Q, X - 1753**169] /\
eqmod (F**2) L0xfffffffed7b4 [Q, X - 1753**425] /\
eqmod (F**2) L0xfffffffed7b8 [Q, X - 1753**105] /\
eqmod (F**2) L0xfffffffed7bc [Q, X - 1753**361] /\
eqmod (F**2) L0xfffffffed7c0 [Q, X - 1753**233] /\
eqmod (F**2) L0xfffffffed7c4 [Q, X - 1753**489] /\
eqmod (F**2) L0xfffffffed7c8 [Q, X - 1753** 25] /\
eqmod (F**2) L0xfffffffed7cc [Q, X - 1753**281] /\
eqmod (F**2) L0xfffffffed7d0 [Q, X - 1753**153] /\
eqmod (F**2) L0xfffffffed7d4 [Q, X - 1753**409] /\
eqmod (F**2) L0xfffffffed7d8 [Q, X - 1753** 89] /\
eqmod (F**2) L0xfffffffed7dc [Q, X - 1753**345] /\
eqmod (F**2) L0xfffffffed7e0 [Q, X - 1753**217] /\
eqmod (F**2) L0xfffffffed7e4 [Q, X - 1753**473] /\
eqmod (F**2) L0xfffffffed7e8 [Q, X - 1753** 57] /\
eqmod (F**2) L0xfffffffed7ec [Q, X - 1753**313] /\
eqmod (F**2) L0xfffffffed7f0 [Q, X - 1753**185] /\
eqmod (F**2) L0xfffffffed7f4 [Q, X - 1753**441] /\
eqmod (F**2) L0xfffffffed7f8 [Q, X - 1753**121] /\
eqmod (F**2) L0xfffffffed7fc [Q, X - 1753**377] /\
eqmod (F**2) L0xfffffffed800 [Q, X - 1753**249] /\
eqmod (F**2) L0xfffffffed804 [Q, X - 1753**505] /\
eqmod (F**2) L0xfffffffed808 [Q, X - 1753**  5] /\
eqmod (F**2) L0xfffffffed80c [Q, X - 1753**261] /\
eqmod (F**2) L0xfffffffed810 [Q, X - 1753**133] /\
eqmod (F**2) L0xfffffffed814 [Q, X - 1753**389] /\
eqmod (F**2) L0xfffffffed818 [Q, X - 1753** 69] /\
eqmod (F**2) L0xfffffffed81c [Q, X - 1753**325] /\
eqmod (F**2) L0xfffffffed820 [Q, X - 1753**197] /\
eqmod (F**2) L0xfffffffed824 [Q, X - 1753**453] /\
eqmod (F**2) L0xfffffffed828 [Q, X - 1753** 37] /\
eqmod (F**2) L0xfffffffed82c [Q, X - 1753**293] /\
eqmod (F**2) L0xfffffffed830 [Q, X - 1753**165] /\
eqmod (F**2) L0xfffffffed834 [Q, X - 1753**421] /\
eqmod (F**2) L0xfffffffed838 [Q, X - 1753**101] /\
eqmod (F**2) L0xfffffffed83c [Q, X - 1753**357] /\
eqmod (F**2) L0xfffffffed840 [Q, X - 1753**229] /\
eqmod (F**2) L0xfffffffed844 [Q, X - 1753**485] /\
eqmod (F**2) L0xfffffffed848 [Q, X - 1753** 21] /\
eqmod (F**2) L0xfffffffed84c [Q, X - 1753**277] /\
eqmod (F**2) L0xfffffffed850 [Q, X - 1753**149] /\
eqmod (F**2) L0xfffffffed854 [Q, X - 1753**405] /\
eqmod (F**2) L0xfffffffed858 [Q, X - 1753** 85] /\
eqmod (F**2) L0xfffffffed85c [Q, X - 1753**341] /\
eqmod (F**2) L0xfffffffed860 [Q, X - 1753**213] /\
eqmod (F**2) L0xfffffffed864 [Q, X - 1753**469] /\
eqmod (F**2) L0xfffffffed868 [Q, X - 1753** 53] /\
eqmod (F**2) L0xfffffffed86c [Q, X - 1753**309] /\
eqmod (F**2) L0xfffffffed870 [Q, X - 1753**181] /\
eqmod (F**2) L0xfffffffed874 [Q, X - 1753**437] /\
eqmod (F**2) L0xfffffffed878 [Q, X - 1753**117] /\
eqmod (F**2) L0xfffffffed87c [Q, X - 1753**373] /\
eqmod (F**2) L0xfffffffed880 [Q, X - 1753**245] /\
eqmod (F**2) L0xfffffffed884 [Q, X - 1753**501] /\
eqmod (F**2) L0xfffffffed888 [Q, X - 1753** 13] /\
eqmod (F**2) L0xfffffffed88c [Q, X - 1753**269] /\
eqmod (F**2) L0xfffffffed890 [Q, X - 1753**141] /\
eqmod (F**2) L0xfffffffed894 [Q, X - 1753**397] /\
eqmod (F**2) L0xfffffffed898 [Q, X - 1753** 77] /\
eqmod (F**2) L0xfffffffed89c [Q, X - 1753**333] /\
eqmod (F**2) L0xfffffffed8a0 [Q, X - 1753**205] /\
eqmod (F**2) L0xfffffffed8a4 [Q, X - 1753**461] /\
eqmod (F**2) L0xfffffffed8a8 [Q, X - 1753** 45] /\
eqmod (F**2) L0xfffffffed8ac [Q, X - 1753**301] /\
eqmod (F**2) L0xfffffffed8b0 [Q, X - 1753**173] /\
eqmod (F**2) L0xfffffffed8b4 [Q, X - 1753**429] /\
eqmod (F**2) L0xfffffffed8b8 [Q, X - 1753**109] /\
eqmod (F**2) L0xfffffffed8bc [Q, X - 1753**365] /\
eqmod (F**2) L0xfffffffed8c0 [Q, X - 1753**237] /\
eqmod (F**2) L0xfffffffed8c4 [Q, X - 1753**493] /\
eqmod (F**2) L0xfffffffed8c8 [Q, X - 1753** 29] /\
eqmod (F**2) L0xfffffffed8cc [Q, X - 1753**285] /\
eqmod (F**2) L0xfffffffed8d0 [Q, X - 1753**157] /\
eqmod (F**2) L0xfffffffed8d4 [Q, X - 1753**413] /\
eqmod (F**2) L0xfffffffed8d8 [Q, X - 1753** 93] /\
eqmod (F**2) L0xfffffffed8dc [Q, X - 1753**349] /\
eqmod (F**2) L0xfffffffed8e0 [Q, X - 1753**221] /\
eqmod (F**2) L0xfffffffed8e4 [Q, X - 1753**477] /\
eqmod (F**2) L0xfffffffed8e8 [Q, X - 1753** 61] /\
eqmod (F**2) L0xfffffffed8ec [Q, X - 1753**317] /\
eqmod (F**2) L0xfffffffed8f0 [Q, X - 1753**189] /\
eqmod (F**2) L0xfffffffed8f4 [Q, X - 1753**445] /\
eqmod (F**2) L0xfffffffed8f8 [Q, X - 1753**125] /\
eqmod (F**2) L0xfffffffed8fc [Q, X - 1753**381] /\
eqmod (F**2) L0xfffffffed900 [Q, X - 1753**253] /\
eqmod (F**2) L0xfffffffed904 [Q, X - 1753**509] /\
eqmod (F**2) L0xfffffffed908 [Q, X - 1753**  3] /\
eqmod (F**2) L0xfffffffed90c [Q, X - 1753**259] /\
eqmod (F**2) L0xfffffffed910 [Q, X - 1753**131] /\
eqmod (F**2) L0xfffffffed914 [Q, X - 1753**387] /\
eqmod (F**2) L0xfffffffed918 [Q, X - 1753** 67] /\
eqmod (F**2) L0xfffffffed91c [Q, X - 1753**323] /\
eqmod (F**2) L0xfffffffed920 [Q, X - 1753**195] /\
eqmod (F**2) L0xfffffffed924 [Q, X - 1753**451] /\
eqmod (F**2) L0xfffffffed928 [Q, X - 1753** 35] /\
eqmod (F**2) L0xfffffffed92c [Q, X - 1753**291] /\
eqmod (F**2) L0xfffffffed930 [Q, X - 1753**163] /\
eqmod (F**2) L0xfffffffed934 [Q, X - 1753**419] /\
eqmod (F**2) L0xfffffffed938 [Q, X - 1753** 99] /\
eqmod (F**2) L0xfffffffed93c [Q, X - 1753**355] /\
eqmod (F**2) L0xfffffffed940 [Q, X - 1753**227] /\
eqmod (F**2) L0xfffffffed944 [Q, X - 1753**483] /\
eqmod (F**2) L0xfffffffed948 [Q, X - 1753** 19] /\
eqmod (F**2) L0xfffffffed94c [Q, X - 1753**275] /\
eqmod (F**2) L0xfffffffed950 [Q, X - 1753**147] /\
eqmod (F**2) L0xfffffffed954 [Q, X - 1753**403] /\
eqmod (F**2) L0xfffffffed958 [Q, X - 1753** 83] /\
eqmod (F**2) L0xfffffffed95c [Q, X - 1753**339] /\
eqmod (F**2) L0xfffffffed960 [Q, X - 1753**211] /\
eqmod (F**2) L0xfffffffed964 [Q, X - 1753**467] /\
eqmod (F**2) L0xfffffffed968 [Q, X - 1753** 51] /\
eqmod (F**2) L0xfffffffed96c [Q, X - 1753**307] /\
eqmod (F**2) L0xfffffffed970 [Q, X - 1753**179] /\
eqmod (F**2) L0xfffffffed974 [Q, X - 1753**435] /\
eqmod (F**2) L0xfffffffed978 [Q, X - 1753**115] /\
eqmod (F**2) L0xfffffffed97c [Q, X - 1753**371] /\
eqmod (F**2) L0xfffffffed980 [Q, X - 1753**243] /\
eqmod (F**2) L0xfffffffed984 [Q, X - 1753**499] /\
eqmod (F**2) L0xfffffffed988 [Q, X - 1753** 11] /\
eqmod (F**2) L0xfffffffed98c [Q, X - 1753**267] /\
eqmod (F**2) L0xfffffffed990 [Q, X - 1753**139] /\
eqmod (F**2) L0xfffffffed994 [Q, X - 1753**395] /\
eqmod (F**2) L0xfffffffed998 [Q, X - 1753** 75] /\
eqmod (F**2) L0xfffffffed99c [Q, X - 1753**331] /\
eqmod (F**2) L0xfffffffed9a0 [Q, X - 1753**203] /\
eqmod (F**2) L0xfffffffed9a4 [Q, X - 1753**459] /\
eqmod (F**2) L0xfffffffed9a8 [Q, X - 1753** 43] /\
eqmod (F**2) L0xfffffffed9ac [Q, X - 1753**299] /\
eqmod (F**2) L0xfffffffed9b0 [Q, X - 1753**171] /\
eqmod (F**2) L0xfffffffed9b4 [Q, X - 1753**427] /\
eqmod (F**2) L0xfffffffed9b8 [Q, X - 1753**107] /\
eqmod (F**2) L0xfffffffed9bc [Q, X - 1753**363] /\
eqmod (F**2) L0xfffffffed9c0 [Q, X - 1753**235] /\
eqmod (F**2) L0xfffffffed9c4 [Q, X - 1753**491] /\
eqmod (F**2) L0xfffffffed9c8 [Q, X - 1753** 27] /\
eqmod (F**2) L0xfffffffed9cc [Q, X - 1753**283] /\
eqmod (F**2) L0xfffffffed9d0 [Q, X - 1753**155] /\
eqmod (F**2) L0xfffffffed9d4 [Q, X - 1753**411] /\
eqmod (F**2) L0xfffffffed9d8 [Q, X - 1753** 91] /\
eqmod (F**2) L0xfffffffed9dc [Q, X - 1753**347] /\
eqmod (F**2) L0xfffffffed9e0 [Q, X - 1753**219] /\
eqmod (F**2) L0xfffffffed9e4 [Q, X - 1753**475] /\
eqmod (F**2) L0xfffffffed9e8 [Q, X - 1753** 59] /\
eqmod (F**2) L0xfffffffed9ec [Q, X - 1753**315] /\
eqmod (F**2) L0xfffffffed9f0 [Q, X - 1753**187] /\
eqmod (F**2) L0xfffffffed9f4 [Q, X - 1753**443] /\
eqmod (F**2) L0xfffffffed9f8 [Q, X - 1753**123] /\
eqmod (F**2) L0xfffffffed9fc [Q, X - 1753**379] /\
eqmod (F**2) L0xfffffffeda00 [Q, X - 1753**251] /\
eqmod (F**2) L0xfffffffeda04 [Q, X - 1753**507] /\
eqmod (F**2) L0xfffffffeda08 [Q, X - 1753**  7] /\
eqmod (F**2) L0xfffffffeda0c [Q, X - 1753**263] /\
eqmod (F**2) L0xfffffffeda10 [Q, X - 1753**135] /\
eqmod (F**2) L0xfffffffeda14 [Q, X - 1753**391] /\
eqmod (F**2) L0xfffffffeda18 [Q, X - 1753** 71] /\
eqmod (F**2) L0xfffffffeda1c [Q, X - 1753**327] /\
eqmod (F**2) L0xfffffffeda20 [Q, X - 1753**199] /\
eqmod (F**2) L0xfffffffeda24 [Q, X - 1753**455] /\
eqmod (F**2) L0xfffffffeda28 [Q, X - 1753** 39] /\
eqmod (F**2) L0xfffffffeda2c [Q, X - 1753**295] /\
eqmod (F**2) L0xfffffffeda30 [Q, X - 1753**167] /\
eqmod (F**2) L0xfffffffeda34 [Q, X - 1753**423] /\
eqmod (F**2) L0xfffffffeda38 [Q, X - 1753**103] /\
eqmod (F**2) L0xfffffffeda3c [Q, X - 1753**359] /\
eqmod (F**2) L0xfffffffeda40 [Q, X - 1753**231] /\
eqmod (F**2) L0xfffffffeda44 [Q, X - 1753**487] /\
eqmod (F**2) L0xfffffffeda48 [Q, X - 1753** 23] /\
eqmod (F**2) L0xfffffffeda4c [Q, X - 1753**279] /\
eqmod (F**2) L0xfffffffeda50 [Q, X - 1753**151] /\
eqmod (F**2) L0xfffffffeda54 [Q, X - 1753**407] /\
eqmod (F**2) L0xfffffffeda58 [Q, X - 1753** 87] /\
eqmod (F**2) L0xfffffffeda5c [Q, X - 1753**343] /\
eqmod (F**2) L0xfffffffeda60 [Q, X - 1753**215] /\
eqmod (F**2) L0xfffffffeda64 [Q, X - 1753**471] /\
eqmod (F**2) L0xfffffffeda68 [Q, X - 1753** 55] /\
eqmod (F**2) L0xfffffffeda6c [Q, X - 1753**311] /\
eqmod (F**2) L0xfffffffeda70 [Q, X - 1753**183] /\
eqmod (F**2) L0xfffffffeda74 [Q, X - 1753**439] /\
eqmod (F**2) L0xfffffffeda78 [Q, X - 1753**119] /\
eqmod (F**2) L0xfffffffeda7c [Q, X - 1753**375] /\
eqmod (F**2) L0xfffffffeda80 [Q, X - 1753**247] /\
eqmod (F**2) L0xfffffffeda84 [Q, X - 1753**503] /\
eqmod (F**2) L0xfffffffeda88 [Q, X - 1753** 15] /\
eqmod (F**2) L0xfffffffeda8c [Q, X - 1753**271] /\
eqmod (F**2) L0xfffffffeda90 [Q, X - 1753**143] /\
eqmod (F**2) L0xfffffffeda94 [Q, X - 1753**399] /\
eqmod (F**2) L0xfffffffeda98 [Q, X - 1753** 79] /\
eqmod (F**2) L0xfffffffeda9c [Q, X - 1753**335] /\
eqmod (F**2) L0xfffffffedaa0 [Q, X - 1753**207] /\
eqmod (F**2) L0xfffffffedaa4 [Q, X - 1753**463] /\
eqmod (F**2) L0xfffffffedaa8 [Q, X - 1753** 47] /\
eqmod (F**2) L0xfffffffedaac [Q, X - 1753**303] /\
eqmod (F**2) L0xfffffffedab0 [Q, X - 1753**175] /\
eqmod (F**2) L0xfffffffedab4 [Q, X - 1753**431] /\
eqmod (F**2) L0xfffffffedab8 [Q, X - 1753**111] /\
eqmod (F**2) L0xfffffffedabc [Q, X - 1753**367] /\
eqmod (F**2) L0xfffffffedac0 [Q, X - 1753**239] /\
eqmod (F**2) L0xfffffffedac4 [Q, X - 1753**495] /\
eqmod (F**2) L0xfffffffedac8 [Q, X - 1753** 31] /\
eqmod (F**2) L0xfffffffedacc [Q, X - 1753**287] /\
eqmod (F**2) L0xfffffffedad0 [Q, X - 1753**159] /\
eqmod (F**2) L0xfffffffedad4 [Q, X - 1753**415] /\
eqmod (F**2) L0xfffffffedad8 [Q, X - 1753** 95] /\
eqmod (F**2) L0xfffffffedadc [Q, X - 1753**351] /\
eqmod (F**2) L0xfffffffedae0 [Q, X - 1753**223] /\
eqmod (F**2) L0xfffffffedae4 [Q, X - 1753**479] /\
eqmod (F**2) L0xfffffffedae8 [Q, X - 1753** 63] /\
eqmod (F**2) L0xfffffffedaec [Q, X - 1753**319] /\
eqmod (F**2) L0xfffffffedaf0 [Q, X - 1753**191] /\
eqmod (F**2) L0xfffffffedaf4 [Q, X - 1753**447] /\
eqmod (F**2) L0xfffffffedaf8 [Q, X - 1753**127] /\
eqmod (F**2) L0xfffffffedafc [Q, X - 1753**383] /\
eqmod (F**2) L0xfffffffedb00 [Q, X - 1753**255] /\
eqmod (F**2) L0xfffffffedb04 [Q, X - 1753**511] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed708,L0xfffffffed70c,L0xfffffffed710,L0xfffffffed714] /\
[L0xfffffffed708,L0xfffffffed70c,L0xfffffffed710,L0xfffffffed714] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed718,L0xfffffffed71c,L0xfffffffed720,L0xfffffffed724] /\
[L0xfffffffed718,L0xfffffffed71c,L0xfffffffed720,L0xfffffffed724] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed728,L0xfffffffed72c,L0xfffffffed730,L0xfffffffed734] /\
[L0xfffffffed728,L0xfffffffed72c,L0xfffffffed730,L0xfffffffed734] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed738,L0xfffffffed73c,L0xfffffffed740,L0xfffffffed744] /\
[L0xfffffffed738,L0xfffffffed73c,L0xfffffffed740,L0xfffffffed744] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed748,L0xfffffffed74c,L0xfffffffed750,L0xfffffffed754] /\
[L0xfffffffed748,L0xfffffffed74c,L0xfffffffed750,L0xfffffffed754] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed758,L0xfffffffed75c,L0xfffffffed760,L0xfffffffed764] /\
[L0xfffffffed758,L0xfffffffed75c,L0xfffffffed760,L0xfffffffed764] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed768,L0xfffffffed76c,L0xfffffffed770,L0xfffffffed774] /\
[L0xfffffffed768,L0xfffffffed76c,L0xfffffffed770,L0xfffffffed774] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed778,L0xfffffffed77c,L0xfffffffed780,L0xfffffffed784] /\
[L0xfffffffed778,L0xfffffffed77c,L0xfffffffed780,L0xfffffffed784] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed788,L0xfffffffed78c,L0xfffffffed790,L0xfffffffed794] /\
[L0xfffffffed788,L0xfffffffed78c,L0xfffffffed790,L0xfffffffed794] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed798,L0xfffffffed79c,L0xfffffffed7a0,L0xfffffffed7a4] /\
[L0xfffffffed798,L0xfffffffed79c,L0xfffffffed7a0,L0xfffffffed7a4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed7a8,L0xfffffffed7ac,L0xfffffffed7b0,L0xfffffffed7b4] /\
[L0xfffffffed7a8,L0xfffffffed7ac,L0xfffffffed7b0,L0xfffffffed7b4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed7b8,L0xfffffffed7bc,L0xfffffffed7c0,L0xfffffffed7c4] /\
[L0xfffffffed7b8,L0xfffffffed7bc,L0xfffffffed7c0,L0xfffffffed7c4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed7c8,L0xfffffffed7cc,L0xfffffffed7d0,L0xfffffffed7d4] /\
[L0xfffffffed7c8,L0xfffffffed7cc,L0xfffffffed7d0,L0xfffffffed7d4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed7d8,L0xfffffffed7dc,L0xfffffffed7e0,L0xfffffffed7e4] /\
[L0xfffffffed7d8,L0xfffffffed7dc,L0xfffffffed7e0,L0xfffffffed7e4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed7e8,L0xfffffffed7ec,L0xfffffffed7f0,L0xfffffffed7f4] /\
[L0xfffffffed7e8,L0xfffffffed7ec,L0xfffffffed7f0,L0xfffffffed7f4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed7f8,L0xfffffffed7fc,L0xfffffffed800,L0xfffffffed804] /\
[L0xfffffffed7f8,L0xfffffffed7fc,L0xfffffffed800,L0xfffffffed804] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed808,L0xfffffffed80c,L0xfffffffed810,L0xfffffffed814] /\
[L0xfffffffed808,L0xfffffffed80c,L0xfffffffed810,L0xfffffffed814] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed818,L0xfffffffed81c,L0xfffffffed820,L0xfffffffed824] /\
[L0xfffffffed818,L0xfffffffed81c,L0xfffffffed820,L0xfffffffed824] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed828,L0xfffffffed82c,L0xfffffffed830,L0xfffffffed834] /\
[L0xfffffffed828,L0xfffffffed82c,L0xfffffffed830,L0xfffffffed834] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed838,L0xfffffffed83c,L0xfffffffed840,L0xfffffffed844] /\
[L0xfffffffed838,L0xfffffffed83c,L0xfffffffed840,L0xfffffffed844] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed848,L0xfffffffed84c,L0xfffffffed850,L0xfffffffed854] /\
[L0xfffffffed848,L0xfffffffed84c,L0xfffffffed850,L0xfffffffed854] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed858,L0xfffffffed85c,L0xfffffffed860,L0xfffffffed864] /\
[L0xfffffffed858,L0xfffffffed85c,L0xfffffffed860,L0xfffffffed864] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed868,L0xfffffffed86c,L0xfffffffed870,L0xfffffffed874] /\
[L0xfffffffed868,L0xfffffffed86c,L0xfffffffed870,L0xfffffffed874] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed878,L0xfffffffed87c,L0xfffffffed880,L0xfffffffed884] /\
[L0xfffffffed878,L0xfffffffed87c,L0xfffffffed880,L0xfffffffed884] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed888,L0xfffffffed88c,L0xfffffffed890,L0xfffffffed894] /\
[L0xfffffffed888,L0xfffffffed88c,L0xfffffffed890,L0xfffffffed894] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed898,L0xfffffffed89c,L0xfffffffed8a0,L0xfffffffed8a4] /\
[L0xfffffffed898,L0xfffffffed89c,L0xfffffffed8a0,L0xfffffffed8a4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed8a8,L0xfffffffed8ac,L0xfffffffed8b0,L0xfffffffed8b4] /\
[L0xfffffffed8a8,L0xfffffffed8ac,L0xfffffffed8b0,L0xfffffffed8b4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed8b8,L0xfffffffed8bc,L0xfffffffed8c0,L0xfffffffed8c4] /\
[L0xfffffffed8b8,L0xfffffffed8bc,L0xfffffffed8c0,L0xfffffffed8c4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed8c8,L0xfffffffed8cc,L0xfffffffed8d0,L0xfffffffed8d4] /\
[L0xfffffffed8c8,L0xfffffffed8cc,L0xfffffffed8d0,L0xfffffffed8d4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed8d8,L0xfffffffed8dc,L0xfffffffed8e0,L0xfffffffed8e4] /\
[L0xfffffffed8d8,L0xfffffffed8dc,L0xfffffffed8e0,L0xfffffffed8e4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed8e8,L0xfffffffed8ec,L0xfffffffed8f0,L0xfffffffed8f4] /\
[L0xfffffffed8e8,L0xfffffffed8ec,L0xfffffffed8f0,L0xfffffffed8f4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed8f8,L0xfffffffed8fc,L0xfffffffed900,L0xfffffffed904] /\
[L0xfffffffed8f8,L0xfffffffed8fc,L0xfffffffed900,L0xfffffffed904] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed908,L0xfffffffed90c,L0xfffffffed910,L0xfffffffed914] /\
[L0xfffffffed908,L0xfffffffed90c,L0xfffffffed910,L0xfffffffed914] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed918,L0xfffffffed91c,L0xfffffffed920,L0xfffffffed924] /\
[L0xfffffffed918,L0xfffffffed91c,L0xfffffffed920,L0xfffffffed924] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed928,L0xfffffffed92c,L0xfffffffed930,L0xfffffffed934] /\
[L0xfffffffed928,L0xfffffffed92c,L0xfffffffed930,L0xfffffffed934] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed938,L0xfffffffed93c,L0xfffffffed940,L0xfffffffed944] /\
[L0xfffffffed938,L0xfffffffed93c,L0xfffffffed940,L0xfffffffed944] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed948,L0xfffffffed94c,L0xfffffffed950,L0xfffffffed954] /\
[L0xfffffffed948,L0xfffffffed94c,L0xfffffffed950,L0xfffffffed954] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed958,L0xfffffffed95c,L0xfffffffed960,L0xfffffffed964] /\
[L0xfffffffed958,L0xfffffffed95c,L0xfffffffed960,L0xfffffffed964] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed968,L0xfffffffed96c,L0xfffffffed970,L0xfffffffed974] /\
[L0xfffffffed968,L0xfffffffed96c,L0xfffffffed970,L0xfffffffed974] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed978,L0xfffffffed97c,L0xfffffffed980,L0xfffffffed984] /\
[L0xfffffffed978,L0xfffffffed97c,L0xfffffffed980,L0xfffffffed984] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994] /\
[L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed998,L0xfffffffed99c,L0xfffffffed9a0,L0xfffffffed9a4] /\
[L0xfffffffed998,L0xfffffffed99c,L0xfffffffed9a0,L0xfffffffed9a4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed9a8,L0xfffffffed9ac,L0xfffffffed9b0,L0xfffffffed9b4] /\
[L0xfffffffed9a8,L0xfffffffed9ac,L0xfffffffed9b0,L0xfffffffed9b4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed9b8,L0xfffffffed9bc,L0xfffffffed9c0,L0xfffffffed9c4] /\
[L0xfffffffed9b8,L0xfffffffed9bc,L0xfffffffed9c0,L0xfffffffed9c4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed9c8,L0xfffffffed9cc,L0xfffffffed9d0,L0xfffffffed9d4] /\
[L0xfffffffed9c8,L0xfffffffed9cc,L0xfffffffed9d0,L0xfffffffed9d4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed9d8,L0xfffffffed9dc,L0xfffffffed9e0,L0xfffffffed9e4] /\
[L0xfffffffed9d8,L0xfffffffed9dc,L0xfffffffed9e0,L0xfffffffed9e4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed9e8,L0xfffffffed9ec,L0xfffffffed9f0,L0xfffffffed9f4] /\
[L0xfffffffed9e8,L0xfffffffed9ec,L0xfffffffed9f0,L0xfffffffed9f4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffed9f8,L0xfffffffed9fc,L0xfffffffeda00,L0xfffffffeda04] /\
[L0xfffffffed9f8,L0xfffffffed9fc,L0xfffffffeda00,L0xfffffffeda04] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14] /\
[L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffeda18,L0xfffffffeda1c,L0xfffffffeda20,L0xfffffffeda24] /\
[L0xfffffffeda18,L0xfffffffeda1c,L0xfffffffeda20,L0xfffffffeda24] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffeda28,L0xfffffffeda2c,L0xfffffffeda30,L0xfffffffeda34] /\
[L0xfffffffeda28,L0xfffffffeda2c,L0xfffffffeda30,L0xfffffffeda34] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffeda38,L0xfffffffeda3c,L0xfffffffeda40,L0xfffffffeda44] /\
[L0xfffffffeda38,L0xfffffffeda3c,L0xfffffffeda40,L0xfffffffeda44] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffeda48,L0xfffffffeda4c,L0xfffffffeda50,L0xfffffffeda54] /\
[L0xfffffffeda48,L0xfffffffeda4c,L0xfffffffeda50,L0xfffffffeda54] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffeda58,L0xfffffffeda5c,L0xfffffffeda60,L0xfffffffeda64] /\
[L0xfffffffeda58,L0xfffffffeda5c,L0xfffffffeda60,L0xfffffffeda64] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffeda68,L0xfffffffeda6c,L0xfffffffeda70,L0xfffffffeda74] /\
[L0xfffffffeda68,L0xfffffffeda6c,L0xfffffffeda70,L0xfffffffeda74] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffeda78,L0xfffffffeda7c,L0xfffffffeda80,L0xfffffffeda84] /\
[L0xfffffffeda78,L0xfffffffeda7c,L0xfffffffeda80,L0xfffffffeda84] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94] /\
[L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffeda98,L0xfffffffeda9c,L0xfffffffedaa0,L0xfffffffedaa4] /\
[L0xfffffffeda98,L0xfffffffeda9c,L0xfffffffedaa0,L0xfffffffedaa4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffedaa8,L0xfffffffedaac,L0xfffffffedab0,L0xfffffffedab4] /\
[L0xfffffffedaa8,L0xfffffffedaac,L0xfffffffedab0,L0xfffffffedab4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffedab8,L0xfffffffedabc,L0xfffffffedac0,L0xfffffffedac4] /\
[L0xfffffffedab8,L0xfffffffedabc,L0xfffffffedac0,L0xfffffffedac4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffedac8,L0xfffffffedacc,L0xfffffffedad0,L0xfffffffedad4] /\
[L0xfffffffedac8,L0xfffffffedacc,L0xfffffffedad0,L0xfffffffedad4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffedad8,L0xfffffffedadc,L0xfffffffedae0,L0xfffffffedae4] /\
[L0xfffffffedad8,L0xfffffffedadc,L0xfffffffedae0,L0xfffffffedae4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffedae8,L0xfffffffedaec,L0xfffffffedaf0,L0xfffffffedaf4] /\
[L0xfffffffedae8,L0xfffffffedaec,L0xfffffffedaf0,L0xfffffffedaf4] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2] /\
[8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2,8*NQ+NQ2] <
[L0xfffffffedaf8,L0xfffffffedafc,L0xfffffffedb00,L0xfffffffedb04] /\
[L0xfffffffedaf8,L0xfffffffedafc,L0xfffffffedb00,L0xfffffffedb04] <
[8*Q+Q2,8*Q+Q2,8*Q+Q2,8*Q+Q2]
prove with [all ghosts,
            cuts [32, 40, 41, 49, 50, 58, 59, 67, 68, 76, 77, 85, 86,
                  94, 95, 96, 97, 98, 99, 100, 101]]
&&
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed708,L0xfffffffed70c,L0xfffffffed710,L0xfffffffed714] /\
[L0xfffffffed708,L0xfffffffed70c,L0xfffffffed710,L0xfffffffed714] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed718,L0xfffffffed71c,L0xfffffffed720,L0xfffffffed724] /\
[L0xfffffffed718,L0xfffffffed71c,L0xfffffffed720,L0xfffffffed724] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed728,L0xfffffffed72c,L0xfffffffed730,L0xfffffffed734] /\
[L0xfffffffed728,L0xfffffffed72c,L0xfffffffed730,L0xfffffffed734] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed738,L0xfffffffed73c,L0xfffffffed740,L0xfffffffed744] /\
[L0xfffffffed738,L0xfffffffed73c,L0xfffffffed740,L0xfffffffed744] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed748,L0xfffffffed74c,L0xfffffffed750,L0xfffffffed754] /\
[L0xfffffffed748,L0xfffffffed74c,L0xfffffffed750,L0xfffffffed754] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed758,L0xfffffffed75c,L0xfffffffed760,L0xfffffffed764] /\
[L0xfffffffed758,L0xfffffffed75c,L0xfffffffed760,L0xfffffffed764] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed768,L0xfffffffed76c,L0xfffffffed770,L0xfffffffed774] /\
[L0xfffffffed768,L0xfffffffed76c,L0xfffffffed770,L0xfffffffed774] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed778,L0xfffffffed77c,L0xfffffffed780,L0xfffffffed784] /\
[L0xfffffffed778,L0xfffffffed77c,L0xfffffffed780,L0xfffffffed784] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed788,L0xfffffffed78c,L0xfffffffed790,L0xfffffffed794] /\
[L0xfffffffed788,L0xfffffffed78c,L0xfffffffed790,L0xfffffffed794] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed798,L0xfffffffed79c,L0xfffffffed7a0,L0xfffffffed7a4] /\
[L0xfffffffed798,L0xfffffffed79c,L0xfffffffed7a0,L0xfffffffed7a4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed7a8,L0xfffffffed7ac,L0xfffffffed7b0,L0xfffffffed7b4] /\
[L0xfffffffed7a8,L0xfffffffed7ac,L0xfffffffed7b0,L0xfffffffed7b4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed7b8,L0xfffffffed7bc,L0xfffffffed7c0,L0xfffffffed7c4] /\
[L0xfffffffed7b8,L0xfffffffed7bc,L0xfffffffed7c0,L0xfffffffed7c4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed7c8,L0xfffffffed7cc,L0xfffffffed7d0,L0xfffffffed7d4] /\
[L0xfffffffed7c8,L0xfffffffed7cc,L0xfffffffed7d0,L0xfffffffed7d4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed7d8,L0xfffffffed7dc,L0xfffffffed7e0,L0xfffffffed7e4] /\
[L0xfffffffed7d8,L0xfffffffed7dc,L0xfffffffed7e0,L0xfffffffed7e4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed7e8,L0xfffffffed7ec,L0xfffffffed7f0,L0xfffffffed7f4] /\
[L0xfffffffed7e8,L0xfffffffed7ec,L0xfffffffed7f0,L0xfffffffed7f4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed7f8,L0xfffffffed7fc,L0xfffffffed800,L0xfffffffed804] /\
[L0xfffffffed7f8,L0xfffffffed7fc,L0xfffffffed800,L0xfffffffed804] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed808,L0xfffffffed80c,L0xfffffffed810,L0xfffffffed814] /\
[L0xfffffffed808,L0xfffffffed80c,L0xfffffffed810,L0xfffffffed814] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed818,L0xfffffffed81c,L0xfffffffed820,L0xfffffffed824] /\
[L0xfffffffed818,L0xfffffffed81c,L0xfffffffed820,L0xfffffffed824] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed828,L0xfffffffed82c,L0xfffffffed830,L0xfffffffed834] /\
[L0xfffffffed828,L0xfffffffed82c,L0xfffffffed830,L0xfffffffed834] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed838,L0xfffffffed83c,L0xfffffffed840,L0xfffffffed844] /\
[L0xfffffffed838,L0xfffffffed83c,L0xfffffffed840,L0xfffffffed844] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed848,L0xfffffffed84c,L0xfffffffed850,L0xfffffffed854] /\
[L0xfffffffed848,L0xfffffffed84c,L0xfffffffed850,L0xfffffffed854] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed858,L0xfffffffed85c,L0xfffffffed860,L0xfffffffed864] /\
[L0xfffffffed858,L0xfffffffed85c,L0xfffffffed860,L0xfffffffed864] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed868,L0xfffffffed86c,L0xfffffffed870,L0xfffffffed874] /\
[L0xfffffffed868,L0xfffffffed86c,L0xfffffffed870,L0xfffffffed874] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed878,L0xfffffffed87c,L0xfffffffed880,L0xfffffffed884] /\
[L0xfffffffed878,L0xfffffffed87c,L0xfffffffed880,L0xfffffffed884] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed888,L0xfffffffed88c,L0xfffffffed890,L0xfffffffed894] /\
[L0xfffffffed888,L0xfffffffed88c,L0xfffffffed890,L0xfffffffed894] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed898,L0xfffffffed89c,L0xfffffffed8a0,L0xfffffffed8a4] /\
[L0xfffffffed898,L0xfffffffed89c,L0xfffffffed8a0,L0xfffffffed8a4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed8a8,L0xfffffffed8ac,L0xfffffffed8b0,L0xfffffffed8b4] /\
[L0xfffffffed8a8,L0xfffffffed8ac,L0xfffffffed8b0,L0xfffffffed8b4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed8b8,L0xfffffffed8bc,L0xfffffffed8c0,L0xfffffffed8c4] /\
[L0xfffffffed8b8,L0xfffffffed8bc,L0xfffffffed8c0,L0xfffffffed8c4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed8c8,L0xfffffffed8cc,L0xfffffffed8d0,L0xfffffffed8d4] /\
[L0xfffffffed8c8,L0xfffffffed8cc,L0xfffffffed8d0,L0xfffffffed8d4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed8d8,L0xfffffffed8dc,L0xfffffffed8e0,L0xfffffffed8e4] /\
[L0xfffffffed8d8,L0xfffffffed8dc,L0xfffffffed8e0,L0xfffffffed8e4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed8e8,L0xfffffffed8ec,L0xfffffffed8f0,L0xfffffffed8f4] /\
[L0xfffffffed8e8,L0xfffffffed8ec,L0xfffffffed8f0,L0xfffffffed8f4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed8f8,L0xfffffffed8fc,L0xfffffffed900,L0xfffffffed904] /\
[L0xfffffffed8f8,L0xfffffffed8fc,L0xfffffffed900,L0xfffffffed904] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed908,L0xfffffffed90c,L0xfffffffed910,L0xfffffffed914] /\
[L0xfffffffed908,L0xfffffffed90c,L0xfffffffed910,L0xfffffffed914] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed918,L0xfffffffed91c,L0xfffffffed920,L0xfffffffed924] /\
[L0xfffffffed918,L0xfffffffed91c,L0xfffffffed920,L0xfffffffed924] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed928,L0xfffffffed92c,L0xfffffffed930,L0xfffffffed934] /\
[L0xfffffffed928,L0xfffffffed92c,L0xfffffffed930,L0xfffffffed934] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed938,L0xfffffffed93c,L0xfffffffed940,L0xfffffffed944] /\
[L0xfffffffed938,L0xfffffffed93c,L0xfffffffed940,L0xfffffffed944] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed948,L0xfffffffed94c,L0xfffffffed950,L0xfffffffed954] /\
[L0xfffffffed948,L0xfffffffed94c,L0xfffffffed950,L0xfffffffed954] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed958,L0xfffffffed95c,L0xfffffffed960,L0xfffffffed964] /\
[L0xfffffffed958,L0xfffffffed95c,L0xfffffffed960,L0xfffffffed964] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed968,L0xfffffffed96c,L0xfffffffed970,L0xfffffffed974] /\
[L0xfffffffed968,L0xfffffffed96c,L0xfffffffed970,L0xfffffffed974] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed978,L0xfffffffed97c,L0xfffffffed980,L0xfffffffed984] /\
[L0xfffffffed978,L0xfffffffed97c,L0xfffffffed980,L0xfffffffed984] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994] /\
[L0xfffffffed988,L0xfffffffed98c,L0xfffffffed990,L0xfffffffed994] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed998,L0xfffffffed99c,L0xfffffffed9a0,L0xfffffffed9a4] /\
[L0xfffffffed998,L0xfffffffed99c,L0xfffffffed9a0,L0xfffffffed9a4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed9a8,L0xfffffffed9ac,L0xfffffffed9b0,L0xfffffffed9b4] /\
[L0xfffffffed9a8,L0xfffffffed9ac,L0xfffffffed9b0,L0xfffffffed9b4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed9b8,L0xfffffffed9bc,L0xfffffffed9c0,L0xfffffffed9c4] /\
[L0xfffffffed9b8,L0xfffffffed9bc,L0xfffffffed9c0,L0xfffffffed9c4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed9c8,L0xfffffffed9cc,L0xfffffffed9d0,L0xfffffffed9d4] /\
[L0xfffffffed9c8,L0xfffffffed9cc,L0xfffffffed9d0,L0xfffffffed9d4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed9d8,L0xfffffffed9dc,L0xfffffffed9e0,L0xfffffffed9e4] /\
[L0xfffffffed9d8,L0xfffffffed9dc,L0xfffffffed9e0,L0xfffffffed9e4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed9e8,L0xfffffffed9ec,L0xfffffffed9f0,L0xfffffffed9f4] /\
[L0xfffffffed9e8,L0xfffffffed9ec,L0xfffffffed9f0,L0xfffffffed9f4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffed9f8,L0xfffffffed9fc,L0xfffffffeda00,L0xfffffffeda04] /\
[L0xfffffffed9f8,L0xfffffffed9fc,L0xfffffffeda00,L0xfffffffeda04] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14] /\
[L0xfffffffeda08,L0xfffffffeda0c,L0xfffffffeda10,L0xfffffffeda14] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffeda18,L0xfffffffeda1c,L0xfffffffeda20,L0xfffffffeda24] /\
[L0xfffffffeda18,L0xfffffffeda1c,L0xfffffffeda20,L0xfffffffeda24] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffeda28,L0xfffffffeda2c,L0xfffffffeda30,L0xfffffffeda34] /\
[L0xfffffffeda28,L0xfffffffeda2c,L0xfffffffeda30,L0xfffffffeda34] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffeda38,L0xfffffffeda3c,L0xfffffffeda40,L0xfffffffeda44] /\
[L0xfffffffeda38,L0xfffffffeda3c,L0xfffffffeda40,L0xfffffffeda44] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffeda48,L0xfffffffeda4c,L0xfffffffeda50,L0xfffffffeda54] /\
[L0xfffffffeda48,L0xfffffffeda4c,L0xfffffffeda50,L0xfffffffeda54] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffeda58,L0xfffffffeda5c,L0xfffffffeda60,L0xfffffffeda64] /\
[L0xfffffffeda58,L0xfffffffeda5c,L0xfffffffeda60,L0xfffffffeda64] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffeda68,L0xfffffffeda6c,L0xfffffffeda70,L0xfffffffeda74] /\
[L0xfffffffeda68,L0xfffffffeda6c,L0xfffffffeda70,L0xfffffffeda74] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffeda78,L0xfffffffeda7c,L0xfffffffeda80,L0xfffffffeda84] /\
[L0xfffffffeda78,L0xfffffffeda7c,L0xfffffffeda80,L0xfffffffeda84] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94] /\
[L0xfffffffeda88,L0xfffffffeda8c,L0xfffffffeda90,L0xfffffffeda94] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffeda98,L0xfffffffeda9c,L0xfffffffedaa0,L0xfffffffedaa4] /\
[L0xfffffffeda98,L0xfffffffeda9c,L0xfffffffedaa0,L0xfffffffedaa4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffedaa8,L0xfffffffedaac,L0xfffffffedab0,L0xfffffffedab4] /\
[L0xfffffffedaa8,L0xfffffffedaac,L0xfffffffedab0,L0xfffffffedab4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffedab8,L0xfffffffedabc,L0xfffffffedac0,L0xfffffffedac4] /\
[L0xfffffffedab8,L0xfffffffedabc,L0xfffffffedac0,L0xfffffffedac4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffedac8,L0xfffffffedacc,L0xfffffffedad0,L0xfffffffedad4] /\
[L0xfffffffedac8,L0xfffffffedacc,L0xfffffffedad0,L0xfffffffedad4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffedad8,L0xfffffffedadc,L0xfffffffedae0,L0xfffffffedae4] /\
[L0xfffffffedad8,L0xfffffffedadc,L0xfffffffedae0,L0xfffffffedae4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffedae8,L0xfffffffedaec,L0xfffffffedaf0,L0xfffffffedaf4] /\
[L0xfffffffedae8,L0xfffffffedaec,L0xfffffffedaf0,L0xfffffffedaf4] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2] /\
[8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2,8@32*NQ+NQ2] <s
[L0xfffffffedaf8,L0xfffffffedafc,L0xfffffffedb00,L0xfffffffedb04] /\
[L0xfffffffedaf8,L0xfffffffedafc,L0xfffffffedb00,L0xfffffffedb04] <s
[8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2,8@32*Q+Q2]
prove with [cuts [40, 41, 49, 50, 58, 59, 67, 68, 76, 77, 85, 86, 94, 95, 100, 101]]
}

