<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UART_TRANSMITTING_SUBSYSTEM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FIFO.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FIFO.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FIFO.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FIFO.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FIFO.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FIFO.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FIFO.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FIFO.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FIFO_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FIFO_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Transmitter_subsystem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Transmitter_subsystem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Transmitter_subsystem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Transmitter_subsystem.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Transmitter_subsystem.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Transmitter_subsystem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Transmitter_subsystem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Transmitter_subsystem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Transmitter_subsystem_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Transmitter_subsystem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sub_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sub_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sub_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1627924264" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1627924264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627966589" xil_pn:in_ck="3058682743470070051" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1627966589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="FIFO.v"/>
      <outfile xil_pn:name="Transmitter.v"/>
      <outfile xil_pn:name="Transmitter_subsystem.v"/>
      <outfile xil_pn:name="sub_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1627924264" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1755484635514351926" xil_pn:start_ts="1627924264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627924264" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5497518120455488428" xil_pn:start_ts="1627924264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627924264" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3135171739711574648" xil_pn:start_ts="1627924264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627966589" xil_pn:in_ck="3058682743470070051" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1627966589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="FIFO.v"/>
      <outfile xil_pn:name="Transmitter.v"/>
      <outfile xil_pn:name="Transmitter_subsystem.v"/>
      <outfile xil_pn:name="sub_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1627966593" xil_pn:in_ck="3058682743470070051" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4051681164669669477" xil_pn:start_ts="1627966589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sub_tb_beh.prj"/>
      <outfile xil_pn:name="sub_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1627966593" xil_pn:in_ck="1861428661872426574" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3078796757607821630" xil_pn:start_ts="1627966593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sub_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1627923540" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1627923540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627924007" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-302173174629261248" xil_pn:start_ts="1627924007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627924007" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3135171739711574648" xil_pn:start_ts="1627924007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627923540" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1627923540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627924007" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-370533778747501150" xil_pn:start_ts="1627924007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627923540" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1627923540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627924007" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4290904578309910446" xil_pn:start_ts="1627924007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627924016" xil_pn:in_ck="-8264710325583271136" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="6741433366218975813" xil_pn:start_ts="1627924007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="FIFO.ngr"/>
      <outfile xil_pn:name="Transmitter_subsystem.lso"/>
      <outfile xil_pn:name="Transmitter_subsystem.ngc"/>
      <outfile xil_pn:name="Transmitter_subsystem.ngr"/>
      <outfile xil_pn:name="Transmitter_subsystem.prj"/>
      <outfile xil_pn:name="Transmitter_subsystem.stx"/>
      <outfile xil_pn:name="Transmitter_subsystem.syr"/>
      <outfile xil_pn:name="Transmitter_subsystem.xst"/>
      <outfile xil_pn:name="Transmitter_subsystem_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
