#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x194ff30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19262d0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x19429e0 .functor NOT 1, L_0x19791d0, C4<0>, C4<0>, C4<0>;
L_0x1979020 .functor XOR 1, L_0x1978da0, L_0x1978ef0, C4<0>, C4<0>;
L_0x1979160 .functor XOR 1, L_0x1979020, L_0x1979090, C4<0>, C4<0>;
v0x1975d90_0 .net *"_ivl_10", 0 0, L_0x1979090;  1 drivers
v0x1975e90_0 .net *"_ivl_12", 0 0, L_0x1979160;  1 drivers
v0x1975f70_0 .net *"_ivl_2", 0 0, L_0x1978d00;  1 drivers
v0x1976030_0 .net *"_ivl_4", 0 0, L_0x1978da0;  1 drivers
v0x1976110_0 .net *"_ivl_6", 0 0, L_0x1978ef0;  1 drivers
v0x1976240_0 .net *"_ivl_8", 0 0, L_0x1979020;  1 drivers
v0x1976320_0 .net "a", 0 0, v0x1972080_0;  1 drivers
v0x19763c0_0 .net "b", 0 0, v0x1972120_0;  1 drivers
v0x19764f0_0 .net "c", 0 0, v0x19721c0_0;  1 drivers
v0x1976620_0 .var "clk", 0 0;
v0x19766c0_0 .net "d", 0 0, v0x1972330_0;  1 drivers
v0x19767f0_0 .net "out_dut", 0 0, L_0x1978c90;  1 drivers
v0x1976890_0 .net "out_ref", 0 0, L_0x1977780;  1 drivers
v0x1976930_0 .var/2u "stats1", 159 0;
v0x19769d0_0 .var/2u "strobe", 0 0;
v0x1976a90_0 .net "tb_match", 0 0, L_0x19791d0;  1 drivers
v0x1976b50_0 .net "tb_mismatch", 0 0, L_0x19429e0;  1 drivers
v0x1976d20_0 .net "wavedrom_enable", 0 0, v0x1972420_0;  1 drivers
v0x1976dc0_0 .net "wavedrom_title", 511 0, v0x19724c0_0;  1 drivers
L_0x1978d00 .concat [ 1 0 0 0], L_0x1977780;
L_0x1978da0 .concat [ 1 0 0 0], L_0x1977780;
L_0x1978ef0 .concat [ 1 0 0 0], L_0x1978c90;
L_0x1979090 .concat [ 1 0 0 0], L_0x1977780;
L_0x19791d0 .cmp/eeq 1, L_0x1978d00, L_0x1979160;
S_0x192c6d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x19262d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1951af0 .functor NOT 1, v0x19721c0_0, C4<0>, C4<0>, C4<0>;
L_0x1976e90 .functor NOT 1, v0x1972120_0, C4<0>, C4<0>, C4<0>;
L_0x1976f50 .functor AND 1, L_0x1951af0, L_0x1976e90, C4<1>, C4<1>;
L_0x1976ff0 .functor NOT 1, v0x1972330_0, C4<0>, C4<0>, C4<0>;
L_0x1977090 .functor NOT 1, v0x1972080_0, C4<0>, C4<0>, C4<0>;
L_0x1977100 .functor AND 1, L_0x1976ff0, L_0x1977090, C4<1>, C4<1>;
L_0x1977230 .functor OR 1, L_0x1976f50, L_0x1977100, C4<0>, C4<0>;
L_0x1977340 .functor AND 1, v0x1972080_0, v0x19721c0_0, C4<1>, C4<1>;
L_0x1977400 .functor AND 1, L_0x1977340, v0x1972330_0, C4<1>, C4<1>;
L_0x19774c0 .functor OR 1, L_0x1977230, L_0x1977400, C4<0>, C4<0>;
L_0x1977630 .functor AND 1, v0x1972120_0, v0x19721c0_0, C4<1>, C4<1>;
L_0x19776a0 .functor AND 1, L_0x1977630, v0x1972330_0, C4<1>, C4<1>;
L_0x1977780 .functor OR 1, L_0x19774c0, L_0x19776a0, C4<0>, C4<0>;
v0x19514a0_0 .net *"_ivl_0", 0 0, L_0x1951af0;  1 drivers
v0x1951540_0 .net *"_ivl_10", 0 0, L_0x1977100;  1 drivers
v0x1970870_0 .net *"_ivl_12", 0 0, L_0x1977230;  1 drivers
v0x1970930_0 .net *"_ivl_14", 0 0, L_0x1977340;  1 drivers
v0x1970a10_0 .net *"_ivl_16", 0 0, L_0x1977400;  1 drivers
v0x1970b40_0 .net *"_ivl_18", 0 0, L_0x19774c0;  1 drivers
v0x1970c20_0 .net *"_ivl_2", 0 0, L_0x1976e90;  1 drivers
v0x1970d00_0 .net *"_ivl_20", 0 0, L_0x1977630;  1 drivers
v0x1970de0_0 .net *"_ivl_22", 0 0, L_0x19776a0;  1 drivers
v0x1970ec0_0 .net *"_ivl_4", 0 0, L_0x1976f50;  1 drivers
v0x1970fa0_0 .net *"_ivl_6", 0 0, L_0x1976ff0;  1 drivers
v0x1971080_0 .net *"_ivl_8", 0 0, L_0x1977090;  1 drivers
v0x1971160_0 .net "a", 0 0, v0x1972080_0;  alias, 1 drivers
v0x1971220_0 .net "b", 0 0, v0x1972120_0;  alias, 1 drivers
v0x19712e0_0 .net "c", 0 0, v0x19721c0_0;  alias, 1 drivers
v0x19713a0_0 .net "d", 0 0, v0x1972330_0;  alias, 1 drivers
v0x1971460_0 .net "out", 0 0, L_0x1977780;  alias, 1 drivers
S_0x19715c0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x19262d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1972080_0 .var "a", 0 0;
v0x1972120_0 .var "b", 0 0;
v0x19721c0_0 .var "c", 0 0;
v0x1972290_0 .net "clk", 0 0, v0x1976620_0;  1 drivers
v0x1972330_0 .var "d", 0 0;
v0x1972420_0 .var "wavedrom_enable", 0 0;
v0x19724c0_0 .var "wavedrom_title", 511 0;
S_0x1971860 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x19715c0;
 .timescale -12 -12;
v0x1971ac0_0 .var/2s "count", 31 0;
E_0x1937fa0/0 .event negedge, v0x1972290_0;
E_0x1937fa0/1 .event posedge, v0x1972290_0;
E_0x1937fa0 .event/or E_0x1937fa0/0, E_0x1937fa0/1;
E_0x19375d0 .event negedge, v0x1972290_0;
E_0x19219f0 .event posedge, v0x1972290_0;
S_0x1971bc0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x19715c0;
 .timescale -12 -12;
v0x1971dc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1971ea0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x19715c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1972620 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x19262d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1977a60 .functor NOT 1, v0x19721c0_0, C4<0>, C4<0>, C4<0>;
L_0x1977e80 .functor NOT 1, v0x1972120_0, C4<0>, C4<0>, C4<0>;
L_0x1977f40 .functor NOT 1, v0x19721c0_0, C4<0>, C4<0>, C4<0>;
L_0x19784c0 .functor NOT 1, v0x1972330_0, C4<0>, C4<0>, C4<0>;
L_0x19788e0 .functor NOT 1, v0x1972080_0, C4<0>, C4<0>, C4<0>;
L_0x19789a0 .functor NOT 1, v0x1972120_0, C4<0>, C4<0>, C4<0>;
L_0x1978aa0 .functor NOT 1, v0x19721c0_0, C4<0>, C4<0>, C4<0>;
v0x1975380_0 .net "a", 0 0, v0x1972080_0;  alias, 1 drivers
v0x1975440_0 .net "b", 0 0, v0x1972120_0;  alias, 1 drivers
v0x1975500_0 .net "c", 0 0, v0x19721c0_0;  alias, 1 drivers
v0x19755a0_0 .net "d", 0 0, v0x1972330_0;  alias, 1 drivers
v0x1975640_0 .net "out", 0 0, L_0x1978c90;  alias, 1 drivers
v0x1975730_0 .net "w1", 0 0, L_0x19778e0;  1 drivers
v0x1975820_0 .net "w2", 0 0, L_0x1977dc0;  1 drivers
v0x1975910_0 .net "w3", 0 0, L_0x1978400;  1 drivers
v0x1975a00_0 .net "w4", 0 0, L_0x19787f0;  1 drivers
S_0x1972910 .scope module, "final_gate" "and_gate" 4 19, 4 22 0, S_0x1972620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0x1978bb0 .functor AND 1, L_0x19778e0, L_0x1977dc0, C4<1>, C4<1>;
L_0x1978c20 .functor AND 1, L_0x1978bb0, L_0x1978400, C4<1>, C4<1>;
L_0x1978c90 .functor AND 1, L_0x1978c20, L_0x19787f0, C4<1>, C4<1>;
v0x1972bd0_0 .net *"_ivl_0", 0 0, L_0x1978bb0;  1 drivers
v0x1972cd0_0 .net *"_ivl_2", 0 0, L_0x1978c20;  1 drivers
v0x1972db0_0 .net "in1", 0 0, L_0x19778e0;  alias, 1 drivers
v0x1972e80_0 .net "in2", 0 0, L_0x1977dc0;  alias, 1 drivers
v0x1972f40_0 .net "in3", 0 0, L_0x1978400;  alias, 1 drivers
v0x1973050_0 .net "in4", 0 0, L_0x19787f0;  alias, 1 drivers
v0x1973110_0 .net "out", 0 0, L_0x1978c90;  alias, 1 drivers
S_0x1973270 .scope module, "gate1" "xor_gate" 4 13, 4 49 0, S_0x1972620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
L_0x19778e0 .functor XOR 1, v0x1972080_0, L_0x1977a60, C4<0>, C4<0>;
v0x1973470_0 .net "in1", 0 0, v0x1972080_0;  alias, 1 drivers
v0x1973580_0 .net "in2", 0 0, L_0x1977a60;  1 drivers
v0x1973640_0 .net "out", 0 0, L_0x19778e0;  alias, 1 drivers
S_0x1973720 .scope module, "gate2" "and_gate" 4 14, 4 22 0, S_0x1972620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0x1977b60 .functor AND 1, L_0x1977e80, L_0x1977f40, C4<1>, C4<1>;
L_0x1977bf0 .functor AND 1, L_0x1977b60, v0x1972330_0, C4<1>, C4<1>;
L_0x7f0aeb751018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1977dc0 .functor AND 1, L_0x1977bf0, L_0x7f0aeb751018, C4<1>, C4<1>;
v0x1973a10_0 .net *"_ivl_0", 0 0, L_0x1977b60;  1 drivers
v0x1973ad0_0 .net *"_ivl_2", 0 0, L_0x1977bf0;  1 drivers
v0x1973bb0_0 .net "in1", 0 0, L_0x1977e80;  1 drivers
v0x1973c80_0 .net "in2", 0 0, L_0x1977f40;  1 drivers
v0x1973d40_0 .net "in3", 0 0, v0x1972330_0;  alias, 1 drivers
v0x1973e80_0 .net "in4", 0 0, L_0x7f0aeb751018;  1 drivers
v0x1973f40_0 .net "out", 0 0, L_0x1977dc0;  alias, 1 drivers
S_0x1974060 .scope module, "gate3" "or_gate" 4 15, 4 31 0, S_0x1972620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0x1978180 .functor OR 1, v0x1972080_0, v0x1972120_0, C4<0>, C4<0>;
L_0x1978320 .functor OR 1, L_0x1978180, L_0x19784c0, C4<0>, C4<0>;
L_0x7f0aeb751060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1978400 .functor OR 1, L_0x1978320, L_0x7f0aeb751060, C4<0>, C4<0>;
v0x19742f0_0 .net *"_ivl_0", 0 0, L_0x1978180;  1 drivers
v0x19743f0_0 .net *"_ivl_2", 0 0, L_0x1978320;  1 drivers
v0x19744d0_0 .net "in1", 0 0, v0x1972080_0;  alias, 1 drivers
v0x19745a0_0 .net "in2", 0 0, v0x1972120_0;  alias, 1 drivers
v0x1974690_0 .net "in3", 0 0, L_0x19784c0;  1 drivers
v0x1974780_0 .net "in4", 0 0, L_0x7f0aeb751060;  1 drivers
v0x1974840_0 .net "out", 0 0, L_0x1978400;  alias, 1 drivers
S_0x1974960 .scope module, "gate4" "nand_gate" 4 16, 4 40 0, S_0x1972620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0x1978600 .functor AND 1, L_0x19788e0, L_0x19789a0, C4<1>, C4<1>;
L_0x1978670 .functor AND 1, L_0x1978600, L_0x1978aa0, C4<1>, C4<1>;
L_0x7f0aeb7510a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1978730 .functor AND 1, L_0x1978670, L_0x7f0aeb7510a8, C4<1>, C4<1>;
L_0x19787f0 .functor NOT 1, L_0x1978730, C4<0>, C4<0>, C4<0>;
v0x1974c40_0 .net *"_ivl_0", 0 0, L_0x1978600;  1 drivers
v0x1974d40_0 .net *"_ivl_2", 0 0, L_0x1978670;  1 drivers
v0x1974e20_0 .net *"_ivl_4", 0 0, L_0x1978730;  1 drivers
v0x1974ee0_0 .net "in1", 0 0, L_0x19788e0;  1 drivers
v0x1974fa0_0 .net "in2", 0 0, L_0x19789a0;  1 drivers
v0x19750b0_0 .net "in3", 0 0, L_0x1978aa0;  1 drivers
v0x1975170_0 .net "in4", 0 0, L_0x7f0aeb7510a8;  1 drivers
v0x1975230_0 .net "out", 0 0, L_0x19787f0;  alias, 1 drivers
S_0x1975b70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x19262d0;
 .timescale -12 -12;
E_0x1937cd0 .event anyedge, v0x19769d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19769d0_0;
    %nor/r;
    %assign/vec4 v0x19769d0_0, 0;
    %wait E_0x1937cd0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19715c0;
T_3 ;
    %fork t_1, S_0x1971860;
    %jmp t_0;
    .scope S_0x1971860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1971ac0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1972330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19721c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1972120_0, 0;
    %assign/vec4 v0x1972080_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19219f0;
    %load/vec4 v0x1971ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1971ac0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1972330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19721c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1972120_0, 0;
    %assign/vec4 v0x1972080_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x19375d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1971ea0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1937fa0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1972080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1972120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19721c0_0, 0;
    %assign/vec4 v0x1972330_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x19715c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x19262d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1976620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19769d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19262d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1976620_0;
    %inv;
    %store/vec4 v0x1976620_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19262d0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1972290_0, v0x1976b50_0, v0x1976320_0, v0x19763c0_0, v0x19764f0_0, v0x19766c0_0, v0x1976890_0, v0x19767f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19262d0;
T_7 ;
    %load/vec4 v0x1976930_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1976930_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1976930_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1976930_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1976930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1976930_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1976930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19262d0;
T_8 ;
    %wait E_0x1937fa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1976930_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1976930_0, 4, 32;
    %load/vec4 v0x1976a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1976930_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1976930_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1976930_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1976930_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1976890_0;
    %load/vec4 v0x1976890_0;
    %load/vec4 v0x19767f0_0;
    %xor;
    %load/vec4 v0x1976890_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1976930_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1976930_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1976930_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1976930_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/kmap2/iter7/response0/top_module.sv";
