Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Feb 25 23:30:28 2025
| Host         : haex-G3-3579 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
| Design       : top_module
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_top_module
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 66
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| SYNTH-9   | Warning  | Small multiplier                         | 10         |
| TIMING-18 | Warning  | Missing input or output delay            | 24         |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 32         |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-9#1 Warning
Small multiplier  
Detected multiplier at output_reg_i_1 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#2 Warning
Small multiplier  
Detected multiplier at output_reg_i_2 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#3 Warning
Small multiplier  
Detected multiplier at output_reg_i_24 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#4 Warning
Small multiplier  
Detected multiplier at output_reg_i_3 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#5 Warning
Small multiplier  
Detected multiplier at output_reg_i_36 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#6 Warning
Small multiplier  
Detected multiplier at output_reg_i_4 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#7 Warning
Small multiplier  
Detected multiplier at output_reg_i_5 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#8 Warning
Small multiplier  
Detected multiplier at output_reg_i_51 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#9 Warning
Small multiplier  
Detected multiplier at output_reg_i_52 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#10 Warning
Small multiplier  
Detected multiplier at output_reg_i_71 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on B[0] relative to clock(s) aclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on B[1] relative to clock(s) aclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on B[2] relative to clock(s) aclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on B[3] relative to clock(s) aclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on B[4] relative to clock(s) aclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on B[5] relative to clock(s) aclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on B[6] relative to clock(s) aclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on B[7] relative to clock(s) aclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on C[0] relative to clock(s) aclk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on C[1] relative to clock(s) aclk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on C[2] relative to clock(s) aclk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on C[3] relative to clock(s) aclk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on C[4] relative to clock(s) aclk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on C[5] relative to clock(s) aclk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on C[6] relative to clock(s) aclk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on C[7] relative to clock(s) aclk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on D[0] relative to clock(s) aclk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on D[1] relative to clock(s) aclk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on D[2] relative to clock(s) aclk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on D[3] relative to clock(s) aclk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on D[4] relative to clock(s) aclk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on D[5] relative to clock(s) aclk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on D[6] relative to clock(s) aclk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on D[7] relative to clock(s) aclk
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[0]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock aclk 2.000 [get_ports A]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 5)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[1]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock aclk 2.000 [get_ports A]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 5)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[2]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock aclk 2.000 [get_ports A]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 5)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[3]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock aclk 2.000 [get_ports A]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 5)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[4]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock aclk 2.000 [get_ports A]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 5)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[5]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock aclk 2.000 [get_ports A]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 5)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[6]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock aclk 2.000 [get_ports A]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 5)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[7]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock aclk 2.000 [get_ports A]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 5)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[0]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[10]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[11]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[12]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[13]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[14]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[15]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[16]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[17]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[18]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[19]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[1]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[20]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[21]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[22]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[23]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[2]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[3]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[4]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[5]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[6]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[7]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[8]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'output[9]' relative to clock aclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock aclk 2.000 [get_ports output]
/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc (Line: 8)
Related violations: <none>


