# Reading pref.tcl
# do Projeto2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# Start time: 15:47:28 on Nov 09,2021
=======
# Start time: 18:59:50 on Nov 10,2021
>>>>>>> Stashed changes
=======
# Start time: 18:59:50 on Nov 10,2021
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CPU
# -- Compiling architecture Structure of CPU
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# End time: 15:47:28 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:28 on Nov 09,2021
=======
# End time: 18:59:50 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:50 on Nov 10,2021
>>>>>>> Stashed changes
=======
# End time: 18:59:50 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:50 on Nov 10,2021
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ripple_carry
# -- Compiling architecture Structure of ripple_carry
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# End time: 15:47:28 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:28 on Nov 09,2021
=======
=======
>>>>>>> Stashed changes
# End time: 18:59:50 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:50 on Nov 10,2021
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador
# -- Compiling architecture Behavior of registrador
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# End time: 15:47:28 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:28 on Nov 09,2021
=======
=======
>>>>>>> Stashed changes
# End time: 18:59:50 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:50 on Nov 10,2021
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture LogicFunc of full_adder
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# End time: 15:47:28 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:28 on Nov 09,2021
=======
# End time: 18:59:50 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:50 on Nov 10,2021
>>>>>>> Stashed changes
=======
# End time: 18:59:50 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:50 on Nov 10,2021
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity banco_registradores
# -- Compiling architecture Structure of banco_registradores
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# End time: 15:47:29 on Nov 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:29 on Nov 09,2021
=======
=======
>>>>>>> Stashed changes
# End time: 18:59:50 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:50 on Nov 10,2021
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity PC
# -- Compiling architecture Behavior of PC
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# End time: 15:47:29 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:29 on Nov 09,2021
=======
# End time: 18:59:50 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:50 on Nov 10,2021
>>>>>>> Stashed changes
=======
# End time: 18:59:50 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:50 on Nov 10,2021
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture ULA_arch of ULA
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# End time: 15:47:29 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:29 on Nov 09,2021
=======
=======
>>>>>>> Stashed changes
# End time: 18:59:50 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:50 on Nov 10,2021
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoria
# -- Compiling architecture Behavior of Memoria
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# End time: 15:47:29 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Reg_Instrucao.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:29 on Nov 09,2021
=======
=======
>>>>>>> Stashed changes
# End time: 18:59:50 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Reg_Instrucao.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:50 on Nov 10,2021
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Reg_Instrucao.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Reg_Instrucao
# -- Compiling architecture Behavior of Reg_Instrucao
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# End time: 15:47:29 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:29 on Nov 09,2021
=======
# End time: 18:59:51 on Nov 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:51 on Nov 10,2021
>>>>>>> Stashed changes
=======
# End time: 18:59:51 on Nov 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:51 on Nov 10,2021
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UC
# -- Compiling architecture Behavior of UC
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# End time: 15:47:29 on Nov 09,2021, Elapsed time: 0:00:00
=======
# End time: 18:59:51 on Nov 10,2021, Elapsed time: 0:00:00
>>>>>>> Stashed changes
=======
# End time: 18:59:51 on Nov 10,2021, Elapsed time: 0:00:00
>>>>>>> Stashed changes
# Errors: 0, Warnings: 0
# 
vsim work.full_adder
# vsim work.full_adder 
# Start time: 15:47:32 on Nov 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.full_adder(logicfunc)
vsim work.cpu
# End time: 15:47:37 on Nov 09,2021, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim work.cpu 
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# Start time: 15:47:37 on Nov 09,2021
=======
# Start time: 19:01:41 on Nov 10,2021
>>>>>>> Stashed changes
=======
# Start time: 19:01:41 on Nov 10,2021
>>>>>>> Stashed changes
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cpu(structure)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.pc(behavior)
# Loading work.memoria(behavior)
# Loading work.reg_instrucao(behavior)
# Loading work.banco_registradores(structure)
# Loading work.registrador(behavior)
# Loading work.ula(ula_arch)
# Loading work.ripple_carry(structure)
# Loading work.full_adder(logicfunc)
# Loading work.uc(behavior)
<<<<<<< Updated upstream
<<<<<<< Updated upstream
do C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# full_adder
# full_adder
# ** Error: Netname is not editable or not present in the active waveform window
# Usage: wave modify -driver <freeze|deposit|drive|expectedOutput> -pattern constant -value <value> [-range <msb lsb>] -starttime <Time> -endtime <Time> netName
# Error in macro C:\Users\Greed\OneDrive\Documentos\GitHub\AC-Projeto2\simulation\modelsim\wave.do line 5
# Netname is not editable or not present in the active waveform window
# Usage: wave modify -driver <freeze|deposit|drive|expectedOutput> -pattern constant -value <value> [-range <msb lsb>] -starttime <Time> -endtime <Time> netName
#     while executing
# ".main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data modify_wave -driver freeze -pattern constant -value 0 -starttime 1000ps -endtime 10000ps Ed..."
#     ("eval" body line 1)
#     invoked from within
# "eval $wave_widget modify_wave $args"
#     (procedure "wave_edit_modify" line 9)
#     invoked from within
# "wave_edit_modify -driver freeze -pattern constant -value 0 -starttime 1000ps -endtime 10000ps Edit:/projeto2/reset"
#     ("eval" body line 1)
#     invoked from within
# "eval $procname $args"
#     (procedure "wave_edit_command" line 8)
#     invoked from within
# "wave_edit_command modify {*}$args"
#     (procedure "::wave::modify" line 3)
#     invoked from within
# "wave modify -driver freeze -pattern constant -value 0 -starttime 1000ps -endtime 10000ps Edit:/projeto2/reset "
do C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/simulation/modelsim/qlqcoisa
# .main_pane.wave.interior.cs.body.pw.wf
# full_adder
# ** Error: /cpu/clock already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
# Error in macro C:\Users\Greed\OneDrive\Documentos\GitHub\AC-Projeto2\simulation\modelsim\qlqcoisa line 4
# /cpu/clock already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
#     while executing
# "add wave -editable 1 -driver freeze -pattern clock -initialvalue 0 -period 1000ps -dutycycle 50 -starttime 0ps -endtime 6000ps sim:/cpu/clock"
#     ("eval" body line 1)
#     invoked from within
# "eval add wave -editable 1 $args"
#     (procedure "wave_edit_create" line 2)
#     invoked from within
# "wave_edit_create -driver freeze -pattern clock -initialvalue 0 -period 1000ps -dutycycle 50 -starttime 0ps -endtime 6000ps sim:/cpu/clock"
#     ("eval" body line 1)
#     invoked from within
# "eval $procname $args"
#     (procedure "wave_edit_command" line 8)
#     invoked from within
# "wave_edit_command create {*}$args"
#     (procedure "::wave::create" line 3)
#     invoked from within
# "wave create -driver freeze -pattern clock -initialvalue 0 -period 1000ps -dutycycle 50 -starttime 0ps -endtime 6000ps sim:/cpu/clock "
wave create -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps sim:/cpu/reset
# full_adder
wave create -driver freeze -pattern constant -value 0 -starttime 1000ps -endtime 6000ps sim:/cpu/reset
# /cpu/reset already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave modify -driver freeze -pattern constant -value 0 -starttime 1000ps -endtime 6000ps Edit:/cpu/reset
# full_adder
add wave -position end  sim:/cpu/OP
add wave -position end  sim:/cpu/instrucao
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 15:50:03 on Nov 09,2021, Elapsed time: 0:02:26
# Errors: 2, Warnings: 1
wave editwrite -file C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/simulation/modelsim/TestesdeCPU.do
=======
do C:/Users/Greed/OneDrive/Documentos/save.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
=======
do C:/Users/Greed/OneDrive/Documentos/save.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
>>>>>>> Stashed changes
# 0
add wave -position end  sim:/cpu/instrucao
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Greed  Hostname: DESKTOP-ILCE5UD  ProcessID: 17548
#           Attempting to use alternate WLF file "./wlftbj5z2z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbj5z2z
add wave -position end  sim:/cpu/AluOp
add wave -position end  sim:/cpu/result
add wave -position end  sim:/cpu/UCout
add wave -position end  sim:/cpu/banco/R0/Q
add wave -position end  sim:/cpu/banco/R1/Q
add wave -position end  sim:/cpu/banco/R2/Q
add wave -position end  sim:/cpu/banco/R3/Q
add wave -position end  sim:/cpu/PCout
add wave -position end  sim:/cpu/WriteData
add wave -position end  sim:/cpu/AluOp
add wave -position end  sim:/cpu/result
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# End time: 19:10:21 on Nov 10,2021, Elapsed time: 0:08:40
# Errors: 0, Warnings: 3
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
