/*
 * MIPI LCD Initialization Script
 *
 * Date          : 2019/1/22
 * Chip Type     : IT970
 * Resolution    : 1024x600
 * Color format  : RGB565
 * LCD interface : 24-bits
 * Build version : 0.0.0.254
 * SHA1 hash     : 5295e07a452d94e7d2d54e0df12ef064cc080e82
 * 
 */

/* ************************************************* */
/*               Please don't remove!                */
/* ************************************************* */
/*@UEsDBBQAAAAIAFlRNk6io+/fPAUAAA8QAAALAAAAc2V0dGluZy5pbmm1V21v2kgQ/h4p/8EfE3XT7ItfSCV/wC84qISzTMrdqa0shzgJKoEIjNr8+9uZMXiN4U6605Ess/P42ZlZe2Y9fM2S4Pv52ShOi2W5CBer2Q/fER/l+VmYJOWyXBeLrHxW3BcHiOggsoMon4Pp22i+eVsU7/11WfiCSxvAqQm6XBOzJFwtVuv797fSRzXaVA0iAbkva+hu9YikMInKh+0zeNZ+7ldVsfCFstHD7Wo9eV/O7uevejUFEhSzH+lqPXvxhU3IYL1aVjXkIjQlK65yUCsbIwqBxgYZnZomdJSTeBRGt5OX+VMFEaI63avhy/wN9zO8v/Fwl/oBZNpjVW861eaL53J3FyZwPZ0v77a/9MY33GfwCTgLBAskCxQLbBY4LHBZ4LGEs0SwRLJEscRmicMSlyUeyzjLBMskyxTLbJY5LHNZ5nXMC5+NonD0mY2mkz/HIRvdkojisf7iegg9pB5KD1sPRw9XD0+Pnh43wEEiMAVQBXAFkAWwBdAF8AUsELBCwgqJtmGFVJ3IpM+SdPibq1DYDgmXhDY2jSYpRzEWpJEYS9JIjBVpJMY2LvduUPQ4CUFCkiB/PWL2HFpHTI+YHjE9Ynq1TQrQowA9j0Svsy3lM8XEv/nTqRTAo4pKXUSTsqrmy2dImPOzr2H65TuWU/plODhMuFGMsFHuSn1UDd0swZCw4XJTrisog6ioCr8x0ipsJZsLreK2e40pqlZuuHt9LZaPwbwywEhX+WS1Xc/K5ixogoYYgu3GCGMfmQyh3sjw66N/fZ1eJYV28G39bTl7fbT4LyEs6/raCu+iHFZ8EiLn+gOEx8W7JSRoSPlZzCvQXzdwsbGg+m0Lqp+7LrOkKz9bqydLP100VlSa67rGOhfXKTev3SGD5g0rkMgKZM5DBv+cKaX/jRXhiblh1eTT3PDgkQcvV47BcgxGQIwgl17DoDkxQrpFIc+lEQHNawbtI9T7EEaMwmAoYqhcGpHTvGbYxLBPM+iehvqeDgwvg4YRUaQRz/t234ikbxtzI6qI4o5kbhs7o3nDislqzPMBF1wEfGDxAe+p2LYtO+aB8ETfkkIaTgbGFoQ5Dw4DPzLvGQ8qNsIy7NsGzg2bwniEom/cRuNmUJzG9qhIYrHbXmTxmLsqcv7b9iJjbobrGtszOM7/tD1J+S0DLH3O44FlbcrKeoPTxXrYPj2Va+vd8i1p84vH8qnYLqpP+nS7PF5sp+bx4MDtTfvgkDfN0XPCkLkY5voYhbOtaRdI7bZF+/PyoJcg1Owm6HX/e3YxnVyybHJxCyK6iOLLf3zh7z5HDAufHfscYcpTTP0eg3ct9qb4zu72pwA33WbdorZBcQyU9O4A8GhrCheOtaeAH7SoAHXbVECPtKpIbtpV9N9uWRHqtK2IdlpXRLvtKwbfamEROWxjETxsZRHstrPgyOxngbXX69vSaWsBNRIV9XQ8+Vm8USqijmlwXzwsyl06AmrvujOzV1OtPk62ejzR6v9OmddJmf2hs/0DiSsthmP1gQRpkjRJmiBNkMZJ41eYm3fDdIhNFky6u0e0nSoAdVMF0CPlC7D5qwAX61NjpKsAFo5iQMyawEcF4MGvjxpqHhgtPZr4cKGb+PWCdqYitZVmSOrkLvIOkw+pnYRGtJvQaOEwUxHsZGpzT3T3RwenbbwIlNs+VB3nxOH79Hf4vld0eH0mB43fu4iyHZ/XrtRJ7ZxUbVAcA/Gkqu3va4f0XTY0FUU+N7M61yOVp/A1ZrqbSeFrzHTa6yl8a1QAKmDGYcbz8fnZX1BLAQIUABQAAAAIAFlRNk6io+/fPAUAAA8QAAALAAAAAAAAAAAAIAAAAAAAAABzZXR0aW5nLmluaVBLBQYAAAAAAQABADkAAABlBQAAAAA=@*/

/* ************************************************* */
/*     IT970, MIPI Interface mode, Clock Setting     */
/* ************************************************* */
// LP
WRITE(0xD8000048, 0x0002C803);    // KESCCLK
// HS
WRITE(0xD8000028, 0x002AC801);    // DCLK
WRITE(0xD800004C, 0xC002C801);    // KDSICLK
//WRITE(0xD8000044, 0xC00AC881);    // KCLK

/* ************************************************* */
/*              PLL3 ck3_n1, 0xD8000000              */
/* ************************************************* */
WRITE(0xD8000120, 0x203D0E01);
WRITE(0xD8000124, 0x80000000);
WRITE(0xD8000124, 0xF3000000);
wait(220);                        // IDLE 220
WRITE(0xD8000124, 0x80000000);

// IO output mode
WRITE(0xD0000110, 0x0000000F);    // (0x0000000F DEFAULT VALUE)

/* ************************************************* */
/*             Port Setting 0xD000_0000              */
/* ************************************************* */
// MIPI enable
WRITE(0xD0000230, 0x00000016);    // [0]:MIPI enable,[1]:HsyncValue,[2]:VsyncValue,[3]:DEValue
wait(10);                         // 10 μs
WRITE(0xD0000230, 0x00000017);    // [0]:MIPI enable
wait(5);                          // 5 μs

/* ************************************************* */
/*                       MIPI                        */
/* ************************************************* */
WRITE(0xD800004C, 0x0002C001);    // MIPI controller normal
wait(1);
//WRITE(0xD8000048, 0x8002C003);    // DPHY Enable
//wait(100);
//WRITE(0xD8000044, 0x400AC081);    // DPHY PORn rst normal
//wait(75);
//WRITE(0xD8000044, 0x000AC081);    // DPHY ResetN rst normal
//wait(200);

/* ************************************************* */
/*          MIPI DPHY reg base: 0xD0D00000           */
/* ************************************************* */
//------------DPHY------------//
WRITE (0xD0D00000,0x600084e4);  //Pad Type=MIPI, PLLNS=48
WRITE (0xD0D00004,0x05008021);  //PLLMS=1, PLLF=1/4
WRITE (0xD0D0001c,0x06020000);  //PLLCLKSEL=txclkesc for MIPI, source from DLL
WRITE (0xD0D00000,0x610084e4);  //PLL ENABLE
WAIT  (1);

write(0xD0D00008, 0x50142803);
write(0xD0D0000c, 0x03040a0a);
write(0xD0D00010, 0x010a0f15);
write(0xD0D00018, 0x000053e8);

WRITE (0xD0D00004,0x055e8021);  //CLKEN,DATAEN
WRITE (0xD0D00004,0x055f8021);  //RESET
WAIT  (1);
WRITE (0xD0D00004,0x055e8021);  //normal
WAIT  (200);

/* ************************************************* */
/*         LCD Register Setting, 0xd000_0000         */
/* ************************************************* */
WRITE(0xD0000000, 0x00000070);    // DRAM mode, dclk, Falling latch
WRITE(0xD0000004, 0x0F7F0A60);    // SRC:RGB565,dst 24-bits
WRITE(0xD0000008, (${CFG_LCD_HEIGHT}<<16) | ${CFG_LCD_WIDTH});
WRITE(0xD000000C, ${CFG_LCD_PITCH});
WRITE(0xD0000010, ${CFG_LCDA_ADDR});
WRITE(0xD0000014, ${CFG_LCDA_ADDR});
WRITE(0xD0000018, ${CFG_LCDA_ADDR});

/* ************************************************* */
/*                  Test Color Mode                  */
/* ************************************************* */
WRITE(0xD0000020, 0x800000FF);    // test color mode=0, None

/* ************************************************* */
/*                    CTG Setting                    */
/* ************************************************* */
WRITE(0xD0000070, 0x00010300);    // ctg_reset_on
wait(1);                          // 1 μs
WRITE(0xD0000070, 0x00000300);    // ctg_reset_off

WRITE(0xD0000070, 0x00000307);    // enable ctg 0 1 2
WRITE(0xD0000074, 0x027B0540);    // htotal=0x0540, vtotal=0x027B

//CTG0 (Hsync)
WRITE(0xD0000078, 0x20010540);    // set0,p1, line x=htotal,        y=1
WRITE(0xD000007C, 0x10010014);    // set1,p2       x=HOR.SYNC TIME, y=1
WRITE(0xD0000080, 0x00000000);    // set1,p3(0x0,0)
WRITE(0xD0000084, 0x00000000);    // set0,p4(0x0,0)

//CTG1 (Vsync)
WRITE(0xD0000088, 0x60010540);    // set0,p1 ,frame  x=htotal, y=1
WRITE(0xD000008C, 0x10040540);    // set1,p2         x=htotal, y=VER.SYNC TIME+1
WRITE(0xD0000090, 0x00000000);    // set1,p3(0x0,0)
WRITE(0xD0000094, 0x00000000);    // set0,p4(0x0,0)

//CTG2 (DE)
WRITE(0xD0000098, 0x101900A0);    // set1,p1, line
WRITE(0xD000009C, 0x227104A0);    // set0,p2 x=HOR.SYNC TIME+HBP+Hor. display area y=(VER.SYNC TIME+1)+VBP+1+Ver. display area
WRITE(0xD00000A0, 0x101900A0);    // set1,p3
WRITE(0xD00000A4, 0x227104A0);    // set0,p4

/* ************************************************* */
/*         MIPI reg base: 0xd0c00000   (HS)          */
/* ************************************************* */
//----------HS-----------//
WRITE(0xD0C00004, 0x004F028E);    // 0x6[7]=BLLP, +0x04[0]=EOTPGE
WRITE(0xD0C00008, 0x00640064);
WRITE(0xD0C00010, 0x000F0000);
WRITE(0xD0C00014, 0x0000003E);    // RGB666(0x1E),RGB888(0x3E)
WRITE(0xD0C00018, 0x00241009);    // +0x18[5:0]=CLWR
WRITE(0xD0C0001C, 0x00000000);    // 24-bits pixel
WRITE(0xD0C00020, 0x00000400);    // HACT=1024(0x0400)
WRITE(0xD0C00028, 0x00000C00);    // 1024*3(0x0C00)
// Write d0c0003c 000000ff f
WRITE(0xD0C00048, 0x00000005);    // +0x48[6]=HSE Pkt
// Write d0c00050 000006a0 f
WRITE(0xD0C00054, 0x00000000);    // HSS(4)+HSA*3+HSE(4)+HBP*3+4+HACT*3+2+HFP*3
WRITE(0xD0C00058, 0x00000010);
WRITE(0xD0C00080, 0x00140003);    // VBP=20(0x14), VSA=3(0x03)
WRITE(0xD0C00084, 0x0258000C);    // VACT=600(0x258), VFP=12(0x0C)
WRITE(0xD0C00088, 0x06A90000);    // HBP=140*3(0x01A4), HSA=20*3(0x3C)
WRITE(0xD0C0008C, 0x00000000);    // HFP=160*3(0x01E0)

WRITE(0xD0C00050, 0x00000000);    // pixel fifo threshold

wait(10);
wait(150);

// LCD IO output mode
WRITE(0xD0000110, 0x00000000);    // LCD IO output mode

// -------MIPI End-------- //

/* ************************************************* */
/*                    Enable LCD                     */
/* ************************************************* */
WRITE(0xD000001C, 0x00000001);    // SyncEn
wait(1);                          // 1 μs
WRITE(0xD000001C, 0x00000003);    // SyncEn DisplayEn
