
*** Running vivado
    with args -log button.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source button.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source button.tcl -notrace
Command: synth_design -top button -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4316
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1032.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'button' [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:22]
INFO: [Synth 8-6157] synthesizing module 'button_debounce' [D:/vivado-projects/test/test.srcs/sources_1/new/button_debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'div_clk_1khz' [D:/vivado-projects/test/test.srcs/sources_1/new/div_clk_1hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'div_clk_1khz' (1#1) [D:/vivado-projects/test/test.srcs/sources_1/new/div_clk_1hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'button_debounce' (2#1) [D:/vivado-projects/test/test.srcs/sources_1/new/button_debounce.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:92]
WARNING: [Synth 8-6090] variable 'max' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:117]
WARNING: [Synth 8-6090] variable 'min' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:118]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:135]
WARNING: [Synth 8-6090] variable 'd2_3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:135]
WARNING: [Synth 8-6090] variable 'time_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:135]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:136]
WARNING: [Synth 8-6090] variable 'd2_2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:136]
WARNING: [Synth 8-6090] variable 'time_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:136]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:137]
WARNING: [Synth 8-6090] variable 'd2_1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:137]
WARNING: [Synth 8-6090] variable 'time_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:137]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:138]
WARNING: [Synth 8-6090] variable 'd2_0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:138]
WARNING: [Synth 8-6090] variable 'time_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:138]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:139]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/vivado-projects/test/test.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6157] synthesizing module 'transfer' [D:/vivado-projects/test/test.srcs/sources_1/new/transfer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'transfer' (3#1) [D:/vivado-projects/test/test.srcs/sources_1/new/transfer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado-projects/test/test.srcs/sources_1/new/display.v:40]
INFO: [Synth 8-6155] done synthesizing module 'display' (4#1) [D:/vivado-projects/test/test.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'button' (5#1) [D:/vivado-projects/test/test.srcs/sources_1/new/button.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1038.469 ; gain = 5.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.469 ; gain = 5.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.469 ; gain = 5.836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1038.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado-projects/test/test.srcs/constrs_1/new/con_display.xdc]
Finished Parsing XDC File [D:/vivado-projects/test/test.srcs/constrs_1/new/con_display.xdc]
Parsing XDC File [D:/vivado-projects/test/test.srcs/constrs_1/new/con_btdebounce.xdc]
WARNING: [Vivado 12-584] No ports matched 'in_bt'. [D:/vivado-projects/test/test.srcs/constrs_1/new/con_btdebounce.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado-projects/test/test.srcs/constrs_1/new/con_btdebounce.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in_bt'. [D:/vivado-projects/test/test.srcs/constrs_1/new/con_btdebounce.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado-projects/test/test.srcs/constrs_1/new/con_btdebounce.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out_bt'. [D:/vivado-projects/test/test.srcs/constrs_1/new/con_btdebounce.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado-projects/test/test.srcs/constrs_1/new/con_btdebounce.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out_bt'. [D:/vivado-projects/test/test.srcs/constrs_1/new/con_btdebounce.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado-projects/test/test.srcs/constrs_1/new/con_btdebounce.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/vivado-projects/test/test.srcs/constrs_1/new/con_btdebounce.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado-projects/test/test.srcs/constrs_1/new/con_btdebounce.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/button_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/button_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/vivado-projects/test/test.srcs/constrs_1/new/con_button.xdc]
Finished Parsing XDC File [D:/vivado-projects/test/test.srcs/constrs_1/new/con_button.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado-projects/test/test.srcs/constrs_1/new/con_button.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/button_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/button_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1145.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1145.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.973 ; gain = 113.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.973 ; gain = 113.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.973 ; gain = 113.340
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                             0000
                 iSTATE1 |                            00010 |                             0001
                 iSTATE2 |                            00100 |                             0010
                 iSTATE3 |                            01000 |                             0011
                  iSTATE |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'one-hot' in module 'display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.973 ; gain = 113.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   11 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 125   
	   4 Input    4 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1145.973 ; gain = 113.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1145.973 ; gain = 113.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1145.973 ; gain = 113.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1167.969 ; gain = 135.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1173.746 ; gain = 141.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1173.746 ; gain = 141.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1173.746 ; gain = 141.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1173.746 ; gain = 141.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1173.746 ; gain = 141.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1173.746 ; gain = 141.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    36|
|3     |LUT1   |    12|
|4     |LUT2   |    33|
|5     |LUT3   |    24|
|6     |LUT4   |    67|
|7     |LUT5   |    63|
|8     |LUT6   |    92|
|9     |FDRE   |   232|
|10    |FDSE   |     2|
|11    |IBUF   |     6|
|12    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1173.746 ; gain = 141.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1173.746 ; gain = 33.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1173.746 ; gain = 141.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1185.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1185.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 19 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1185.820 ; gain = 153.188
INFO: [Common 17-1381] The checkpoint 'D:/vivado-projects/test/test.runs/synth_1/button.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file button_utilization_synth.rpt -pb button_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 16 14:48:04 2020...
