#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Nov 28 16:35:03 2017
# Process ID: 10024
# Current directory: Y:/FPGA/FPGA-Learn-By-Examples/eeprom_test/eeprom_test.runs/ila_0_synth_1
# Command line: vivado.exe -log ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl
# Log file: Y:/FPGA/FPGA-Learn-By-Examples/eeprom_test/eeprom_test.runs/ila_0_synth_1/ila_0.vds
# Journal file: Y:/FPGA/FPGA-Learn-By-Examples/eeprom_test/eeprom_test.runs/ila_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 398.598 ; gain = 187.789
INFO: [Synth 8-638] synthesizing module 'ila_0' [y:/FPGA/FPGA-Learn-By-Examples/eeprom_test/eeprom_test.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (46#1) [y:/FPGA/FPGA-Learn-By-Examples/eeprom_test/eeprom_test.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 697.754 ; gain = 486.945
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 697.754 ; gain = 486.945
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 790.195 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:34 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:34 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:35 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:36 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:41 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:52 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:52 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:52 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:53 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:53 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:53 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:53 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:53 . Memory (MB): peak = 790.195 ; gain = 579.387
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:53 . Memory (MB): peak = 790.195 ; gain = 579.387

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    22|
|2     |CFGLUT5  |    37|
|3     |LUT1     |    43|
|4     |LUT2     |    37|
|5     |LUT3     |    76|
|6     |LUT4     |    66|
|7     |LUT5     |    79|
|8     |LUT6     |   249|
|9     |MUXF7    |     2|
|10    |RAMB36E1 |     1|
|11    |SRL16E   |    13|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |   837|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:53 . Memory (MB): peak = 790.195 ; gain = 579.387
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:46 . Memory (MB): peak = 790.195 ; gain = 488.609
