`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/12/01 02:09:26
// Design Name: 
// Module Name: IFID
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module IFID (input clk, rst,
  input [31:0] pcin, instin,
  output reg [31:0] pcout, instout);
 
 reg [31:0] pc, inst;
 
  always @ (posedge clk) begin
    if (rst) begin
        pc <= 0;
        inst <= 0;
    end
    else begin
        pcout <= pcin;
        instout <= instin;
    end
  end
endmodule
