INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.srcs/sources_1/ip/rom_ip/sim/rom_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.srcs/sources_1/new/rom_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.srcs/sim_1/new/vtf_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vtf_rom_tb
