$date
	Sun Oct 23 09:24:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#947761
b11000 !
1"
#947762
b11000 &
b11000 %
1$
#947763
0"
#947766
b1100 &
b1100 %
#947770
b110 &
b110 %
#947774
b11 &
b11 %
#947778
b1010 &
b1010 %
#947782
b101 &
b101 %
#947786
b10000 &
b10000 %
#947790
b1000 &
b1000 %
#947794
b100 &
b100 %
#947798
b10 &
b10 %
#947802
b1 &
b1 %
1#
#947806
b0 &
0#
b0 %
0$
#1881069
b11010 !
1"
#1881070
b11010 &
b11010 %
1$
#1881071
0"
#1881074
b1101 &
b1101 %
#1881078
b101000 &
b101000 %
#1881082
b10100 &
b10100 %
#1881086
b1010 &
b1010 %
#1881090
b101 &
b101 %
#1881094
b10000 &
b10000 %
#1881098
b1000 &
b1000 %
#1881102
b100 &
b100 %
#1881106
b10 &
b10 %
#1881110
b1 &
1#
b1 %
#1881114
b0 &
b0 %
0#
0$
#2877195
b10001 !
1"
#2877198
b10001 &
b10001 %
1$
#2877199
0"
#2877202
b110100 &
b110100 %
#2877206
b11010 &
b11010 %
#2877210
b1101 &
b1101 %
#2877214
b101000 &
b101000 %
#2877218
b10100 &
b10100 %
#2877222
b1010 &
b1010 %
#2877226
b101 &
b101 %
#2877230
b10000 &
b10000 %
#2877234
b1000 &
b1000 %
#2877238
b100 &
b100 %
#2877242
b10 &
b10 %
#2877246
b1 &
1#
b1 %
#2877250
b0 &
b0 %
0#
0$
#4500012
