{
    "tool": "vivado",
    "yosys_path": "yosys/install/bin/yosys",
    "abc_script": "scripts/synth/abc/abc_base6.v1.scr",
    "yosys_template_script": "scripts/synth/yosys/yosys_template_lut6.ys",
    "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl",
    "num_process": 4,
    "timeout": 10800,
    "verific": false,
    "benchmarks": [
        {
            "name": "CH_DFSIN",
            "rtl_path": "benchmarks/verilog/ql_designs/CH_DFSIN", 
            "top_module": "main"
        },
        {
            "name": "LU32PEEng",
            "rtl_path": "benchmarks/verilog/ql_designs/LU32PEEng",
            "top_module": "LU32PEEng"
        },
        {
            "name": "camif",
            "rtl_path": "benchmarks/verilog/ql_designs/camif",
            "top_module": "top"
        },
        {
            "name": "counter_8bit",
            "rtl_path": "benchmarks/verilog/ql_designs/counter_8bit",
            "top_module": "top"
        },
        {
            "name": "design1",
            "rtl_path": "benchmarks/verilog/ql_designs/design1",
            "top_module": "top"
        },
        {
            "name": "design10",
            "rtl_path": "benchmarks/verilog/ql_designs/design10",
            "top_module": "top"
        },
        {
            "name": "design2",
            "rtl_path": "benchmarks/verilog/ql_designs/design2",
            "top_module": "top"
        },
        {
            "name": "design3",
            "rtl_path": "benchmarks/verilog/ql_designs/design3",
            "top_module": "top"
        },
        {
            "name": "design8",
            "rtl_path": "benchmarks/verilog/ql_designs/design8",
            "top_module": "top"
        },
        {
            "name": "fifo_test",
            "rtl_path": "benchmarks/verilog/ql_designs/fifo_test",
            "top_module": "top"
        },
        {
            "name": "gsm_switch",
            "rtl_path": "benchmarks/verilog/ql_designs/gsm_switch",
            "top_module": "gsm_sys"
        },
        {
            "name": "inferred_ram_test",
            "rtl_path": "benchmarks/verilog/ql_designs/inferred_ram_test",
            "top_module": "top"
        },
        {
            "name": "io_reg_max",
            "rtl_path": "benchmarks/verilog/ql_designs/io_reg_max",
            "top_module": "io_reg_max"
        },
        {
            "name": "mcml",
            "rtl_path": "benchmarks/verilog/ql_designs/mcml",
            "top_module": "mcml"
        },
        {
            "name": "mult_8bit",
            "rtl_path": "benchmarks/verilog/ql_designs/mult_8bit",
            "top_module": "top"
        },
        {
            "name": "ram_test",
            "rtl_path": "benchmarks/verilog/ql_designs/ram_test",
            "top_module": "top"
        },
        {
            "name": "sctag",
            "rtl_path": "benchmarks/verilog/ql_designs/sctag",
            "top_module": "sctag"
        },
        {
            "name": "sdc_controller",
            "rtl_path": "benchmarks/verilog/ql_designs/sdc_controller",
            "top_module": "sdc_controller"
        },
        {
            "name": "sudoku_check",
            "rtl_path": "benchmarks/verilog/ql_designs/sudoku_check",
            "top_module": "sudoku_check_bench"
        },
        {
            "name": "test_logic_cell",
            "rtl_path": "benchmarks/verilog/ql_designs/test_logic_cell",
            "top_module": "top"
        },
    ]
}

