<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>ID_AA64PFR1_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1</h1><p>The ID_AA64PFR1_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Reserved for future expansion of information about implemented PE features in AArch64 state.</p>

      
        <p>For general information about the interpretation of the ID registers, see <span class="xref">'Principles of the ID scheme for fields in ID registers'</span>.</p>
      <h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
        <p>ID_AA64PFR1_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-63_60">PFAR</a></td><td class="lr" colspan="4"><a href="#fieldset_0-59_56">DF2</a></td><td class="lr" colspan="4"><a href="#fieldset_0-55_52">MTEX</a></td><td class="lr" colspan="4"><a href="#fieldset_0-51_48">THE</a></td><td class="lr" colspan="4"><a href="#fieldset_0-47_44">GCS</a></td><td class="lr" colspan="4"><a href="#fieldset_0-43_40">MTE_frac</a></td><td class="lr" colspan="4"><a href="#fieldset_0-39_36">NMI</a></td><td class="lr" colspan="4"><a href="#fieldset_0-35_32">CSV2_frac</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">RNDR_trap</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24">SME</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">MPAM_frac</a></td><td class="lr" colspan="4"><a href="#fieldset_0-15_12">RAS_frac</a></td><td class="lr" colspan="4"><a href="#fieldset_0-11_8">MTE</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4">SSBS</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">BT</a></td></tr></tbody></table><h4 id="fieldset_0-63_60">PFAR, bits [63:60]</h4><div class="field">
      <p>Support for physical fault address registers, <span class="xref">FEAT_PFAR</span>. Defined values are:</p>
    <table class="valuetable"><tr><th>PFAR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><span class="xref">FEAT_PFAR</span> is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><span class="xref">FEAT_PFAR</span> is implemented. Includes support for the PFAR_ELx and, if EL3 is implemented, <a href="AArch64-mfar_el3.html">MFAR_EL3</a> registers.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_PFAR</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-59_56">DF2, bits [59:56]</h4><div class="field">
      <p>Support for error exception routing extensions, <span class="xref">FEAT_DoubleFault2</span>. Defined values are:</p>
    <table class="valuetable"><tr><th>DF2</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p><span class="xref">FEAT_DoubleFault2</span> is not implemented.</p>
<div class="note"><span class="note-header">Note</span><p>This does not mean that <span class="xref">FEAT_DoubleFault</span>, as identified by <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.RAS &gt;= <span class="binarynumber">0b0010</span>, is not implemented.</p></div></td></tr><tr><td class="bitfield">0b0001</td><td><p><span class="xref">FEAT_DoubleFault2</span> is implemented. As <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.RAS == <span class="binarynumber">0b0010</span>, and also includes support for routing error exceptions:</p>
<ul>
<li>Traps for masked error exceptions, <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.TMEA and <a href="AArch64-scr_el3.html">SCR_EL3</a>.TMEA.
</li><li>Additional controls for masking SError interrupts, <a href="AArch64-sctlr2_el1.html">SCTLR2_EL1</a>.NMEA, and <a href="AArch64-sctlr2_el2.html">SCTLR2_EL2</a>.NMEA.
</li><li>Additional controls for taking external aborts to the SError interrupt vector, <a href="AArch64-sctlr2_el1.html">SCTLR2_EL1</a>.EASE and <a href="AArch64-sctlr2_el2.html">SCTLR2_EL2</a>.EASE.
</li></ul></td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_DoubleFault2</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-55_52">MTEX, bits [55:52]</h4><div class="field">
      <p>Additional tag checking modes for MTE. Defined values are:</p>
    <table class="valuetable"><tr><th>MTEX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Support for Memory Tagging when Address tagging is enabled.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td><p>As <span class="binarynumber">0b0000</span>, and the following additional modes are supported:</p>
<ul>
<li>Canonical Tag checking, identified as FEAT_MTE_CANONICAL_TAGS.
</li><li>Memory tagging with Address tagging disabled, identified as FEAT_MTE_NO_ADDRESS_TAGS.
</li></ul></td></tr></table><div class="note"><span class="note-header">Note</span><p>ID_AA64PFR1_EL1.MTE identifies Memory Tagging when Address tagging is enabled.</p><p>ID_AA64PFR1_EL1.MTE_frac identifies whether or not Asynchronous Faulting and asymmetric Tag Check Fault handling are supported, in conjunction with the value of ID_AA64PFR1_EL1.MTE. Support for Asynchronous Faulting and asymmetric Tag Check Fault handling applies to all tag checking modes, including those introduced by ID_AA64PFR1_EL1.MTEX.</p></div><p>All other values are reserved.</p>
<p>This field is valid only if ID_AA64PFR1_EL1.MTE &gt;= <span class="binarynumber">0b0010</span>.</p>
<p>FEAT_MTE4 implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.9, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-51_48">THE, bits [51:48]</h4><div class="field">
      <p>Support for Translation Hardening Extension. Defined values are:</p>
    <table class="valuetable"><tr><th>THE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Translation Hardening Extension is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td><p>The RCW and RCWS instructions, their associated registers and traps are supported.</p>
<p>If EL2 is implemented, the AssuredOnly check, TopLevel check, and their associated controls are implemented.</p>
<p>If EL2 and FEAT_GCS are implemented, <a href="AArch64-vtcr_el2.html">VTCR_EL2</a>.GCSH is implemented.</p></td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_THE</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-47_44">GCS, bits [47:44]</h4><div class="field">
      <p>Support for Guarded Control Stack. Defined values are:</p>
    <table class="valuetable"><tr><th>GCS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Guarded Control Stack is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Guarded Control Stack is implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>FEAT_GCS implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-43_40">MTE_frac, bits [43:40]</h4><div class="field">
      <p>Support for Asynchronous Faulting and asymmetric Tag Check Fault handling. Defined values are:</p>
    <table class="valuetable"><tr><th>MTE_frac</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Asynchronous Faulting is supported.</p>
<p>If ID_AA64PFR1_EL1.MTE &gt;= <span class="binarynumber">0b0011</span>, asymmetric Tag Check Fault handling is supported.</p></td></tr><tr><td class="bitfield">0b1111</td><td><p>Asynchronous Faulting is not supported.</p>
<p>If ID_AA64PFR1_EL1.MTE &gt;= <span class="binarynumber">0b0011</span>, asymmetric Tag Check Fault handling is not supported.</p></td></tr></table><p>All other values are reserved.</p>
<p>This field is valid only if ID_AA64PFR1_EL1.MTE &gt;= <span class="binarynumber">0b0010</span>.</p></div><h4 id="fieldset_0-39_36">NMI, bits [39:36]</h4><div class="field">
      <p>Non-maskable Interrupt. Indicates support for Non-maskable interrupts. Defined values are:</p>
    <table class="valuetable"><tr><th>NMI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><span class="xref">SCTLR_ELx</span>.{SPINTMASK, NMI} and PSTATE.ALLINT with its associated instructions are not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><span class="xref">SCTLR_ELx</span>.{SPINTMASK, NMI} and PSTATE.ALLINT with its associated instructions are supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_NMI</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.8, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-35_32">CSV2_frac, bits [35:32]</h4><div class="field">
      <p>CSV2 fractional field. Defined values are:</p>
    <table class="valuetable"><tr><th>CSV2_frac</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Either <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.CSV2 is not <span class="binarynumber">0b0001</span>, or the implementation does not disclose whether <span class="xref">FEAT_CSV2_1p1</span> is implemented.</p>
<p><span class="xref">FEAT_CSV2_1p2</span> is not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><span class="xref">FEAT_CSV2_1p1</span> is implemented, but <span class="xref">FEAT_CSV2_1p2</span> is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p><span class="xref">FEAT_CSV2_1p2</span> is implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_CSV2_1p1</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_CSV2_1p2</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p>From Armv8.0, the permitted values are <span class="binarynumber">0b0000</span>, <span class="binarynumber">0b0001</span>, and <span class="binarynumber">0b0010</span>.</p>
<p>The values <span class="binarynumber">0b0001</span> and <span class="binarynumber">0b0010</span> are permitted only when <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.CSV2 is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-31_28">RNDR_trap, bits [31:28]</h4><div class="field">
      <p>Random Number trap to EL3 field. Defined values are:</p>
    <table class="valuetable"><tr><th>RNDR_trap</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Trapping of <a href="AArch64-rndr.html">RNDR</a> and <a href="AArch64-rndrrs.html">RNDRRS</a> to EL3 is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td><p>Trapping of <a href="AArch64-rndr.html">RNDR</a> and <a href="AArch64-rndrrs.html">RNDRRS</a> to EL3 is supported.</p>
<p><a href="AArch64-scr_el3.html">SCR_EL3</a>.TRNDR is present.</p></td></tr></table><p>All other values are reserved.</p>
<p>FEAT_RNG_TRAP implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-27_24">SME, bits [27:24]</h4><div class="field">
      <p>Scalable Matrix Extension. Defined values are:</p>
    <table class="valuetable"><tr><th>SME</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>SME architectural state and programmers' model are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>SME architectural state and programmers' model are implemented.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As <span class="binarynumber">0b0001</span>, plus the SME2 ZT0 register.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>FEAT_SME implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>FEAT_SME2 implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p>From Armv9.2, the permitted values are <span class="binarynumber">0b0000</span>, <span class="binarynumber">0b0001</span>, and <span class="binarynumber">0b0010</span>.</p>
<p>If implemented, refer to <a href="AArch64-id_aa64smfr0_el1.html">ID_AA64SMFR0_EL1</a> and <a href="AArch64-id_aa64zfr0_el1.html">ID_AA64ZFR0_EL1</a> for information about which SME and SVE instructions are available.</p></div><h4 id="fieldset_0-23_20">Bits [23:20]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-19_16">MPAM_frac, bits [19:16]</h4><div class="field"><p>Indicates the minor version number of support for the MPAM Extension.</p>
<p>Defined values are:</p><table class="valuetable"><tr><th>MPAM_frac</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The minor version number of the MPAM extension is 0.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The minor version number of the MPAM extension is 1.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>When combined with the major version number from <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.MPAM, The combined "major.minor" version is:</p>
<table class="valuetable"><thead><tr><th>MPAM Extension version</th><th>MPAM</th><th>MPAM_frac</th></tr></thead><tbody><tr><td>Not implemented.</td><td><span class="binarynumber">0b0000</span></td><td><span class="binarynumber">0b0000</span></td></tr><tr><td>v0.1 is implemented.</td><td><span class="binarynumber">0b0000</span></td><td><span class="binarynumber">0b0001</span></td></tr><tr><td>v1.0 is implemented.</td><td><span class="binarynumber">0b0001</span></td><td><span class="binarynumber">0b0000</span></td></tr><tr><td>v1.1 is implemented.</td><td><span class="binarynumber">0b0001</span></td><td><span class="binarynumber">0b0001</span></td></tr></tbody></table>
<p>For more information, see <span class="xref">'The Memory Partitioning and Monitoring (MPAM) Extension'</span>.</p></div><h4 id="fieldset_0-15_12">RAS_frac, bits [15:12]</h4><div class="field">
      <p>RAS Extension fractional field. Defined values are:</p>
    <table class="valuetable"><tr><th>RAS_frac</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>If <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.RAS == <span class="binarynumber">0b0001</span>, RAS Extension implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td><p>If <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.RAS == <span class="binarynumber">0b0001</span>, as <span class="binarynumber">0b0000</span> and adds support for:</p>
<ul>
<li>Additional ERXMISC&lt;m&gt;_EL1 System registers.
</li><li>Additional System registers <a href="AArch64-erxpfgcdn_el1.html">ERXPFGCDN_EL1</a>, <a href="AArch64-erxpfgctl_el1.html">ERXPFGCTL_EL1</a>, and <a href="AArch64-erxpfgf_el1.html">ERXPFGF_EL1</a>, and the <a href="AArch64-scr_el3.html">SCR_EL3</a>.FIEN and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.FIEN trap controls, to support the optional RAS Common Fault Injection Model Extension.
</li></ul>
<p>Error records accessed through System registers conform to RAS System Architecture v1.1, which includes simplifications to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>, and support for the optional RAS Timestamp and RAS Common Fault Injection Model Extensions.</p></td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_RASv1p1</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>This field is valid only if <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.RAS == <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-11_8">MTE, bits [11:8]</h4><div class="field">
      <p>Support for the Memory Tagging Extension. Defined values are:</p>
    <table class="valuetable"><tr><th>MTE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Memory Tagging Extension is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Instruction-only Memory Tagging Extension is implemented.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td><p>Full Memory Tagging Extension is implemented.</p>
<p>Support for Asynchronous Faulting is defined by ID_AA64PFR1_EL1.MTE_frac</p></td></tr><tr><td class="bitfield">0b0011</td><td><p>Memory Tagging Extension is implemented with support for asymmetric Tag Check Fault handling.</p>
<p>Support for Asynchronous Faulting and asymmetric Tag Check Fault handling is defined by ID_AA64PFR1_EL1.MTE_frac.</p></td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_MTE</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_MTE2</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p><span class="xref">FEAT_MTE3</span> implements the functionality identified by the value <span class="binarynumber">0b0011</span>.</p>
<p>In Armv8.5, the permitted values are <span class="binarynumber">0b0000</span>, <span class="binarynumber">0b0001</span>, <span class="binarynumber">0b0010</span>, and <span class="binarynumber">0b0011</span>.</p>
<p>For an implementation with FEAT_MTE_PERM or FEAT_MTE4, if Asynchronous Faulting and asymmetric Tag Check Fault handling are implemented, this field identifies as FEAT_MTE3, otherwise FEAT_MTE2.</p>
<p>If FEAT_MTE_ASYM_FAULT is not implemented, the value <span class="binarynumber">0b0011</span> is not permitted.</p>
<p>From Armv8.9, ID_AA64PFR1_EL1.MTEX indicates the additional functionality in the Memory Tagging Extension.</p></div><h4 id="fieldset_0-7_4">SSBS, bits [7:4]</h4><div class="field">
      <p>Speculative Store Bypassing controls in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>SSBS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>AArch64 provides no mechanism to control the use of Speculative Store Bypassing.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypass Safe.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As <span class="binarynumber">0b0001</span>, and adds the MSR and MRS instructions to directly read and write the PSTATE.SSBS field.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_SSBS</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_SSBS2</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p></div><h4 id="fieldset_0-3_0">BT, bits [3:0]</h4><div class="field">
      <p>Branch Target Identification mechanism support in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>BT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The Branch Target Identification mechanism is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The Branch Target Identification mechanism is implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_BTI</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.5, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><div class="access_mechanisms"><h2>Accessing ID_AA64PFR1_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, ID_AA64PFR1_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0100</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64PFR1_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64PFR1_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64PFR1_EL1;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
