INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/globalConstants.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/actionRetarder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module actionRetarder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/decimalToBcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decimalToBcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/divisionByTen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divisionByTen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/globalTime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module globalTime
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ledAnimation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledAnimation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/randLcg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randLcg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerCpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reactTimerCpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerIdleCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reactTimerIdleCore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerPrepareCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reactTimerPrepareCore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerResultCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reactTimerResultCore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerTestCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reactTimerTestCore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ssdAnimation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssdAnimation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sim_1/new/TB_reactTimerCpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_reactTimerCpu
