
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2853.477 ; gain = 2.020 ; free physical = 305248 ; free virtual = 388576
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max" "*.svh"]] 
# }
# synth_design -top wrapper_io_max \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top wrapper_io_max -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15944
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2853.625 ; gain = 0.000 ; free physical = 306355 ; free virtual = 389671
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper_io_max' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/wrapper_io_max.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_128_2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux_128x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:44]
INFO: [Synth 8-6157] synthesizing module 'mux_64x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:56]
INFO: [Synth 8-6157] synthesizing module 'mux_32x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:68]
INFO: [Synth 8-6157] synthesizing module 'mux_16x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:80]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:92]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:104]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:116]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:116]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:104]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:92]
INFO: [Synth 8-6155] done synthesizing module 'mux_16x1' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:80]
INFO: [Synth 8-6155] done synthesizing module 'mux_32x1' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mux_64x1' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:56]
INFO: [Synth 8-6155] done synthesizing module 'mux_128x1' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:44]
WARNING: [Synth 8-689] width (8) of port connection 'sel' does not match port width (7) of module 'mux_128x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:33]
WARNING: [Synth 8-689] width (8) of port connection 'sel' does not match port width (7) of module 'mux_128x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:38]
INFO: [Synth 8-6155] done synthesizing module 'mux_128_2' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'demux_128_2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:2]
INFO: [Synth 8-6157] synthesizing module 'demux_1x128' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:44]
INFO: [Synth 8-6157] synthesizing module 'demux_1x2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:118]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x2' (9#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:118]
INFO: [Synth 8-6157] synthesizing module 'demux_1x64' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:56]
INFO: [Synth 8-6157] synthesizing module 'demux_1x32' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:68]
INFO: [Synth 8-6157] synthesizing module 'demux_1x16' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:81]
INFO: [Synth 8-6157] synthesizing module 'demux_1x8' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:93]
INFO: [Synth 8-6157] synthesizing module 'demux_1x4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:105]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x4' (10#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:105]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x8' (11#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:93]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x16' (12#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:81]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x32' (13#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:68]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x64' (14#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:56]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x128' (15#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:44]
WARNING: [Synth 8-689] width (8) of port connection 'sel' does not match port width (7) of module 'demux_1x128' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:33]
WARNING: [Synth 8-689] width (8) of port connection 'sel' does not match port width (7) of module 'demux_1x128' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:38]
INFO: [Synth 8-6155] done synthesizing module 'demux_128_2' (16#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_io_max' (17#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/wrapper_io_max.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.625 ; gain = 0.000 ; free physical = 309052 ; free virtual = 392362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2853.625 ; gain = 0.000 ; free physical = 310846 ; free virtual = 394161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2861.480 ; gain = 7.855 ; free physical = 310832 ; free virtual = 394146
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'in_internal1_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal1_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'in_internal0_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal0_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/mux.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'in_internal1_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal1_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'in_internal0_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal0_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/demux.v:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 311117 ; free virtual = 394432
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 257   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (mux0/sel_internal1_reg[7]) is unused and will be removed from module wrapper_io_max.
WARNING: [Synth 8-3332] Sequential element (mux0/sel_internal0_reg[7]) is unused and will be removed from module wrapper_io_max.
WARNING: [Synth 8-3332] Sequential element (demux0/sel_internal1_reg[7]) is unused and will be removed from module wrapper_io_max.
WARNING: [Synth 8-3332] Sequential element (demux0/sel_internal0_reg[7]) is unused and will be removed from module wrapper_io_max.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 316223 ; free virtual = 399553
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 315976 ; free virtual = 399306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 315179 ; free virtual = 398509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 313912 ; free virtual = 397257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 313910 ; free virtual = 397255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 313868 ; free virtual = 397213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 313869 ; free virtual = 397213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 313869 ; free virtual = 397213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 313861 ; free virtual = 397206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     2|
|3     |LUT2  |    15|
|4     |LUT5  |    32|
|5     |LUT6  |   196|
|6     |MUXF7 |    34|
|7     |MUXF8 |    17|
|8     |LD    |   286|
|9     |IBUF  |   147|
|10    |OBUF  |   128|
+------+------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   859|
|2     |  demux0 |demux_128_2 |   189|
|3     |  mux0   |mux_128_2   |   393|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 313856 ; free virtual = 397200
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 313809 ; free virtual = 397153
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 313809 ; free virtual = 397153
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.586 ; gain = 0.000 ; free physical = 314545 ; free virtual = 397883
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 143 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.586 ; gain = 0.000 ; free physical = 313532 ; free virtual = 396871
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 286 instances were transformed.
  LD => LDCE: 143 instances
  LD => LDCE (inverted pins: G): 143 instances

Synth Design complete, checksum: a9406b04
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 2882.586 ; gain = 29.109 ; free physical = 313334 ; free virtual = 396672
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/util_temp_wrapper_io_max_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/timing_temp_wrapper_io_max_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2965.254 ; gain = 82.668 ; free physical = 309784 ; free virtual = 393213
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/power_temp_wrapper_io_max_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_max/power_temp_wrapper_io_max_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:52:34 2022...
real 75.57
user 82.47
sys 7.32
