<stg><name>aes_Pipeline_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i5 0, i5 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %memset.loop64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
memset.loop64:0 %p_load = load i5 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop64:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop64:2 %exitcond43415 = icmp_eq  i5 %p_load, i5 24

]]></Node>
<StgValue><ssdm name="exitcond43415"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop64:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop64:4 %empty_41 = add i5 %p_load, i5 1

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop64:5 %br_ln0 = br i1 %exitcond43415, void %memset.loop64.split, void %memset.loop.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
memset.loop64.split:0 %p_cast3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 16, i5 %p_load

]]></Node>
<StgValue><ssdm name="p_cast3_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="10">
<![CDATA[
memset.loop64.split:1 %p_cast3_cast_cast = zext i10 %p_cast3_cast

]]></Node>
<StgValue><ssdm name="p_cast3_cast_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop64.split:2 %key_array128_addr_1 = getelementptr i8 %key_array128, i64 0, i64 %p_cast3_cast_cast

]]></Node>
<StgValue><ssdm name="key_array128_addr_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
memset.loop64.split:3 %store_ln0 = store i8 0, i11 %key_array128_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop64.split:4 %store_ln0 = store i5 %empty_41, i5 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
memset.loop64.split:5 %br_ln0 = br void %memset.loop64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
memset.loop.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="key_array128" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="key_array128"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="empty" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="StgValue_29" to="store_ln0" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="empty" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="32" from="empty" to="p_load" fromId="4" toId="7">
</dataflow>
<dataflow id="34" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="33" toId="8">
</dataflow>
<dataflow id="36" from="StgValue_35" to="specpipeline_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="38" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="39" from="StgValue_27" to="specpipeline_ln0" fromId="27" toId="8">
</dataflow>
<dataflow id="40" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="42" from="p_str" to="specpipeline_ln0" fromId="41" toId="8">
</dataflow>
<dataflow id="43" from="p_load" to="exitcond43415" fromId="7" toId="9">
</dataflow>
<dataflow id="45" from="StgValue_44" to="exitcond43415" fromId="44" toId="9">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_48" to="speclooptripcount_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_48" to="speclooptripcount_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_48" to="speclooptripcount_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="52" from="p_load" to="empty_41" fromId="7" toId="11">
</dataflow>
<dataflow id="54" from="StgValue_53" to="empty_41" fromId="53" toId="11">
</dataflow>
<dataflow id="55" from="exitcond43415" to="br_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="57" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_cast3_cast" fromId="56" toId="13">
</dataflow>
<dataflow id="59" from="StgValue_58" to="p_cast3_cast" fromId="58" toId="13">
</dataflow>
<dataflow id="60" from="p_load" to="p_cast3_cast" fromId="7" toId="13">
</dataflow>
<dataflow id="61" from="p_cast3_cast" to="p_cast3_cast_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="62" from="key_array128" to="key_array128_addr_1" fromId="26" toId="15">
</dataflow>
<dataflow id="64" from="StgValue_63" to="key_array128_addr_1" fromId="63" toId="15">
</dataflow>
<dataflow id="65" from="p_cast3_cast_cast" to="key_array128_addr_1" fromId="14" toId="15">
</dataflow>
<dataflow id="67" from="StgValue_66" to="store_ln0" fromId="66" toId="16">
</dataflow>
<dataflow id="68" from="key_array128_addr_1" to="store_ln0" fromId="15" toId="16">
</dataflow>
<dataflow id="69" from="empty_41" to="store_ln0" fromId="11" toId="17">
</dataflow>
<dataflow id="70" from="empty" to="store_ln0" fromId="4" toId="17">
</dataflow>
<dataflow id="71" from="exitcond43415" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
