// Seed: 2187113154
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    output tri0 id_5
);
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output wire id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    input wire id_6,
    output supply0 id_7,
    output tri id_8,
    input wand id_9,
    output wire id_10,
    output supply0 id_11,
    input wor id_12,
    output supply0 id_13
    , id_18,
    input uwire id_14,
    output tri0 id_15,
    output wire id_16
);
  logic [1 : (  1  )] id_19[1 : -1], id_20, id_21, id_22;
  logic id_23;
  assign id_15 = id_18;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_3,
      id_6,
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
  logic id_24 = 1;
endmodule
