<div id="pf193" class="pf w0 h0" data-page-no="193"><div class="pc pc193 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg193.png"/><div class="t m0 x3d hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">multiplication factor from 640 to 1280. To return the MCGOUTCLK frequency</div><div class="t m0 x3d hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">to 20 MHz, set C4[DRST_DRS] bits to 2&apos;b00 again, and the FLL multiplication</div><div class="t m0 x3d hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">factor will switch back to 640.</div><div class="c x67 y2407 w40 hf0"><div class="t m0 xa7 h7 y2408 ff2 fs4 fc0 sc0 ls0 ws0">C1 = <span class="_ _1cd"></span>0x10</div><div class="t m0 xc3 h7 y2409 ff2 fs4 fc0 sc0 ls0 ws0">C2 = <span class="_ _1cd"></span>0x00</div><div class="t m0 x154 h7 y240a ff2 fs4 fc0 sc0 ls0 ws0">C2 = 0x1C</div><div class="t m0 x12 h7 y240b ff2 fs4 fc0 sc0 ls0 ws190">CHECK</div><div class="t m0 x12 h7 y240c ff2 fs4 fc0 sc0 ls0 ws190">CHECK</div><div class="t m0 xc3 h7 y240d ff2 fs4 fc0 sc0 ls0">CHECK</div><div class="t m0 xc0 h7 y240e ff2 fs4 fc0 sc0 ls0 ws0">S[OSCINIT] = 1 ?</div><div class="t m0 xb0 h7 y240f ff2 fs4 fc0 sc0 ls0 ws190">CONTINUE</div><div class="t m0 xc h7 y2410 ff2 fs4 fc0 sc0 ls0 ws0">IN FEE MODE</div><div class="t m0 x37 h7 y2411 ff2 fs4 fc0 sc0 ls0">NO</div><div class="t m0 xa0 h7 y2412 ff2 fs4 fc0 sc0 ls0">NO</div><div class="t m0 xa0 h7 y2413 ff2 fs4 fc0 sc0 ls0">NO</div><div class="t m0 x142 h7 y2414 ff2 fs4 fc0 sc0 ls0">YES</div><div class="t m0 xd h7 y2415 ff2 fs4 fc0 sc0 ls0">YES</div><div class="t m0 x106 h7 y2416 ff2 fs4 fc0 sc0 ls0">YES</div><div class="t m0 x9f h7 y2417 ff2 fs4 fc0 sc0 ls0">START</div><div class="t m0 xcd h7 y2418 ff2 fs4 fc0 sc0 ls0 ws0">IN BLPI MODE</div><div class="t m0 xc hec y2419 ff2 fs43 fc0 sc0 ls0 ws0">S[IREFST] = 0?</div><div class="t m0 xaf hec y241a ff2 fs43 fc0 sc0 ls0 ws0">S[CLKST] = %00?</div></div><div class="t m0 x12c h9 y241b ff1 fs2 fc0 sc0 ls0 ws0">Figure 24-19. Flowchart of BLPI to FEE mode transition using an 4 MHz crystal</div><div class="t m0 x102 h10 y452 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 24 Multipurpose Clock Generator (MCG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>403</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
