Classic Timing Analyzer report for hodiny
Tue Nov 01 20:15:21 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. Clock Setup: 'KEY[2]'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                  ; To                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.093 ns                                       ; SW[9]                 ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; --         ; KEY[1]   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 17.787 ns                                      ; inst23                ; LEDR[8]                                                                                           ; CLOCK_50   ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.011 ns                                      ; KEY[1]                ; HEX1[0]                                                                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.131 ns                                       ; SW[2]                 ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 ; --         ; KEY[1]   ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; 236.24 MHz ( period = 4.233 ns )               ; delic5M:inst20|cnt[1] ; delic50M:inst10|cnt[22]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Setup: 'KEY[2]'        ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst4                 ; inst4                                                                                             ; KEY[2]     ; KEY[2]   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                       ;                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; KEY[2]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; KEY[1]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[2]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[0]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[1]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[3]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                          ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 236.24 MHz ( period = 4.233 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.018 ns                ;
; N/A                                     ; 238.72 MHz ( period = 4.189 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 238.89 MHz ( period = 4.186 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 240.33 MHz ( period = 4.161 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 241.43 MHz ( period = 4.142 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.925 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.905 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 244.50 MHz ( period = 4.090 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 245.70 MHz ( period = 4.070 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; 247.34 MHz ( period = 4.043 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.826 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; delic5M:inst20|cnt[5]                                                                         ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 251.45 MHz ( period = 3.977 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 252.46 MHz ( period = 3.961 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; 253.55 MHz ( period = 3.944 ns )                    ; delic5M:inst20|cnt[5]                                                                         ; delic5M:inst20|cnt[31]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.701 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.674 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.40 MHz ( period = 3.885 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.668 ns                ;
; N/A                                     ; 258.20 MHz ( period = 3.873 ns )                    ; delic5M:inst20|cnt[5]                                                                         ; delic5M:inst20|cnt[30]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.632 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; delic5M:inst20|cnt[7]                                                                         ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 260.35 MHz ( period = 3.841 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.624 ns                ;
; N/A                                     ; 260.89 MHz ( period = 3.833 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 261.92 MHz ( period = 3.818 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 261.92 MHz ( period = 3.818 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 261.92 MHz ( period = 3.818 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 263.02 MHz ( period = 3.802 ns )                    ; delic5M:inst20|cnt[5]                                                                         ; delic5M:inst20|cnt[29]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 263.23 MHz ( period = 3.799 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic5M:inst20|cnt[31]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 264.90 MHz ( period = 3.775 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.559 ns                ;
; N/A                                     ; 264.97 MHz ( period = 3.774 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 264.97 MHz ( period = 3.774 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 265.25 MHz ( period = 3.770 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.555 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.542 ns                ;
; N/A                                     ; 266.24 MHz ( period = 3.756 ns )                    ; delic5M:inst20|cnt[5]                                                                         ; delic5M:inst20|cnt[17]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.542 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; delic5M:inst20|cnt[7]                                                                         ; delic5M:inst20|cnt[31]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; 266.81 MHz ( period = 3.748 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; delic50M:inst10|cnt[5]                                                                        ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 267.24 MHz ( period = 3.742 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 267.24 MHz ( period = 3.742 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 267.52 MHz ( period = 3.738 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic5M:inst20|cnt[31]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.522 ns                ;
; N/A                                     ; 268.02 MHz ( period = 3.731 ns )                    ; delic5M:inst20|cnt[5]                                                                         ; delic5M:inst20|cnt[28]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 268.24 MHz ( period = 3.728 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic5M:inst20|cnt[30]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.512 ns                ;
; N/A                                     ; 269.11 MHz ( period = 3.716 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 269.91 MHz ( period = 3.705 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic50M:inst10|cnt[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 269.98 MHz ( period = 3.704 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; 270.05 MHz ( period = 3.703 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 270.12 MHz ( period = 3.702 ns )                    ; delic50M:inst10|cnt[11]                                                                       ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 270.12 MHz ( period = 3.702 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; 270.27 MHz ( period = 3.700 ns )                    ; delic50M:inst10|cnt[5]                                                                        ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 270.49 MHz ( period = 3.697 ns )                    ; delic5M:inst20|cnt[8]                                                                         ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 271.81 MHz ( period = 3.679 ns )                    ; delic5M:inst20|cnt[7]                                                                         ; delic5M:inst20|cnt[30]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 272.03 MHz ( period = 3.676 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 272.03 MHz ( period = 3.676 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 272.11 MHz ( period = 3.675 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.458 ns                ;
; N/A                                     ; 272.41 MHz ( period = 3.671 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 272.70 MHz ( period = 3.667 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic5M:inst20|cnt[30]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 273.00 MHz ( period = 3.663 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic5M:inst20|cnt[31]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.447 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; delic5M:inst20|cnt[5]                                                                         ; delic5M:inst20|cnt[27]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.45 MHz ( period = 3.657 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic5M:inst20|cnt[29]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.441 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; delic50M:inst10|cnt[11]                                                                       ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.441 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 274.35 MHz ( period = 3.645 ns )                    ; delic5M:inst20|cnt[5]                                                                         ; delic5M:inst20|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.431 ns                ;
; N/A                                     ; 274.57 MHz ( period = 3.642 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 275.18 MHz ( period = 3.634 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic50M:inst10|cnt[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 275.25 MHz ( period = 3.633 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.419 ns                ;
; N/A                                     ; 275.56 MHz ( period = 3.629 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic50M:inst10|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 276.17 MHz ( period = 3.621 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic5M:inst20|cnt[31]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 276.47 MHz ( period = 3.617 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.401 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic5M:inst20|cnt[17]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 277.09 MHz ( period = 3.609 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.392 ns                ;
; N/A                                     ; 277.16 MHz ( period = 3.608 ns )                    ; delic5M:inst20|cnt[7]                                                                         ; delic5M:inst20|cnt[29]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 277.32 MHz ( period = 3.606 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 277.62 MHz ( period = 3.602 ns )                    ; delic5M:inst20|cnt[8]                                                                         ; delic5M:inst20|cnt[31]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 278.09 MHz ( period = 3.596 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic5M:inst20|cnt[29]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 278.40 MHz ( period = 3.592 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic5M:inst20|cnt[30]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.376 ns                ;
; N/A                                     ; 278.63 MHz ( period = 3.589 ns )                    ; delic5M:inst20|cnt[5]                                                                         ; delic5M:inst20|cnt[26]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; delic50M:inst10|cnt[12]                                                                       ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.376 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic5M:inst20|cnt[28]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; delic5M:inst20|cnt[14]                                                                        ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 279.56 MHz ( period = 3.577 ns )                    ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0] ; inst3                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 280.11 MHz ( period = 3.570 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.356 ns                ;
; N/A                                     ; 280.11 MHz ( period = 3.570 ns )                    ; delic50M:inst10|cnt[7]                                                                        ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.355 ns                ;
; N/A                                     ; 280.19 MHz ( period = 3.569 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|delic2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 280.50 MHz ( period = 3.565 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 280.66 MHz ( period = 3.563 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic50M:inst10|cnt[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.347 ns                ;
; N/A                                     ; 280.74 MHz ( period = 3.562 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic50M:inst10|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 280.74 MHz ( period = 3.562 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.346 ns                ;
; N/A                                     ; 280.74 MHz ( period = 3.562 ns )                    ; delic5M:inst20|cnt[7]                                                                         ; delic5M:inst20|cnt[17]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 280.82 MHz ( period = 3.561 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 281.06 MHz ( period = 3.558 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic50M:inst10|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 281.21 MHz ( period = 3.556 ns )                    ; delic5M:inst20|cnt[10]                                                                        ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; delic50M:inst10|cnt[16]                                                                       ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.338 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic5M:inst20|cnt[30]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic5M:inst20|cnt[17]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|cnt[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 282.41 MHz ( period = 3.541 ns )                    ; delic50M:inst10|cnt[12]                                                                       ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.320 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1] ; inst3                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.109 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; delic5M:inst20|cnt[7]                                                                         ; delic5M:inst20|cnt[28]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.89 MHz ( period = 3.535 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 282.97 MHz ( period = 3.534 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; 282.97 MHz ( period = 3.534 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|cnt[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.317 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; delic5M:inst20|cnt[8]                                                                         ; delic5M:inst20|cnt[30]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.317 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 283.69 MHz ( period = 3.525 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.69 MHz ( period = 3.525 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic5M:inst20|cnt[28]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; delic50M:inst10|cnt[7]                                                                        ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic5M:inst20|cnt[31]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 284.01 MHz ( period = 3.521 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic5M:inst20|cnt[29]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.305 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; delic5M:inst20|cnt[5]                                                                         ; delic5M:inst20|cnt[25]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.33 MHz ( period = 3.517 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|cnt[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.303 ns                ;
; N/A                                     ; 284.33 MHz ( period = 3.517 ns )                    ; delic50M:inst10|cnt[13]                                                                       ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.305 ns                ;
; N/A                                     ; 284.50 MHz ( period = 3.515 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|cnt[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.301 ns                ;
; N/A                                     ; 284.50 MHz ( period = 3.515 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic5M:inst20|cnt[27]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.299 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; delic5M:inst20|cnt[16]                                                                        ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; delic5M:inst20|cnt[5]                                                                         ; delic5M:inst20|cnt[13]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 285.31 MHz ( period = 3.505 ns )                    ; delic50M:inst10|cnt[14]                                                                       ; delic50M:inst10|cnt[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.291 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; delic5M:inst20|cnt[6]                                                                         ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.287 ns                ;
; N/A                                     ; 285.71 MHz ( period = 3.500 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic5M:inst20|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 286.20 MHz ( period = 3.494 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.29 MHz ( period = 3.493 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.279 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic50M:inst10|cnt[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.276 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.273 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; delic5M:inst20|cnt[15]                                                                        ; delic5M:inst20|cnt[21]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 287.03 MHz ( period = 3.484 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic50M:inst10|cnt[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; 287.03 MHz ( period = 3.484 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; 287.19 MHz ( period = 3.482 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic5M:inst20|cnt[29]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; delic50M:inst10|cnt[5]                                                                        ; delic50M:inst10|cnt[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.259 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic5M:inst20|cnt[17]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.259 ns                ;
; N/A                                     ; 287.94 MHz ( period = 3.473 ns )                    ; delic50M:inst10|cnt[16]                                                                       ; delic50M:inst10|delic2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.338 ns                ;
; N/A                                     ; 288.18 MHz ( period = 3.470 ns )                    ; delic50M:inst10|cnt[13]                                                                       ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 288.52 MHz ( period = 3.466 ns )                    ; delic5M:inst20|cnt[7]                                                                         ; delic5M:inst20|cnt[27]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 288.77 MHz ( period = 3.463 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic50M:inst10|cnt[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.77 MHz ( period = 3.463 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; delic5M:inst20|cnt[10]                                                                        ; delic5M:inst20|cnt[31]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; delic5M:inst20|cnt[8]                                                                         ; delic5M:inst20|cnt[29]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 289.27 MHz ( period = 3.457 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic50M:inst10|cnt[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.240 ns                ;
; N/A                                     ; 289.52 MHz ( period = 3.454 ns )                    ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0] ; inst1                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.064 ns                ;
; N/A                                     ; 289.52 MHz ( period = 3.454 ns )                    ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0] ; inst3                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.064 ns                ;
; N/A                                     ; 289.52 MHz ( period = 3.454 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic5M:inst20|cnt[27]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.238 ns                ;
; N/A                                     ; 289.77 MHz ( period = 3.451 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic5M:inst20|cnt[30]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.235 ns                ;
; N/A                                     ; 289.77 MHz ( period = 3.451 ns )                    ; delic5M:inst20|cnt[7]                                                                         ; delic5M:inst20|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.237 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; delic50M:inst10|cnt[8]                                                                        ; delic50M:inst10|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.235 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; delic5M:inst20|cnt[2]                                                                         ; delic5M:inst20|cnt[28]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; delic50M:inst10|cnt[16]                                                                       ; delic50M:inst10|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; delic50M:inst10|cnt[16]                                                                       ; delic50M:inst10|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; delic50M:inst10|cnt[16]                                                                       ; delic50M:inst10|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; delic5M:inst20|cnt[5]                                                                         ; delic5M:inst20|cnt[24]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 290.19 MHz ( period = 3.446 ns )                    ; delic50M:inst10|cnt[16]                                                                       ; delic50M:inst10|cnt[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic5M:inst20|cnt[26]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 290.53 MHz ( period = 3.442 ns )                    ; delic50M:inst10|cnt[16]                                                                       ; delic50M:inst10|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; delic5M:inst20|cnt[0]                                                                         ; delic50M:inst10|cnt[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.223 ns                ;
; N/A                                     ; 290.78 MHz ( period = 3.439 ns )                    ; delic5M:inst20|cnt[1]                                                                         ; delic5M:inst20|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.223 ns                ;
; N/A                                     ; 290.95 MHz ( period = 3.437 ns )                    ; delic50M:inst10|cnt[16]                                                                       ; delic50M:inst10|cnt[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.223 ns                ;
; N/A                                     ; 291.12 MHz ( period = 3.435 ns )                    ; delic50M:inst10|cnt[16]                                                                       ; delic50M:inst10|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 291.12 MHz ( period = 3.435 ns )                    ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2] ; inst3                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.007 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; delic5M:inst20|cnt[3]                                                                         ; delic5M:inst20|cnt[17]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; delic50M:inst10|cnt[11]                                                                       ; delic50M:inst10|cnt[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic50M:inst10|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.213 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.208 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; delic50M:inst10|cnt[16]                                                                       ; delic50M:inst10|cnt[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; delic5M:inst20|cnt[4]                                                                         ; delic50M:inst10|cnt[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; delic50M:inst10|cnt[16]                                                                       ; delic50M:inst10|cnt[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; delic50M:inst10|cnt[16]                                                                       ; delic50M:inst10|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; delic5M:inst20|cnt[8]                                                                         ; delic5M:inst20|cnt[17]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; delic50M:inst10|cnt[6]                                                                        ; delic50M:inst10|cnt[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.199 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                               ;                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY[2]'                                                                                                                                                              ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst4 ; inst4 ; KEY[2]     ; KEY[2]   ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                       ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                                ; To Clock ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 2.093 ns   ; SW[9]  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; KEY[1]   ;
; N/A   ; None         ; 2.084 ns   ; SW[8]  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; KEY[1]   ;
; N/A   ; None         ; 1.808 ns   ; SW[3]  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~5 ; KEY[1]   ;
; N/A   ; None         ; 1.772 ns   ; SW[11] ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; KEY[1]   ;
; N/A   ; None         ; 1.728 ns   ; SW[10] ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; KEY[1]   ;
; N/A   ; None         ; 1.637 ns   ; SW[7]  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; KEY[1]   ;
; N/A   ; None         ; 1.547 ns   ; SW[4]  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; KEY[1]   ;
; N/A   ; None         ; 1.401 ns   ; SW[6]  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; KEY[1]   ;
; N/A   ; None         ; 1.250 ns   ; SW[5]  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; KEY[1]   ;
; N/A   ; None         ; 1.109 ns   ; SW[1]  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~7 ; KEY[1]   ;
; N/A   ; None         ; 1.109 ns   ; SW[2]  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 ; KEY[1]   ;
; N/A   ; None         ; 0.881 ns   ; SW[0]  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~4 ; KEY[1]   ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                          ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                              ; To      ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 17.787 ns  ; inst23                                                                                            ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 17.566 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 17.526 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 17.424 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 17.385 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 16.920 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 16.845 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 16.806 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 16.704 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 15.465 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 15.201 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 15.053 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 15.035 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 15.024 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 14.945 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.857 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.787 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 14.734 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 14.676 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.628 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 14.577 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.541 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 14.536 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.498 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.474 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 14.447 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.402 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.353 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 14.287 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 14.208 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 14.064 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 14.031 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.990 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.858 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX1[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.853 ns  ; inst23                                                                                            ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 13.719 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.716 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX1[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.707 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX2[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.707 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.668 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX2[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.651 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX2[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.632 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 13.594 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX2[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.589 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX1[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.583 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX2[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.580 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.564 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX2[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.551 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX2[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.550 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX2[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.545 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 13.534 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.521 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX2[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.520 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX2[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.484 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX2[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.462 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX2[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.462 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX1[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.455 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX2[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.454 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.451 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 13.436 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX1[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.421 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX2[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.416 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX1[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.414 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX2[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.411 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX2[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.405 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX2[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.399 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX2[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.367 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX1[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.344 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX2[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.321 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX1[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.310 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 13.309 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX1[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.307 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.296 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX2[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.285 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX2[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.276 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.274 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX2[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.264 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX2[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.250 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX2[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.198 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX1[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.196 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX1[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.167 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX2[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.166 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX1[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.163 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX2[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.156 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX2[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.122 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX1[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.082 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX1[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.040 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX1[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.039 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX1[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.021 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX1[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.004 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX1[6] ; CLOCK_50   ;
; N/A   ; None         ; 12.974 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]     ; HEX1[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.940 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX1[1] ; CLOCK_50   ;
; N/A   ; None         ; 12.898 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]     ; HEX1[6] ; CLOCK_50   ;
; N/A   ; None         ; 12.866 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX1[3] ; CLOCK_50   ;
; N/A   ; None         ; 12.819 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]     ; HEX1[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.818 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX1[5] ; CLOCK_50   ;
; N/A   ; None         ; 12.659 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX1[4] ; CLOCK_50   ;
; N/A   ; None         ; 12.640 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX1[3] ; CLOCK_50   ;
; N/A   ; None         ; 12.589 ns  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]     ; HEX1[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.113 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~5 ; HEX0[2] ; KEY[1]     ;
; N/A   ; None         ; 12.091 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 ; HEX0[2] ; KEY[1]     ;
; N/A   ; None         ; 11.930 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~7 ; HEX0[2] ; KEY[1]     ;
; N/A   ; None         ; 11.715 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 11.693 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~7 ; HEX0[4] ; KEY[1]     ;
; N/A   ; None         ; 11.670 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~4 ; HEX0[2] ; KEY[1]     ;
; N/A   ; None         ; 11.661 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 ; HEX0[4] ; KEY[1]     ;
; N/A   ; None         ; 11.640 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 11.588 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~5 ; HEX0[3] ; KEY[1]     ;
; N/A   ; None         ; 11.571 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 ; HEX0[3] ; KEY[1]     ;
; N/A   ; None         ; 11.513 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 11.501 ns  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 11.489 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~5 ; HEX0[0] ; KEY[1]     ;
; N/A   ; None         ; 11.483 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 ; HEX0[0] ; KEY[1]     ;
; N/A   ; None         ; 11.447 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~7 ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 11.404 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~7 ; HEX0[3] ; KEY[1]     ;
; N/A   ; None         ; 11.360 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 11.308 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~7 ; HEX0[0] ; KEY[1]     ;
; N/A   ; None         ; 11.299 ns  ; inst23                                                                                            ; LEDR[8] ; SW[3]      ;
; N/A   ; None         ; 11.245 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~4 ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 11.199 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~5 ; LEDR[8] ; KEY[1]     ;
; N/A   ; None         ; 11.153 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~4 ; HEX0[3] ; KEY[1]     ;
; N/A   ; None         ; 11.120 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~5 ; HEX0[5] ; KEY[1]     ;
; N/A   ; None         ; 11.100 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 ; HEX0[5] ; KEY[1]     ;
; N/A   ; None         ; 11.064 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~4 ; HEX0[0] ; KEY[1]     ;
; N/A   ; None         ; 10.970 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~4 ; HEX0[4] ; KEY[1]     ;
; N/A   ; None         ; 10.937 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~7 ; HEX0[5] ; KEY[1]     ;
; N/A   ; None         ; 10.747 ns  ; delic5M:inst20|delic2                                                                             ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 10.725 ns  ; inst23                                                                                            ; LEDR[8] ; SW[2]      ;
; N/A   ; None         ; 10.681 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~4 ; HEX0[5] ; KEY[1]     ;
; N/A   ; None         ; 10.619 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~5 ; HEX0[1] ; KEY[1]     ;
; N/A   ; None         ; 10.616 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 ; HEX0[1] ; KEY[1]     ;
; N/A   ; None         ; 10.440 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~7 ; HEX0[1] ; KEY[1]     ;
; N/A   ; None         ; 10.366 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~5 ; HEX0[6] ; KEY[1]     ;
; N/A   ; None         ; 10.345 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 ; HEX0[6] ; KEY[1]     ;
; N/A   ; None         ; 10.197 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~4 ; HEX0[1] ; KEY[1]     ;
; N/A   ; None         ; 10.182 ns  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~7 ; HEX0[6] ; KEY[1]     ;
; N/A   ; None         ; 10.155 ns  ; inst23                                                                                            ; LEDR[8] ; SW[1]      ;
; N/A   ; None         ; 10.065 ns  ; inst23                                                                                            ; LEDR[8] ; SW[0]      ;
; N/A   ; None         ; 9.924 ns   ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~4 ; HEX0[6] ; KEY[1]     ;
; N/A   ; None         ; 9.509 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX1[0] ; KEY[1]     ;
; N/A   ; None         ; 9.395 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX1[0] ; KEY[1]     ;
; N/A   ; None         ; 9.367 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX1[1] ; KEY[1]     ;
; N/A   ; None         ; 9.254 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX1[1] ; KEY[1]     ;
; N/A   ; None         ; 9.240 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX1[5] ; KEY[1]     ;
; N/A   ; None         ; 9.129 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX1[5] ; KEY[1]     ;
; N/A   ; None         ; 9.087 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX1[4] ; KEY[1]     ;
; N/A   ; None         ; 9.067 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX1[3] ; KEY[1]     ;
; N/A   ; None         ; 9.055 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX1[6] ; KEY[1]     ;
; N/A   ; None         ; 9.018 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX1[2] ; KEY[1]     ;
; N/A   ; None         ; 8.973 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX1[4] ; KEY[1]     ;
; N/A   ; None         ; 8.963 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; HEX1[0] ; KEY[1]     ;
; N/A   ; None         ; 8.954 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX1[3] ; KEY[1]     ;
; N/A   ; None         ; 8.907 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX1[2] ; KEY[1]     ;
; N/A   ; None         ; 8.898 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX1[0] ; KEY[1]     ;
; N/A   ; None         ; 8.865 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; HEX2[0] ; KEY[1]     ;
; N/A   ; None         ; 8.852 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; HEX1[6] ; KEY[1]     ;
; N/A   ; None         ; 8.822 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; HEX2[1] ; KEY[1]     ;
; N/A   ; None         ; 8.821 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; HEX2[3] ; KEY[1]     ;
; N/A   ; None         ; 8.820 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; HEX1[1] ; KEY[1]     ;
; N/A   ; None         ; 8.820 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX1[6] ; KEY[1]     ;
; N/A   ; None         ; 8.756 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX1[1] ; KEY[1]     ;
; N/A   ; None         ; 8.755 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; HEX2[2] ; KEY[1]     ;
; N/A   ; None         ; 8.693 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; HEX1[5] ; KEY[1]     ;
; N/A   ; None         ; 8.634 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX1[5] ; KEY[1]     ;
; N/A   ; None         ; 8.567 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; HEX2[5] ; KEY[1]     ;
; N/A   ; None         ; 8.556 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; HEX2[6] ; KEY[1]     ;
; N/A   ; None         ; 8.549 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX1[6] ; KEY[1]     ;
; N/A   ; None         ; 8.520 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; HEX1[3] ; KEY[1]     ;
; N/A   ; None         ; 8.475 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX1[4] ; KEY[1]     ;
; N/A   ; None         ; 8.473 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; HEX1[2] ; KEY[1]     ;
; N/A   ; None         ; 8.456 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX1[3] ; KEY[1]     ;
; N/A   ; None         ; 8.443 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX2[0] ; KEY[1]     ;
; N/A   ; None         ; 8.408 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX2[0] ; KEY[1]     ;
; N/A   ; None         ; 8.405 ns   ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX1[2] ; KEY[1]     ;
; N/A   ; None         ; 8.400 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX2[1] ; KEY[1]     ;
; N/A   ; None         ; 8.399 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX2[3] ; KEY[1]     ;
; N/A   ; None         ; 8.369 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX2[3] ; KEY[1]     ;
; N/A   ; None         ; 8.352 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX2[1] ; KEY[1]     ;
; N/A   ; None         ; 8.334 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX2[2] ; KEY[1]     ;
; N/A   ; None         ; 8.284 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX2[2] ; KEY[1]     ;
; N/A   ; None         ; 8.245 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX2[0] ; KEY[1]     ;
; N/A   ; None         ; 8.204 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX2[3] ; KEY[1]     ;
; N/A   ; None         ; 8.194 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX2[1] ; KEY[1]     ;
; N/A   ; None         ; 8.153 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX2[4] ; KEY[1]     ;
; N/A   ; None         ; 8.143 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX2[5] ; KEY[1]     ;
; N/A   ; None         ; 8.129 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; HEX2[6] ; KEY[1]     ;
; N/A   ; None         ; 8.127 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX2[2] ; KEY[1]     ;
; N/A   ; None         ; 8.115 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX2[5] ; KEY[1]     ;
; N/A   ; None         ; 8.106 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX2[4] ; KEY[1]     ;
; N/A   ; None         ; 8.100 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; HEX2[6] ; KEY[1]     ;
; N/A   ; None         ; 7.950 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX2[5] ; KEY[1]     ;
; N/A   ; None         ; 7.946 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX2[4] ; KEY[1]     ;
; N/A   ; None         ; 7.939 ns   ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; HEX2[6] ; KEY[1]     ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+---------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+--------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To      ;
+-------+-------------------+-----------------+--------+---------+
; N/A   ; None              ; 13.011 ns       ; KEY[1] ; HEX1[0] ;
; N/A   ; None              ; 12.869 ns       ; KEY[1] ; HEX1[1] ;
; N/A   ; None              ; 12.742 ns       ; KEY[1] ; HEX1[5] ;
; N/A   ; None              ; 12.589 ns       ; KEY[1] ; HEX1[4] ;
; N/A   ; None              ; 12.569 ns       ; KEY[1] ; HEX1[3] ;
; N/A   ; None              ; 12.520 ns       ; KEY[1] ; HEX1[2] ;
; N/A   ; None              ; 12.352 ns       ; KEY[1] ; HEX1[6] ;
; N/A   ; None              ; 11.992 ns       ; SW[3]  ; HEX0[2] ;
; N/A   ; None              ; 11.866 ns       ; KEY[1] ; HEX2[0] ;
; N/A   ; None              ; 11.823 ns       ; KEY[1] ; HEX2[1] ;
; N/A   ; None              ; 11.822 ns       ; KEY[1] ; HEX2[3] ;
; N/A   ; None              ; 11.756 ns       ; KEY[1] ; HEX2[2] ;
; N/A   ; None              ; 11.568 ns       ; KEY[1] ; HEX2[5] ;
; N/A   ; None              ; 11.557 ns       ; KEY[1] ; HEX2[6] ;
; N/A   ; None              ; 11.467 ns       ; SW[3]  ; HEX0[3] ;
; N/A   ; None              ; 11.396 ns       ; KEY[1] ; HEX0[2] ;
; N/A   ; None              ; 11.368 ns       ; KEY[1] ; HEX2[4] ;
; N/A   ; None              ; 11.368 ns       ; SW[3]  ; HEX0[0] ;
; N/A   ; None              ; 11.235 ns       ; SW[2]  ; HEX0[2] ;
; N/A   ; None              ; 11.078 ns       ; SW[3]  ; LEDR[8] ;
; N/A   ; None              ; 10.999 ns       ; SW[3]  ; HEX0[5] ;
; N/A   ; None              ; 10.966 ns       ; KEY[1] ; HEX0[4] ;
; N/A   ; None              ; 10.876 ns       ; KEY[1] ; HEX0[3] ;
; N/A   ; None              ; 10.805 ns       ; SW[2]  ; HEX0[4] ;
; N/A   ; None              ; 10.788 ns       ; KEY[1] ; HEX0[0] ;
; N/A   ; None              ; 10.715 ns       ; SW[2]  ; HEX0[3] ;
; N/A   ; None              ; 10.665 ns       ; KEY[1] ; LEDR[8] ;
; N/A   ; None              ; 10.627 ns       ; SW[2]  ; HEX0[0] ;
; N/A   ; None              ; 10.504 ns       ; SW[2]  ; LEDR[8] ;
; N/A   ; None              ; 10.498 ns       ; SW[3]  ; HEX0[1] ;
; N/A   ; None              ; 10.417 ns       ; SW[1]  ; HEX0[2] ;
; N/A   ; None              ; 10.405 ns       ; KEY[1] ; HEX0[5] ;
; N/A   ; None              ; 10.269 ns       ; SW[0]  ; HEX0[2] ;
; N/A   ; None              ; 10.245 ns       ; SW[3]  ; HEX0[6] ;
; N/A   ; None              ; 10.244 ns       ; SW[2]  ; HEX0[5] ;
; N/A   ; None              ; 10.180 ns       ; SW[1]  ; HEX0[4] ;
; N/A   ; None              ; 9.934 ns        ; SW[1]  ; LEDR[8] ;
; N/A   ; None              ; 9.921 ns        ; KEY[1] ; HEX0[1] ;
; N/A   ; None              ; 9.891 ns        ; SW[1]  ; HEX0[3] ;
; N/A   ; None              ; 9.844 ns        ; SW[0]  ; LEDR[8] ;
; N/A   ; None              ; 9.795 ns        ; SW[1]  ; HEX0[0] ;
; N/A   ; None              ; 9.760 ns        ; SW[2]  ; HEX0[1] ;
; N/A   ; None              ; 9.752 ns        ; SW[0]  ; HEX0[3] ;
; N/A   ; None              ; 9.663 ns        ; SW[0]  ; HEX0[0] ;
; N/A   ; None              ; 9.655 ns        ; SW[5]  ; HEX1[0] ;
; N/A   ; None              ; 9.650 ns        ; KEY[1] ; HEX0[6] ;
; N/A   ; None              ; 9.569 ns        ; SW[0]  ; HEX0[4] ;
; N/A   ; None              ; 9.513 ns        ; SW[5]  ; HEX1[1] ;
; N/A   ; None              ; 9.489 ns        ; SW[2]  ; HEX0[6] ;
; N/A   ; None              ; 9.424 ns        ; SW[1]  ; HEX0[5] ;
; N/A   ; None              ; 9.386 ns        ; SW[5]  ; HEX1[5] ;
; N/A   ; None              ; 9.298 ns        ; SW[7]  ; HEX1[0] ;
; N/A   ; None              ; 9.280 ns        ; SW[0]  ; HEX0[5] ;
; N/A   ; None              ; 9.233 ns        ; SW[5]  ; HEX1[4] ;
; N/A   ; None              ; 9.213 ns        ; SW[5]  ; HEX1[3] ;
; N/A   ; None              ; 9.187 ns        ; SW[7]  ; HEX1[6] ;
; N/A   ; None              ; 9.164 ns        ; SW[5]  ; HEX1[2] ;
; N/A   ; None              ; 9.155 ns        ; SW[7]  ; HEX1[1] ;
; N/A   ; None              ; 9.028 ns        ; SW[7]  ; HEX1[5] ;
; N/A   ; None              ; 8.927 ns        ; SW[1]  ; HEX0[1] ;
; N/A   ; None              ; 8.923 ns        ; SW[4]  ; HEX1[0] ;
; N/A   ; None              ; 8.855 ns        ; SW[7]  ; HEX1[3] ;
; N/A   ; None              ; 8.808 ns        ; SW[7]  ; HEX1[2] ;
; N/A   ; None              ; 8.796 ns        ; SW[0]  ; HEX0[1] ;
; N/A   ; None              ; 8.782 ns        ; SW[4]  ; HEX1[1] ;
; N/A   ; None              ; 8.699 ns        ; SW[8]  ; HEX2[0] ;
; N/A   ; None              ; 8.695 ns        ; SW[5]  ; HEX1[6] ;
; N/A   ; None              ; 8.669 ns        ; SW[1]  ; HEX0[6] ;
; N/A   ; None              ; 8.657 ns        ; SW[4]  ; HEX1[5] ;
; N/A   ; None              ; 8.656 ns        ; SW[8]  ; HEX2[1] ;
; N/A   ; None              ; 8.655 ns        ; SW[8]  ; HEX2[3] ;
; N/A   ; None              ; 8.604 ns        ; SW[9]  ; HEX2[0] ;
; N/A   ; None              ; 8.590 ns        ; SW[8]  ; HEX2[2] ;
; N/A   ; None              ; 8.583 ns        ; SW[4]  ; HEX1[6] ;
; N/A   ; None              ; 8.563 ns        ; SW[9]  ; HEX2[3] ;
; N/A   ; None              ; 8.554 ns        ; SW[11] ; HEX2[0] ;
; N/A   ; None              ; 8.553 ns        ; SW[9]  ; HEX2[1] ;
; N/A   ; None              ; 8.523 ns        ; SW[0]  ; HEX0[6] ;
; N/A   ; None              ; 8.511 ns        ; SW[11] ; HEX2[1] ;
; N/A   ; None              ; 8.510 ns        ; SW[11] ; HEX2[3] ;
; N/A   ; None              ; 8.501 ns        ; SW[4]  ; HEX1[4] ;
; N/A   ; None              ; 8.486 ns        ; SW[9]  ; HEX2[2] ;
; N/A   ; None              ; 8.482 ns        ; SW[4]  ; HEX1[3] ;
; N/A   ; None              ; 8.478 ns        ; SW[10] ; HEX2[0] ;
; N/A   ; None              ; 8.444 ns        ; SW[11] ; HEX2[2] ;
; N/A   ; None              ; 8.439 ns        ; SW[10] ; HEX2[3] ;
; N/A   ; None              ; 8.435 ns        ; SW[4]  ; HEX1[2] ;
; N/A   ; None              ; 8.422 ns        ; SW[10] ; HEX2[1] ;
; N/A   ; None              ; 8.409 ns        ; SW[8]  ; HEX2[4] ;
; N/A   ; None              ; 8.399 ns        ; SW[8]  ; HEX2[5] ;
; N/A   ; None              ; 8.385 ns        ; SW[8]  ; HEX2[6] ;
; N/A   ; None              ; 8.354 ns        ; SW[10] ; HEX2[2] ;
; N/A   ; None              ; 8.326 ns        ; SW[6]  ; HEX1[0] ;
; N/A   ; None              ; 8.309 ns        ; SW[9]  ; HEX2[5] ;
; N/A   ; None              ; 8.305 ns        ; SW[9]  ; HEX2[4] ;
; N/A   ; None              ; 8.298 ns        ; SW[9]  ; HEX2[6] ;
; N/A   ; None              ; 8.256 ns        ; SW[11] ; HEX2[5] ;
; N/A   ; None              ; 8.248 ns        ; SW[6]  ; HEX1[6] ;
; N/A   ; None              ; 8.245 ns        ; SW[11] ; HEX2[6] ;
; N/A   ; None              ; 8.185 ns        ; SW[10] ; HEX2[5] ;
; N/A   ; None              ; 8.184 ns        ; SW[6]  ; HEX1[1] ;
; N/A   ; None              ; 8.176 ns        ; SW[10] ; HEX2[4] ;
; N/A   ; None              ; 8.170 ns        ; SW[10] ; HEX2[6] ;
; N/A   ; None              ; 8.062 ns        ; SW[6]  ; HEX1[5] ;
; N/A   ; None              ; 7.903 ns        ; SW[6]  ; HEX1[4] ;
; N/A   ; None              ; 7.884 ns        ; SW[6]  ; HEX1[3] ;
; N/A   ; None              ; 7.833 ns        ; SW[6]  ; HEX1[2] ;
+-------+-------------------+-----------------+--------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                              ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                                ; To Clock ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.131 ns  ; SW[2]  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 ; KEY[1]   ;
; N/A           ; None        ; 0.002 ns  ; SW[1]  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~7 ; KEY[1]   ;
; N/A           ; None        ; 0.000 ns  ; SW[0]  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~4 ; KEY[1]   ;
; N/A           ; None        ; -0.417 ns ; SW[5]  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; KEY[1]   ;
; N/A           ; None        ; -0.484 ns ; SW[6]  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; KEY[1]   ;
; N/A           ; None        ; -0.660 ns ; SW[4]  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; KEY[1]   ;
; N/A           ; None        ; -0.729 ns ; SW[7]  ; reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; KEY[1]   ;
; N/A           ; None        ; -0.889 ns ; SW[10] ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5 ; KEY[1]   ;
; N/A           ; None        ; -0.971 ns ; SW[3]  ; reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~5 ; KEY[1]   ;
; N/A           ; None        ; -1.058 ns ; SW[11] ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7 ; KEY[1]   ;
; N/A           ; None        ; -1.371 ns ; SW[8]  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6 ; KEY[1]   ;
; N/A           ; None        ; -1.385 ns ; SW[9]  ; reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 ; KEY[1]   ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Nov 01 20:15:20 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hodiny -c hodiny --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~4" is a latch
    Warning: Node "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~5" is a latch
    Warning: Node "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6" is a latch
    Warning: Node "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~7" is a latch
    Warning: Node "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7" is a latch
    Warning: Node "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7" is a latch
    Warning: Node "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5" is a latch
    Warning: Node "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5" is a latch
    Warning: Node "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4" is a latch
    Warning: Node "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4" is a latch
    Warning: Node "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6" is a latch
    Warning: Node "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
    Info: Assuming node "KEY[2]" is an undefined clock
    Info: Assuming node "KEY[1]" is an undefined clock
    Info: Assuming node "SW[2]" is an undefined clock
    Info: Assuming node "SW[0]" is an undefined clock
    Info: Assuming node "SW[1]" is an undefined clock
    Info: Assuming node "SW[3]" is an undefined clock
Warning: Found 42 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~6" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~5" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~7" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~7" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[3]~5" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[0]~4" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]" as buffer
    Info: Detected gated clock "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita0~COUT" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]" as buffer
    Info: Detected gated clock "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita0~COUT" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]" as buffer
    Info: Detected gated clock "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita1~COUT" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]" as buffer
    Info: Detected ripple clock "inst3" as buffer
    Info: Detected gated clock "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita1~COUT" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]" as buffer
    Info: Detected ripple clock "inst1" as buffer
    Info: Detected gated clock "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita2~COUT" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]" as buffer
    Info: Detected gated clock "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita2~COUT" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]" as buffer
    Info: Detected gated clock "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~COUT" as buffer
    Info: Detected gated clock "reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~COUT" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[1]" as buffer
    Info: Detected gated clock "74246:inst29|80~0" as buffer
    Info: Detected gated clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|safe_q[0]~0" as buffer
    Info: Detected gated clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|safe_q[1]~4" as buffer
    Info: Detected gated clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|safe_q[3]~2" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[2]" as buffer
    Info: Detected gated clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|safe_q[0]~1" as buffer
    Info: Detected gated clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|safe_q[1]~5" as buffer
    Info: Detected gated clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|safe_q[3]~3" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[3]" as buffer
    Info: Detected ripple clock "delic50M:inst10|delic2" as buffer
    Info: Detected ripple clock "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 236.24 MHz between source register "delic5M:inst20|cnt[1]" and destination register "delic50M:inst10|cnt[22]" (period= 4.233 ns)
    Info: + Longest register to register delay is 4.018 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N3; Fanout = 4; REG Node = 'delic5M:inst20|cnt[1]'
        Info: 2: + IC(0.527 ns) + CELL(0.414 ns) = 0.941 ns; Loc. = LCCOMB_X29_Y18_N2; Fanout = 1; COMB Node = 'delic50M:inst10|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.012 ns; Loc. = LCCOMB_X29_Y18_N4; Fanout = 1; COMB Node = 'delic50M:inst10|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.083 ns; Loc. = LCCOMB_X29_Y18_N6; Fanout = 1; COMB Node = 'delic50M:inst10|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.154 ns; Loc. = LCCOMB_X29_Y18_N8; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.225 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.296 ns; Loc. = LCCOMB_X29_Y18_N12; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.455 ns; Loc. = LCCOMB_X29_Y18_N14; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.526 ns; Loc. = LCCOMB_X29_Y18_N16; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.597 ns; Loc. = LCCOMB_X29_Y18_N18; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.668 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.739 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~21'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.810 ns; Loc. = LCCOMB_X29_Y18_N24; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~23'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.881 ns; Loc. = LCCOMB_X29_Y18_N26; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.952 ns; Loc. = LCCOMB_X29_Y18_N28; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~27'
        Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 2.098 ns; Loc. = LCCOMB_X29_Y18_N30; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~29'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.169 ns; Loc. = LCCOMB_X29_Y17_N0; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.240 ns; Loc. = LCCOMB_X29_Y17_N2; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.311 ns; Loc. = LCCOMB_X29_Y17_N4; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.382 ns; Loc. = LCCOMB_X29_Y17_N6; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~37'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.453 ns; Loc. = LCCOMB_X29_Y17_N8; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~39'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.524 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'delic50M:inst10|Add0~41'
        Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 2.934 ns; Loc. = LCCOMB_X29_Y17_N12; Fanout = 1; COMB Node = 'delic50M:inst10|Add0~42'
        Info: 24: + IC(0.725 ns) + CELL(0.275 ns) = 3.934 ns; Loc. = LCCOMB_X28_Y18_N16; Fanout = 1; COMB Node = 'delic50M:inst10|cnt~10'
        Info: 25: + IC(0.000 ns) + CELL(0.084 ns) = 4.018 ns; Loc. = LCFF_X28_Y18_N17; Fanout = 3; REG Node = 'delic50M:inst10|cnt[22]'
        Info: Total cell delay = 2.766 ns ( 68.84 % )
        Info: Total interconnect delay = 1.252 ns ( 31.16 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.697 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X28_Y18_N17; Fanout = 3; REG Node = 'delic50M:inst10|cnt[22]'
            Info: Total cell delay = 1.536 ns ( 56.95 % )
            Info: Total interconnect delay = 1.161 ns ( 43.05 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 2.698 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X30_Y18_N3; Fanout = 4; REG Node = 'delic5M:inst20|cnt[1]'
            Info: Total cell delay = 1.536 ns ( 56.93 % )
            Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "KEY[2]" Internal fmax is restricted to 450.05 MHz between source register "inst4" and destination register "inst4"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y18_N3; Fanout = 14; REG Node = 'inst4'
            Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X61_Y18_N2; Fanout = 1; COMB Node = 'inst4~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X61_Y18_N3; Fanout = 14; REG Node = 'inst4'
            Info: Total cell delay = 0.407 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "KEY[2]" to destination register is 2.287 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'KEY[2]'
                Info: 2: + IC(0.908 ns) + CELL(0.537 ns) = 2.287 ns; Loc. = LCFF_X61_Y18_N3; Fanout = 14; REG Node = 'inst4'
                Info: Total cell delay = 1.379 ns ( 60.30 % )
                Info: Total interconnect delay = 0.908 ns ( 39.70 % )
            Info: - Longest clock path from clock "KEY[2]" to source register is 2.287 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'KEY[2]'
                Info: 2: + IC(0.908 ns) + CELL(0.537 ns) = 2.287 ns; Loc. = LCFF_X61_Y18_N3; Fanout = 14; REG Node = 'inst4'
                Info: Total cell delay = 1.379 ns ( 60.30 % )
                Info: Total interconnect delay = 0.908 ns ( 39.70 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: No valid register-to-register data paths exist for clock "SW[2]"
Info: No valid register-to-register data paths exist for clock "SW[0]"
Info: No valid register-to-register data paths exist for clock "SW[1]"
Info: No valid register-to-register data paths exist for clock "SW[3]"
Info: tsu for register "reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4" (data pin = "SW[9]", clock pin = "KEY[1]") is 2.093 ns
    Info: + Longest pin to register delay is 3.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; PIN Node = 'SW[9]'
        Info: 2: + IC(2.264 ns) + CELL(0.413 ns) = 3.676 ns; Loc. = LCCOMB_X62_Y18_N16; Fanout = 4; REG Node = 'reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4'
        Info: Total cell delay = 1.412 ns ( 38.41 % )
        Info: Total interconnect delay = 2.264 ns ( 61.59 % )
    Info: + Micro setup delay of destination is 0.708 ns
    Info: - Shortest clock path from clock "KEY[1]" to destination register is 2.291 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 25; CLK Node = 'KEY[1]'
        Info: 2: + IC(1.299 ns) + CELL(0.150 ns) = 2.291 ns; Loc. = LCCOMB_X62_Y18_N16; Fanout = 4; REG Node = 'reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4'
        Info: Total cell delay = 0.992 ns ( 43.30 % )
        Info: Total interconnect delay = 1.299 ns ( 56.70 % )
Info: tco from clock "CLOCK_50" to destination pin "LEDR[8]" through register "inst23" is 17.787 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 11.226 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.238 ns) + CELL(0.787 ns) = 3.024 ns; Loc. = LCFF_X28_Y18_N25; Fanout = 7; REG Node = 'delic50M:inst10|delic2'
        Info: 3: + IC(1.468 ns) + CELL(0.787 ns) = 5.279 ns; Loc. = LCFF_X48_Y16_N31; Fanout = 4; REG Node = 'inst1'
        Info: 4: + IC(0.427 ns) + CELL(0.787 ns) = 6.493 ns; Loc. = LCFF_X49_Y16_N19; Fanout = 3; REG Node = 'reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0]'
        Info: 5: + IC(0.322 ns) + CELL(0.393 ns) = 7.208 ns; Loc. = LCCOMB_X49_Y16_N18; Fanout = 2; COMB Node = 'reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita0~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.279 ns; Loc. = LCCOMB_X49_Y16_N20; Fanout = 2; COMB Node = 'reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita1~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.350 ns; Loc. = LCCOMB_X49_Y16_N22; Fanout = 2; COMB Node = 'reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita2~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.421 ns; Loc. = LCCOMB_X49_Y16_N24; Fanout = 1; COMB Node = 'reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 7.831 ns; Loc. = LCCOMB_X49_Y16_N26; Fanout = 6; COMB Node = 'reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~0'
        Info: 10: + IC(1.675 ns) + CELL(0.393 ns) = 9.899 ns; Loc. = LCCOMB_X62_Y18_N30; Fanout = 1; COMB Node = 'inst8~0'
        Info: 11: + IC(0.408 ns) + CELL(0.150 ns) = 10.457 ns; Loc. = LCCOMB_X61_Y18_N26; Fanout = 3; COMB Node = 'inst8'
        Info: 12: + IC(0.232 ns) + CELL(0.537 ns) = 11.226 ns; Loc. = LCFF_X61_Y18_N1; Fanout = 1; REG Node = 'inst23'
        Info: Total cell delay = 5.456 ns ( 48.60 % )
        Info: Total interconnect delay = 5.770 ns ( 51.40 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.311 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y18_N1; Fanout = 1; REG Node = 'inst23'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X61_Y18_N0; Fanout = 1; COMB Node = 'inst21~0'
        Info: 3: + IC(3.220 ns) + CELL(2.768 ns) = 6.311 ns; Loc. = PIN_AA14; Fanout = 0; PIN Node = 'LEDR[8]'
        Info: Total cell delay = 3.091 ns ( 48.98 % )
        Info: Total interconnect delay = 3.220 ns ( 51.02 % )
Info: Longest tpd from source pin "KEY[1]" to destination pin "HEX1[0]" is 13.011 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 25; CLK Node = 'KEY[1]'
    Info: 2: + IC(5.300 ns) + CELL(0.275 ns) = 6.417 ns; Loc. = LCCOMB_X49_Y16_N30; Fanout = 7; COMB Node = 'reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|safe_q[1]~0'
    Info: 3: + IC(2.636 ns) + CELL(0.437 ns) = 9.490 ns; Loc. = LCCOMB_X64_Y4_N26; Fanout = 1; COMB Node = '74246:inst30|80~1'
    Info: 4: + IC(0.732 ns) + CELL(2.789 ns) = 13.011 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'HEX1[0]'
    Info: Total cell delay = 4.343 ns ( 33.38 % )
    Info: Total interconnect delay = 8.668 ns ( 66.62 % )
Info: th for register "reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6" (data pin = "SW[2]", clock pin = "KEY[1]") is 0.131 ns
    Info: + Longest clock path from clock "KEY[1]" to destination register is 2.290 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 25; CLK Node = 'KEY[1]'
        Info: 2: + IC(1.298 ns) + CELL(0.150 ns) = 2.290 ns; Loc. = LCCOMB_X61_Y18_N12; Fanout = 4; REG Node = 'reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6'
        Info: Total cell delay = 0.992 ns ( 43.32 % )
        Info: Total interconnect delay = 1.298 ns ( 56.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.159 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'SW[2]'
        Info: 2: + IC(0.885 ns) + CELL(0.275 ns) = 2.159 ns; Loc. = LCCOMB_X61_Y18_N12; Fanout = 4; REG Node = 'reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6'
        Info: Total cell delay = 1.274 ns ( 59.01 % )
        Info: Total interconnect delay = 0.885 ns ( 40.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 142 megabytes
    Info: Processing ended: Tue Nov 01 20:15:22 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


