{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-63-g2dc71213)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\constraints.cst",
        "packer.partno": "GW2AR-LV18QN88C8/I7",
        "packer.chipdb": "GW2A-18C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:4.1-55.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 9273 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 9272 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 9353, 9350, 9347, 9344, 9341, 9338 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 9270 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 9269 ]
        },
        "adcIn": {
          "direction": "input",
          "bits": [ 9333, 9315, 9309, 9303, 9335, 9297, 9291, 9317 ]
        },
        "adcClk": {
          "direction": "output",
          "bits": [ 9267 ]
        }
      },
      "cells": {
        "txIntervalCounter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10272 ],
            "COUT": [ 10281 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10272 ],
            "COUT": [ 10280 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10272 ],
            "COUT": [ 10279 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y47/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10272 ],
            "COUT": [ 10278 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y42/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10272 ],
            "COUT": [ 10277 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50Y27/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 10272 ]
          }
        },
        "uart_tx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X49Y0/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:13.12-13.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9273 ],
            "I": [ 10204 ]
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9675 ],
            "I2": [ 9678 ],
            "I1": [ 9646 ],
            "I0": [ 9719 ],
            "F": [ 10251 ]
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10250 ]
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9671 ],
            "O": [ 9695 ],
            "I1": [ 10251 ],
            "I0": [ 10250 ]
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9744 ],
            "I0": [ 9741 ],
            "F": [ 9574 ]
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9692 ],
            "I1": [ 9696 ],
            "I0": [ 9695 ],
            "F": [ 9788 ]
          }
        },
        "u.uart_rx_LUT4_I0_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9744 ],
            "I1": [ 9741 ],
            "I0": [ 9571 ],
            "F": [ 9577 ]
          }
        },
        "u.uart_rx_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y44/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9744 ],
            "I2": [ 9741 ],
            "I1": [ 9571 ],
            "I0": [ 9578 ],
            "F": [ 9564 ]
          }
        },
        "u.uart_rx_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9744 ],
            "I2": [ 9741 ],
            "I1": [ 9571 ],
            "I0": [ 9578 ],
            "F": [ 9632 ]
          }
        },
        "u.uart_rx_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X43Y0/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:12.11-12.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9578 ],
            "I": [ 9272 ]
          }
        },
        "u.txState_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y44/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 10221 ]
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001100010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9425 ],
            "I2": [ 9424 ],
            "I1": [ 9422 ],
            "I0": [ 9357 ],
            "F": [ 10239 ]
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9425 ],
            "I2": [ 9424 ],
            "I1": [ 9422 ],
            "I0": [ 9357 ],
            "F": [ 10238 ]
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9892 ],
            "O": [ 10231 ],
            "I1": [ 10239 ],
            "I0": [ 10238 ]
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9425 ],
            "I2": [ 9424 ],
            "I1": [ 9422 ],
            "I0": [ 9357 ],
            "F": [ 10234 ]
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9425 ],
            "I2": [ 9424 ],
            "I1": [ 9422 ],
            "I0": [ 9357 ],
            "F": [ 10233 ]
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9892 ],
            "O": [ 10230 ],
            "I1": [ 10234 ],
            "I0": [ 10233 ]
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9887 ],
            "O": [ 10220 ],
            "I1": [ 10231 ],
            "I0": [ 10230 ]
          }
        },
        "u.txState_DFFE_Q_2_D_LUT3_F_I2_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9835 ],
            "I2": [ 9833 ],
            "I1": [ 10226 ],
            "I0": [ 9828 ],
            "F": [ 9815 ]
          }
        },
        "u.txState_DFFE_Q_2_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y47/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9831 ],
            "I2": [ 9808 ],
            "I1": [ 9802 ],
            "I0": [ 9796 ],
            "F": [ 10226 ]
          }
        },
        "u.txState_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10226 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 10224 ]
          }
        },
        "u.txState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9897 ],
            "D": [ 10224 ],
            "CLK": [ 9276 ],
            "CE": [ 10220 ]
          }
        },
        "u.txState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9895 ],
            "D": [ 9828 ],
            "CLK": [ 9276 ],
            "CE": [ 10220 ]
          }
        },
        "u.txState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y44/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9422 ],
            "D": [ 10221 ],
            "CLK": [ 9276 ],
            "CE": [ 10220 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9808 ],
            "I1": [ 9321 ],
            "I0": [ 9295 ],
            "F": [ 10211 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9808 ],
            "I1": [ 9289 ],
            "I0": [ 9284 ],
            "F": [ 10210 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_1_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9808 ],
            "I1": [ 9331 ],
            "I0": [ 9313 ],
            "F": [ 10214 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9808 ],
            "I1": [ 9307 ],
            "I0": [ 9301 ],
            "F": [ 10213 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10214 ],
            "I2": [ 10213 ],
            "I1": [ 9802 ],
            "I0": [ 9796 ],
            "F": [ 10208 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10211 ],
            "I2": [ 10210 ],
            "I1": [ 9802 ],
            "I0": [ 9796 ],
            "F": [ 10207 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y47/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10208 ],
            "I2": [ 10207 ],
            "I1": [ 9831 ],
            "I0": [ 9828 ],
            "F": [ 10202 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y44/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9424 ],
            "I1": [ 9422 ],
            "I0": [ 9357 ],
            "F": [ 10201 ]
          }
        },
        "u.txPinRegister_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y44/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10273 ],
            "Q": [ 10204 ],
            "D": [ 10202 ],
            "CLK": [ 9276 ],
            "CE": [ 10201 ]
          }
        },
        "u.txCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y43/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10078 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 9837 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y41/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10034 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 10197 ]
          }
        },
        "u.txCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y41/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10033 ],
            "D": [ 10197 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10030 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 10194 ]
          }
        },
        "u.txCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10029 ],
            "D": [ 10194 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10190 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10189 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9866 ],
            "O": [ 10182 ],
            "I1": [ 10190 ],
            "I0": [ 10189 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10185 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10184 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9866 ],
            "O": [ 10181 ],
            "I1": [ 10185 ],
            "I0": [ 10184 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9861 ],
            "O": [ 10166 ],
            "I1": [ 10182 ],
            "I0": [ 10181 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10177 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10176 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9866 ],
            "O": [ 10169 ],
            "I1": [ 10177 ],
            "I0": [ 10176 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10172 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10171 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9866 ],
            "O": [ 10168 ],
            "I1": [ 10172 ],
            "I0": [ 10171 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9861 ],
            "O": [ 10165 ],
            "I1": [ 10169 ],
            "I0": [ 10168 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/MUX3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9856 ],
            "O": [ 10134 ],
            "I1": [ 10166 ],
            "I0": [ 10165 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10161 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10160 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9866 ],
            "O": [ 10153 ],
            "I1": [ 10161 ],
            "I0": [ 10160 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10156 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10155 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9866 ],
            "O": [ 10152 ],
            "I1": [ 10156 ],
            "I0": [ 10155 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9861 ],
            "O": [ 10137 ],
            "I1": [ 10153 ],
            "I0": [ 10152 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10148 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10147 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9866 ],
            "O": [ 10140 ],
            "I1": [ 10148 ],
            "I0": [ 10147 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10143 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9933 ],
            "I2": [ 9961 ],
            "I1": [ 9984 ],
            "I0": [ 9994 ],
            "F": [ 10142 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9866 ],
            "O": [ 10139 ],
            "I1": [ 10143 ],
            "I0": [ 10142 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9861 ],
            "O": [ 10136 ],
            "I1": [ 10140 ],
            "I0": [ 10139 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/MUX3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9856 ],
            "O": [ 10133 ],
            "I1": [ 10137 ],
            "I0": [ 10136 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/MUX7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9851 ],
            "O": [ 10097 ],
            "I1": [ 10134 ],
            "I0": [ 10133 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10078 ],
            "I2": [ 9941 ],
            "I1": [ 9998 ],
            "I0": [ 10081 ],
            "F": [ 10129 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10128 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 9887 ],
            "I1": [ 10129 ],
            "I0": [ 10128 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y42/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10125 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y42/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10097 ],
            "O": [ 9892 ],
            "I1": [ 10123 ],
            "I0": [ 10125 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y42/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10003 ],
            "I2": [ 10008 ],
            "I1": [ 10013 ],
            "I0": [ 10018 ],
            "F": [ 10123 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10078 ],
            "I1": [ 9941 ],
            "I0": [ 9998 ],
            "F": [ 9833 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y44/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9828 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y44/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9897 ],
            "I0": [ 9895 ],
            "F": [ 9424 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10107 ],
            "I2": [ 10105 ],
            "I1": [ 10100 ],
            "I0": [ 10102 ],
            "F": [ 9425 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_2_I2_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9864 ],
            "I2": [ 9859 ],
            "I1": [ 9854 ],
            "I0": [ 9849 ],
            "F": [ 10114 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_2_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9908 ],
            "I2": [ 9882 ],
            "I1": [ 9876 ],
            "I0": [ 9870 ],
            "F": [ 10113 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_2_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10112 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_2_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10114 ],
            "O": [ 10109 ],
            "I1": [ 10113 ],
            "I0": [ 10112 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9970 ],
            "I2": [ 9952 ],
            "I1": [ 9947 ],
            "I0": [ 9925 ],
            "F": [ 10108 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10109 ],
            "I2": [ 10108 ],
            "I1": [ 9994 ],
            "I0": [ 9976 ],
            "F": [ 10107 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y41/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9844 ],
            "I2": [ 10033 ],
            "I1": [ 10029 ],
            "I0": [ 10021 ],
            "F": [ 10105 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10016 ],
            "I2": [ 10011 ],
            "I1": [ 10006 ],
            "I0": [ 10001 ],
            "F": [ 10100 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y43/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9944 ],
            "I1": [ 9841 ],
            "I0": [ 9838 ],
            "F": [ 10102 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10081 ],
            "I0": [ 10100 ],
            "F": [ 9817 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y44/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9897 ],
            "I0": [ 9422 ],
            "F": [ 9831 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10097 ],
            "I0": [ 10085 ],
            "F": [ 9835 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10093 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10092 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9878 ],
            "O": [ 10084 ],
            "I1": [ 10093 ],
            "I0": [ 10092 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10088 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9898 ],
            "I2": [ 9916 ],
            "I1": [ 9949 ],
            "I0": [ 9972 ],
            "F": [ 10087 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9878 ],
            "O": [ 10083 ],
            "I1": [ 10088 ],
            "I0": [ 10087 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9872 ],
            "O": [ 10085 ],
            "I1": [ 10084 ],
            "I0": [ 10083 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10023 ],
            "I2": [ 10030 ],
            "I1": [ 10034 ],
            "I0": [ 9846 ],
            "F": [ 10081 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y42/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9941 ],
            "I3": [ 10272 ],
            "I1": [ 9841 ],
            "I0": [ 10273 ],
            "COUT": [ 10076 ],
            "CIN": [ 10074 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y42/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 10078 ],
            "I3": [ 10272 ],
            "I1": [ 9838 ],
            "I0": [ 10273 ],
            "COUT": [ 10077 ],
            "CIN": [ 10076 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y42/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9998 ],
            "I3": [ 10272 ],
            "I1": [ 9944 ],
            "I0": [ 10273 ],
            "COUT": [ 10074 ],
            "CIN": [ 10069 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y42/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 10013 ],
            "I3": [ 10272 ],
            "I1": [ 10011 ],
            "I0": [ 10273 ],
            "COUT": [ 10071 ],
            "CIN": [ 10066 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y42/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 10008 ],
            "I3": [ 10272 ],
            "I1": [ 10006 ],
            "I0": [ 10273 ],
            "COUT": [ 10068 ],
            "CIN": [ 10071 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y42/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 10003 ],
            "I3": [ 10272 ],
            "I1": [ 10001 ],
            "I0": [ 10273 ],
            "COUT": [ 10069 ],
            "CIN": [ 10068 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y42/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 10018 ],
            "I3": [ 10272 ],
            "I1": [ 10016 ],
            "I0": [ 10273 ],
            "COUT": [ 10066 ],
            "CIN": [ 10026 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y42/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9898 ],
            "I3": [ 10272 ],
            "I1": [ 9882 ],
            "I0": [ 10273 ],
            "COUT": [ 10063 ],
            "CIN": [ 10061 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y42/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9878 ],
            "I3": [ 10272 ],
            "I1": [ 9876 ],
            "I0": [ 10273 ],
            "COUT": [ 10059 ],
            "CIN": [ 10063 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y42/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9916 ],
            "I3": [ 10272 ],
            "I1": [ 9908 ],
            "I0": [ 10273 ],
            "COUT": [ 10061 ],
            "CIN": [ 10041 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y42/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9872 ],
            "I3": [ 10272 ],
            "I1": [ 9870 ],
            "I0": [ 10273 ],
            "COUT": [ 10057 ],
            "CIN": [ 10059 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y42/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9866 ],
            "I3": [ 10272 ],
            "I1": [ 9864 ],
            "I0": [ 10273 ],
            "COUT": [ 10055 ],
            "CIN": [ 10057 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9861 ],
            "I3": [ 10272 ],
            "I1": [ 9859 ],
            "I0": [ 10273 ],
            "COUT": [ 10053 ],
            "CIN": [ 10055 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9856 ],
            "I3": [ 10272 ],
            "I1": [ 9854 ],
            "I0": [ 10273 ],
            "COUT": [ 10038 ],
            "CIN": [ 10053 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y42/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9972 ],
            "I3": [ 10272 ],
            "I1": [ 9970 ],
            "I0": [ 10273 ],
            "COUT": [ 10043 ],
            "CIN": [ 10048 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y42/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 10050 ],
            "I3": [ 10272 ],
            "I1": [ 9994 ],
            "I0": [ 10272 ],
            "COUT": [ 10047 ],
            "CIN": [ 10277 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y42/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9984 ],
            "I3": [ 10272 ],
            "I1": [ 9976 ],
            "I0": [ 10273 ],
            "COUT": [ 10048 ],
            "CIN": [ 10047 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y42/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9949 ],
            "I3": [ 10272 ],
            "I1": [ 9947 ],
            "I0": [ 10273 ],
            "COUT": [ 10040 ],
            "CIN": [ 10044 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y42/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9961 ],
            "I3": [ 10272 ],
            "I1": [ 9952 ],
            "I0": [ 10273 ],
            "COUT": [ 10044 ],
            "CIN": [ 10043 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y42/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9933 ],
            "I3": [ 10272 ],
            "I1": [ 9925 ],
            "I0": [ 10273 ],
            "COUT": [ 10041 ],
            "CIN": [ 10040 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9851 ],
            "I3": [ 10272 ],
            "I1": [ 9849 ],
            "I0": [ 10273 ],
            "COUT": [ 10036 ],
            "CIN": [ 10038 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9846 ],
            "I3": [ 10272 ],
            "I1": [ 9844 ],
            "I0": [ 10273 ],
            "COUT": [ 10032 ],
            "CIN": [ 10036 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 10034 ],
            "I3": [ 10272 ],
            "I1": [ 10033 ],
            "I0": [ 10273 ],
            "COUT": [ 10028 ],
            "CIN": [ 10032 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 10030 ],
            "I3": [ 10272 ],
            "I1": [ 10029 ],
            "I0": [ 10273 ],
            "COUT": [ 10025 ],
            "CIN": [ 10028 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y42/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 10023 ],
            "I3": [ 10272 ],
            "I1": [ 10021 ],
            "I0": [ 10273 ],
            "COUT": [ 10026 ],
            "CIN": [ 10025 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y41/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10023 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 10020 ]
          }
        },
        "u.txCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y41/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10021 ],
            "D": [ 10020 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y42/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10018 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 10015 ]
          }
        },
        "u.txCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y42/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10016 ],
            "D": [ 10015 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y41/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10013 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 10010 ]
          }
        },
        "u.txCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y42/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10011 ],
            "D": [ 10010 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y42/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10008 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 10005 ]
          }
        },
        "u.txCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y42/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10006 ],
            "D": [ 10005 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y42/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10003 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 10000 ]
          }
        },
        "u.txCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y41/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10001 ],
            "D": [ 10000 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y43/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9998 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 9943 ]
          }
        },
        "u.txCounter_DFFE_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9424 ],
            "I1": [ 9994 ],
            "I0": [ 9422 ],
            "F": [ 9992 ]
          }
        },
        "u.txCounter_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9994 ],
            "D": [ 9992 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9984 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9988 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9984 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9987 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9892 ],
            "O": [ 9979 ],
            "I1": [ 9988 ],
            "I0": [ 9987 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9984 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9982 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9984 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9981 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9892 ],
            "O": [ 9978 ],
            "I1": [ 9982 ],
            "I0": [ 9981 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9887 ],
            "O": [ 9974 ],
            "I1": [ 9979 ],
            "I0": [ 9978 ]
          }
        },
        "u.txCounter_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9976 ],
            "D": [ 9974 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y42/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9972 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 9969 ]
          }
        },
        "u.txCounter_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9970 ],
            "D": [ 9969 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9961 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9965 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9961 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9964 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9892 ],
            "O": [ 9955 ],
            "I1": [ 9965 ],
            "I0": [ 9964 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9961 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9958 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9961 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9957 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9892 ],
            "O": [ 9954 ],
            "I1": [ 9958 ],
            "I0": [ 9957 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9887 ],
            "O": [ 9951 ],
            "I1": [ 9955 ],
            "I0": [ 9954 ]
          }
        },
        "u.txCounter_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y44/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9952 ],
            "D": [ 9951 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9949 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 9946 ]
          }
        },
        "u.txCounter_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9947 ],
            "D": [ 9946 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y43/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9944 ],
            "D": [ 9943 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y43/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9941 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 9840 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9933 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9937 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9933 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9936 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9892 ],
            "O": [ 9928 ],
            "I1": [ 9937 ],
            "I0": [ 9936 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9933 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9931 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9933 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9930 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9892 ],
            "O": [ 9927 ],
            "I1": [ 9931 ],
            "I0": [ 9930 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9887 ],
            "O": [ 9924 ],
            "I1": [ 9928 ],
            "I0": [ 9927 ]
          }
        },
        "u.txCounter_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9925 ],
            "D": [ 9924 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9916 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9920 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9916 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9919 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9892 ],
            "O": [ 9911 ],
            "I1": [ 9920 ],
            "I0": [ 9919 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9916 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9914 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9916 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9913 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9892 ],
            "O": [ 9910 ],
            "I1": [ 9914 ],
            "I0": [ 9913 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9887 ],
            "O": [ 9906 ],
            "I1": [ 9911 ],
            "I0": [ 9910 ]
          }
        },
        "u.txCounter_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9908 ],
            "D": [ 9906 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9898 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9902 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9898 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9901 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9892 ],
            "O": [ 9885 ],
            "I1": [ 9902 ],
            "I0": [ 9901 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9898 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9890 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9898 ],
            "I2": [ 9897 ],
            "I1": [ 9895 ],
            "I0": [ 9422 ],
            "F": [ 9889 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9892 ],
            "O": [ 9884 ],
            "I1": [ 9890 ],
            "I0": [ 9889 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9887 ],
            "O": [ 9880 ],
            "I1": [ 9885 ],
            "I0": [ 9884 ]
          }
        },
        "u.txCounter_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9882 ],
            "D": [ 9880 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y42/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9878 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 9874 ]
          }
        },
        "u.txCounter_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9876 ],
            "D": [ 9874 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9872 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 9868 ]
          }
        },
        "u.txCounter_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9870 ],
            "D": [ 9868 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y40/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9866 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 9863 ]
          }
        },
        "u.txCounter_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y40/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9864 ],
            "D": [ 9863 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y44/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9861 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 9858 ]
          }
        },
        "u.txCounter_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y44/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9859 ],
            "D": [ 9858 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9856 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 9853 ]
          }
        },
        "u.txCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9854 ],
            "D": [ 9853 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y41/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9851 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 9848 ]
          }
        },
        "u.txCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y41/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9849 ],
            "D": [ 9848 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9846 ],
            "I1": [ 9424 ],
            "I0": [ 9422 ],
            "F": [ 9843 ]
          }
        },
        "u.txCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9844 ],
            "D": [ 9843 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y43/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9841 ],
            "D": [ 9840 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y43/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9838 ],
            "D": [ 9837 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9835 ],
            "I2": [ 9833 ],
            "I1": [ 9831 ],
            "I0": [ 9828 ],
            "F": [ 9824 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9823 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9817 ],
            "O": [ 9798 ],
            "I1": [ 9824 ],
            "I0": [ 9823 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 10273 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y47/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9794 ],
            "I3": [ 10272 ],
            "I1": [ 9796 ],
            "I0": [ 10273 ],
            "COUT": [ 9820 ],
            "CIN": [ 9806 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9814 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9817 ],
            "O": [ 9793 ],
            "I1": [ 9815 ],
            "I0": [ 9814 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y47/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9808 ],
            "F": [ 9811 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y47/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9798 ],
            "Q": [ 9808 ],
            "D": [ 9811 ],
            "CLK": [ 9276 ],
            "CE": [ 9793 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y47/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9809 ],
            "I3": [ 10272 ],
            "I1": [ 9808 ],
            "I0": [ 10272 ],
            "COUT": [ 9805 ],
            "CIN": [ 10278 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y47/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9800 ],
            "I3": [ 10272 ],
            "I1": [ 9802 ],
            "I0": [ 10273 ],
            "COUT": [ 9806 ],
            "CIN": [ 9805 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y47/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9798 ],
            "Q": [ 9802 ],
            "D": [ 9800 ],
            "CLK": [ 9276 ],
            "CE": [ 9793 ]
          }
        },
        "u.txBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y47/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9798 ],
            "Q": [ 9796 ],
            "D": [ 9794 ],
            "CLK": [ 9276 ],
            "CE": [ 9793 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9623 ],
            "I1": [ 9618 ],
            "I0": [ 9615 ],
            "F": [ 9783 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9577 ],
            "I0": [ 9783 ],
            "F": [ 9779 ]
          }
        },
        "u.rxState_DFFE_Q_CE_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9744 ],
            "I1": [ 9741 ],
            "I0": [ 9571 ],
            "F": [ 9645 ]
          }
        },
        "u.rxState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9788 ],
            "I2": [ 9648 ],
            "I1": [ 9632 ],
            "I0": [ 9645 ],
            "F": [ 9778 ]
          }
        },
        "u.rxState_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9783 ],
            "I2": [ 9744 ],
            "I1": [ 9741 ],
            "I0": [ 9571 ],
            "F": [ 9785 ]
          }
        },
        "u.rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9744 ],
            "D": [ 9785 ],
            "CLK": [ 9276 ],
            "CE": [ 9778 ]
          }
        },
        "u.rxState_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9783 ],
            "I2": [ 9744 ],
            "I1": [ 9741 ],
            "I0": [ 9571 ],
            "F": [ 9781 ]
          }
        },
        "u.rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9741 ],
            "D": [ 9781 ],
            "CLK": [ 9276 ],
            "CE": [ 9778 ]
          }
        },
        "u.rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9571 ],
            "D": [ 9779 ],
            "CLK": [ 9276 ],
            "CE": [ 9778 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9771 ],
            "O": [ 9648 ],
            "I1": [ 9775 ],
            "I0": [ 9766 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9769 ],
            "I2": [ 9724 ],
            "I1": [ 9662 ],
            "I0": [ 9652 ],
            "F": [ 9775 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9681 ],
            "I2": [ 9686 ],
            "I1": [ 9703 ],
            "I0": [ 9700 ],
            "F": [ 9772 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9772 ],
            "I2": [ 9708 ],
            "I1": [ 9639 ],
            "I0": [ 9635 ],
            "F": [ 9771 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9642 ],
            "I2": [ 9677 ],
            "I1": [ 9674 ],
            "I0": [ 9670 ],
            "F": [ 9769 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9744 ],
            "I1": [ 9741 ],
            "I0": [ 9571 ],
            "F": [ 9724 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9724 ],
            "F": [ 9766 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y40/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9713 ],
            "I1": [ 9724 ],
            "I0": [ 9645 ],
            "F": [ 9633 ]
          }
        },
        "u.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9678 ],
            "F": [ 9761 ]
          }
        },
        "u.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9678 ],
            "I2": [ 9744 ],
            "I1": [ 9741 ],
            "I0": [ 9571 ],
            "F": [ 9760 ]
          }
        },
        "u.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9566 ],
            "O": [ 9758 ],
            "I1": [ 9761 ],
            "I0": [ 9760 ]
          }
        },
        "u.rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9677 ],
            "D": [ 9758 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9648 ],
            "I1": [ 9675 ],
            "I0": [ 9645 ],
            "F": [ 9755 ]
          }
        },
        "u.rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9674 ],
            "D": [ 9755 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxCounter_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9566 ],
            "I1": [ 9656 ],
            "I0": [ 9671 ],
            "F": [ 9752 ]
          }
        },
        "u.rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9670 ],
            "D": [ 9752 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9648 ],
            "I2": [ 9744 ],
            "I1": [ 9741 ],
            "I0": [ 9571 ],
            "F": [ 9656 ]
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9566 ],
            "I1": [ 9656 ],
            "I0": [ 9683 ],
            "F": [ 9748 ]
          }
        },
        "u.rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9681 ],
            "D": [ 9748 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9688 ],
            "F": [ 9738 ]
          }
        },
        "u.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9688 ],
            "I2": [ 9744 ],
            "I1": [ 9741 ],
            "I0": [ 9571 ],
            "F": [ 9737 ]
          }
        },
        "u.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9566 ],
            "O": [ 9735 ],
            "I1": [ 9738 ],
            "I0": [ 9737 ]
          }
        },
        "u.rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9686 ],
            "D": [ 9735 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9704 ],
            "I1": [ 9724 ],
            "I0": [ 9645 ],
            "F": [ 9732 ]
          }
        },
        "u.rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9703 ],
            "D": [ 9732 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxCounter_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9701 ],
            "I1": [ 9724 ],
            "I0": [ 9645 ],
            "F": [ 9729 ]
          }
        },
        "u.rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9700 ],
            "D": [ 9729 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9709 ],
            "I1": [ 9724 ],
            "I0": [ 9645 ],
            "F": [ 9726 ]
          }
        },
        "u.rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9708 ],
            "D": [ 9726 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9715 ],
            "I1": [ 9724 ],
            "I0": [ 9645 ],
            "F": [ 9637 ]
          }
        },
        "u.rxCounter_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9645 ],
            "I1": [ 9662 ],
            "I0": [ 9648 ],
            "F": [ 9721 ]
          }
        },
        "u.rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9662 ],
            "D": [ 9721 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9662 ],
            "I0": [ 9652 ],
            "F": [ 9719 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9701 ],
            "I2": [ 9704 ],
            "I1": [ 9688 ],
            "I0": [ 9683 ],
            "F": [ 9696 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9713 ],
            "I1": [ 9715 ],
            "I0": [ 9709 ],
            "F": [ 9692 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9715 ],
            "I3": [ 10272 ],
            "I1": [ 9639 ],
            "I0": [ 10273 ],
            "COUT": [ 9711 ],
            "CIN": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9713 ],
            "I3": [ 10272 ],
            "I1": [ 9635 ],
            "I0": [ 10273 ],
            "COUT": [ 9712 ],
            "CIN": [ 9711 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9709 ],
            "I3": [ 10272 ],
            "I1": [ 9708 ],
            "I0": [ 10273 ],
            "COUT": [ 9706 ],
            "CIN": [ 9699 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9704 ],
            "I3": [ 10272 ],
            "I1": [ 9703 ],
            "I0": [ 10273 ],
            "COUT": [ 9698 ],
            "CIN": [ 9685 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9701 ],
            "I3": [ 10272 ],
            "I1": [ 9700 ],
            "I0": [ 10273 ],
            "COUT": [ 9699 ],
            "CIN": [ 9698 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9696 ],
            "I2": [ 9695 ],
            "I1": [ 9574 ],
            "I0": [ 9571 ],
            "F": [ 9691 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9574 ],
            "I0": [ 9571 ],
            "F": [ 9690 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9692 ],
            "O": [ 9566 ],
            "I1": [ 9691 ],
            "I0": [ 9690 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9688 ],
            "I3": [ 10272 ],
            "I1": [ 9686 ],
            "I0": [ 10273 ],
            "COUT": [ 9685 ],
            "CIN": [ 9680 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9683 ],
            "I3": [ 10272 ],
            "I1": [ 9681 ],
            "I0": [ 10273 ],
            "COUT": [ 9680 ],
            "CIN": [ 9669 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9678 ],
            "I3": [ 10272 ],
            "I1": [ 9677 ],
            "I0": [ 10273 ],
            "COUT": [ 9673 ],
            "CIN": [ 9666 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9675 ],
            "I3": [ 10272 ],
            "I1": [ 9674 ],
            "I0": [ 10273 ],
            "COUT": [ 9668 ],
            "CIN": [ 9673 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9671 ],
            "I3": [ 10272 ],
            "I1": [ 9670 ],
            "I0": [ 10273 ],
            "COUT": [ 9669 ],
            "CIN": [ 9668 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9646 ],
            "I3": [ 10272 ],
            "I1": [ 9642 ],
            "I0": [ 10273 ],
            "COUT": [ 9666 ],
            "CIN": [ 9659 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9664 ],
            "I3": [ 10272 ],
            "I1": [ 9662 ],
            "I0": [ 10272 ],
            "COUT": [ 9658 ],
            "CIN": [ 10279 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9654 ],
            "I3": [ 10272 ],
            "I1": [ 9652 ],
            "I0": [ 10273 ],
            "COUT": [ 9659 ],
            "CIN": [ 9658 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9566 ],
            "I1": [ 9656 ],
            "I0": [ 9654 ],
            "F": [ 9650 ]
          }
        },
        "u.rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9652 ],
            "D": [ 9650 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxCounter_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9648 ],
            "I1": [ 9646 ],
            "I0": [ 9645 ],
            "F": [ 9641 ]
          }
        },
        "u.rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9642 ],
            "D": [ 9641 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9639 ],
            "D": [ 9637 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y40/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9635 ],
            "D": [ 9633 ],
            "CLK": [ 9276 ],
            "CE": [ 9632 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9614 ],
            "I3": [ 10272 ],
            "I1": [ 9615 ],
            "I0": [ 10273 ],
            "COUT": [ 9630 ],
            "CIN": [ 9621 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y46/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9577 ],
            "I0": [ 9564 ],
            "F": [ 9613 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y46/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9623 ],
            "F": [ 9626 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y46/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9564 ],
            "Q": [ 9623 ],
            "D": [ 9626 ],
            "CLK": [ 9276 ],
            "CE": [ 9613 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9624 ],
            "I3": [ 10272 ],
            "I1": [ 9623 ],
            "I0": [ 10272 ],
            "COUT": [ 9620 ],
            "CIN": [ 10280 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9617 ],
            "I3": [ 10272 ],
            "I1": [ 9618 ],
            "I0": [ 10273 ],
            "COUT": [ 9621 ],
            "CIN": [ 9620 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9564 ],
            "Q": [ 9618 ],
            "D": [ 9617 ],
            "CLK": [ 9276 ],
            "CE": [ 9613 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9564 ],
            "Q": [ 9615 ],
            "D": [ 9614 ],
            "CLK": [ 9276 ],
            "CE": [ 9613 ]
          }
        },
        "u.led_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9583 ],
            "F": [ 9595 ]
          }
        },
        "u.led_DFFE_Q_5_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9593 ],
            "F": [ 9609 ]
          }
        },
        "u.led_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9352 ],
            "D": [ 9609 ],
            "CLK": [ 9276 ],
            "CE": [ 9561 ]
          }
        },
        "u.led_DFFE_Q_4_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9591 ],
            "F": [ 9606 ]
          }
        },
        "u.led_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9349 ],
            "D": [ 9606 ],
            "CLK": [ 9276 ],
            "CE": [ 9561 ]
          }
        },
        "u.led_DFFE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9589 ],
            "F": [ 9603 ]
          }
        },
        "u.led_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9346 ],
            "D": [ 9603 ],
            "CLK": [ 9276 ],
            "CE": [ 9561 ]
          }
        },
        "u.led_DFFE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9587 ],
            "F": [ 9600 ]
          }
        },
        "u.led_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9343 ],
            "D": [ 9600 ],
            "CLK": [ 9276 ],
            "CE": [ 9561 ]
          }
        },
        "u.led_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9585 ],
            "F": [ 9597 ]
          }
        },
        "u.led_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9340 ],
            "D": [ 9597 ],
            "CLK": [ 9276 ],
            "CE": [ 9561 ]
          }
        },
        "u.led_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9337 ],
            "D": [ 9595 ],
            "CLK": [ 9276 ],
            "CE": [ 9561 ]
          }
        },
        "u.dataIn_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9593 ],
            "D": [ 9591 ],
            "CLK": [ 9276 ],
            "CE": [ 9577 ]
          }
        },
        "u.dataIn_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9591 ],
            "D": [ 9589 ],
            "CLK": [ 9276 ],
            "CE": [ 9577 ]
          }
        },
        "u.dataIn_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9589 ],
            "D": [ 9587 ],
            "CLK": [ 9276 ],
            "CE": [ 9577 ]
          }
        },
        "u.dataIn_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9587 ],
            "D": [ 9585 ],
            "CLK": [ 9276 ],
            "CE": [ 9577 ]
          }
        },
        "u.dataIn_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9585 ],
            "D": [ 9583 ],
            "CLK": [ 9276 ],
            "CE": [ 9577 ]
          }
        },
        "u.dataIn_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9583 ],
            "D": [ 9581 ],
            "CLK": [ 9276 ],
            "CE": [ 9577 ]
          }
        },
        "u.dataIn_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9581 ],
            "D": [ 9579 ],
            "CLK": [ 9276 ],
            "CE": [ 9577 ]
          }
        },
        "u.dataIn_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9579 ],
            "D": [ 9578 ],
            "CLK": [ 9276 ],
            "CE": [ 9577 ]
          }
        },
        "u.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y6/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:10.16-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9276 ],
            "I": [ 9270 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9574 ],
            "I0": [ 9571 ],
            "F": [ 9560 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9566 ],
            "I1": [ 9560 ],
            "I0": [ 9564 ],
            "F": [ 9559 ]
          }
        },
        "u.byteReady_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9561 ],
            "D": [ 9560 ],
            "CLK": [ 9276 ],
            "CE": [ 9559 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 10272 ]
          }
        },
        "txIntervalCounter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9427 ],
            "I3": [ 10272 ],
            "I1": [ 9407 ],
            "I0": [ 10273 ],
            "COUT": [ 9556 ],
            "CIN": [ 9474 ]
          }
        },
        "txIntervalCounter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9553 ],
            "I3": [ 10272 ],
            "I1": [ 9371 ],
            "I0": [ 10273 ],
            "COUT": [ 9551 ],
            "CIN": [ 9434 ]
          }
        },
        "txIntervalCounter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9371 ],
            "D": [ 9553 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9549 ],
            "I3": [ 10272 ],
            "I1": [ 9370 ],
            "I0": [ 10273 ],
            "COUT": [ 9547 ],
            "CIN": [ 9551 ]
          }
        },
        "txIntervalCounter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y47/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9370 ],
            "D": [ 9549 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9545 ],
            "I3": [ 10272 ],
            "I1": [ 9418 ],
            "I0": [ 10273 ],
            "COUT": [ 9543 ],
            "CIN": [ 9547 ]
          }
        },
        "txIntervalCounter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9418 ],
            "D": [ 9545 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9541 ],
            "I3": [ 10272 ],
            "I1": [ 9417 ],
            "I0": [ 10273 ],
            "COUT": [ 9539 ],
            "CIN": [ 9543 ]
          }
        },
        "txIntervalCounter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9417 ],
            "D": [ 9541 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9537 ],
            "I3": [ 10272 ],
            "I1": [ 9416 ],
            "I0": [ 10273 ],
            "COUT": [ 9535 ],
            "CIN": [ 9539 ]
          }
        },
        "txIntervalCounter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9416 ],
            "D": [ 9537 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9533 ],
            "I3": [ 10272 ],
            "I1": [ 9415 ],
            "I0": [ 10273 ],
            "COUT": [ 9531 ],
            "CIN": [ 9535 ]
          }
        },
        "txIntervalCounter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9415 ],
            "D": [ 9533 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9520 ],
            "I3": [ 10272 ],
            "I1": [ 9413 ],
            "I0": [ 10273 ],
            "COUT": [ 9518 ],
            "CIN": [ 9531 ]
          }
        },
        "txIntervalCounter_DFFR_Q_31_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9393 ],
            "F": [ 9528 ]
          }
        },
        "txIntervalCounter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9393 ],
            "D": [ 9528 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9526 ],
            "I3": [ 10272 ],
            "I1": [ 9393 ],
            "I0": [ 10272 ],
            "COUT": [ 9524 ],
            "CIN": [ 10281 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9522 ],
            "I3": [ 10272 ],
            "I1": [ 9392 ],
            "I0": [ 10273 ],
            "COUT": [ 9516 ],
            "CIN": [ 9524 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9392 ],
            "D": [ 9522 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9413 ],
            "D": [ 9520 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9476 ],
            "I3": [ 10272 ],
            "I1": [ 9411 ],
            "I0": [ 10273 ],
            "COUT": [ 9473 ],
            "CIN": [ 9518 ]
          }
        },
        "txIntervalCounter_DFFR_Q_29_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9514 ],
            "I3": [ 10272 ],
            "I1": [ 9391 ],
            "I0": [ 10273 ],
            "COUT": [ 9512 ],
            "CIN": [ 9516 ]
          }
        },
        "txIntervalCounter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9391 ],
            "D": [ 9514 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_28_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9510 ],
            "I3": [ 10272 ],
            "I1": [ 9390 ],
            "I0": [ 10273 ],
            "COUT": [ 9508 ],
            "CIN": [ 9512 ]
          }
        },
        "txIntervalCounter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9390 ],
            "D": [ 9510 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_27_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9506 ],
            "I3": [ 10272 ],
            "I1": [ 9398 ],
            "I0": [ 10273 ],
            "COUT": [ 9504 ],
            "CIN": [ 9508 ]
          }
        },
        "txIntervalCounter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9398 ],
            "D": [ 9506 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_26_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9502 ],
            "I3": [ 10272 ],
            "I1": [ 9397 ],
            "I0": [ 10273 ],
            "COUT": [ 9500 ],
            "CIN": [ 9504 ]
          }
        },
        "txIntervalCounter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9397 ],
            "D": [ 9502 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_25_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9498 ],
            "I3": [ 10272 ],
            "I1": [ 9396 ],
            "I0": [ 10273 ],
            "COUT": [ 9496 ],
            "CIN": [ 9500 ]
          }
        },
        "txIntervalCounter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9396 ],
            "D": [ 9498 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9494 ],
            "I3": [ 10272 ],
            "I1": [ 9395 ],
            "I0": [ 10273 ],
            "COUT": [ 9492 ],
            "CIN": [ 9496 ]
          }
        },
        "txIntervalCounter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9395 ],
            "D": [ 9494 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9490 ],
            "I3": [ 10272 ],
            "I1": [ 9383 ],
            "I0": [ 10273 ],
            "COUT": [ 9488 ],
            "CIN": [ 9492 ]
          }
        },
        "txIntervalCounter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y47/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9383 ],
            "D": [ 9490 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9486 ],
            "I3": [ 10272 ],
            "I1": [ 9382 ],
            "I0": [ 10273 ],
            "COUT": [ 9484 ],
            "CIN": [ 9488 ]
          }
        },
        "txIntervalCounter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9382 ],
            "D": [ 9486 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9482 ],
            "I3": [ 10272 ],
            "I1": [ 9381 ],
            "I0": [ 10273 ],
            "COUT": [ 9480 ],
            "CIN": [ 9484 ]
          }
        },
        "txIntervalCounter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9381 ],
            "D": [ 9482 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9478 ],
            "I3": [ 10272 ],
            "I1": [ 9380 ],
            "I0": [ 10273 ],
            "COUT": [ 9471 ],
            "CIN": [ 9480 ]
          }
        },
        "txIntervalCounter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9380 ],
            "D": [ 9478 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9411 ],
            "D": [ 9476 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9429 ],
            "I3": [ 10272 ],
            "I1": [ 9409 ],
            "I0": [ 10273 ],
            "COUT": [ 9474 ],
            "CIN": [ 9473 ]
          }
        },
        "txIntervalCounter_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9469 ],
            "I3": [ 10272 ],
            "I1": [ 9388 ],
            "I0": [ 10273 ],
            "COUT": [ 9467 ],
            "CIN": [ 9471 ]
          }
        },
        "txIntervalCounter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9388 ],
            "D": [ 9469 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9465 ],
            "I3": [ 10272 ],
            "I1": [ 9387 ],
            "I0": [ 10273 ],
            "COUT": [ 9463 ],
            "CIN": [ 9467 ]
          }
        },
        "txIntervalCounter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9387 ],
            "D": [ 9465 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9461 ],
            "I3": [ 10272 ],
            "I1": [ 9386 ],
            "I0": [ 10273 ],
            "COUT": [ 9459 ],
            "CIN": [ 9463 ]
          }
        },
        "txIntervalCounter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9386 ],
            "D": [ 9461 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9457 ],
            "I3": [ 10272 ],
            "I1": [ 9385 ],
            "I0": [ 10273 ],
            "COUT": [ 9455 ],
            "CIN": [ 9459 ]
          }
        },
        "txIntervalCounter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9385 ],
            "D": [ 9457 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9453 ],
            "I3": [ 10272 ],
            "I1": [ 9368 ],
            "I0": [ 10273 ],
            "COUT": [ 9451 ],
            "CIN": [ 9455 ]
          }
        },
        "txIntervalCounter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9368 ],
            "D": [ 9453 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9449 ],
            "I3": [ 10272 ],
            "I1": [ 9367 ],
            "I0": [ 10273 ],
            "COUT": [ 9447 ],
            "CIN": [ 9451 ]
          }
        },
        "txIntervalCounter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9367 ],
            "D": [ 9449 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9445 ],
            "I3": [ 10272 ],
            "I1": [ 9366 ],
            "I0": [ 10273 ],
            "COUT": [ 9443 ],
            "CIN": [ 9447 ]
          }
        },
        "txIntervalCounter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9366 ],
            "D": [ 9445 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9441 ],
            "I3": [ 10272 ],
            "I1": [ 9365 ],
            "I0": [ 10273 ],
            "COUT": [ 9439 ],
            "CIN": [ 9443 ]
          }
        },
        "txIntervalCounter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9365 ],
            "D": [ 9441 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9437 ],
            "I3": [ 10272 ],
            "I1": [ 9373 ],
            "I0": [ 10273 ],
            "COUT": [ 9433 ],
            "CIN": [ 9439 ]
          }
        },
        "txIntervalCounter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9373 ],
            "D": [ 9437 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10272 ],
            "SUM": [ 9431 ],
            "I3": [ 10272 ],
            "I1": [ 9372 ],
            "I0": [ 10273 ],
            "COUT": [ 9434 ],
            "CIN": [ 9433 ]
          }
        },
        "txIntervalCounter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9372 ],
            "D": [ 9431 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9409 ],
            "D": [ 9429 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9407 ],
            "D": [ 9427 ],
            "CLK": [ 9276 ]
          }
        },
        "sendOnLow_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001111010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9425 ],
            "I2": [ 9424 ],
            "I1": [ 9422 ],
            "I0": [ 9357 ],
            "F": [ 9420 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9418 ],
            "I2": [ 9417 ],
            "I1": [ 9416 ],
            "I0": [ 9415 ],
            "F": [ 9403 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9413 ],
            "I2": [ 9411 ],
            "I1": [ 9409 ],
            "I0": [ 9407 ],
            "F": [ 9402 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9401 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9403 ],
            "O": [ 9362 ],
            "I1": [ 9402 ],
            "I0": [ 9401 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y47/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9363 ],
            "I2": [ 9362 ],
            "I1": [ 9361 ],
            "I0": [ 9360 ],
            "F": [ 9281 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y47/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9398 ],
            "I2": [ 9397 ],
            "I1": [ 9396 ],
            "I0": [ 9395 ],
            "F": [ 9378 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9393 ],
            "I2": [ 9392 ],
            "I1": [ 9391 ],
            "I0": [ 9390 ],
            "F": [ 9377 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9388 ],
            "I2": [ 9387 ],
            "I1": [ 9386 ],
            "I0": [ 9385 ],
            "F": [ 9376 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9383 ],
            "I2": [ 9382 ],
            "I1": [ 9381 ],
            "I0": [ 9380 ],
            "F": [ 9375 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y47/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9378 ],
            "I2": [ 9377 ],
            "I1": [ 9376 ],
            "I0": [ 9375 ],
            "F": [ 9363 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9373 ],
            "I2": [ 9372 ],
            "I1": [ 9371 ],
            "I0": [ 9370 ],
            "F": [ 9361 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y48/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9368 ],
            "I2": [ 9367 ],
            "I1": [ 9366 ],
            "I0": [ 9365 ],
            "F": [ 9360 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y47/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9363 ],
            "I2": [ 9362 ],
            "I1": [ 9361 ],
            "I0": [ 9360 ],
            "F": [ 9355 ]
          }
        },
        "sendOnLow_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y44/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 10273 ],
            "Q": [ 9357 ],
            "D": [ 9355 ],
            "CLK": [ 9276 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9353 ],
            "I": [ 9352 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9350 ],
            "I": [ 9349 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9347 ],
            "I": [ 9346 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9344 ],
            "I": [ 9343 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9341 ],
            "I": [ 9340 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9338 ],
            "I": [ 9337 ]
          }
        },
        "dataOut_DFFSE_Q_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9319 ],
            "I": [ 9335 ]
          }
        },
        "dataOut_DFFSE_Q_1_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X17Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9329 ],
            "I": [ 9333 ]
          }
        },
        "dataOut_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10273 ],
            "Q": [ 9331 ],
            "D": [ 9329 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10273 ],
            "Q": [ 9321 ],
            "D": [ 9319 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y54/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9282 ],
            "I": [ 9317 ]
          }
        },
        "dataOut_DFFE_Q_5_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y54/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9311 ],
            "I": [ 9315 ]
          }
        },
        "dataOut_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9313 ],
            "D": [ 9311 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_4_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9305 ],
            "I": [ 9309 ]
          }
        },
        "dataOut_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9307 ],
            "D": [ 9305 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_3_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y54/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9299 ],
            "I": [ 9303 ]
          }
        },
        "dataOut_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9301 ],
            "D": [ 9299 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_2_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y54/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9293 ],
            "I": [ 9297 ]
          }
        },
        "dataOut_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9295 ],
            "D": [ 9293 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_1_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9287 ],
            "I": [ 9291 ]
          }
        },
        "dataOut_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9289 ],
            "D": [ 9287 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9284 ],
            "D": [ 9282 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y29/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:15.11-15.15",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9279 ],
            "I": [ 9269 ]
          }
        },
        "adcClk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X42Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:17.17-17.23",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9267 ],
            "I": [ 9276 ]
          }
        }
      },
      "netnames": {
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10281 ] ,
          "attributes": {
            "ROUTING": "X2Y48/COUT0;;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10280 ] ,
          "attributes": {
            "ROUTING": "X1Y46/COUT0;;1"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10279 ] ,
          "attributes": {
            "ROUTING": "X1Y41/COUT0;;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10278 ] ,
          "attributes": {
            "ROUTING": "X5Y47/COUT0;;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10277 ] ,
          "attributes": {
            "ROUTING": "X3Y42/COUT0;;1"
          }
        },
        "uart_tx": {
          "hide_name": 0,
          "bits": [ 9273 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:13.12-13.19"
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10251 ] ,
          "attributes": {
            "ROUTING": "X1Y42/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10250 ] ,
          "attributes": {
            "ROUTING": "X1Y42/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_rx": {
          "hide_name": 0,
          "bits": [ 9272 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:12.11-12.18"
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10239 ] ,
          "attributes": {
            "ROUTING": "X5Y44/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10238 ] ,
          "attributes": {
            "ROUTING": "X5Y44/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10234 ] ,
          "attributes": {
            "ROUTING": "X5Y44/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10233 ] ,
          "attributes": {
            "ROUTING": "X5Y44/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10231 ] ,
          "attributes": {
            "ROUTING": "X5Y44/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txState_DFFE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10230 ] ,
          "attributes": {
            "ROUTING": "X5Y44/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txState_DFFE_Q_2_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10226 ] ,
          "attributes": {
            "ROUTING": "X5Y47/N100;X5Y47/N100/F7;1;X5Y46/N200;X5Y46/N200/N101;1;X5Y44/C4;X5Y44/C4/N202;1;X5Y47/F7;;1;X5Y47/N130;X5Y47/N130/F7;1;X5Y46/B3;X5Y46/B3/N131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10224 ] ,
          "attributes": {
            "ROUTING": "X5Y44/F4;;1;X5Y44/XD4;X5Y44/XD4/F4;1"
          }
        },
        "u.txState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10221 ] ,
          "attributes": {
            "ROUTING": "X6Y44/F4;;1;X6Y44/C0;X6Y44/C0/F4;1;X6Y44/XD0;X6Y44/XD0/C0;1"
          }
        },
        "u.txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10220 ] ,
          "attributes": {
            "ROUTING": "X5Y44/W210;X5Y44/W210/OF1;1;X3Y44/W810;X3Y44/W810/W212;1;X4Y44/E210;X4Y44/E210/E818;1;X5Y44/CE2;X5Y44/CE2/E211;1;X5Y44/OF1;;1;X5Y44/E210;X5Y44/E210/OF1;1;X6Y44/CE0;X6Y44/CE0/E211;1"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 10214 ] ,
          "attributes": {
            "ROUTING": "X6Y50/F6;;1;X6Y50/N100;X6Y50/N100/F6;1;X6Y49/D2;X6Y49/D2/N101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 10213 ] ,
          "attributes": {
            "ROUTING": "X6Y50/F0;;1;X6Y50/SN20;X6Y50/SN20/F0;1;X6Y49/C2;X6Y49/C2/N121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10211 ] ,
          "attributes": {
            "ROUTING": "X5Y50/F0;;1;X5Y50/SN20;X5Y50/SN20/F0;1;X5Y49/E220;X5Y49/E220/N121;1;X6Y49/D0;X6Y49/D0/E221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10210 ] ,
          "attributes": {
            "ROUTING": "X6Y49/F6;;1;X6Y49/C0;X6Y49/C0/F6;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10208 ] ,
          "attributes": {
            "ROUTING": "X6Y49/F2;;1;X6Y49/N220;X6Y49/N220/F2;1;X6Y47/X07;X6Y47/X07/N222;1;X6Y47/D6;X6Y47/D6/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10207 ] ,
          "attributes": {
            "ROUTING": "X6Y49/F0;;1;X6Y49/N200;X6Y49/N200/F0;1;X6Y47/C6;X6Y47/C6/N202;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister": {
          "hide_name": 0,
          "bits": [ 10204 ] ,
          "attributes": {
            "ROUTING": "X7Y44/Q1;;1;X7Y44/E810;X7Y44/E810/Q1;1;X15Y44/E810;X15Y44/E810/E818;1;X23Y44/N810;X23Y44/N810/E818;1;X23Y36/N820;X23Y36/N820/N818;1;X23Y28/N820;X23Y28/N820/N828;1;X23Y20/N820;X23Y20/N820/N828;1;X23Y12/E820;X23Y12/E820/N828;1;X31Y12/E820;X31Y12/E820/E828;1;X39Y12/E820;X39Y12/E820/E828;1;X47Y12/N820;X47Y12/N820/E828;1;X47Y4/N820;X47Y4/N820/N828;1;X47Y0/E270;X47Y0/E270/N824;1;X49Y0/A0;X49Y0/A0/E272;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:11.12-11.19",
            "hdlname": "u uart_tx"
          }
        },
        "u.txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 10202 ] ,
          "attributes": {
            "ROUTING": "X6Y47/F6;;1;X6Y47/N130;X6Y47/N130/F6;1;X6Y46/N270;X6Y46/N270/N131;1;X6Y44/E270;X6Y44/E270/N272;1;X7Y44/A1;X7Y44/A1/E271;1;X7Y44/XD1;X7Y44/XD1/A1;1"
          }
        },
        "u.txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10201 ] ,
          "attributes": {
            "ROUTING": "X7Y44/F4;;1;X7Y44/X07;X7Y44/X07/F4;1;X7Y44/CE0;X7Y44/CE0/X07;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 10197 ] ,
          "attributes": {
            "ROUTING": "X6Y41/F7;;1;X6Y41/A0;X6Y41/A0/F7;1;X6Y41/XD0;X6Y41/XD0/A0;1"
          }
        },
        "u.txCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 10194 ] ,
          "attributes": {
            "ROUTING": "X5Y41/F6;;1;X5Y41/C5;X5Y41/C5/F6;1;X5Y41/XD5;X5Y41/XD5/C5;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10190 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10189 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10185 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10184 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10182 ] ,
          "attributes": {
            "ROUTING": "X4Y43/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10181 ] ,
          "attributes": {
            "ROUTING": "X4Y43/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10177 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10176 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10172 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10171 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10169 ] ,
          "attributes": {
            "ROUTING": "X4Y43/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10168 ] ,
          "attributes": {
            "ROUTING": "X4Y43/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10166 ] ,
          "attributes": {
            "ROUTING": "X4Y43/OF1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10165 ] ,
          "attributes": {
            "ROUTING": "X4Y43/OF5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10161 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10160 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10156 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10155 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10153 ] ,
          "attributes": {
            "ROUTING": "X5Y43/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10152 ] ,
          "attributes": {
            "ROUTING": "X5Y43/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10148 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10147 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10143 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10142 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10140 ] ,
          "attributes": {
            "ROUTING": "X5Y43/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10139 ] ,
          "attributes": {
            "ROUTING": "X5Y43/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10137 ] ,
          "attributes": {
            "ROUTING": "X5Y43/OF1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10136 ] ,
          "attributes": {
            "ROUTING": "X5Y43/OF5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10134 ] ,
          "attributes": {
            "ROUTING": "X3Y43/OF30;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10133 ] ,
          "attributes": {
            "ROUTING": "X4Y43/OF30;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10129 ] ,
          "attributes": {
            "ROUTING": "X6Y43/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10128 ] ,
          "attributes": {
            "ROUTING": "X6Y43/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 10125 ] ,
          "attributes": {
            "ROUTING": "X6Y42/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 10123 ] ,
          "attributes": {
            "ROUTING": "X6Y42/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_2_I2_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 10114 ] ,
          "attributes": {
            "ROUTING": "X4Y41/F3;;1;X4Y41/X06;X4Y41/X06/F3;1;X4Y41/SEL6;X4Y41/SEL6/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_2_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10113 ] ,
          "attributes": {
            "ROUTING": "X4Y41/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_2_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10112 ] ,
          "attributes": {
            "ROUTING": "X4Y41/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 10109 ] ,
          "attributes": {
            "ROUTING": "X4Y41/OF6;;1;X4Y41/S260;X4Y41/S260/OF6;1;X4Y41/D0;X4Y41/D0/S260;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 10108 ] ,
          "attributes": {
            "ROUTING": "X4Y41/F2;;1;X4Y41/X01;X4Y41/X01/F2;1;X4Y41/C0;X4Y41/C0/X01;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 10107 ] ,
          "attributes": {
            "ROUTING": "X4Y41/F0;;1;X4Y41/EW20;X4Y41/EW20/F0;1;X5Y41/S260;X5Y41/S260/E121;1;X5Y43/S260;X5Y43/S260/S262;1;X5Y44/D6;X5Y44/D6/S261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 10105 ] ,
          "attributes": {
            "ROUTING": "X6Y41/F6;;1;X6Y41/EW20;X6Y41/EW20/F6;1;X5Y41/S220;X5Y41/S220/W121;1;X5Y43/S220;X5Y43/S220/S222;1;X5Y44/C6;X5Y44/C6/S221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 10102 ] ,
          "attributes": {
            "ROUTING": "X7Y43/F0;;1;X7Y43/S130;X7Y43/S130/F0;1;X7Y44/W270;X7Y44/W270/S131;1;X5Y44/A6;X5Y44/A6/W272;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 10100 ] ,
          "attributes": {
            "ROUTING": "X5Y41/EW10;X5Y41/EW10/F7;1;X6Y41/S250;X6Y41/S250/E111;1;X6Y43/A3;X6Y43/A3/S252;1;X5Y41/F7;;1;X5Y41/S130;X5Y41/S130/F7;1;X5Y42/S270;X5Y42/S270/S131;1;X5Y44/B6;X5Y44/B6/S272;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 10097 ] ,
          "attributes": {
            "ROUTING": "X4Y43/E130;X4Y43/E130/OF7;1;X5Y43/S270;X5Y43/S270/E131;1;X5Y44/B7;X5Y44/B7/S271;1;X4Y43/OF7;;1;X4Y43/SN20;X4Y43/SN20/OF7;1;X4Y42/E260;X4Y42/E260/N121;1;X6Y42/SEL6;X6Y42/SEL6/E262;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10093 ] ,
          "attributes": {
            "ROUTING": "X3Y44/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10092 ] ,
          "attributes": {
            "ROUTING": "X3Y44/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10088 ] ,
          "attributes": {
            "ROUTING": "X3Y44/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10087 ] ,
          "attributes": {
            "ROUTING": "X3Y44/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 10085 ] ,
          "attributes": {
            "ROUTING": "X5Y44/X01;X5Y44/X01/E201;1;X5Y44/A7;X5Y44/A7/X01;1;X3Y44/OF1;;1;X3Y44/E100;X3Y44/E100/OF1;1;X4Y44/E200;X4Y44/E200/E101;1;X6Y44/N200;X6Y44/N200/E202;1;X6Y43/X07;X6Y43/X07/N201;1;X6Y43/SEL0;X6Y43/SEL0/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10084 ] ,
          "attributes": {
            "ROUTING": "X3Y44/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10083 ] ,
          "attributes": {
            "ROUTING": "X3Y44/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10081 ] ,
          "attributes": {
            "ROUTING": "X5Y43/E230;X5Y43/E230/S131;1;X6Y43/B3;X6Y43/B3/E231;1;X5Y42/F6;;1;X5Y42/S130;X5Y42/S130/F6;1;X5Y43/E270;X5Y43/E270/S131;1;X6Y43/A1;X6Y43/A1/E271;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 10078 ] ,
          "attributes": {
            "ROUTING": "X7Y42/S130;X7Y42/S130/F1;1;X7Y43/C6;X7Y43/C6/S131;1;X6Y43/X01;X6Y43/X01/S221;1;X6Y43/C2;X6Y43/C2/X01;1;X7Y42/F1;;1;X7Y42/EW20;X7Y42/EW20/F1;1;X6Y42/S220;X6Y42/S220/W121;1;X6Y43/D1;X6Y43/D1/S221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10077 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10076 ] ,
          "attributes": {
            "ROUTING": "X7Y42/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10074 ] ,
          "attributes": {
            "ROUTING": "X7Y42/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10071 ] ,
          "attributes": {
            "ROUTING": "X6Y42/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10069 ] ,
          "attributes": {
            "ROUTING": "X6Y42/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10068 ] ,
          "attributes": {
            "ROUTING": "X6Y42/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10066 ] ,
          "attributes": {
            "ROUTING": "X6Y42/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10063 ] ,
          "attributes": {
            "ROUTING": "X4Y42/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10061 ] ,
          "attributes": {
            "ROUTING": "X4Y42/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10059 ] ,
          "attributes": {
            "ROUTING": "X4Y42/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5_CIN": {
          "hide_name": 0,
          "bits": [ 10057 ] ,
          "attributes": {
            "ROUTING": "X4Y42/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5_COUT": {
          "hide_name": 0,
          "bits": [ 10055 ] ,
          "attributes": {
            "ROUTING": "X5Y42/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_4_COUT": {
          "hide_name": 0,
          "bits": [ 10053 ] ,
          "attributes": {
            "ROUTING": "X5Y42/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10050 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10048 ] ,
          "attributes": {
            "ROUTING": "X3Y42/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 10047 ] ,
          "attributes": {
            "ROUTING": "X3Y42/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10044 ] ,
          "attributes": {
            "ROUTING": "X3Y42/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1_CIN": {
          "hide_name": 0,
          "bits": [ 10043 ] ,
          "attributes": {
            "ROUTING": "X3Y42/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10041 ] ,
          "attributes": {
            "ROUTING": "X4Y42/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10040 ] ,
          "attributes": {
            "ROUTING": "X4Y42/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10038 ] ,
          "attributes": {
            "ROUTING": "X5Y42/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN": {
          "hide_name": 0,
          "bits": [ 10036 ] ,
          "attributes": {
            "ROUTING": "X5Y42/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10034 ] ,
          "attributes": {
            "ROUTING": "X5Y42/E100;X5Y42/E100/F4;1;X6Y42/N200;X6Y42/N200/E101;1;X6Y41/C7;X6Y41/C7/N201;1;X5Y42/F4;;1;X5Y42/X07;X5Y42/X07/F4;1;X5Y42/B6;X5Y42/B6/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[15]": {
          "hide_name": 0,
          "bits": [ 10033 ] ,
          "attributes": {
            "ROUTING": "X6Y41/EW10;X6Y41/EW10/Q0;1;X5Y41/S250;X5Y41/S250/W111;1;X5Y42/B4;X5Y42/B4/S251;1;X6Y41/C6;X6Y41/C6/X05;1;X6Y41/X05;X6Y41/X05/Q0;1;X6Y41/Q0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10032 ] ,
          "attributes": {
            "ROUTING": "X5Y42/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10030 ] ,
          "attributes": {
            "ROUTING": "X5Y42/SN20;X5Y42/SN20/F5;1;X5Y41/E220;X5Y41/E220/N121;1;X5Y41/C6;X5Y41/C6/E220;1;X5Y42/F5;;1;X5Y42/X08;X5Y42/X08/F5;1;X5Y42/C6;X5Y42/C6/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[16]": {
          "hide_name": 0,
          "bits": [ 10029 ] ,
          "attributes": {
            "ROUTING": "X5Y41/E130;X5Y41/E130/Q5;1;X6Y41/B6;X6Y41/B6/E131;1;X5Y41/Q5;;1;X5Y41/SN20;X5Y41/SN20/Q5;1;X5Y42/B5;X5Y42/B5/S121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10028 ] ,
          "attributes": {
            "ROUTING": "X5Y42/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10026 ] ,
          "attributes": {
            "ROUTING": "X6Y42/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10025 ] ,
          "attributes": {
            "ROUTING": "X6Y42/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10023 ] ,
          "attributes": {
            "ROUTING": "X7Y42/N220;X7Y42/N220/E121;1;X7Y41/C6;X7Y41/C6/N221;1;X6Y42/F0;;1;X6Y42/EW20;X6Y42/EW20/F0;1;X5Y42/D6;X5Y42/D6/W121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[17]": {
          "hide_name": 0,
          "bits": [ 10021 ] ,
          "attributes": {
            "ROUTING": "X6Y41/SN10;X6Y41/SN10/Q4;1;X6Y42/B0;X6Y42/B0/S111;1;X6Y41/Q4;;1;X6Y41/X03;X6Y41/X03/Q4;1;X6Y41/A6;X6Y41/A6/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10020 ] ,
          "attributes": {
            "ROUTING": "X7Y41/F6;;1;X7Y41/EW10;X7Y41/EW10/F6;1;X6Y41/B4;X6Y41/B4/W111;1;X6Y41/XD4;X6Y41/XD4/B4;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10018 ] ,
          "attributes": {
            "ROUTING": "X6Y42/E130;X6Y42/E130/F1;1;X7Y42/E230;X7Y42/E230/E131;1;X7Y42/C5;X7Y42/C5/E230;1;X6Y42/F1;;1;X6Y42/S210;X6Y42/S210/F1;1;X6Y42/A7;X6Y42/A7/S210;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[18]": {
          "hide_name": 0,
          "bits": [ 10016 ] ,
          "attributes": {
            "ROUTING": "X7Y42/EW10;X7Y42/EW10/Q5;1;X6Y42/B1;X6Y42/B1/W111;1;X7Y42/Q5;;1;X7Y42/N100;X7Y42/N100/Q5;1;X7Y41/W200;X7Y41/W200/N101;1;X5Y41/D7;X5Y41/D7/W202;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10015 ] ,
          "attributes": {
            "ROUTING": "X7Y42/F5;;1;X7Y42/XD5;X7Y42/XD5/F5;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 10013 ] ,
          "attributes": {
            "ROUTING": "X6Y42/N100;X6Y42/N100/F2;1;X6Y41/E240;X6Y41/E240/N101;1;X7Y41/C3;X7Y41/C3/E241;1;X6Y42/F2;;1;X6Y42/W130;X6Y42/W130/F2;1;X6Y42/B7;X6Y42/B7/W130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[19]": {
          "hide_name": 0,
          "bits": [ 10011 ] ,
          "attributes": {
            "ROUTING": "X7Y42/W240;X7Y42/W240/Q4;1;X6Y42/X03;X6Y42/X03/W241;1;X6Y42/B2;X6Y42/B2/X03;1;X7Y42/Q4;;1;X7Y42/SN20;X7Y42/SN20/Q4;1;X7Y41/W260;X7Y41/W260/N121;1;X5Y41/C7;X5Y41/C7/W262;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10010 ] ,
          "attributes": {
            "ROUTING": "X7Y41/F3;;1;X7Y41/S100;X7Y41/S100/F3;1;X7Y42/A4;X7Y42/A4/S101;1;X7Y42/XD4;X7Y42/XD4/A4;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 10008 ] ,
          "attributes": {
            "ROUTING": "X6Y42/E240;X6Y42/E240/N130;1;X7Y42/C6;X7Y42/C6/E241;1;X6Y42/F3;;1;X6Y42/N130;X6Y42/N130/F3;1;X6Y42/C7;X6Y42/C7/N130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[20]": {
          "hide_name": 0,
          "bits": [ 10006 ] ,
          "attributes": {
            "ROUTING": "X7Y42/W230;X7Y42/W230/Q3;1;X6Y42/B3;X6Y42/B3/W231;1;X7Y42/Q3;;1;X7Y42/N130;X7Y42/N130/Q3;1;X7Y41/W230;X7Y41/W230/N131;1;X5Y41/B7;X5Y41/B7/W232;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10005 ] ,
          "attributes": {
            "ROUTING": "X7Y42/F6;;1;X7Y42/C3;X7Y42/C3/F6;1;X7Y42/XD3;X7Y42/XD3/C3;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 10003 ] ,
          "attributes": {
            "ROUTING": "X6Y42/W240;X6Y42/W240/F4;1;X4Y42/C7;X4Y42/C7/W242;1;X6Y42/F4;;1;X6Y42/X07;X6Y42/X07/F4;1;X6Y42/D7;X6Y42/D7/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[21]": {
          "hide_name": 0,
          "bits": [ 10001 ] ,
          "attributes": {
            "ROUTING": "X6Y41/W130;X6Y41/W130/Q1;1;X5Y41/A7;X5Y41/A7/W131;1;X6Y41/Q1;;1;X6Y41/SN20;X6Y41/SN20/Q1;1;X6Y42/B4;X6Y42/B4/S121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10000 ] ,
          "attributes": {
            "ROUTING": "X4Y42/F7;;1;X4Y42/SN10;X4Y42/SN10/F7;1;X4Y41/E250;X4Y41/E250/N111;1;X6Y41/A1;X6Y41/A1/E252;1;X6Y41/XD1;X6Y41/XD1/A1;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9998 ] ,
          "attributes": {
            "ROUTING": "X6Y42/E100;X6Y42/E100/F5;1;X7Y42/S200;X7Y42/S200/E101;1;X7Y43/C7;X7Y43/C7/S201;1;X6Y42/S130;X6Y42/S130/F5;1;X6Y43/A2;X6Y43/A2/S131;1;X6Y42/F5;;1;X6Y42/SN10;X6Y42/SN10/F5;1;X6Y43/B1;X6Y43/B1/S111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[0]": {
          "hide_name": 0,
          "bits": [ 9994 ] ,
          "attributes": {
            "ROUTING": "X3Y41/X03;X3Y41/X03/Q4;1;X3Y41/B4;X3Y41/B4/X03;1;X3Y41/SN10;X3Y41/SN10/Q4;1;X3Y42/B1;X3Y42/B1/S111;1;X4Y41/B0;X4Y41/B0/S240;1;X3Y41/E100;X3Y41/E100/Q4;1;X4Y41/S240;X4Y41/S240/E101;1;X3Y41/Q4;;1;X3Y41/E240;X3Y41/E240/Q4;1;X5Y41/S240;X5Y41/S240/E242;1;X5Y43/X03;X5Y43/X03/S242;1;X5Y43/A6;X5Y43/A6/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9992 ] ,
          "attributes": {
            "ROUTING": "X3Y41/F4;;1;X3Y41/XD4;X3Y41/XD4/F4;1"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9988 ] ,
          "attributes": {
            "ROUTING": "X3Y43/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9987 ] ,
          "attributes": {
            "ROUTING": "X3Y43/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9984 ] ,
          "attributes": {
            "ROUTING": "X3Y42/S130;X3Y42/S130/F2;1;X3Y43/E230;X3Y43/E230/S131;1;X5Y43/B6;X5Y43/B6/E232;1;X3Y42/SN20;X3Y42/SN20/F2;1;X3Y43/D0;X3Y43/D0/S121;1;X3Y42/F2;;1;X3Y43/D2;X3Y43/D2/S121;1;X3Y43/D1;X3Y43/D1/S121;1;X3Y43/D3;X3Y43/D3/S121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9982 ] ,
          "attributes": {
            "ROUTING": "X3Y43/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9981 ] ,
          "attributes": {
            "ROUTING": "X3Y43/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9979 ] ,
          "attributes": {
            "ROUTING": "X3Y43/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9978 ] ,
          "attributes": {
            "ROUTING": "X3Y43/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter[1]": {
          "hide_name": 0,
          "bits": [ 9976 ] ,
          "attributes": {
            "ROUTING": "X2Y43/E130;X2Y43/E130/Q4;1;X3Y43/N230;X3Y43/N230/E131;1;X3Y42/B2;X3Y42/B2/N231;1;X4Y41/A0;X4Y41/A0/X03;1;X2Y43/Q4;;1;X2Y43/E240;X2Y43/E240/Q4;1;X4Y43/N240;X4Y43/N240/E242;1;X4Y41/X03;X4Y41/X03/N242;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9974 ] ,
          "attributes": {
            "ROUTING": "X3Y43/OF1;;1;X3Y43/W100;X3Y43/W100/OF1;1;X2Y43/C4;X2Y43/C4/W101;1;X2Y43/XD4;X2Y43/XD4/C4;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9972 ] ,
          "attributes": {
            "ROUTING": "X3Y42/N130;X3Y42/N130/F3;1;X3Y42/C7;X3Y42/C7/N130;1;X3Y42/F3;;1;X3Y42/S230;X3Y42/S230/F3;1;X3Y44/X02;X3Y44/X02/S232;1;X3Y44/A2;X3Y44/A2/X02;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[2]": {
          "hide_name": 0,
          "bits": [ 9970 ] ,
          "attributes": {
            "ROUTING": "X2Y42/N100;X2Y42/N100/Q5;1;X2Y41/E200;X2Y41/E200/N101;1;X4Y41/D2;X4Y41/D2/E202;1;X2Y42/E130;X2Y42/E130/Q5;1;X3Y42/B3;X3Y42/B3/E131;1;X2Y42/Q5;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9969 ] ,
          "attributes": {
            "ROUTING": "X3Y42/F7;;1;X3Y42/EW10;X3Y42/EW10/F7;1;X2Y42/B5;X2Y42/B5/W111;1;X2Y42/XD5;X2Y42/XD5/B5;1"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9965 ] ,
          "attributes": {
            "ROUTING": "X6Y43/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9964 ] ,
          "attributes": {
            "ROUTING": "X6Y43/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9961 ] ,
          "attributes": {
            "ROUTING": "X6Y43/D6;X6Y43/D6/E201;1;X6Y43/D7;X6Y43/D7/E201;1;X6Y43/D5;X6Y43/D5/E201;1;X3Y43/E200;X3Y43/E200/S101;1;X5Y43/E200;X5Y43/E200/E202;1;X6Y43/D4;X6Y43/D4/E201;1;X3Y42/F4;;1;X3Y42/S100;X3Y42/S100/F4;1;X3Y43/E240;X3Y43/E240/S101;1;X5Y43/C6;X5Y43/C6/E242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9958 ] ,
          "attributes": {
            "ROUTING": "X6Y43/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9957 ] ,
          "attributes": {
            "ROUTING": "X6Y43/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9955 ] ,
          "attributes": {
            "ROUTING": "X6Y43/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9954 ] ,
          "attributes": {
            "ROUTING": "X6Y43/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter[3]": {
          "hide_name": 0,
          "bits": [ 9952 ] ,
          "attributes": {
            "ROUTING": "X4Y44/SN20;X4Y44/SN20/Q2;1;X4Y43/N260;X4Y43/N260/N121;1;X4Y41/C2;X4Y41/C2/N262;1;X4Y44/Q2;;1;X4Y44/W130;X4Y44/W130/Q2;1;X3Y44/N270;X3Y44/N270/W131;1;X3Y42/B4;X3Y42/B4/N272;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9951 ] ,
          "attributes": {
            "ROUTING": "X6Y43/OF5;;1;X6Y43/S130;X6Y43/S130/OF5;1;X6Y44/W270;X6Y44/W270/S131;1;X4Y44/A2;X4Y44/A2/W272;1;X4Y44/XD2;X4Y44/XD2/A2;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9949 ] ,
          "attributes": {
            "ROUTING": "X3Y42/SN10;X3Y42/SN10/F5;1;X3Y41/C7;X3Y41/C7/N111;1;X3Y42/F5;;1;X3Y42/S250;X3Y42/S250/F5;1;X3Y44/X04;X3Y44/X04/S252;1;X3Y44/B2;X3Y44/B2/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[4]": {
          "hide_name": 0,
          "bits": [ 9947 ] ,
          "attributes": {
            "ROUTING": "X3Y41/E130;X3Y41/E130/Q2;1;X4Y41/B2;X4Y41/B2/E131;1;X3Y41/Q2;;1;X3Y41/SN20;X3Y41/SN20/Q2;1;X3Y42/B5;X3Y42/B5/S121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9946 ] ,
          "attributes": {
            "ROUTING": "X3Y41/F7;;1;X3Y41/A2;X3Y41/A2/F7;1;X3Y41/XD2;X3Y41/XD2/A2;1"
          }
        },
        "u.txCounter[22]": {
          "hide_name": 0,
          "bits": [ 9944 ] ,
          "attributes": {
            "ROUTING": "X7Y43/E100;X7Y43/E100/Q4;1;X7Y43/C0;X7Y43/C0/E100;1;X7Y43/Q4;;1;X7Y43/SN10;X7Y43/SN10/Q4;1;X7Y42/W210;X7Y42/W210/N111;1;X6Y42/B5;X6Y42/B5/W211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9943 ] ,
          "attributes": {
            "ROUTING": "X7Y43/F7;;1;X7Y43/A4;X7Y43/A4/F7;1;X7Y43/XD4;X7Y43/XD4/A4;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9941 ] ,
          "attributes": {
            "ROUTING": "X7Y42/SN10;X7Y42/SN10/F0;1;X7Y43/W210;X7Y43/W210/S111;1;X6Y43/B2;X6Y43/B2/W211;1;X7Y43/C2;X7Y43/C2/S101;1;X7Y42/F0;;1;X7Y42/S100;X7Y42/S100/F0;1;X7Y43/W240;X7Y43/W240/S101;1;X6Y43/C1;X6Y43/C1/W241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9937 ] ,
          "attributes": {
            "ROUTING": "X5Y40/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9936 ] ,
          "attributes": {
            "ROUTING": "X5Y40/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9933 ] ,
          "attributes": {
            "ROUTING": "X5Y40/D3;X5Y40/D3/E201;1;X5Y40/D0;X5Y40/D0/E201;1;X5Y40/D2;X5Y40/D2/E201;1;X4Y42/N200;X4Y42/N200/F0;1;X4Y40/E200;X4Y40/E200/N202;1;X5Y40/D1;X5Y40/D1/E201;1;X4Y42/F0;;1;X4Y42/S100;X4Y42/S100/F0;1;X4Y43/E200;X4Y43/E200/S101;1;X5Y43/D6;X5Y43/D6/E201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9931 ] ,
          "attributes": {
            "ROUTING": "X5Y40/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9930 ] ,
          "attributes": {
            "ROUTING": "X5Y40/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9928 ] ,
          "attributes": {
            "ROUTING": "X5Y40/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9927 ] ,
          "attributes": {
            "ROUTING": "X5Y40/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter[5]": {
          "hide_name": 0,
          "bits": [ 9925 ] ,
          "attributes": {
            "ROUTING": "X4Y40/S270;X4Y40/S270/W131;1;X4Y41/A2;X4Y41/A2/S271;1;X5Y40/Q5;;1;X5Y40/W130;X5Y40/W130/Q5;1;X4Y40/S230;X4Y40/S230/W131;1;X4Y42/B0;X4Y42/B0/S232;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9924 ] ,
          "attributes": {
            "ROUTING": "X5Y40/OF1;;1;X5Y40/E100;X5Y40/E100/OF1;1;X5Y40/A5;X5Y40/A5/E100;1;X5Y40/XD5;X5Y40/XD5/A5;1"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9920 ] ,
          "attributes": {
            "ROUTING": "X6Y40/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9919 ] ,
          "attributes": {
            "ROUTING": "X6Y40/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9916 ] ,
          "attributes": {
            "ROUTING": "X6Y40/D3;X6Y40/D3/X06;1;X6Y40/D1;X6Y40/D1/X06;1;X6Y40/D2;X6Y40/D2/X06;1;X4Y42/E210;X4Y42/E210/F1;1;X6Y42/N210;X6Y42/N210/E212;1;X6Y40/X06;X6Y40/X06/N212;1;X6Y40/D0;X6Y40/D0/X06;1;X4Y42/F1;;1;X4Y42/W100;X4Y42/W100/F1;1;X3Y42/S240;X3Y42/S240/W101;1;X3Y44/C2;X3Y44/C2/S242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9914 ] ,
          "attributes": {
            "ROUTING": "X6Y40/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9913 ] ,
          "attributes": {
            "ROUTING": "X6Y40/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9911 ] ,
          "attributes": {
            "ROUTING": "X6Y40/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9910 ] ,
          "attributes": {
            "ROUTING": "X6Y40/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter[6]": {
          "hide_name": 0,
          "bits": [ 9908 ] ,
          "attributes": {
            "ROUTING": "X4Y41/D7;X4Y41/D7/S241;1;X6Y40/Q4;;1;X6Y40/W240;X6Y40/W240/Q4;1;X4Y40/S240;X4Y40/S240/W242;1;X4Y42/X05;X4Y42/X05/S242;1;X4Y42/B1;X4Y42/B1/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9906 ] ,
          "attributes": {
            "ROUTING": "X6Y40/OF1;;1;X6Y40/W100;X6Y40/W100/OF1;1;X6Y40/B4;X6Y40/B4/W100;1;X6Y40/XD4;X6Y40/XD4/B4;1"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9902 ] ,
          "attributes": {
            "ROUTING": "X5Y41/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9901 ] ,
          "attributes": {
            "ROUTING": "X5Y41/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9898 ] ,
          "attributes": {
            "ROUTING": "X5Y41/D2;X5Y41/D2/E201;1;X5Y41/D0;X5Y41/D0/E201;1;X5Y41/D1;X5Y41/D1/E201;1;X4Y42/N100;X4Y42/N100/F2;1;X4Y41/E200;X4Y41/E200/N101;1;X5Y41/D3;X5Y41/D3/E201;1;X4Y42/F2;;1;X4Y42/S220;X4Y42/S220/F2;1;X4Y44/W220;X4Y44/W220/S222;1;X3Y44/D2;X3Y44/D2/W221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 9897 ] ,
          "attributes": {
            "ROUTING": "X6Y44/B5;X6Y44/B5/E131;1;X5Y44/E130;X5Y44/E130/Q4;1;X6Y44/B3;X6Y44/B3/E131;1;X6Y44/C4;X6Y44/C4/E121;1;X5Y44/EW20;X5Y44/EW20/Q4;1;X6Y44/C2;X6Y44/C2/E121;1;X6Y43/C5;X6Y43/C5/E261;1;X6Y43/C7;X6Y43/C7/E261;1;X6Y43/C6;X6Y43/C6/E261;1;X5Y44/SN20;X5Y44/SN20/Q4;1;X5Y43/E260;X5Y43/E260/N121;1;X6Y43/C4;X6Y43/C4/E261;1;X3Y43/C3;X3Y43/C3/N241;1;X5Y41/C0;X5Y41/C0/N241;1;X5Y41/C2;X5Y41/C2/N241;1;X3Y43/C0;X3Y43/C0/N241;1;X3Y43/C1;X3Y43/C1/N241;1;X5Y41/C3;X5Y41/C3/N241;1;X5Y44/W240;X5Y44/W240/Q4;1;X3Y44/N240;X3Y44/N240/W242;1;X3Y43/C2;X3Y43/C2/N241;1;X5Y41/C1;X5Y41/C1/N241;1;X5Y40/C2;X5Y40/C2/N242;1;X5Y40/C0;X5Y40/C0/N242;1;X5Y40/C1;X5Y40/C1/N242;1;X5Y44/N240;X5Y44/N240/Q4;1;X5Y42/N240;X5Y42/N240/N242;1;X5Y40/C3;X5Y40/C3/N242;1;X6Y40/C2;X6Y40/C2/E241;1;X6Y40/C3;X6Y40/C3/E241;1;X6Y40/C0;X6Y40/C0/E241;1;X5Y44/Q4;;1;X5Y44/N820;X5Y44/N820/Q4;1;X5Y40/E240;X5Y40/E240/N824;1;X6Y40/C1;X6Y40/C1/E241;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 9895 ] ,
          "attributes": {
            "ROUTING": "X5Y40/B2;X5Y40/B2/N211;1;X6Y44/B4;X6Y44/B4/E250;1;X6Y44/A3;X6Y44/A3/E111;1;X6Y43/B6;X6Y43/B6/N251;1;X6Y43/B7;X6Y43/B7/N251;1;X6Y43/B4;X6Y43/B4/N251;1;X5Y44/EW10;X5Y44/EW10/Q5;1;X6Y44/N250;X6Y44/N250/E111;1;X6Y43/B5;X6Y43/B5/N251;1;X3Y43/B2;X3Y43/B2/W212;1;X5Y41/B1;X5Y41/B1/N212;1;X3Y43/B0;X3Y43/B0/W212;1;X5Y41/B0;X5Y41/B0/N212;1;X3Y43/B1;X3Y43/B1/W212;1;X5Y41/B3;X5Y41/B3/N212;1;X5Y43/N210;X5Y43/N210/N111;1;X5Y41/B2;X5Y41/B2/N212;1;X5Y44/SN10;X5Y44/SN10/Q5;1;X5Y43/W210;X5Y43/W210/N111;1;X3Y43/B3;X3Y43/B3/W212;1;X5Y40/B1;X5Y40/B1/W250;1;X6Y44/B2;X6Y44/B2/S250;1;X6Y44/S250;X6Y44/S250/E111;1;X5Y41/N210;X5Y41/N210/N212;1;X5Y40/B3;X5Y40/B3/N211;1;X6Y44/E250;X6Y44/E250/E111;1;X5Y40/W250;X5Y40/W250/N834;1;X5Y40/B0;X5Y40/B0/W250;1;X6Y40/B1;X6Y40/B1/X04;1;X6Y40/B3;X6Y40/B3/X04;1;X6Y40/B0;X6Y40/B0/X04;1;X5Y44/Q5;;1;X5Y44/N830;X5Y44/N830/Q5;1;X5Y40/E250;X5Y40/E250/N834;1;X6Y40/X04;X6Y40/X04/E251;1;X6Y40/B2;X6Y40/B2/X04;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 9892 ] ,
          "attributes": {
            "ROUTING": "X6Y43/SEL4;X6Y43/SEL4/X05;1;X5Y44/SEL0;X5Y44/SEL0/W261;1;X6Y43/SEL6;X6Y43/SEL6/X05;1;X6Y40/SEL0;X6Y40/SEL0/X07;1;X6Y40/X07;X6Y40/X07/N262;1;X6Y40/SEL2;X6Y40/SEL2/X07;1;X5Y41/SEL2;X5Y41/SEL2/W261;1;X6Y41/W260;X6Y41/W260/N121;1;X5Y41/SEL0;X5Y41/SEL0/W261;1;X5Y40/SEL0;X5Y40/SEL0/W261;1;X6Y42/N260;X6Y42/N260/OF6;1;X6Y40/W260;X6Y40/W260/N262;1;X5Y40/SEL2;X5Y40/SEL2/W261;1;X6Y42/S260;X6Y42/S260/OF6;1;X5Y44/SEL2;X5Y44/SEL2/W261;1;X6Y44/W260;X6Y44/W260/S262;1;X6Y43/X05;X6Y43/X05/S261;1;X3Y43/SEL2;X3Y43/SEL2/W261;1;X6Y42/OF6;;1;X6Y42/SN20;X6Y42/SN20/OF6;1;X6Y43/W260;X6Y43/W260/S121;1;X4Y43/W260;X4Y43/W260/W262;1;X3Y43/SEL0;X3Y43/SEL0/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9890 ] ,
          "attributes": {
            "ROUTING": "X5Y41/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9889 ] ,
          "attributes": {
            "ROUTING": "X5Y41/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 9887 ] ,
          "attributes": {
            "ROUTING": "X5Y42/E240;X5Y42/E240/N241;1;X6Y42/S240;X6Y42/S240/E241;1;X6Y43/X03;X6Y43/X03/S241;1;X6Y43/SEL5;X6Y43/SEL5/X03;1;X6Y44/W250;X6Y44/W250/S111;1;X5Y44/X04;X5Y44/X04/W251;1;X5Y44/SEL1;X5Y44/SEL1/X04;1;X6Y43/SN10;X6Y43/SN10/OF0;1;X6Y42/N250;X6Y42/N250/N111;1;X6Y40/X02;X6Y40/X02/N252;1;X6Y40/SEL1;X6Y40/SEL1/X02;1;X5Y43/W200;X5Y43/W200/W101;1;X3Y43/X01;X3Y43/X01/W202;1;X3Y43/SEL1;X3Y43/SEL1/X01;1;X5Y41/X03;X5Y41/X03/N242;1;X5Y41/SEL1;X5Y41/SEL1/X03;1;X6Y43/OF0;;1;X6Y43/W100;X6Y43/W100/OF0;1;X5Y43/N240;X5Y43/N240/W101;1;X5Y41/N240;X5Y41/N240/N242;1;X5Y40/X03;X5Y40/X03/N241;1;X5Y40/SEL1;X5Y40/SEL1/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9885 ] ,
          "attributes": {
            "ROUTING": "X5Y41/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9884 ] ,
          "attributes": {
            "ROUTING": "X5Y41/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter[7]": {
          "hide_name": 0,
          "bits": [ 9882 ] ,
          "attributes": {
            "ROUTING": "X4Y41/N130;X4Y41/N130/Q4;1;X4Y41/C7;X4Y41/C7/N130;1;X4Y41/Q4;;1;X4Y41/SN10;X4Y41/SN10/Q4;1;X4Y42/B2;X4Y42/B2/S111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9880 ] ,
          "attributes": {
            "ROUTING": "X5Y41/OF1;;1;X5Y41/W100;X5Y41/W100/OF1;1;X4Y41/C4;X4Y41/C4/W101;1;X4Y41/XD4;X4Y41/XD4/C4;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9878 ] ,
          "attributes": {
            "ROUTING": "X4Y42/X06;X4Y42/X06/F3;1;X4Y42/C6;X4Y42/C6/X06;1;X3Y44/SEL2;X3Y44/SEL2/X08;1;X4Y42/F3;;1;X4Y42/W130;X4Y42/W130/F3;1;X3Y42/S270;X3Y42/S270/W131;1;X3Y44/X08;X3Y44/X08/S272;1;X3Y44/SEL0;X3Y44/SEL0/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[8]": {
          "hide_name": 0,
          "bits": [ 9876 ] ,
          "attributes": {
            "ROUTING": "X4Y41/X08;X4Y41/X08/Q5;1;X4Y41/B7;X4Y41/B7/X08;1;X4Y41/Q5;;1;X4Y41/S100;X4Y41/S100/Q5;1;X4Y42/W240;X4Y42/W240/S101;1;X4Y42/B3;X4Y42/B3/W240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9874 ] ,
          "attributes": {
            "ROUTING": "X4Y42/F6;;1;X4Y42/N130;X4Y42/N130/F6;1;X4Y41/D5;X4Y41/D5/N131;1;X4Y41/XD5;X4Y41/XD5/D5;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[5]": {
          "hide_name": 0,
          "bits": [ 9872 ] ,
          "attributes": {
            "ROUTING": "X4Y42/N240;X4Y42/N240/F4;1;X4Y41/C1;X4Y41/C1/N241;1;X4Y42/F4;;1;X4Y42/EW20;X4Y42/EW20/F4;1;X3Y42/S260;X3Y42/S260/W121;1;X3Y44/SEL1;X3Y44/SEL1/S262;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[9]": {
          "hide_name": 0,
          "bits": [ 9870 ] ,
          "attributes": {
            "ROUTING": "X4Y41/E130;X4Y41/E130/Q1;1;X4Y41/A7;X4Y41/A7/E130;1;X4Y41/Q1;;1;X4Y41/SN20;X4Y41/SN20/Q1;1;X4Y42/B4;X4Y42/B4/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9868 ] ,
          "attributes": {
            "ROUTING": "X4Y41/F1;;1;X4Y41/XD1;X4Y41/XD1/F1;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9866 ] ,
          "attributes": {
            "ROUTING": "X4Y42/N250;X4Y42/N250/F5;1;X4Y40/X06;X4Y40/X06/N252;1;X4Y40/C4;X4Y40/C4/X06;1;X4Y43/SEL6;X4Y43/SEL6/X06;1;X4Y43/SEL2;X4Y43/SEL2/X06;1;X4Y43/SEL0;X4Y43/SEL0/X06;1;X4Y42/S250;X4Y42/S250/F5;1;X4Y43/X06;X4Y43/X06/S251;1;X4Y43/SEL4;X4Y43/SEL4/X06;1;X5Y43/SEL4;X5Y43/SEL4/E261;1;X5Y43/SEL2;X5Y43/SEL2/E261;1;X5Y43/SEL0;X5Y43/SEL0/E261;1;X4Y42/F5;;1;X4Y42/SN20;X4Y42/SN20/F5;1;X4Y43/E260;X4Y43/E260/S121;1;X5Y43/SEL6;X5Y43/SEL6/E261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[10]": {
          "hide_name": 0,
          "bits": [ 9864 ] ,
          "attributes": {
            "ROUTING": "X4Y41/D3;X4Y41/D3/S201;1;X4Y40/Q0;;1;X4Y40/S200;X4Y40/S200/Q0;1;X4Y42/X03;X4Y42/X03/S202;1;X4Y42/B5;X4Y42/B5/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9863 ] ,
          "attributes": {
            "ROUTING": "X4Y40/F4;;1;X4Y40/C0;X4Y40/C0/F4;1;X4Y40/XD0;X4Y40/XD0/C0;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 9861 ] ,
          "attributes": {
            "ROUTING": "X4Y44/X05;X4Y44/X05/S262;1;X4Y44/C7;X4Y44/C7/X05;1;X5Y43/SEL5;X5Y43/SEL5/X01;1;X5Y42/S200;X5Y42/S200/F0;1;X5Y43/X01;X5Y43/X01/S201;1;X5Y43/SEL1;X5Y43/SEL1/X01;1;X4Y43/SEL5;X4Y43/SEL5/S261;1;X5Y42/F0;;1;X5Y42/EW20;X5Y42/EW20/F0;1;X4Y42/S260;X4Y42/S260/W121;1;X4Y43/SEL1;X4Y43/SEL1/S261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[11]": {
          "hide_name": 0,
          "bits": [ 9859 ] ,
          "attributes": {
            "ROUTING": "X4Y44/N230;X4Y44/N230/Q3;1;X4Y42/N260;X4Y42/N260/N232;1;X4Y41/C3;X4Y41/C3/N261;1;X4Y44/Q3;;1;X4Y44/E130;X4Y44/E130/Q3;1;X5Y44/N230;X5Y44/N230/E131;1;X5Y42/B0;X5Y42/B0/N232;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9858 ] ,
          "attributes": {
            "ROUTING": "X4Y44/F7;;1;X4Y44/A3;X4Y44/A3/F7;1;X4Y44/XD3;X4Y44/XD3/A3;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 9856 ] ,
          "attributes": {
            "ROUTING": "X5Y42/N130;X5Y42/N130/F1;1;X5Y41/W230;X5Y41/W230/N131;1;X3Y41/X06;X3Y41/X06/W232;1;X3Y41/C5;X3Y41/C5/X06;1;X5Y42/S210;X5Y42/S210/F1;1;X5Y43/X02;X5Y43/X02/S211;1;X5Y43/SEL3;X5Y43/SEL3/X02;1;X5Y42/F1;;1;X5Y42/W130;X5Y42/W130/F1;1;X4Y42/S270;X4Y42/S270/W131;1;X4Y43/X04;X4Y43/X04/S271;1;X4Y43/SEL3;X4Y43/SEL3/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[12]": {
          "hide_name": 0,
          "bits": [ 9854 ] ,
          "attributes": {
            "ROUTING": "X3Y41/E230;X3Y41/E230/Q3;1;X4Y41/B3;X4Y41/B3/E231;1;X3Y41/Q3;;1;X3Y41/S130;X3Y41/S130/Q3;1;X3Y42/E230;X3Y42/E230/S131;1;X5Y42/B1;X5Y42/B1/E232;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9853 ] ,
          "attributes": {
            "ROUTING": "X3Y41/F5;;1;X3Y41/A3;X3Y41/A3/F5;1;X3Y41/XD3;X3Y41/XD3/A3;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 9851 ] ,
          "attributes": {
            "ROUTING": "X5Y42/N100;X5Y42/N100/F2;1;X5Y41/E240;X5Y41/E240/N101;1;X6Y41/C2;X6Y41/C2/E241;1;X5Y42/F2;;1;X5Y42/S100;X5Y42/S100/F2;1;X5Y43/W240;X5Y43/W240/S101;1;X4Y43/SEL7;X4Y43/SEL7/W241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[13]": {
          "hide_name": 0,
          "bits": [ 9849 ] ,
          "attributes": {
            "ROUTING": "X6Y41/S130;X6Y41/S130/Q3;1;X6Y42/W230;X6Y42/W230/S131;1;X5Y42/B2;X5Y42/B2/W231;1;X6Y41/Q3;;1;X6Y41/W230;X6Y41/W230/Q3;1;X4Y41/X02;X4Y41/X02/W232;1;X4Y41/A3;X4Y41/A3/X02;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9848 ] ,
          "attributes": {
            "ROUTING": "X6Y41/F2;;1;X6Y41/D3;X6Y41/D3/F2;1;X6Y41/XD3;X6Y41/XD3/D3;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9846 ] ,
          "attributes": {
            "ROUTING": "X5Y42/N230;X5Y42/N230/F3;1;X5Y40/X08;X5Y40/X08/N232;1;X5Y40/C7;X5Y40/C7/X08;1;X5Y42/F3;;1;X5Y42/X06;X5Y42/X06/F3;1;X5Y42/A6;X5Y42/A6/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[14]": {
          "hide_name": 0,
          "bits": [ 9844 ] ,
          "attributes": {
            "ROUTING": "X5Y41/E100;X5Y41/E100/Q4;1;X6Y41/D6;X6Y41/D6/E101;1;X5Y41/Q4;;1;X5Y41/SN10;X5Y41/SN10/Q4;1;X5Y42/B3;X5Y42/B3/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9843 ] ,
          "attributes": {
            "ROUTING": "X5Y40/F7;;1;X5Y40/S130;X5Y40/S130/F7;1;X5Y41/C4;X5Y41/C4/S131;1;X5Y41/XD4;X5Y41/XD4/C4;1"
          }
        },
        "u.txCounter[23]": {
          "hide_name": 0,
          "bits": [ 9841 ] ,
          "attributes": {
            "ROUTING": "X7Y43/S100;X7Y43/S100/Q1;1;X7Y43/B0;X7Y43/B0/S100;1;X7Y43/Q1;;1;X7Y43/N130;X7Y43/N130/Q1;1;X7Y42/B0;X7Y42/B0/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9840 ] ,
          "attributes": {
            "ROUTING": "X7Y43/F2;;1;X7Y43/D1;X7Y43/D1/F2;1;X7Y43/XD1;X7Y43/XD1/D1;1"
          }
        },
        "u.txCounter[24]": {
          "hide_name": 0,
          "bits": [ 9838 ] ,
          "attributes": {
            "ROUTING": "X7Y43/N100;X7Y43/N100/Q3;1;X7Y43/A0;X7Y43/A0/N100;1;X7Y43/Q3;;1;X7Y43/N230;X7Y43/N230/Q3;1;X7Y42/B1;X7Y42/B1/N231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9837 ] ,
          "attributes": {
            "ROUTING": "X7Y43/F6;;1;X7Y43/C3;X7Y43/C3/F6;1;X7Y43/XD3;X7Y43/XD3/C3;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9835 ] ,
          "attributes": {
            "ROUTING": "X5Y46/D1;X5Y46/D1/X06;1;X5Y44/F7;;1;X5Y44/S270;X5Y44/S270/F7;1;X5Y46/X06;X5Y46/X06/S272;1;X5Y46/D3;X5Y46/D3/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 9833 ] ,
          "attributes": {
            "ROUTING": "X5Y46/C1;X5Y46/C1/S261;1;X6Y43/F2;;1;X6Y43/W130;X6Y43/W130/F2;1;X5Y43/S230;X5Y43/S230/W131;1;X5Y45/S260;X5Y45/S260/S232;1;X5Y46/C3;X5Y46/C3/S261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 9831 ] ,
          "attributes": {
            "ROUTING": "X6Y44/W130;X6Y44/W130/F5;1;X5Y44/S230;X5Y44/S230/W131;1;X5Y46/B1;X5Y46/B1/S232;1;X6Y47/X05;X6Y47/X05/S202;1;X6Y47/B6;X6Y47/B6/X05;1;X6Y44/F5;;1;X6Y44/S100;X6Y44/S100/F5;1;X6Y45/S200;X6Y45/S200/S101;1;X6Y47/W200;X6Y47/W200/S202;1;X5Y47/D7;X5Y47/D7/W201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 9828 ] ,
          "attributes": {
            "ROUTING": "X5Y46/X03;X5Y46/X03/S222;1;X5Y46/A1;X5Y46/A1/X03;1;X5Y44/S220;X5Y44/S220/W221;1;X5Y46/X07;X5Y46/X07/S222;1;X5Y46/A3;X5Y46/A3/X07;1;X6Y44/W220;X6Y44/W220/F2;1;X5Y44/D5;X5Y44/D5/W221;1;X5Y44/XD5;X5Y44/XD5/D5;1;X6Y44/F2;;1;X6Y44/S130;X6Y44/S130/F2;1;X6Y45/S230;X6Y45/S230/S131;1;X6Y47/A6;X6Y47/A6/S232;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9824 ] ,
          "attributes": {
            "ROUTING": "X5Y46/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9823 ] ,
          "attributes": {
            "ROUTING": "X5Y46/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9820 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 9817 ] ,
          "attributes": {
            "ROUTING": "X5Y46/SEL0;X5Y46/SEL0/W261;1;X6Y43/F3;;1;X6Y43/SN20;X6Y43/SN20/F3;1;X6Y44/S260;X6Y44/S260/S121;1;X6Y46/W260;X6Y46/W260/S262;1;X5Y46/SEL2;X5Y46/SEL2/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9815 ] ,
          "attributes": {
            "ROUTING": "X5Y46/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9814 ] ,
          "attributes": {
            "ROUTING": "X5Y46/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9811 ] ,
          "attributes": {
            "ROUTING": "X5Y47/F5;;1;X5Y47/XD5;X5Y47/XD5/F5;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9809 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 9808 ] ,
          "attributes": {
            "ROUTING": "X5Y47/A5;X5Y47/A5/Q5;1;X5Y47/S100;X5Y47/S100/Q5;1;X5Y48/S240;X5Y48/S240/S101;1;X5Y50/C0;X5Y50/C0/S242;1;X6Y47/S260;X6Y47/S260/E121;1;X6Y49/S260;X6Y49/S260/S262;1;X6Y50/C0;X6Y50/C0/S261;1;X6Y49/C6;X6Y49/C6/S222;1;X5Y47/EW20;X5Y47/EW20/Q5;1;X6Y47/S220;X6Y47/S220/E121;1;X6Y49/S220;X6Y49/S220/S222;1;X6Y50/C6;X6Y50/C6/S221;1;X5Y47/X04;X5Y47/X04/Q5;1;X5Y47/B1;X5Y47/B1/X04;1;X5Y47/Q5;;1;X5Y47/X08;X5Y47/X08/Q5;1;X5Y47/C7;X5Y47/C7/X08;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:39.11-39.22",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9806 ] ,
          "attributes": {
            "ROUTING": "X5Y47/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9805 ] ,
          "attributes": {
            "ROUTING": "X5Y47/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 9802 ] ,
          "attributes": {
            "ROUTING": "X5Y47/S130;X5Y47/S130/Q2;1;X5Y47/B2;X5Y47/B2/S130;1;X5Y47/X05;X5Y47/X05/Q2;1;X5Y47/B7;X5Y47/B7/X05;1;X6Y49/B2;X6Y49/B2/S232;1;X5Y47/Q2;;1;X5Y47/E130;X5Y47/E130/Q2;1;X6Y47/S230;X6Y47/S230/E131;1;X6Y49/B0;X6Y49/B0/S232;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9800 ] ,
          "attributes": {
            "ROUTING": "X5Y47/F2;;1;X5Y47/XD2;X5Y47/XD2/F2;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9798 ] ,
          "attributes": {
            "ROUTING": "X5Y47/LSR1;X5Y47/LSR1/X07;1;X5Y46/OF0;;1;X5Y46/S200;X5Y46/S200/OF0;1;X5Y47/X07;X5Y47/X07/S201;1;X5Y47/LSR2;X5Y47/LSR2/X07;1"
          }
        },
        "u.txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 9796 ] ,
          "attributes": {
            "ROUTING": "X5Y47/B3;X5Y47/B3/X03;1;X5Y47/X03;X5Y47/X03/Q4;1;X5Y47/A7;X5Y47/A7/X03;1;X6Y49/A2;X6Y49/A2/S252;1;X5Y47/Q4;;1;X5Y47/EW10;X5Y47/EW10/Q4;1;X6Y47/S250;X6Y47/S250/E111;1;X6Y49/A0;X6Y49/A0/S252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9794 ] ,
          "attributes": {
            "ROUTING": "X5Y47/F3;;1;X5Y47/B4;X5Y47/B4/F3;1;X5Y47/XD4;X5Y47/XD4/B4;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9793 ] ,
          "attributes": {
            "ROUTING": "X5Y47/CE1;X5Y47/CE1/S211;1;X5Y47/CE2;X5Y47/CE2/S211;1;X5Y46/S100;X5Y46/S100/OF2;1;X5Y46/OF2;;1;X5Y46/S210;X5Y46/S210/S100;1"
          }
        },
        "u.uart_rx_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 9788 ] ,
          "attributes": {
            "ROUTING": "X2Y43/F2;;1;X2Y43/W220;X2Y43/W220/F2;1;X1Y43/D6;X1Y43/D6/W221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9785 ] ,
          "attributes": {
            "ROUTING": "X1Y43/F7;;1;X1Y43/A2;X1Y43/A2/F7;1;X1Y43/XD2;X1Y43/XD2/A2;1"
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9783 ] ,
          "attributes": {
            "ROUTING": "X1Y44/N260;X1Y44/N260/N262;1;X1Y43/D7;X1Y43/D7/N261;1;X1Y44/N270;X1Y44/N270/N262;1;X1Y43/A3;X1Y43/A3/N271;1;X1Y46/F6;;1;X1Y46/N260;X1Y46/N260/F6;1;X1Y44/D4;X1Y44/D4/N262;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9781 ] ,
          "attributes": {
            "ROUTING": "X1Y44/F4;;1;X1Y44/XD4;X1Y44/XD4/F4;1"
          }
        },
        "u.rxState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9779 ] ,
          "attributes": {
            "ROUTING": "X1Y43/F3;;1;X1Y43/XD3;X1Y43/XD3/F3;1"
          }
        },
        "u.rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9778 ] ,
          "attributes": {
            "ROUTING": "X1Y43/X07;X1Y43/X07/F6;1;X1Y43/CE1;X1Y43/CE1/X07;1;X1Y43/F6;;1;X1Y43/S260;X1Y43/S260/F6;1;X1Y44/X05;X1Y44/X05/S261;1;X1Y44/CE2;X1Y44/CE2/X05;1"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 9775 ] ,
          "attributes": {
            "ROUTING": "X2Y42/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9772 ] ,
          "attributes": {
            "ROUTING": "X2Y41/F6;;1;X2Y41/S260;X2Y41/S260/F6;1;X2Y42/D6;X2Y42/D6/S261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 9771 ] ,
          "attributes": {
            "ROUTING": "X2Y42/F6;;1;X2Y42/X07;X2Y42/X07/F6;1;X2Y42/SEL2;X2Y42/SEL2/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9769 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F6;;1;X1Y41/E100;X1Y41/E100/F6;1;X2Y41/S200;X2Y41/S200/E101;1;X2Y42/D3;X2Y42/D3/S201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 9766 ] ,
          "attributes": {
            "ROUTING": "X2Y42/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9761 ] ,
          "attributes": {
            "ROUTING": "X1Y42/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9760 ] ,
          "attributes": {
            "ROUTING": "X1Y42/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.rxCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9758 ] ,
          "attributes": {
            "ROUTING": "X1Y42/OF4;;1;X1Y42/N240;X1Y42/N240/OF4;1;X1Y40/C1;X1Y40/C1/N242;1;X1Y40/XD1;X1Y40/XD1/C1;1"
          }
        },
        "u.rxCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9755 ] ,
          "attributes": {
            "ROUTING": "X1Y40/F0;;1;X1Y40/XD0;X1Y40/XD0/F0;1"
          }
        },
        "u.rxCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9752 ] ,
          "attributes": {
            "ROUTING": "X2Y42/F4;;1;X2Y42/S130;X2Y42/S130/F4;1;X2Y43/A0;X2Y43/A0/S131;1;X2Y43/XD0;X2Y43/XD0/A0;1"
          }
        },
        "u.rxCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9748 ] ,
          "attributes": {
            "ROUTING": "X2Y42/F1;;1;X2Y42/XD1;X2Y42/XD1/F1;1"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9744 ] ,
          "attributes": {
            "ROUTING": "X1Y41/N220;X1Y41/N220/N222;1;X1Y40/C4;X1Y40/C4/N221;1;X1Y41/N230;X1Y41/N230/N222;1;X1Y40/B3;X1Y40/B3/N231;1;X1Y42/C7;X1Y42/C7/N221;1;X2Y43/C7;X2Y43/C7/E121;1;X2Y43/C5;X2Y43/C5/E121;1;X1Y43/X05;X1Y43/X05/Q2;1;X1Y43/C7;X1Y43/C7/X05;1;X1Y43/S130;X1Y43/S130/Q2;1;X1Y44/C4;X1Y44/C4/S131;1;X1Y43/SN20;X1Y43/SN20/Q2;1;X1Y42/C2;X1Y42/C2/N121;1;X1Y43/N220;X1Y43/N220/Q2;1;X1Y42/C4;X1Y42/C4/N221;1;X2Y43/S260;X2Y43/S260/E121;1;X2Y44/D7;X2Y44/D7/S261;1;X1Y43/Q2;;1;X1Y43/EW20;X1Y43/EW20/Q2;1;X2Y43/N260;X2Y43/N260/E121;1;X2Y41/N260;X2Y41/N260/N262;1;X2Y40/D5;X2Y40/D5/N261;1",
            "hdlname": "u rxState",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9741 ] ,
          "attributes": {
            "ROUTING": "X2Y43/B5;X2Y43/B5/E211;1;X1Y42/B7;X1Y42/B7/N250;1;X1Y40/B4;X1Y40/B4/N252;1;X1Y42/N250;X1Y42/N250/N242;1;X1Y40/A3;X1Y40/A3/N252;1;X1Y44/SN10;X1Y44/SN10/Q4;1;X1Y43/E210;X1Y43/E210/N111;1;X2Y43/B7;X2Y43/B7/E211;1;X1Y42/B2;X1Y42/B2/X01;1;X1Y42/B4;X1Y42/B4/X01;1;X1Y43/B7;X1Y43/B7/N101;1;X1Y44/EW20;X1Y44/EW20/Q4;1;X2Y44/C7;X2Y44/C7/E121;1;X1Y42/X01;X1Y42/X01/N242;1;X1Y44/N240;X1Y44/N240/Q4;1;X1Y44/B4;X1Y44/B4/N240;1;X1Y44/N100;X1Y44/N100/Q4;1;X1Y44/Q4;;1;X1Y44/N820;X1Y44/N820/Q4;1;X1Y40/E240;X1Y40/E240/N824;1;X2Y40/C5;X2Y40/C5/E241;1",
            "hdlname": "u rxState",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9738 ] ,
          "attributes": {
            "ROUTING": "X1Y42/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9737 ] ,
          "attributes": {
            "ROUTING": "X1Y42/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.rxCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9735 ] ,
          "attributes": {
            "ROUTING": "X1Y42/OF2;;1;X1Y42/S100;X1Y42/S100/OF2;1;X1Y43/A4;X1Y43/A4/S101;1;X1Y43/XD4;X1Y43/XD4/A4;1"
          }
        },
        "u.rxCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9732 ] ,
          "attributes": {
            "ROUTING": "X2Y40/F6;;1;X2Y40/C4;X2Y40/C4/F6;1;X2Y40/XD4;X2Y40/XD4/C4;1"
          }
        },
        "u.rxCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9729 ] ,
          "attributes": {
            "ROUTING": "X2Y40/F2;;1;X2Y40/D0;X2Y40/D0/F2;1;X2Y40/XD0;X2Y40/XD0/D0;1"
          }
        },
        "u.rxCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9726 ] ,
          "attributes": {
            "ROUTING": "X2Y42/F0;;1;X2Y42/SN10;X2Y42/SN10/F0;1;X2Y43/E250;X2Y43/E250/S111;1;X3Y43/A4;X3Y43/A4/E251;1;X3Y43/XD4;X3Y43/XD4/A4;1"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9724 ] ,
          "attributes": {
            "ROUTING": "X2Y43/E100;X2Y43/E100/F5;1;X3Y43/N240;X3Y43/N240/E101;1;X3Y43/B5;X3Y43/B5/N240;1;X2Y40/E230;X2Y40/E230/N232;1;X3Y40/B6;X3Y40/B6/E231;1;X2Y42/C3;X2Y42/C3/N230;1;X2Y42/B0;X2Y42/B0/N131;1;X2Y43/N130;X2Y43/N130/F5;1;X2Y42/N230;X2Y42/N230/N131;1;X2Y40/B2;X2Y40/B2/N232;1;X2Y41/N250;X2Y41/N250/N252;1;X2Y40/B6;X2Y40/B6/N251;1;X2Y43/F5;;1;X2Y43/N250;X2Y43/N250/F5;1;X2Y42/A2;X2Y42/A2/N251;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9721 ] ,
          "attributes": {
            "ROUTING": "X2Y43/F6;;1;X2Y43/C3;X2Y43/C3/F6;1;X2Y43/XD3;X2Y43/XD3/C3;1"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9719 ] ,
          "attributes": {
            "ROUTING": "X1Y42/F6;;1;X1Y42/X03;X1Y42/X03/F6;1;X1Y42/A1;X1Y42/A1/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9715 ] ,
          "attributes": {
            "ROUTING": "X3Y41/EW10;X3Y41/EW10/F0;1;X2Y41/S250;X2Y41/S250/W111;1;X2Y42/B7;X2Y42/B7/S251;1;X3Y41/F0;;1;X3Y41/S200;X3Y41/S200/F0;1;X3Y43/C5;X3Y43/C5/S202;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9713 ] ,
          "attributes": {
            "ROUTING": "X3Y41/N100;X3Y41/N100/F1;1;X3Y41/N200;X3Y41/N200/N100;1;X3Y40/C6;X3Y40/C6/N201;1;X2Y41/S220;X2Y41/S220/W121;1;X2Y42/C7;X2Y42/C7/S221;1;X3Y41/F1;;1;X3Y41/EW20;X3Y41/EW20/F1;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9712 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9711 ] ,
          "attributes": {
            "ROUTING": "X3Y41/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9709 ] ,
          "attributes": {
            "ROUTING": "X2Y42/X03;X2Y42/X03/S241;1;X2Y42/A7;X2Y42/A7/X03;1;X2Y41/F5;;1;X2Y41/N130;X2Y41/N130/F5;1;X2Y41/S240;X2Y41/S240/N130;1;X2Y42/C0;X2Y42/C0/S241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 9708 ] ,
          "attributes": {
            "ROUTING": "X2Y41/X01;X2Y41/X01/N222;1;X2Y41/B5;X2Y41/B5/X01;1;X3Y43/Q4;;1;X3Y43/EW20;X3Y43/EW20/Q4;1;X2Y43/N220;X2Y43/N220/W121;1;X2Y42/C6;X2Y42/C6/N221;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9706 ] ,
          "attributes": {
            "ROUTING": "X3Y41/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9704 ] ,
          "attributes": {
            "ROUTING": "X2Y41/SN10;X2Y41/SN10/F3;1;X2Y40/C6;X2Y40/C6/N111;1;X2Y41/F3;;1;X2Y41/S230;X2Y41/S230/F3;1;X2Y41/C7;X2Y41/C7/S230;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 9703 ] ,
          "attributes": {
            "ROUTING": "X2Y40/SN10;X2Y40/SN10/Q4;1;X2Y41/B3;X2Y41/B3/S111;1;X2Y41/B6;X2Y41/B6/S271;1;X2Y40/Q4;;1;X2Y40/W130;X2Y40/W130/Q4;1;X2Y40/S270;X2Y40/S270/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9701 ] ,
          "attributes": {
            "ROUTING": "X2Y41/X07;X2Y41/X07/F4;1;X2Y41/D7;X2Y41/D7/X07;1;X2Y41/F4;;1;X2Y41/N240;X2Y41/N240/F4;1;X2Y40/C2;X2Y40/C2/N241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 9700 ] ,
          "attributes": {
            "ROUTING": "X2Y40/S100;X2Y40/S100/Q0;1;X2Y41/A6;X2Y41/A6/S101;1;X2Y40/Q0;;1;X2Y40/SN20;X2Y40/SN20/Q0;1;X2Y41/B4;X2Y41/B4/S121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9699 ] ,
          "attributes": {
            "ROUTING": "X2Y41/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9698 ] ,
          "attributes": {
            "ROUTING": "X2Y41/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9696 ] ,
          "attributes": {
            "ROUTING": "X2Y41/S270;X2Y41/S270/F7;1;X2Y43/X04;X2Y43/X04/S272;1;X2Y43/B2;X2Y43/B2/X04;1;X2Y41/F7;;1;X2Y41/EW20;X2Y41/EW20/F7;1;X1Y41/S220;X1Y41/S220/W121;1;X1Y43/D1;X1Y43/D1/S222;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9695 ] ,
          "attributes": {
            "ROUTING": "X1Y42/SN10;X1Y42/SN10/OF0;1;X1Y43/E250;X1Y43/E250/S111;1;X2Y43/A2;X2Y43/A2/E251;1;X1Y42/OF0;;1;X1Y42/S200;X1Y42/S200/OF0;1;X1Y43/X01;X1Y43/X01/S201;1;X1Y43/C1;X1Y43/C1/X01;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 9692 ] ,
          "attributes": {
            "ROUTING": "X2Y42/SN20;X2Y42/SN20/F7;1;X2Y43/W260;X2Y43/W260/S121;1;X1Y43/SEL0;X1Y43/SEL0/W261;1;X2Y42/F7;;1;X2Y42/S100;X2Y42/S100/F7;1;X2Y43/C2;X2Y43/C2/S101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9691 ] ,
          "attributes": {
            "ROUTING": "X1Y43/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9690 ] ,
          "attributes": {
            "ROUTING": "X1Y43/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9688 ] ,
          "attributes": {
            "ROUTING": "X2Y41/W100;X2Y41/W100/F2;1;X1Y41/S200;X1Y41/S200/W101;1;X1Y42/D2;X1Y42/D2/S201;1;X2Y41/X05;X2Y41/X05/F2;1;X2Y41/B7;X2Y41/B7/X05;1;X2Y41/F2;;1;X1Y41/S250;X1Y41/S250/W111;1;X2Y41/EW10;X2Y41/EW10/F2;1;X1Y42/A3;X1Y42/A3/S251;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 9686 ] ,
          "attributes": {
            "ROUTING": "X1Y43/E130;X1Y43/E130/Q4;1;X2Y43/N230;X2Y43/N230/E131;1;X2Y41/B2;X2Y41/B2/N232;1;X1Y43/Q4;;1;X1Y43/N240;X1Y43/N240/Q4;1;X1Y41/E240;X1Y41/E240/N242;1;X2Y41/C6;X2Y41/C6/E241;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_CIN": {
          "hide_name": 0,
          "bits": [ 9685 ] ,
          "attributes": {
            "ROUTING": "X2Y41/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9683 ] ,
          "attributes": {
            "ROUTING": "X2Y41/S130;X2Y41/S130/F1;1;X2Y42/A1;X2Y42/A1/S131;1;X2Y41/F1;;1;X2Y41/X06;X2Y41/X06/F1;1;X2Y41/A7;X2Y41/A7/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 9681 ] ,
          "attributes": {
            "ROUTING": "X2Y41/D6;X2Y41/D6/N131;1;X2Y42/Q1;;1;X2Y42/N130;X2Y42/N130/Q1;1;X2Y41/B1;X2Y41/B1/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9680 ] ,
          "attributes": {
            "ROUTING": "X2Y41/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9678 ] ,
          "attributes": {
            "ROUTING": "X1Y41/S240;X1Y41/S240/F4;1;X1Y42/D4;X1Y42/D4/S241;1;X1Y42/C1;X1Y42/C1/S101;1;X1Y41/F4;;1;X1Y41/S100;X1Y41/S100/F4;1;X1Y42/A5;X1Y42/A5/S101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 9677 ] ,
          "attributes": {
            "ROUTING": "X1Y40/S130;X1Y40/S130/Q1;1;X1Y41/C6;X1Y41/C6/S131;1;X1Y40/Q1;;1;X1Y40/S210;X1Y40/S210/Q1;1;X1Y41/X08;X1Y41/X08/S211;1;X1Y41/B4;X1Y41/B4/X08;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9675 ] ,
          "attributes": {
            "ROUTING": "X1Y41/SN20;X1Y41/SN20/F5;1;X1Y42/D1;X1Y42/D1/S121;1;X1Y41/F5;;1;X1Y41/N130;X1Y41/N130/F5;1;X1Y40/B0;X1Y40/B0/N131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 9674 ] ,
          "attributes": {
            "ROUTING": "X1Y41/B6;X1Y41/B6/S121;1;X1Y40/Q0;;1;X1Y40/SN20;X1Y40/SN20/Q0;1;X1Y41/B5;X1Y41/B5/S121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 9673 ] ,
          "attributes": {
            "ROUTING": "X1Y41/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9671 ] ,
          "attributes": {
            "ROUTING": "X2Y41/SN20;X2Y41/SN20/F0;1;X2Y42/W260;X2Y42/W260/S121;1;X1Y42/SEL0;X1Y42/SEL0/W261;1;X2Y41/S100;X2Y41/S100/F0;1;X2Y42/A4;X2Y42/A4/S101;1;X2Y41/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 9670 ] ,
          "attributes": {
            "ROUTING": "X2Y43/SN10;X2Y43/SN10/Q0;1;X2Y42/N210;X2Y42/N210/N111;1;X2Y41/B0;X2Y41/B0/N211;1;X2Y43/Q0;;1;X2Y43/EW10;X2Y43/EW10/Q0;1;X1Y43/N210;X1Y43/N210/W111;1;X1Y41/A6;X1Y41/A6/N212;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9669 ] ,
          "attributes": {
            "ROUTING": "X2Y41/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9668 ] ,
          "attributes": {
            "ROUTING": "X2Y41/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9666 ] ,
          "attributes": {
            "ROUTING": "X1Y41/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9664 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 9662 ] ,
          "attributes": {
            "ROUTING": "X1Y43/N270;X1Y43/N270/W131;1;X1Y42/B6;X1Y42/B6/N271;1;X2Y43/N100;X2Y43/N100/Q3;1;X2Y42/W240;X2Y42/W240/N101;1;X2Y42/B3;X2Y42/B3/W240;1;X1Y41/B1;X1Y41/B1/N232;1;X2Y43/Q3;;1;X2Y43/W130;X2Y43/W130/Q3;1;X2Y43/B6;X2Y43/B6/W130;1;X1Y43/N230;X1Y43/N230/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9659 ] ,
          "attributes": {
            "ROUTING": "X1Y41/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9658 ] ,
          "attributes": {
            "ROUTING": "X1Y41/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9656 ] ,
          "attributes": {
            "ROUTING": "X2Y42/B1;X2Y42/B1/E131;1;X1Y42/N100;X1Y42/N100/F7;1;X1Y41/B7;X1Y41/B7/N101;1;X1Y42/F7;;1;X1Y42/E130;X1Y42/E130/F7;1;X2Y42/B4;X2Y42/B4/E131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9654 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F2;;1;X1Y41/E130;X1Y41/E130/F2;1;X1Y41/A7;X1Y41/A7/E130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 9652 ] ,
          "attributes": {
            "ROUTING": "X1Y42/X06;X1Y42/X06/S252;1;X1Y42/A6;X1Y42/A6/X06;1;X1Y40/SN10;X1Y40/SN10/Q5;1;X1Y41/B2;X1Y41/B2/S111;1;X2Y42/A3;X2Y42/A3/E251;1;X1Y40/Q5;;1;X1Y40/S250;X1Y40/S250/Q5;1;X1Y42/E250;X1Y42/E250/S252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9650 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F7;;1;X1Y41/N100;X1Y41/N100/F7;1;X1Y40/B5;X1Y40/B5/N101;1;X1Y40/XD5;X1Y40/XD5/B5;1"
          }
        },
        "u.rxState_DFFE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9648 ] ,
          "attributes": {
            "ROUTING": "X1Y42/D7;X1Y42/D7/W221;1;X1Y40/C6;X1Y40/C6/N222;1;X1Y43/C6;X1Y43/C6/S221;1;X1Y42/S220;X1Y42/S220/W221;1;X1Y40/C0;X1Y40/C0/X01;1;X2Y42/S220;X2Y42/S220/OF2;1;X2Y43/X01;X2Y43/X01/S221;1;X2Y43/A6;X2Y43/A6/X01;1;X2Y42/W220;X2Y42/W220/OF2;1;X1Y42/N220;X1Y42/N220/W221;1;X2Y42/OF2;;1;X2Y40/W220;X2Y40/W220/N222;1;X1Y40/X01;X1Y40/X01/W221;1;X2Y42/N220;X2Y42/N220/OF2;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9646 ] ,
          "attributes": {
            "ROUTING": "X1Y40/N250;X1Y40/N250/N111;1;X1Y40/B6;X1Y40/B6/N250;1;X1Y41/F3;;1;X1Y41/SN10;X1Y41/SN10/F3;1;X1Y42/B1;X1Y42/B1/S111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxState_DFFE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9645 ] ,
          "attributes": {
            "ROUTING": "X3Y43/N220;X3Y43/N220/E121;1;X3Y41/N230;X3Y41/N230/N222;1;X3Y40/A6;X3Y40/A6/N231;1;X2Y40/X06;X2Y40/X06/N271;1;X2Y40/A6;X2Y40/A6/X06;1;X2Y43/W270;X2Y43/W270/F7;1;X1Y43/A6;X1Y43/A6/W271;1;X2Y43/E270;X2Y43/E270/F7;1;X3Y43/A5;X3Y43/A5/E271;1;X2Y40/A2;X2Y40/A2/N271;1;X2Y43/X08;X2Y43/X08/F7;1;X2Y43/C6;X2Y43/C6/X08;1;X2Y41/N270;X2Y41/N270/N272;1;X2Y40/W270;X2Y40/W270/N271;1;X1Y40/A6;X1Y40/A6/W271;1;X2Y43/N270;X2Y43/N270/F7;1;X2Y42/A0;X2Y42/A0/N271;1;X2Y43/F7;;1;X2Y43/EW20;X2Y43/EW20/F7;1;X1Y43/N260;X1Y43/N260/W121;1;X1Y41/N270;X1Y41/N270/N262;1;X1Y40/A0;X1Y40/A0/N271;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 9642 ] ,
          "attributes": {
            "ROUTING": "X1Y41/X07;X1Y41/X07/S221;1;X1Y41/D6;X1Y41/D6/X07;1;X1Y40/Q2;;1;X1Y40/S220;X1Y40/S220/Q2;1;X1Y41/X01;X1Y41/X01/S221;1;X1Y41/B3;X1Y41/B3/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9641 ] ,
          "attributes": {
            "ROUTING": "X1Y40/F6;;1;X1Y40/C2;X1Y40/C2/F6;1;X1Y40/XD2;X1Y40/XD2/C2;1"
          }
        },
        "u.rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 9639 ] ,
          "attributes": {
            "ROUTING": "X3Y43/N250;X3Y43/N250/Q5;1;X3Y41/W250;X3Y41/W250/N252;1;X3Y41/B0;X3Y41/B0/W250;1;X3Y43/Q5;;1;X3Y43/SN10;X3Y43/SN10/Q5;1;X3Y42/W210;X3Y42/W210/N111;1;X2Y42/B6;X2Y42/B6/W211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9637 ] ,
          "attributes": {
            "ROUTING": "X3Y43/F5;;1;X3Y43/XD5;X3Y43/XD5/F5;1"
          }
        },
        "u.rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 9635 ] ,
          "attributes": {
            "ROUTING": "X3Y40/SN10;X3Y40/SN10/Q4;1;X3Y41/B1;X3Y41/B1/S111;1;X3Y40/Q4;;1;X3Y40/EW10;X3Y40/EW10/Q4;1;X2Y40/S210;X2Y40/S210/W111;1;X2Y42/A6;X2Y42/A6/S212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9633 ] ,
          "attributes": {
            "ROUTING": "X3Y40/F6;;1;X3Y40/C4;X3Y40/C4/F6;1;X3Y40/XD4;X3Y40/XD4/C4;1"
          }
        },
        "u.uart_rx_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9632 ] ,
          "attributes": {
            "ROUTING": "X2Y40/EW20;X2Y40/EW20/F5;1;X1Y40/S260;X1Y40/S260/W121;1;X1Y42/S270;X1Y42/S270/S262;1;X1Y43/B6;X1Y43/B6/S271;1;X2Y40/CE0;X2Y40/CE0/X08;1;X2Y40/E250;X2Y40/E250/F5;1;X3Y40/X08;X3Y40/X08/E251;1;X3Y40/CE2;X3Y40/CE2/X08;1;X1Y40/CE2;X1Y40/CE2/X08;1;X1Y40/CE1;X1Y40/CE1/X08;1;X2Y40/W250;X2Y40/W250/F5;1;X1Y40/X08;X1Y40/X08/W251;1;X1Y40/CE0;X1Y40/CE0/X08;1;X2Y40/S250;X2Y40/S250/F5;1;X2Y42/X06;X2Y42/X06/S252;1;X2Y42/CE0;X2Y42/CE0/X06;1;X2Y43/X06;X2Y43/X06/S251;1;X2Y40/CE2;X2Y40/CE2/X08;1;X2Y40/X08;X2Y40/X08/F5;1;X2Y42/S250;X2Y42/S250/S252;1;X2Y40/E100;X2Y40/E100/F5;1;X3Y42/S210;X3Y42/S210/S202;1;X3Y40/S200;X3Y40/S200/E101;1;X1Y40/S200;X1Y40/S200/W101;1;X1Y42/S210;X1Y42/S210/S202;1;X1Y43/CE2;X1Y43/CE2/S211;1;X2Y40/F5;;1;X2Y40/W100;X2Y40/W100/F5;1;X2Y43/CE0;X2Y43/CE0/X06;1;X2Y43/CE1;X2Y43/CE1/X06;1;X3Y43/CE2;X3Y43/CE2/S211;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9630 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9626 ] ,
          "attributes": {
            "ROUTING": "X2Y46/F7;;1;X2Y46/A4;X2Y46/A4/F7;1;X2Y46/XD4;X2Y46/XD4/A4;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9624 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 9623 ] ,
          "attributes": {
            "ROUTING": "X2Y46/W100;X2Y46/W100/Q4;1;X1Y46/C6;X1Y46/C6/W101;1;X2Y46/X03;X2Y46/X03/Q4;1;X2Y46/A7;X2Y46/A7/X03;1;X2Y46/Q4;;1;X2Y46/EW10;X2Y46/EW10/Q4;1;X1Y46/B1;X1Y46/B1/W111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9621 ] ,
          "attributes": {
            "ROUTING": "X1Y46/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9620 ] ,
          "attributes": {
            "ROUTING": "X1Y46/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 9618 ] ,
          "attributes": {
            "ROUTING": "X1Y46/X05;X1Y46/X05/Q2;1;X1Y46/B6;X1Y46/B6/X05;1;X1Y46/Q2;;1;X1Y46/X01;X1Y46/X01/Q2;1;X1Y46/B2;X1Y46/B2/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9617 ] ,
          "attributes": {
            "ROUTING": "X1Y46/F2;;1;X1Y46/XD2;X1Y46/XD2/F2;1"
          }
        },
        "u.rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 9615 ] ,
          "attributes": {
            "ROUTING": "X1Y46/X06;X1Y46/X06/Q3;1;X1Y46/A6;X1Y46/A6/X06;1;X1Y46/Q3;;1;X1Y46/B3;X1Y46/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9614 ] ,
          "attributes": {
            "ROUTING": "X1Y46/F3;;1;X1Y46/XD3;X1Y46/XD3/F3;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9613 ] ,
          "attributes": {
            "ROUTING": "X2Y46/W250;X2Y46/W250/F5;1;X1Y46/X08;X1Y46/X08/W251;1;X1Y46/CE1;X1Y46/CE1/X08;1;X2Y46/F5;;1;X2Y46/X08;X2Y46/X08/F5;1;X2Y46/CE2;X2Y46/CE2/X08;1"
          }
        },
        "u.led_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9609 ] ,
          "attributes": {
            "ROUTING": "X1Y49/F7;;1;X1Y49/A5;X1Y49/A5/F7;1;X1Y49/XD5;X1Y49/XD5/A5;1"
          }
        },
        "u.led_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9606 ] ,
          "attributes": {
            "ROUTING": "X1Y49/F6;;1;X1Y49/C3;X1Y49/C3/F6;1;X1Y49/XD3;X1Y49/XD3/C3;1"
          }
        },
        "u.led_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9603 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F5;;1;X1Y48/A0;X1Y48/A0/F5;1;X1Y48/XD0;X1Y48/XD0/A0;1"
          }
        },
        "u.led_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9600 ] ,
          "attributes": {
            "ROUTING": "X1Y47/F1;;1;X1Y47/B5;X1Y47/B5/F1;1;X1Y47/XD5;X1Y47/XD5/B5;1"
          }
        },
        "u.led_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9597 ] ,
          "attributes": {
            "ROUTING": "X1Y44/F2;;1;X1Y44/XD2;X1Y44/XD2/F2;1"
          }
        },
        "u.led_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9595 ] ,
          "attributes": {
            "ROUTING": "X1Y44/F5;;1;X1Y44/A3;X1Y44/A3/F5;1;X1Y44/XD3;X1Y44/XD3/A3;1"
          }
        },
        "u.dataIn[0]": {
          "hide_name": 0,
          "bits": [ 9593 ] ,
          "attributes": {
            "ROUTING": "X1Y49/Q0;;1;X1Y49/W200;X1Y49/W200/Q0;1;X1Y49/A7;X1Y49/A7/W200;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[1]": {
          "hide_name": 0,
          "bits": [ 9591 ] ,
          "attributes": {
            "ROUTING": "X1Y48/S100;X1Y48/S100/Q4;1;X1Y49/A6;X1Y49/A6/S101;1;X1Y48/Q4;;1;X1Y48/SN20;X1Y48/SN20/Q4;1;X1Y49/D0;X1Y49/D0/S121;1;X1Y49/XD0;X1Y49/XD0/D0;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[2]": {
          "hide_name": 0,
          "bits": [ 9589 ] ,
          "attributes": {
            "ROUTING": "X1Y47/S100;X1Y47/S100/Q3;1;X1Y48/A5;X1Y48/A5/S101;1;X1Y47/Q3;;1;X1Y47/SN20;X1Y47/SN20/Q3;1;X1Y48/B4;X1Y48/B4/S121;1;X1Y48/XD4;X1Y48/XD4/B4;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[3]": {
          "hide_name": 0,
          "bits": [ 9587 ] ,
          "attributes": {
            "ROUTING": "X1Y46/S130;X1Y46/S130/Q5;1;X1Y47/A1;X1Y47/A1/S131;1;X1Y46/Q5;;1;X1Y46/S100;X1Y46/S100/Q5;1;X1Y47/C3;X1Y47/C3/S101;1;X1Y47/XD3;X1Y47/XD3/C3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[4]": {
          "hide_name": 0,
          "bits": [ 9585 ] ,
          "attributes": {
            "ROUTING": "X1Y44/N130;X1Y44/N130/Q1;1;X1Y44/A2;X1Y44/A2/N130;1;X1Y44/Q1;;1;X1Y44/S210;X1Y44/S210/Q1;1;X1Y46/A5;X1Y46/A5/S212;1;X1Y46/XD5;X1Y46/XD5/A5;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[5]": {
          "hide_name": 0,
          "bits": [ 9583 ] ,
          "attributes": {
            "ROUTING": "X1Y44/A5;X1Y44/A5/W252;1;X3Y39/Q4;;1;X3Y39/S130;X3Y39/S130/Q4;1;X3Y40/S830;X3Y40/S830/S131;1;X3Y44/W250;X3Y44/W250/S834;1;X1Y44/A1;X1Y44/A1/W252;1;X1Y44/XD1;X1Y44/XD1/A1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[6]": {
          "hide_name": 0,
          "bits": [ 9581 ] ,
          "attributes": {
            "ROUTING": "X3Y39/Q3;;1;X3Y39/X06;X3Y39/X06/Q3;1;X3Y39/A4;X3Y39/A4/X06;1;X3Y39/XD4;X3Y39/XD4/A4;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[7]": {
          "hide_name": 0,
          "bits": [ 9579 ] ,
          "attributes": {
            "ROUTING": "X3Y39/Q5;;1;X3Y39/X04;X3Y39/X04/Q5;1;X3Y39/C3;X3Y39/C3/X04;1;X3Y39/XD3;X3Y39/XD3/C3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.uart_rx": {
          "hide_name": 0,
          "bits": [ 9578 ] ,
          "attributes": {
            "ROUTING": "X3Y39/W100;X3Y39/W100/W828;1;X3Y39/B5;X3Y39/B5/W100;1;X3Y39/XD5;X3Y39/XD5/B5;1;X3Y39/S820;X3Y39/S820/W828;1;X3Y43/W270;X3Y43/W270/S824;1;X2Y43/S270;X2Y43/S270/W271;1;X2Y44/X06;X2Y44/X06/S271;1;X2Y44/A7;X2Y44/A7/X06;1;X43Y0/Q6;;1;X43Y0/N830;X43Y0/N830/Q6;1;X43Y7/S800;X43Y7/S800/S838;1;X43Y15/W800;X43Y15/W800/S808;1;X35Y15/W800;X35Y15/W800/W808;1;X27Y15/S800;X27Y15/S800/W808;1;X27Y23/S810;X27Y23/S810/S808;1;X27Y31/W810;X27Y31/W810/S818;1;X19Y31/S810;X19Y31/S810/W818;1;X19Y39/W810;X19Y39/W810/S818;1;X11Y39/W820;X11Y39/W820/W818;1;X3Y39/S270;X3Y39/S270/W828;1;X3Y40/W270;X3Y40/W270/S271;1;X2Y40/A5;X2Y40/A5/W271;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:10.11-10.18",
            "hdlname": "u uart_rx"
          }
        },
        "u.uart_rx_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9577 ] ,
          "attributes": {
            "ROUTING": "X1Y40/S240;X1Y40/S240/F4;1;X1Y42/S240;X1Y42/S240/S242;1;X1Y43/X03;X1Y43/X03/S241;1;X1Y43/B3;X1Y43/B3/X03;1;X1Y48/CE2;X1Y48/CE2/E271;1;X1Y48/S270;X1Y48/S270/S828;1;X1Y49/X06;X1Y49/X06/S271;1;X1Y49/CE0;X1Y49/CE0/X06;1;X3Y39/CE2;X3Y39/CE2/E272;1;X1Y48/E270;X1Y48/E270/S828;1;X2Y48/N270;X2Y48/N270/E271;1;X2Y46/B5;X2Y46/B5/N272;1;X1Y40/N130;X1Y40/N130/F4;1;X1Y39/E270;X1Y39/E270/N131;1;X3Y39/CE1;X3Y39/CE1/E272;1;X1Y44/W270;X1Y44/W270/S824;1;X0Y44/E270;X0Y44/E270/E272;1;X1Y44/CE0;X1Y44/CE0/E271;1;X1Y46/X07;X1Y46/X07/N242;1;X1Y46/CE2;X1Y46/CE2/X07;1;X1Y48/W270;X1Y48/W270/S828;1;X0Y48/E270;X0Y48/E270/E272;1;X1Y40/F4;;1;X1Y40/S820;X1Y40/S820/F4;1;X1Y48/N240;X1Y48/N240/S828;1;X1Y47/X05;X1Y47/X05/N241;1;X1Y47/CE1;X1Y47/CE1/X05;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 9270 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:10.16-10.19"
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9574 ] ,
          "attributes": {
            "ROUTING": "X1Y43/B0;X1Y43/B0/S231;1;X1Y40/S230;X1Y40/S230/F3;1;X1Y42/S230;X1Y42/S230/S232;1;X1Y43/B1;X1Y43/B1/S231;1;X1Y40/F3;;1;X1Y40/N230;X1Y40/N230/F3;1;X1Y39/B1;X1Y39/B1/N231;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9571 ] ,
          "attributes": {
            "ROUTING": "X1Y42/W200;X1Y42/W200/N101;1;X1Y42/A7;X1Y42/A7/W200;1;X1Y43/EW10;X1Y43/EW10/Q3;1;X2Y43/A7;X2Y43/A7/E111;1;X1Y43/A0;X1Y43/A0/N100;1;X1Y43/N130;X1Y43/N130/Q3;1;X1Y42/N270;X1Y42/N270/N131;1;X1Y40/N270;X1Y40/N270/N272;1;X1Y39/A1;X1Y39/A1/N271;1;X1Y40/A4;X1Y40/A4/N212;1;X1Y43/E100;X1Y43/E100/Q3;1;X2Y43/S200;X2Y43/S200/E101;1;X2Y43/A5;X2Y43/A5/S200;1;X1Y43/X06;X1Y43/X06/Q3;1;X1Y43/A7;X1Y43/A7/X06;1;X1Y43/S100;X1Y43/S100/Q3;1;X1Y44/A4;X1Y44/A4/S101;1;X1Y43/N100;X1Y43/N100/Q3;1;X1Y43/A1;X1Y43/A1/N100;1;X1Y42/W210;X1Y42/W210/N111;1;X1Y42/A4;X1Y42/A4/W210;1;X1Y42/A2;X1Y42/A2/N111;1;X1Y44/E210;X1Y44/E210/S111;1;X2Y44/B7;X2Y44/B7/E211;1;X1Y43/Q3;;1;X1Y43/SN10;X1Y43/SN10/Q3;1;X1Y42/N210;X1Y42/N210/N111;1;X1Y40/E210;X1Y40/E210/N212;1;X2Y40/B5;X2Y40/B5/E211;1",
            "hdlname": "u rxState",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 9566 ] ,
          "attributes": {
            "ROUTING": "X2Y42/X01;X2Y42/X01/N201;1;X2Y42/C1;X2Y42/C1/X01;1;X1Y43/E200;X1Y43/E200/OF0;1;X2Y43/N200;X2Y43/N200/E201;1;X2Y42/C4;X2Y42/C4/N201;1;X1Y41/C7;X1Y41/C7/N202;1;X1Y41/N200;X1Y41/N200/N202;1;X1Y39/X01;X1Y39/X01/N202;1;X1Y39/C2;X1Y39/C2/X01;1;X1Y42/SEL2;X1Y42/SEL2/X07;1;X1Y43/OF0;;1;X1Y43/N200;X1Y43/N200/OF0;1;X1Y42/X07;X1Y42/X07/N201;1;X1Y42/SEL4;X1Y42/SEL4/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 9564 ] ,
          "attributes": {
            "ROUTING": "X2Y46/X06;X2Y46/X06/S272;1;X2Y46/A5;X2Y46/A5/X06;1;X2Y44/N130;X2Y44/N130/F7;1;X2Y43/N830;X2Y43/N830/N131;1;X2Y39/W250;X2Y39/W250/N834;1;X1Y39/A2;X1Y39/A2/W251;1;X2Y44/S270;X2Y44/S270/F7;1;X2Y46/LSR2;X2Y46/LSR2/S272;1;X2Y44/F7;;1;X2Y44/W130;X2Y44/W130/F7;1;X1Y44/S270;X1Y44/S270/W131;1;X1Y46/LSR1;X1Y46/LSR1/S272;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady": {
          "hide_name": 0,
          "bits": [ 9561 ] ,
          "attributes": {
            "ROUTING": "X1Y47/N200;X1Y47/N200/S808;1;X1Y45/N210;X1Y45/N210/N202;1;X1Y44/CE1;X1Y44/CE1/N211;1;X1Y47/W200;X1Y47/W200/S808;1;X0Y47/E210;X0Y47/E210/E202;1;X1Y47/CE2;X1Y47/CE2/E211;1;X1Y48/X07;X1Y48/X07/S201;1;X1Y48/CE0;X1Y48/CE0/X07;1;X1Y49/CE1;X1Y49/CE1/X05;1;X1Y39/Q3;;1;X1Y39/S800;X1Y39/S800/Q3;1;X1Y47/S200;X1Y47/S200/S808;1;X1Y49/X05;X1Y49/X05/S202;1;X1Y49/CE2;X1Y49/CE2/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:25.5-25.14",
            "hdlname": "u byteReady"
          }
        },
        "u.byteReady_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 9560 ] ,
          "attributes": {
            "ROUTING": "X1Y39/B3;X1Y39/B3/F1;1;X1Y39/XD3;X1Y39/XD3/B3;1;X1Y39/F1;;1;X1Y39/B2;X1Y39/B2/F1;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9559 ] ,
          "attributes": {
            "ROUTING": "X1Y39/F2;;1;X1Y39/X05;X1Y39/X05/F2;1;X1Y39/CE1;X1Y39/CE1/X05;1"
          }
        },
        "txIntervalCounter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9556 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9553 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F5;;1;X5Y48/XD5;X5Y48/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9551 ] ,
          "attributes": {
            "ROUTING": "X6Y48/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9549 ] ,
          "attributes": {
            "ROUTING": "X6Y48/F0;;1;X6Y48/SN10;X6Y48/SN10/F0;1;X6Y47/A3;X6Y47/A3/N111;1;X6Y47/XD3;X6Y47/XD3/A3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9547 ] ,
          "attributes": {
            "ROUTING": "X6Y48/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9545 ] ,
          "attributes": {
            "ROUTING": "X6Y48/F1;;1;X6Y48/XD1;X6Y48/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9543 ] ,
          "attributes": {
            "ROUTING": "X6Y48/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9541 ] ,
          "attributes": {
            "ROUTING": "X6Y48/F2;;1;X6Y48/XD2;X6Y48/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9539 ] ,
          "attributes": {
            "ROUTING": "X6Y48/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9537 ] ,
          "attributes": {
            "ROUTING": "X6Y48/F3;;1;X6Y48/XD3;X6Y48/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9535 ] ,
          "attributes": {
            "ROUTING": "X6Y48/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9533 ] ,
          "attributes": {
            "ROUTING": "X6Y48/F4;;1;X6Y48/XD4;X6Y48/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9531 ] ,
          "attributes": {
            "ROUTING": "X6Y48/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 9528 ] ,
          "attributes": {
            "ROUTING": "X2Y47/F0;;1;X2Y47/D5;X2Y47/D5/F0;1;X2Y47/XD5;X2Y47/XD5/D5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9526 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9524 ] ,
          "attributes": {
            "ROUTING": "X2Y48/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 9522 ] ,
          "attributes": {
            "ROUTING": "X2Y48/F2;;1;X2Y48/XD2;X2Y48/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9520 ] ,
          "attributes": {
            "ROUTING": "X6Y48/F5;;1;X6Y48/XD5;X6Y48/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9518 ] ,
          "attributes": {
            "ROUTING": "X7Y48/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9516 ] ,
          "attributes": {
            "ROUTING": "X2Y48/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 9514 ] ,
          "attributes": {
            "ROUTING": "X2Y48/F3;;1;X2Y48/XD3;X2Y48/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_29_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9512 ] ,
          "attributes": {
            "ROUTING": "X2Y48/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 9510 ] ,
          "attributes": {
            "ROUTING": "X2Y48/F4;;1;X2Y48/XD4;X2Y48/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_28_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9508 ] ,
          "attributes": {
            "ROUTING": "X2Y48/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 9506 ] ,
          "attributes": {
            "ROUTING": "X2Y48/F5;;1;X2Y48/XD5;X2Y48/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_27_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9504 ] ,
          "attributes": {
            "ROUTING": "X3Y48/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 9502 ] ,
          "attributes": {
            "ROUTING": "X3Y48/F0;;1;X3Y48/XD0;X3Y48/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_26_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9500 ] ,
          "attributes": {
            "ROUTING": "X3Y48/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 9498 ] ,
          "attributes": {
            "ROUTING": "X3Y48/F1;;1;X3Y48/XD1;X3Y48/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_25_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9496 ] ,
          "attributes": {
            "ROUTING": "X3Y48/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9494 ] ,
          "attributes": {
            "ROUTING": "X3Y48/F2;;1;X3Y48/XD2;X3Y48/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9492 ] ,
          "attributes": {
            "ROUTING": "X3Y48/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9490 ] ,
          "attributes": {
            "ROUTING": "X3Y48/F3;;1;X3Y48/N230;X3Y48/N230/F3;1;X3Y47/B2;X3Y47/B2/N231;1;X3Y47/XD2;X3Y47/XD2/B2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9488 ] ,
          "attributes": {
            "ROUTING": "X3Y48/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9486 ] ,
          "attributes": {
            "ROUTING": "X3Y48/F4;;1;X3Y48/XD4;X3Y48/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9484 ] ,
          "attributes": {
            "ROUTING": "X3Y48/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9482 ] ,
          "attributes": {
            "ROUTING": "X3Y48/F5;;1;X3Y48/XD5;X3Y48/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9480 ] ,
          "attributes": {
            "ROUTING": "X4Y48/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9478 ] ,
          "attributes": {
            "ROUTING": "X4Y48/F0;;1;X4Y48/XD0;X4Y48/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9476 ] ,
          "attributes": {
            "ROUTING": "X7Y48/F0;;1;X7Y48/XD0;X7Y48/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9474 ] ,
          "attributes": {
            "ROUTING": "X7Y48/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9473 ] ,
          "attributes": {
            "ROUTING": "X7Y48/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9471 ] ,
          "attributes": {
            "ROUTING": "X4Y48/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9469 ] ,
          "attributes": {
            "ROUTING": "X4Y48/F1;;1;X4Y48/XD1;X4Y48/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9467 ] ,
          "attributes": {
            "ROUTING": "X4Y48/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9465 ] ,
          "attributes": {
            "ROUTING": "X4Y48/F2;;1;X4Y48/XD2;X4Y48/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9463 ] ,
          "attributes": {
            "ROUTING": "X4Y48/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9461 ] ,
          "attributes": {
            "ROUTING": "X4Y48/F3;;1;X4Y48/XD3;X4Y48/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9459 ] ,
          "attributes": {
            "ROUTING": "X4Y48/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9457 ] ,
          "attributes": {
            "ROUTING": "X4Y48/F4;;1;X4Y48/XD4;X4Y48/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9455 ] ,
          "attributes": {
            "ROUTING": "X4Y48/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9453 ] ,
          "attributes": {
            "ROUTING": "X4Y48/F5;;1;X4Y48/XD5;X4Y48/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9451 ] ,
          "attributes": {
            "ROUTING": "X5Y48/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9449 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F0;;1;X5Y48/XD0;X5Y48/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9447 ] ,
          "attributes": {
            "ROUTING": "X5Y48/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9445 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F1;;1;X5Y48/XD1;X5Y48/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9443 ] ,
          "attributes": {
            "ROUTING": "X5Y48/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9441 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F2;;1;X5Y48/XD2;X5Y48/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9439 ] ,
          "attributes": {
            "ROUTING": "X5Y48/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9437 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F3;;1;X5Y48/XD3;X5Y48/XD3/F3;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 10273 ] ,
          "attributes": {
            "ROUTING": "X4Y48/A4;X4Y48/A4/W271;1;X1Y41/A5;X1Y41/A5/W210;1;X7Y43/S270;X7Y43/S270/VSS;1;X7Y44/LSR0;X7Y44/LSR0/S271;1;X7Y48/N210;X7Y48/N210/VSS;1;X7Y48/A2;X7Y48/A2/N210;1;X7Y48/A1;X7Y48/A1/E210;1;X2Y48/A4;X2Y48/A4/W210;1;X3Y42/A2;X3Y42/A2/N210;1;X4Y48/A2;X4Y48/A2/N210;1;X5Y47/A2;X5Y47/A2/N210;1;X3Y48/A1;X3Y48/A1/E210;1;X7Y42/A1;X7Y42/A1/E210;1;X4Y42/A5;X4Y42/A5/W251;1;X5Y42/W250;X5Y42/W250/VSS;1;X4Y42/A4;X4Y42/A4/W251;1;X5Y48/A1;X5Y48/A1/E210;1;X4Y48/A1;X4Y48/A1/W271;1;X1Y46/A2;X1Y46/A2/N210;1;X2Y41/A4;X2Y41/A4/W210;1;X5Y48/W270;X5Y48/W270/VSS;1;X4Y48/A5;X4Y48/A5/W271;1;X6Y42/A4;X6Y42/A4/W251;1;X5Y42/A0;X5Y42/A0/E210;1;X6Y50/E210;X6Y50/E210/VSS;1;X7Y50/LSR2;X7Y50/LSR2/E211;1;X5Y42/E210;X5Y42/E210/VSS;1;X5Y42/A1;X5Y42/A1/E210;1;X5Y48/A4;X5Y48/A4/W210;1;X4Y48/A0;X4Y48/A0/W271;1;X6Y42/A5;X6Y42/A5/W251;1;X2Y48/A3;X2Y48/A3/N210;1;X6Y48/A5;X6Y48/A5/W210;1;X5Y42/A5;X5Y42/A5/W210;1;X3Y48/A2;X3Y48/A2/S251;1;X4Y42/A0;X4Y42/A0/N251;1;X4Y42/A2;X4Y42/A2/N251;1;X7Y48/E210;X7Y48/E210/VSS;1;X7Y48/A0;X7Y48/A0/E210;1;X5Y42/A3;X5Y42/A3/N210;1;X3Y44/E210;X3Y44/E210/VSS;1;X4Y44/LSR2;X4Y44/LSR2/E211;1;X2Y41/A0;X2Y41/A0/E210;1;X6Y42/A0;X6Y42/A0/E210;1;X3Y48/A4;X3Y48/A4/W210;1;X3Y47/S250;X3Y47/S250/VSS;1;X3Y48/A3;X3Y48/A3/S251;1;X1Y41/A2;X1Y41/A2/N210;1;X3Y41/A0;X3Y41/A0/E210;1;X2Y41/A3;X2Y41/A3/N210;1;X6Y42/A2;X6Y42/A2/W251;1;X5Y48/W210;X5Y48/W210/VSS;1;X5Y48/A5;X5Y48/A5/W210;1;X3Y41/E210;X3Y41/E210/VSS;1;X3Y41/A1;X3Y41/A1/E210;1;X6Y48/A2;X6Y48/A2/N210;1;X2Y48/W210;X2Y48/W210/VSS;1;X2Y48/A5;X2Y48/A5/W210;1;X4Y42/A1;X4Y42/A1/N251;1;X5Y48/E210;X5Y48/E210/VSS;1;X5Y48/A0;X5Y48/A0/E210;1;X5Y47/N210;X5Y47/N210/VSS;1;X5Y47/A3;X5Y47/A3/N210;1;X2Y41/N210;X2Y41/N210/VSS;1;X2Y41/A2;X2Y41/A2/N210;1;X3Y48/W210;X3Y48/W210/VSS;1;X3Y48/A5;X3Y48/A5/W210;1;X1Y46/N210;X1Y46/N210/VSS;1;X1Y46/A3;X1Y46/A3/N210;1;X3Y48/E210;X3Y48/E210/VSS;1;X3Y48/A0;X3Y48/A0/E210;1;X7Y42/E210;X7Y42/E210/VSS;1;X7Y42/A0;X7Y42/A0/E210;1;X5Y48/A2;X5Y48/A2/N210;1;X6Y48/A0;X6Y48/A0/W251;1;X2Y41/W210;X2Y41/W210/VSS;1;X2Y41/A5;X2Y41/A5/W210;1;X6Y48/N210;X6Y48/N210/VSS;1;X6Y48/A3;X6Y48/A3/N210;1;X4Y43/N250;X4Y43/N250/VSS;1;X4Y42/A3;X4Y42/A3/N251;1;X5Y42/W210;X5Y42/W210/VSS;1;X5Y42/A4;X5Y42/A4/W210;1;X7Y42/W250;X7Y42/W250/VSS;1;X6Y42/A3;X6Y42/A3/W251;1;X7Y48/W250;X7Y48/W250/VSS;1;X6Y48/A1;X6Y48/A1/W251;1;X5Y42/N210;X5Y42/N210/VSS;1;X5Y42/A2;X5Y42/A2/N210;1;X3Y42/A5;X3Y42/A5/E251;1;X2Y42/E250;X2Y42/E250/VSS;1;X3Y42/A4;X3Y42/A4/E251;1;X4Y50/E270;X4Y50/E270/VSS;1;X5Y50/LSR0;X5Y50/LSR0/E271;1;X2Y48/N210;X2Y48/N210/VSS;1;X2Y48/A2;X2Y48/A2/N210;1;X3Y42/N210;X3Y42/N210/VSS;1;X3Y42/A3;X3Y42/A3/N210;1;X1Y41/W210;X1Y41/W210/VSS;1;X1Y41/A4;X1Y41/A4/W210;1;X4Y48/N210;X4Y48/N210/VSS;1;X4Y48/A3;X4Y48/A3/N210;1;X6Y48/W210;X6Y48/W210/VSS;1;X6Y48/A4;X6Y48/A4/W210;1;X5Y48/N210;X5Y48/N210/VSS;1;X5Y48/A3;X5Y48/A3/N210;1;X6Y42/E210;X6Y42/E210/VSS;1;X6Y42/A1;X6Y42/A1/E210;1;X1Y41/N210;X1Y41/N210/VSS;1;X1Y41/A3;X1Y41/A3/N210;1;X0Y0/VSS;;1;X2Y41/E210;X2Y41/E210/VSS;1;X2Y41/A1;X2Y41/A1/E210;1"
          }
        },
        "txIntervalCounter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9434 ] ,
          "attributes": {
            "ROUTING": "X5Y48/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9433 ] ,
          "attributes": {
            "ROUTING": "X5Y48/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9431 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F4;;1;X5Y48/XD4;X5Y48/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9429 ] ,
          "attributes": {
            "ROUTING": "X7Y48/F1;;1;X7Y48/B5;X7Y48/B5/F1;1;X7Y48/XD5;X7Y48/XD5/B5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 9427 ] ,
          "attributes": {
            "ROUTING": "X7Y48/F2;;1;X7Y48/D4;X7Y48/D4/F2;1;X7Y48/XD4;X7Y48/XD4/D4;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 9425 ] ,
          "attributes": {
            "ROUTING": "X5Y44/D3;X5Y44/D3/X03;1;X5Y44/D1;X5Y44/D1/X03;1;X5Y44/D2;X5Y44/D2/X03;1;X5Y44/X03;X5Y44/X03/F6;1;X5Y44/D0;X5Y44/D0/X03;1;X5Y44/F6;;1;X5Y44/N260;X5Y44/N260/F6;1;X5Y42/D7;X5Y42/D7/N262;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 9424 ] ,
          "attributes": {
            "ROUTING": "X3Y41/B7;X3Y41/B7/W211;1;X4Y41/W210;X4Y41/W210/W212;1;X3Y41/B5;X3Y41/B5/W211;1;X5Y42/C7;X5Y42/C7/N222;1;X7Y43/B2;X7Y43/B2/E211;1;X5Y44/C2;X5Y44/C2/W101;1;X5Y41/B6;X5Y41/B6/W211;1;X4Y42/B7;X4Y42/B7/W212;1;X7Y41/B3;X7Y41/B3/E211;1;X6Y41/B2;X6Y41/B2/N212;1;X5Y44/C0;X5Y44/C0/W101;1;X6Y41/E210;X6Y41/E210/N212;1;X7Y41/B6;X7Y41/B6/E211;1;X7Y42/B5;X7Y42/B5/E231;1;X5Y44/C1;X5Y44/C1/W101;1;X7Y43/B7;X7Y43/B7/E211;1;X6Y43/E210;X6Y43/E210/N111;1;X7Y43/B6;X7Y43/B6/E211;1;X6Y42/W210;X6Y42/W210/N211;1;X4Y42/B6;X4Y42/B6/W212;1;X3Y41/C4;X3Y41/C4/N221;1;X3Y42/N220;X3Y42/N220/W222;1;X6Y43/N210;X6Y43/N210/N111;1;X6Y41/W210;X6Y41/W210/N212;1;X4Y41/B1;X4Y41/B1/W212;1;X5Y44/N800;X5Y44/N800/W101;1;X5Y40/W230;X5Y40/W230/N804;1;X4Y40/B4;X4Y40/B4/W231;1;X5Y42/W220;X5Y42/W220/N222;1;X3Y42/X05;X3Y42/X05/W222;1;X3Y42/B7;X3Y42/B7/X05;1;X6Y44/N230;X6Y44/N230/F3;1;X6Y42/E230;X6Y42/E230/N232;1;X7Y42/B6;X7Y42/B6/E231;1;X4Y44/B7;X4Y44/B7/W232;1;X5Y44/N220;X5Y44/N220/W121;1;X5Y42/N220;X5Y42/N220/N222;1;X5Y40/X07;X5Y40/X07/N222;1;X5Y40/B7;X5Y40/B7/X07;1;X6Y44/EW20;X6Y44/EW20/F3;1;X7Y44/C4;X7Y44/C4/E121;1;X6Y44/W100;X6Y44/W100/F3;1;X5Y44/C3;X5Y44/C3/W101;1;X6Y44/W230;X6Y44/W230/F3;1;X5Y44/B4;X5Y44/B4/W231;1;X6Y44/F3;;1;X6Y44/SN10;X6Y44/SN10/F3;1;X6Y43/N250;X6Y43/N250/N111;1;X6Y41/B7;X6Y41/B7/N252;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1_I0_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9422 ] ,
          "attributes": {
            "ROUTING": "X3Y41/A7;X3Y41/A7/W252;1;X3Y41/A4;X3Y41/A4/W252;1;X5Y42/B7;X5Y42/B7/N252;1;X5Y44/B0;X5Y44/B0/X05;1;X7Y43/A2;X7Y43/A2/E271;1;X6Y44/A5;X6Y44/A5/X05;1;X5Y44/N250;X5Y44/N250/W111;1;X7Y41/A3;X7Y41/A3/E271;1;X6Y41/A2;X6Y41/A2/N272;1;X5Y40/X01;X5Y40/X01/W201;1;X5Y40/A7;X5Y40/A7/X01;1;X6Y44/X05;X6Y44/X05/Q0;1;X6Y44/A4;X6Y44/A4/X05;1;X7Y43/A6;X7Y43/A6/N231;1;X5Y42/N250;X5Y42/N250/N252;1;X4Y42/A6;X4Y42/A6/X01;1;X4Y44/N200;X4Y44/N200/W202;1;X6Y40/W200;X6Y40/W200/N804;1;X4Y40/X05;X4Y40/X05/W202;1;X4Y40/A4;X4Y40/A4/X05;1;X6Y41/E270;X6Y41/E270/N272;1;X7Y41/A6;X7Y41/A6/E271;1;X7Y44/N230;X7Y44/N230/E131;1;X7Y42/A6;X7Y42/A6/N232;1;X4Y44/W210;X4Y44/W210/W202;1;X3Y44/N210;X3Y44/N210/W211;1;X3Y42/A7;X3Y42/A7/N212;1;X5Y41/W250;X5Y41/W250/N251;1;X6Y43/N230;X6Y43/N230/N131;1;X6Y41/A7;X6Y41/A7/N232;1;X5Y41/A6;X5Y41/A6/W271;1;X6Y44/W200;X6Y44/W200/Q0;1;X4Y44/X01;X4Y44/X01/W202;1;X4Y44/A7;X4Y44/A7/X01;1;X3Y41/A5;X3Y41/A5/W252;1;X6Y43/E270;X6Y43/E270/N131;1;X7Y43/A7;X7Y43/A7/E271;1;X4Y41/A1;X4Y41/A1/W272;1;X4Y42/X01;X4Y42/X01/N202;1;X4Y42/A7;X4Y42/A7/X01;1;X6Y44/E130;X6Y44/E130/Q0;1;X7Y44/B4;X7Y44/B4/E131;1;X5Y44/X05;X5Y44/X05/W201;1;X5Y44/B1;X5Y44/B1/W111;1;X6Y44/A2;X6Y44/A2/X05;1;X7Y42/A5;X7Y42/A5/N232;1;X6Y44/EW10;X6Y44/EW10/Q0;1;X6Y43/A4;X6Y43/A4/N121;1;X6Y43/A6;X6Y43/A6/N121;1;X6Y43/A5;X6Y43/A5/N121;1;X6Y44/SN20;X6Y44/SN20/Q0;1;X6Y43/A7;X6Y43/A7/N121;1;X5Y44/B2;X5Y44/B2/W111;1;X5Y44/A4;X5Y44/A4/X05;1;X5Y44/B3;X5Y44/B3/W111;1;X6Y40/A0;X6Y40/A0/N271;1;X6Y40/A2;X6Y40/A2/E200;1;X6Y41/N270;X6Y41/N270/N272;1;X6Y40/A1;X6Y40/A1/N271;1;X6Y40/E200;X6Y40/E200/N804;1;X6Y40/A3;X6Y40/A3/E200;1;X5Y41/A1;X5Y41/A1/W271;1;X5Y41/A0;X5Y41/A0/W271;1;X5Y41/A2;X5Y41/A2/W271;1;X3Y43/A3;X3Y43/A3/W271;1;X3Y43/A0;X3Y43/A0/W271;1;X3Y43/A1;X3Y43/A1/W271;1;X6Y43/W270;X6Y43/W270/N131;1;X4Y43/W270;X4Y43/W270/W272;1;X3Y43/A2;X3Y43/A2/W271;1;X6Y44/N130;X6Y44/N130/Q0;1;X6Y43/N270;X6Y43/N270/N131;1;X6Y41/W270;X6Y41/W270/N272;1;X5Y41/A3;X5Y41/A3/W271;1;X5Y40/A2;X5Y40/A2/X02;1;X5Y40/A0;X5Y40/A0/X02;1;X5Y40/A1;X5Y40/A1/X02;1;X6Y44/Q0;;1;X6Y44/N800;X6Y44/N800/Q0;1;X6Y40/W230;X6Y40/W230/N804;1;X5Y40/X02;X5Y40/X02/W231;1;X5Y40/A3;X5Y40/A3/X02;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 9420 ] ,
          "attributes": {
            "ROUTING": "X5Y41/X06;X5Y41/X06/N271;1;X5Y41/CE2;X5Y41/CE2/X06;1;X6Y41/CE0;X6Y41/CE0/E211;1;X6Y41/CE2;X6Y41/CE2/E211;1;X7Y42/CE2;X7Y42/CE2/E272;1;X5Y42/E270;X5Y42/E270/F7;1;X7Y42/CE1;X7Y42/CE1/E272;1;X5Y41/E210;X5Y41/E210/N111;1;X6Y41/CE1;X6Y41/CE1/E211;1;X4Y41/CE0;X4Y41/CE0/W211;1;X5Y40/X06;X5Y40/X06/N272;1;X5Y40/CE2;X5Y40/CE2/X06;1;X4Y41/CE2;X4Y41/CE2/N211;1;X3Y41/CE1;X3Y41/CE1/W212;1;X4Y42/N210;X4Y42/N210/W111;1;X4Y40/CE0;X4Y40/CE0/N212;1;X5Y41/W210;X5Y41/W210/N111;1;X3Y41/CE2;X3Y41/CE2/W212;1;X7Y43/CE0;X7Y43/CE0/E212;1;X5Y42/N270;X5Y42/N270/F7;1;X5Y40/E270;X5Y40/E270/N272;1;X6Y40/CE2;X6Y40/CE2/E271;1;X7Y43/CE2;X7Y43/CE2/E212;1;X4Y42/W210;X4Y42/W210/W111;1;X2Y42/CE2;X2Y42/CE2/W212;1;X5Y42/SN10;X5Y42/SN10/F7;1;X5Y43/E210;X5Y43/E210/S111;1;X7Y43/CE1;X7Y43/CE1/E212;1;X5Y42/EW10;X5Y42/EW10/F7;1;X4Y42/S210;X4Y42/S210/W111;1;X4Y44/CE1;X4Y44/CE1/S212;1;X5Y42/F7;;1;X5Y42/W820;X5Y42/W820/F7;1;X2Y42/S240;X2Y42/S240/E828;1;X2Y43/X05;X2Y43/X05/S241;1;X2Y43/CE2;X2Y43/CE2/X05;1"
          }
        },
        "txIntervalCounter[24]": {
          "hide_name": 0,
          "bits": [ 9418 ] ,
          "attributes": {
            "ROUTING": "X6Y48/B1;X6Y48/B1/Q1;1;X6Y48/Q1;;1;X6Y48/X02;X6Y48/X02/Q1;1;X6Y48/D7;X6Y48/D7/X02;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[25]": {
          "hide_name": 0,
          "bits": [ 9417 ] ,
          "attributes": {
            "ROUTING": "X6Y48/X01;X6Y48/X01/Q2;1;X6Y48/B2;X6Y48/B2/X01;1;X6Y48/Q2;;1;X6Y48/N130;X6Y48/N130/Q2;1;X6Y48/C7;X6Y48/C7/N130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[26]": {
          "hide_name": 0,
          "bits": [ 9416 ] ,
          "attributes": {
            "ROUTING": "X6Y48/B3;X6Y48/B3/Q3;1;X6Y48/Q3;;1;X6Y48/W130;X6Y48/W130/Q3;1;X6Y48/B7;X6Y48/B7/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[27]": {
          "hide_name": 0,
          "bits": [ 9415 ] ,
          "attributes": {
            "ROUTING": "X6Y48/B4;X6Y48/B4/X03;1;X6Y48/Q4;;1;X6Y48/X03;X6Y48/X03/Q4;1;X6Y48/A7;X6Y48/A7/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9413 ] ,
          "attributes": {
            "ROUTING": "X6Y48/X08;X6Y48/X08/Q5;1;X6Y48/B5;X6Y48/B5/X08;1;X6Y48/Q5;;1;X6Y48/E100;X6Y48/E100/Q5;1;X7Y48/D7;X7Y48/D7/E101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 9411 ] ,
          "attributes": {
            "ROUTING": "X7Y48/B0;X7Y48/B0/X05;1;X7Y48/Q0;;1;X7Y48/X05;X7Y48/X05/Q0;1;X7Y48/C7;X7Y48/C7/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 9409 ] ,
          "attributes": {
            "ROUTING": "X7Y48/X04;X7Y48/X04/Q5;1;X7Y48/B1;X7Y48/B1/X04;1;X7Y48/Q5;;1;X7Y48/N250;X7Y48/N250/Q5;1;X7Y48/B7;X7Y48/B7/N250;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 9407 ] ,
          "attributes": {
            "ROUTING": "X7Y48/B2;X7Y48/B2/X03;1;X7Y48/Q4;;1;X7Y48/X03;X7Y48/X03/Q4;1;X7Y48/A7;X7Y48/A7/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9403 ] ,
          "attributes": {
            "ROUTING": "X6Y48/F7;;1;X6Y48/E270;X6Y48/E270/F7;1;X7Y48/X08;X7Y48/X08/E271;1;X7Y48/SEL6;X7Y48/SEL6/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9402 ] ,
          "attributes": {
            "ROUTING": "X7Y48/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9401 ] ,
          "attributes": {
            "ROUTING": "X7Y48/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txIntervalCounter[4]": {
          "hide_name": 0,
          "bits": [ 9398 ] ,
          "attributes": {
            "ROUTING": "X2Y48/X08;X2Y48/X08/Q5;1;X2Y48/B5;X2Y48/B5/X08;1;X2Y48/Q5;;1;X2Y48/SN20;X2Y48/SN20/Q5;1;X2Y47/E220;X2Y47/E220/N121;1;X3Y47/D3;X3Y47/D3/E221;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[5]": {
          "hide_name": 0,
          "bits": [ 9397 ] ,
          "attributes": {
            "ROUTING": "X3Y48/X05;X3Y48/X05/Q0;1;X3Y48/B0;X3Y48/B0/X05;1;X3Y48/Q0;;1;X3Y48/SN20;X3Y48/SN20/Q0;1;X3Y47/C3;X3Y47/C3/N121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[6]": {
          "hide_name": 0,
          "bits": [ 9396 ] ,
          "attributes": {
            "ROUTING": "X3Y48/N210;X3Y48/N210/Q1;1;X3Y47/B3;X3Y47/B3/N211;1;X3Y48/B1;X3Y48/B1/Q1;1;X3Y48/Q1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[7]": {
          "hide_name": 0,
          "bits": [ 9395 ] ,
          "attributes": {
            "ROUTING": "X3Y48/S130;X3Y48/S130/Q2;1;X3Y48/B2;X3Y48/B2/S130;1;X3Y48/Q2;;1;X3Y48/SN10;X3Y48/SN10/Q2;1;X3Y47/A3;X3Y47/A3/N111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[0]": {
          "hide_name": 0,
          "bits": [ 9393 ] ,
          "attributes": {
            "ROUTING": "X2Y47/N100;X2Y47/N100/Q5;1;X2Y47/A0;X2Y47/A0/N100;1;X2Y48/D6;X2Y48/D6/S111;1;X2Y47/Q5;;1;X2Y47/SN10;X2Y47/SN10/Q5;1;X2Y48/B1;X2Y48/B1/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[1]": {
          "hide_name": 0,
          "bits": [ 9392 ] ,
          "attributes": {
            "ROUTING": "X2Y48/X05;X2Y48/X05/Q2;1;X2Y48/C6;X2Y48/C6/X05;1;X2Y48/Q2;;1;X2Y48/X01;X2Y48/X01/Q2;1;X2Y48/B2;X2Y48/B2/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[2]": {
          "hide_name": 0,
          "bits": [ 9391 ] ,
          "attributes": {
            "ROUTING": "X2Y48/W130;X2Y48/W130/Q3;1;X2Y48/B6;X2Y48/B6/W130;1;X2Y48/Q3;;1;X2Y48/B3;X2Y48/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[3]": {
          "hide_name": 0,
          "bits": [ 9390 ] ,
          "attributes": {
            "ROUTING": "X2Y48/A6;X2Y48/A6/X03;1;X2Y48/Q4;;1;X2Y48/X03;X2Y48/X03/Q4;1;X2Y48/B4;X2Y48/B4/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[12]": {
          "hide_name": 0,
          "bits": [ 9388 ] ,
          "attributes": {
            "ROUTING": "X4Y48/S130;X4Y48/S130/Q1;1;X4Y48/D7;X4Y48/D7/S130;1;X4Y48/B1;X4Y48/B1/Q1;1;X4Y48/Q1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[13]": {
          "hide_name": 0,
          "bits": [ 9387 ] ,
          "attributes": {
            "ROUTING": "X4Y48/X01;X4Y48/X01/Q2;1;X4Y48/B2;X4Y48/B2/X01;1;X4Y48/Q2;;1;X4Y48/X05;X4Y48/X05/Q2;1;X4Y48/C7;X4Y48/C7/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[14]": {
          "hide_name": 0,
          "bits": [ 9386 ] ,
          "attributes": {
            "ROUTING": "X4Y48/W130;X4Y48/W130/Q3;1;X4Y48/B7;X4Y48/B7/W130;1;X4Y48/B3;X4Y48/B3/Q3;1;X4Y48/Q3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[15]": {
          "hide_name": 0,
          "bits": [ 9385 ] ,
          "attributes": {
            "ROUTING": "X4Y48/X03;X4Y48/X03/Q4;1;X4Y48/B4;X4Y48/B4/X03;1;X4Y48/Q4;;1;X4Y48/E130;X4Y48/E130/Q4;1;X4Y48/A7;X4Y48/A7/E130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[8]": {
          "hide_name": 0,
          "bits": [ 9383 ] ,
          "attributes": {
            "ROUTING": "X3Y48/D7;X3Y48/D7/S111;1;X3Y47/Q2;;1;X3Y47/SN10;X3Y47/SN10/Q2;1;X3Y48/B3;X3Y48/B3/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[9]": {
          "hide_name": 0,
          "bits": [ 9382 ] ,
          "attributes": {
            "ROUTING": "X3Y48/X03;X3Y48/X03/Q4;1;X3Y48/B4;X3Y48/B4/X03;1;X3Y48/Q4;;1;X3Y48/N130;X3Y48/N130/Q4;1;X3Y48/C7;X3Y48/C7/N130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[10]": {
          "hide_name": 0,
          "bits": [ 9381 ] ,
          "attributes": {
            "ROUTING": "X3Y48/B5;X3Y48/B5/X08;1;X3Y48/Q5;;1;X3Y48/X08;X3Y48/X08/Q5;1;X3Y48/B7;X3Y48/B7/X08;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[11]": {
          "hide_name": 0,
          "bits": [ 9380 ] ,
          "attributes": {
            "ROUTING": "X4Y48/W100;X4Y48/W100/Q0;1;X3Y48/W200;X3Y48/W200/W101;1;X3Y48/A7;X3Y48/A7/W200;1;X4Y48/B0;X4Y48/B0/S100;1;X4Y48/S100;X4Y48/S100/Q0;1;X4Y48/Q0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[3]": {
          "hide_name": 0,
          "bits": [ 9378 ] ,
          "attributes": {
            "ROUTING": "X3Y47/F3;;1;X3Y47/X02;X3Y47/X02/F3;1;X3Y47/D7;X3Y47/D7/X02;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 9377 ] ,
          "attributes": {
            "ROUTING": "X2Y48/F6;;1;X2Y48/E100;X2Y48/E100/F6;1;X3Y48/N200;X3Y48/N200/E101;1;X3Y47/C7;X3Y47/C7/N201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 9376 ] ,
          "attributes": {
            "ROUTING": "X4Y48/F7;;1;X4Y48/EW10;X4Y48/EW10/F7;1;X3Y48/N250;X3Y48/N250/W111;1;X3Y47/B7;X3Y47/B7/N251;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 9375 ] ,
          "attributes": {
            "ROUTING": "X3Y48/F7;;1;X3Y48/N100;X3Y48/N100/F7;1;X3Y47/W200;X3Y47/W200/N101;1;X3Y47/A7;X3Y47/A7/W200;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter[20]": {
          "hide_name": 0,
          "bits": [ 9373 ] ,
          "attributes": {
            "ROUTING": "X5Y48/B3;X5Y48/B3/Q3;1;X5Y48/Q3;;1;X5Y48/X02;X5Y48/X02/Q3;1;X5Y48/D6;X5Y48/D6/X02;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[21]": {
          "hide_name": 0,
          "bits": [ 9372 ] ,
          "attributes": {
            "ROUTING": "X5Y48/X03;X5Y48/X03/Q4;1;X5Y48/B4;X5Y48/B4/X03;1;X5Y48/Q4;;1;X5Y48/N130;X5Y48/N130/Q4;1;X5Y48/C6;X5Y48/C6/N130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[22]": {
          "hide_name": 0,
          "bits": [ 9371 ] ,
          "attributes": {
            "ROUTING": "X5Y48/X08;X5Y48/X08/Q5;1;X5Y48/B5;X5Y48/B5/X08;1;X5Y48/Q5;;1;X5Y48/N250;X5Y48/N250/Q5;1;X5Y48/B6;X5Y48/B6/N250;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[23]": {
          "hide_name": 0,
          "bits": [ 9370 ] ,
          "attributes": {
            "ROUTING": "X6Y47/SN10;X6Y47/SN10/Q3;1;X6Y48/B0;X6Y48/B0/S111;1;X6Y47/Q3;;1;X6Y47/S130;X6Y47/S130/Q3;1;X6Y48/W270;X6Y48/W270/S131;1;X5Y48/A6;X5Y48/A6/W271;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[16]": {
          "hide_name": 0,
          "bits": [ 9368 ] ,
          "attributes": {
            "ROUTING": "X4Y48/X08;X4Y48/X08/Q5;1;X4Y48/B5;X4Y48/B5/X08;1;X4Y48/Q5;;1;X4Y48/X04;X4Y48/X04/Q5;1;X4Y48/D6;X4Y48/D6/X04;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[17]": {
          "hide_name": 0,
          "bits": [ 9367 ] ,
          "attributes": {
            "ROUTING": "X5Y48/X05;X5Y48/X05/Q0;1;X5Y48/B0;X5Y48/B0/X05;1;X5Y48/Q0;;1;X5Y48/W100;X5Y48/W100/Q0;1;X4Y48/C6;X4Y48/C6/W101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[18]": {
          "hide_name": 0,
          "bits": [ 9366 ] ,
          "attributes": {
            "ROUTING": "X5Y48/B1;X5Y48/B1/Q1;1;X5Y48/Q1;;1;X5Y48/EW10;X5Y48/EW10/Q1;1;X4Y48/B6;X4Y48/B6/W111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[19]": {
          "hide_name": 0,
          "bits": [ 9365 ] ,
          "attributes": {
            "ROUTING": "X5Y48/S130;X5Y48/S130/Q2;1;X5Y48/B2;X5Y48/B2/S130;1;X5Y48/Q2;;1;X5Y48/W130;X5Y48/W130/Q2;1;X4Y48/A6;X4Y48/A6/W131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9363 ] ,
          "attributes": {
            "ROUTING": "X4Y47/D5;X4Y47/D5/E101;1;X3Y47/F7;;1;X3Y47/E100;X3Y47/E100/F7;1;X4Y47/D1;X4Y47/D1/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9362 ] ,
          "attributes": {
            "ROUTING": "X4Y47/C5;X4Y47/C5/W261;1;X7Y48/OF6;;1;X7Y48/SN20;X7Y48/SN20/OF6;1;X7Y47/W260;X7Y47/W260/N121;1;X5Y47/W260;X5Y47/W260/W262;1;X4Y47/C1;X4Y47/C1/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9361 ] ,
          "attributes": {
            "ROUTING": "X4Y47/B5;X4Y47/B5/W211;1;X4Y47/B1;X4Y47/B1/W211;1;X5Y47/W210;X5Y47/W210/N111;1;X5Y48/SN10;X5Y48/SN10/F6;1;X5Y48/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9360 ] ,
          "attributes": {
            "ROUTING": "X4Y48/SN20;X4Y48/SN20/F6;1;X4Y47/A5;X4Y47/A5/N121;1;X4Y48/F6;;1;X4Y48/SN10;X4Y48/SN10/F6;1;X4Y47/A1;X4Y47/A1/N111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow": {
          "hide_name": 0,
          "bits": [ 9357 ] ,
          "attributes": {
            "ROUTING": "X5Y44/E250;X5Y44/E250/E111;1;X7Y44/A4;X7Y44/A4/E252;1;X5Y44/A2;X5Y44/A2/E111;1;X5Y44/A3;X5Y44/A3/E111;1;X5Y44/A1;X5Y44/A1/E111;1;X4Y44/EW10;X4Y44/EW10/Q5;1;X5Y44/A0;X5Y44/A0/E111;1;X4Y44/Q5;;1;X4Y44/N250;X4Y44/N250/Q5;1;X4Y42/E250;X4Y42/E250/N252;1;X5Y42/A7;X5Y42/A7/E251;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "u sendOnLow",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "sendOnLow_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 9355 ] ,
          "attributes": {
            "ROUTING": "X4Y47/F5;;1;X4Y47/SN20;X4Y47/SN20/F5;1;X4Y46/N260;X4Y46/N260/N121;1;X4Y44/D5;X4Y44/D5/N262;1;X4Y44/XD5;X4Y44/XD5/D5;1"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 9353 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[0]": {
          "hide_name": 0,
          "bits": [ 9352 ] ,
          "attributes": {
            "ROUTING": "X1Y49/Q5;;1;X1Y49/W100;X1Y49/W100/Q5;1;X0Y49/S200;X0Y49/S200/W101;1;X0Y50/D1;X0Y50/D1/S201;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 9350 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[1]": {
          "hide_name": 0,
          "bits": [ 9349 ] ,
          "attributes": {
            "ROUTING": "X1Y49/Q3;;1;X1Y49/SN10;X1Y49/SN10/Q3;1;X1Y50/W250;X1Y50/W250/S111;1;X0Y50/A0;X0Y50/A0/W251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 9347 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[2]": {
          "hide_name": 0,
          "bits": [ 9346 ] ,
          "attributes": {
            "ROUTING": "X1Y48/Q0;;1;X1Y48/W200;X1Y48/W200/Q0;1;X0Y48/D1;X0Y48/D1/W201;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 9344 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[3]": {
          "hide_name": 0,
          "bits": [ 9343 ] ,
          "attributes": {
            "ROUTING": "X1Y47/Q5;;1;X1Y47/SN10;X1Y47/SN10/Q5;1;X1Y48/W250;X1Y48/W250/S111;1;X0Y48/A0;X0Y48/A0/W251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 9341 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[4]": {
          "hide_name": 0,
          "bits": [ 9340 ] ,
          "attributes": {
            "ROUTING": "X1Y44/Q2;;1;X1Y44/S220;X1Y44/S220/Q2;1;X1Y46/W220;X1Y46/W220/S222;1;X0Y46/D1;X0Y46/D1/W221;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 9338 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[5]": {
          "hide_name": 0,
          "bits": [ 9337 ] ,
          "attributes": {
            "ROUTING": "X1Y44/Q3;;1;X1Y44/W130;X1Y44/W130/Q3;1;X0Y44/S270;X0Y44/S270/W131;1;X0Y46/A0;X0Y46/A0/S272;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "adcIn[4]": {
          "hide_name": 0,
          "bits": [ 9335 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn[0]": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[0]": {
          "hide_name": 0,
          "bits": [ 9331 ] ,
          "attributes": {
            "ROUTING": "X7Y50/Q5;;1;X7Y50/EW10;X7Y50/EW10/Q5;1;X6Y50/B6;X6Y50/B6/W111;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFSE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9329 ] ,
          "attributes": {
            "ROUTING": "X17Y54/F6;;1;X17Y54/S830;X17Y54/S830/F6;1;X17Y51/W830;X17Y51/W830/N834;1;X9Y51/N250;X9Y51/N250/W838;1;X9Y50/W250;X9Y50/W250/N251;1;X7Y50/A5;X7Y50/A5/W252;1;X7Y50/XD5;X7Y50/XD5/A5;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 10272 ] ,
          "attributes": {
            "ROUTING": "X2Y48/D4;X2Y48/D4/X04;1;X5Y48/D5;X5Y48/D5/X04;1;X2Y41/C3;X2Y41/C3/X04;1;X3Y48/C5;X3Y48/C5/S220;1;X5Y42/C4;X5Y42/C4/S220;1;X7Y42/D1;X7Y42/D1/X08;1;X3Y48/C3;X3Y48/C3/X04;1;X4Y48/D1;X4Y48/D1/S260;1;X5Y47/C2;X5Y47/C2/W220;1;X4Y48/C3;X4Y48/C3/W220;1;X1Y41/C2;X1Y41/C2/X04;1;X3Y48/C1;X3Y48/C1/X04;1;X4Y42/D3;X4Y42/D3/X08;1;X6Y48/D1;X6Y48/D1/S260;1;X6Y48/D3;X6Y48/D3/S270;1;X1Y41/D3;X1Y41/D3/X03;1;X4Y42/D4;X4Y42/D4/X04;1;X5Y42/C1;X5Y42/C1/X04;1;X5Y48/C2;X5Y48/C2/X04;1;X3Y42/C2;X3Y42/C2/X04;1;X5Y42/D3;X5Y42/D3/X03;1;X1Y41/C1;X1Y41/C1/X04;1;X6Y48/C0;X6Y48/C0/X04;1;X5Y42/D0;X5Y42/D0/X03;1;X4Y48/C5;X4Y48/C5/S220;1;X4Y48/C0;X4Y48/C0/N220;1;X5Y42/X03;X5Y42/X03/VCC;1;X5Y42/D2;X5Y42/D2/X03;1;X3Y42/D4;X3Y42/D4/X04;1;X2Y41/C1;X2Y41/C1/X04;1;X3Y42/C3;X3Y42/C3/X04;1;X1Y41/C4;X1Y41/C4/E242;1;X4Y42/C3;X4Y42/C3/X04;1;X3Y42/C0;X3Y42/C0/X04;1;X7Y42/C0;X7Y42/C0/X04;1;X5Y48/C5;X5Y48/C5/S220;1;X6Y42/D4;X6Y42/D4/X04;1;X5Y42/C3;X5Y42/C3/X04;1;X2Y41/C5;X2Y41/C5/X08;1;X3Y48/D0;X3Y48/D0/S260;1;X4Y42/C4;X4Y42/C4/X08;1;X1Y41/D1;X1Y41/D1/X03;1;X1Y46/C3;X1Y46/C3/X04;1;X6Y42/D2;X6Y42/D2/X08;1;X1Y46/D3;X1Y46/D3/X03;1;X5Y48/C0;X5Y48/C0/X04;1;X6Y42/C2;X6Y42/C2/X04;1;X5Y42/S260;X5Y42/S260/VCC;1;X5Y42/D1;X5Y42/D1/S260;1;X4Y42/C1;X4Y42/C1/X04;1;X2Y48/D3;X2Y48/D3/S270;1;X3Y42/D5;X3Y42/D5/X04;1;X7Y48/S270;X7Y48/S270/VCC;1;X7Y48/D2;X7Y48/D2/S270;1;X5Y47/D2;X5Y47/D2/E260;1;X5Y48/C3;X5Y48/C3/X04;1;X3Y48/D5;X3Y48/D5/W270;1;X1Y46/D2;X1Y46/D2/X03;1;X5Y48/D4;X5Y48/D4/X04;1;X2Y48/C4;X2Y48/C4/S220;1;X2Y41/D4;X2Y41/D4/X04;1;X2Y41/C2;X2Y41/C2/X04;1;X6Y48/D4;X6Y48/D4/X04;1;X3Y42/C5;X3Y42/C5/X08;1;X2Y48/C3;X2Y48/C3/X04;1;X3Y42/D1;X3Y42/D1/X03;1;X4Y48/W220;X4Y48/W220/VCC;1;X4Y48/C2;X4Y48/C2/W220;1;X2Y48/S220;X2Y48/S220/VCC;1;X2Y48/C5;X2Y48/C5/S220;1;X4Y42/D1;X4Y42/D1/X08;1;X4Y48/D3;X4Y48/D3/E260;1;X6Y42/D1;X6Y42/D1/X08;1;X3Y42/X08;X3Y42/X08/VCC;1;X3Y42/C4;X3Y42/C4/X08;1;X3Y42/X04;X3Y42/X04/VCC;1;X3Y42/C1;X3Y42/C1/X04;1;X5Y47/W220;X5Y47/W220/VCC;1;X5Y47/C3;X5Y47/C3/W220;1;X5Y48/D3;X5Y48/D3/S270;1;X7Y48/D0;X7Y48/D0/E270;1;X2Y48/C1;X2Y48/C1/X04;1;X1Y41/C3;X1Y41/C3/X04;1;X5Y42/D5;X5Y42/D5/X04;1;X5Y48/D1;X5Y48/D1/S260;1;X6Y48/C2;X6Y48/C2/X04;1;X5Y47/C1;X5Y47/C1/N220;1;X6Y42/C5;X6Y42/C5/X08;1;X6Y42/D3;X6Y42/D3/X08;1;X3Y41/D1;X3Y41/D1/X08;1;X4Y48/S220;X4Y48/S220/VCC;1;X4Y48/C4;X4Y48/C4/S220;1;X3Y42/A1;X3Y42/A1/X03;1;X6Y48/C3;X6Y48/C3/X04;1;X6Y48/S270;X6Y48/S270/VCC;1;X6Y48/D2;X6Y48/D2/S270;1;X1Y41/A1;X1Y41/A1/X03;1;X5Y47/E270;X5Y47/E270/VCC;1;X5Y47/D1;X5Y47/D1/E270;1;X4Y42/C0;X4Y42/C0/X04;1;X1Y41/D4;X1Y41/D4/X04;1;X6Y48/S260;X6Y48/S260/VCC;1;X6Y48/D0;X6Y48/D0/S260;1;X5Y48/S270;X5Y48/S270/VCC;1;X5Y48/D2;X5Y48/D2/S270;1;X7Y48/C1;X7Y48/C1/N220;1;X5Y47/N220;X5Y47/N220/VCC;1;X5Y47/C0;X5Y47/C0/N220;1;X2Y41/D5;X2Y41/D5/X04;1;X3Y42/D2;X3Y42/D2/X03;1;X7Y48/N220;X7Y48/N220/VCC;1;X7Y48/C0;X7Y48/C0/N220;1;X6Y42/D5;X6Y42/D5/X04;1;X3Y48/C0;X3Y48/C0/X04;1;X4Y42/D0;X4Y42/D0/X08;1;X2Y41/D1;X2Y41/D1/X08;1;X4Y42/D5;X4Y42/D5/X04;1;X3Y48/S260;X3Y48/S260/VCC;1;X3Y48/D1;X3Y48/D1/S260;1;X6Y48/C1;X6Y48/C1/X04;1;X1Y46/X03;X1Y46/X03/VCC;1;X1Y46/D1;X1Y46/D1/X03;1;X7Y42/X08;X7Y42/X08/VCC;1;X7Y42/D0;X7Y42/D0/X08;1;X3Y41/X08;X3Y41/X08/VCC;1;X3Y41/D0;X3Y41/D0/X08;1;X2Y48/S270;X2Y48/S270/VCC;1;X2Y48/D2;X2Y48/D2/S270;1;X50Y27/S220;X50Y27/S220/VCC;1;X50Y27/C4;X50Y27/C4/S220;1;X1Y46/C0;X1Y46/C0/X04;1;X2Y41/X04;X2Y41/X04/VCC;1;X3Y41/C1;X3Y41/C1/N220;1;X6Y48/C4;X6Y48/C4/S220;1;X6Y42/C0;X6Y42/C0/X04;1;X2Y48/D5;X2Y48/D5/X04;1;X7Y48/W220;X7Y48/W220/VCC;1;X7Y48/C2;X7Y48/C2/W220;1;X2Y41/D0;X2Y41/D0/X08;1;X6Y42/C4;X6Y42/C4/X08;1;X5Y47/E260;X5Y47/E260/VCC;1;X5Y47/D3;X5Y47/D3/E260;1;X5Y48/X04;X5Y48/X04/VCC;1;X5Y48/C1;X5Y48/C1/X04;1;X4Y48/N220;X4Y48/N220/VCC;1;X4Y48/C1;X4Y48/C1/N220;1;X3Y48/S220;X3Y48/S220/VCC;1;X3Y48/C4;X3Y48/C4/S220;1;X5Y42/C2;X5Y42/C2/X04;1;X4Y42/X04;X4Y42/X04/VCC;1;X4Y42/C2;X4Y42/C2/X04;1;X2Y41/D3;X2Y41/D3/X08;1;X7Y42/X04;X7Y42/X04/VCC;1;X7Y42/C1;X7Y42/C1/X04;1;X5Y48/S260;X5Y48/S260/VCC;1;X5Y48/D0;X5Y48/D0/S260;1;X2Y41/C4;X2Y41/C4/X08;1;X1Y46/C1;X1Y46/C1/X04;1;X4Y48/D5;X4Y48/D5/X07;1;X4Y48/S260;X4Y48/S260/VCC;1;X4Y48/D0;X4Y48/D0/S260;1;X5Y42/D4;X5Y42/D4/X04;1;X6Y42/X04;X6Y42/X04/VCC;1;X6Y42/C3;X6Y42/C3/X04;1;X5Y42/S220;X5Y42/S220/VCC;1;X5Y42/C5;X5Y42/C5/S220;1;X1Y41/C0;X1Y41/C0/X04;1;X6Y48/X04;X6Y48/X04/VCC;1;X6Y48/D5;X6Y48/D5/X04;1;X2Y41/X08;X2Y41/X08/VCC;1;X2Y41/D2;X2Y41/D2/X08;1;X6Y48/S220;X6Y48/S220/VCC;1;X6Y48/C5;X6Y48/C5/S220;1;X4Y48/E260;X4Y48/E260/VCC;1;X4Y48/D2;X4Y48/D2/E260;1;X1Y46/N200;X1Y46/N200/VCC;1;X1Y46/A1;X1Y46/A1/N200;1;X1Y41/X03;X1Y41/X03/VCC;1;X1Y41/D2;X1Y41/D2/X03;1;X5Y42/X04;X5Y42/X04/VCC;1;X5Y42/C0;X5Y42/C0/X04;1;X7Y48/E270;X7Y48/E270/VCC;1;X7Y48/D1;X7Y48/D1/E270;1;X3Y41/N220;X3Y41/N220/VCC;1;X3Y41/C0;X3Y41/C0/N220;1;X4Y42/D2;X4Y42/D2/X08;1;X1Y46/X04;X1Y46/X04/VCC;1;X1Y46/C2;X1Y46/C2/X04;1;X5Y48/S220;X5Y48/S220/VCC;1;X5Y48/C4;X5Y48/C4/S220;1;X4Y42/X08;X4Y42/X08/VCC;1;X4Y42/C5;X4Y42/C5/X08;1;X1Y41/X04;X1Y41/X04/VCC;1;X1Y41/D5;X1Y41/D5/X04;1;X2Y48/N200;X2Y48/N200/VCC;1;X2Y48/A1;X2Y48/A1/N200;1;X2Y41/N220;X2Y41/N220/VCC;1;X2Y41/C0;X2Y41/C0/N220;1;X0Y41/W240;X0Y41/W240/VCC;1;X1Y41/C5;X1Y41/C5/E242;1;X2Y48/E270;X2Y48/E270/VCC;1;X2Y48/D1;X2Y48/D1/E270;1;X6Y42/X08;X6Y42/X08/VCC;1;X6Y42/D0;X6Y42/D0/X08;1;X5Y47/N200;X5Y47/N200/VCC;1;X5Y47/A1;X5Y47/A1/N200;1;X6Y42/N220;X6Y42/N220/VCC;1;X6Y42/C1;X6Y42/C1/N220;1;X3Y42/X03;X3Y42/X03/VCC;1;X3Y42/D3;X3Y42/D3/X03;1;X3Y48/D3;X3Y48/D3/S270;1;X3Y48/X04;X3Y48/X04/VCC;1;X3Y48/C2;X3Y48/C2/X04;1;X3Y48/W270;X3Y48/W270/VCC;1;X3Y48/D4;X3Y48/D4/W270;1;X2Y48/C2;X2Y48/C2/X04;1;X2Y48/X04;X2Y48/X04/VCC;1;X2Y48/C0;X2Y48/C0/X04;1;X4Y48/X07;X4Y48/X07/VCC;1;X4Y48/D4;X4Y48/D4/X07;1;X0Y0/VCC;;1;X3Y48/S270;X3Y48/S270/VCC;1;X3Y48/D2;X3Y48/D2/S270;1"
          }
        },
        "dataOut[4]": {
          "hide_name": 0,
          "bits": [ 9321 ] ,
          "attributes": {
            "ROUTING": "X5Y50/Q1;;1;X5Y50/S100;X5Y50/S100/Q1;1;X5Y50/B0;X5Y50/B0/S100;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 9319 ] ,
          "attributes": {
            "ROUTING": "X5Y54/F6;;1;X5Y54/N130;X5Y54/N130/F6;1;X5Y53/N270;X5Y53/N270/N131;1;X5Y51/N270;X5Y51/N270/N272;1;X5Y50/A1;X5Y50/A1/N271;1;X5Y50/XD1;X5Y50/XD1/A1;1"
          }
        },
        "adcIn[7]": {
          "hide_name": 0,
          "bits": [ 9317 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn[1]": {
          "hide_name": 0,
          "bits": [ 9315 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[1]": {
          "hide_name": 0,
          "bits": [ 9313 ] ,
          "attributes": {
            "ROUTING": "X6Y50/Q2;;1;X6Y50/E130;X6Y50/E130/Q2;1;X6Y50/A6;X6Y50/A6/E130;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9311 ] ,
          "attributes": {
            "ROUTING": "X13Y54/Q6;;1;X13Y54/W830;X13Y54/W830/Q6;1;X5Y54/N830;X5Y54/N830/W838;1;X5Y50/E250;X5Y50/E250/N834;1;X6Y50/A2;X6Y50/A2/E251;1;X6Y50/XD2;X6Y50/XD2/A2;1"
          }
        },
        "adcIn[2]": {
          "hide_name": 0,
          "bits": [ 9309 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[2]": {
          "hide_name": 0,
          "bits": [ 9307 ] ,
          "attributes": {
            "ROUTING": "X6Y50/Q4;;1;X6Y50/S240;X6Y50/S240/Q4;1;X6Y50/B0;X6Y50/B0/S240;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9305 ] ,
          "attributes": {
            "ROUTING": "X13Y54/F6;;1;X13Y54/S830;X13Y54/S830/F6;1;X13Y51/W830;X13Y51/W830/N834;1;X5Y51/E130;X5Y51/E130/W838;1;X6Y51/N230;X6Y51/N230/E131;1;X6Y50/A4;X6Y50/A4/N231;1;X6Y50/XD4;X6Y50/XD4/A4;1"
          }
        },
        "adcIn[3]": {
          "hide_name": 0,
          "bits": [ 9303 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[3]": {
          "hide_name": 0,
          "bits": [ 9301 ] ,
          "attributes": {
            "ROUTING": "X5Y50/Q5;;1;X5Y50/EW10;X5Y50/EW10/Q5;1;X6Y50/A0;X6Y50/A0/E111;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9299 ] ,
          "attributes": {
            "ROUTING": "X5Y54/Q6;;1;X5Y54/N260;X5Y54/N260/Q6;1;X5Y52/N260;X5Y52/N260/N262;1;X5Y50/D5;X5Y50/D5/N262;1;X5Y50/XD5;X5Y50/XD5/D5;1"
          }
        },
        "adcIn[5]": {
          "hide_name": 0,
          "bits": [ 9297 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[5]": {
          "hide_name": 0,
          "bits": [ 9295 ] ,
          "attributes": {
            "ROUTING": "X5Y50/Q3;;1;X5Y50/X02;X5Y50/X02/Q3;1;X5Y50/A0;X5Y50/A0/X02;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9293 ] ,
          "attributes": {
            "ROUTING": "X7Y54/Q6;;1;X7Y54/N830;X7Y54/N830/Q6;1;X7Y50/W260;X7Y50/W260/N834;1;X5Y50/C3;X5Y50/C3/W262;1;X5Y50/XD3;X5Y50/XD3/C3;1"
          }
        },
        "adcIn[6]": {
          "hide_name": 0,
          "bits": [ 9291 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[6]": {
          "hide_name": 0,
          "bits": [ 9289 ] ,
          "attributes": {
            "ROUTING": "X6Y49/Q5;;1;X6Y49/N250;X6Y49/N250/Q5;1;X6Y49/B6;X6Y49/B6/N250;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9287 ] ,
          "attributes": {
            "ROUTING": "X7Y54/F6;;1;X7Y54/W100;X7Y54/W100/F6;1;X6Y54/S800;X6Y54/S800/W101;1;X6Y47/S200;X6Y47/S200/N808;1;X6Y49/C5;X6Y49/C5/S202;1;X6Y49/XD5;X6Y49/XD5/C5;1"
          }
        },
        "dataOut[7]": {
          "hide_name": 0,
          "bits": [ 9284 ] ,
          "attributes": {
            "ROUTING": "X6Y49/Q3;;1;X6Y49/E130;X6Y49/E130/Q3;1;X6Y49/A6;X6Y49/A6/E130;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9282 ] ,
          "attributes": {
            "ROUTING": "X41Y54/Q6;;1;X41Y54/W830;X41Y54/W830/Q6;1;X33Y54/N830;X33Y54/N830/W838;1;X33Y50/W830;X33Y50/W830/N834;1;X25Y50/W800;X25Y50/W800/W838;1;X17Y50/W800;X17Y50/W800/W808;1;X9Y50/W130;X9Y50/W130/W808;1;X8Y50/W230;X8Y50/W230/W131;1;X6Y50/N230;X6Y50/N230/W232;1;X6Y49/B3;X6Y49/B3/N231;1;X6Y49/XD3;X6Y49/XD3/B3;1"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 9281 ] ,
          "attributes": {
            "ROUTING": "X4Y48/LSR2;X4Y48/LSR2/S271;1;X4Y48/LSR1;X4Y48/LSR1/S271;1;X4Y48/LSR0;X4Y48/LSR0/S271;1;X4Y47/S270;X4Y47/S270/W130;1;X4Y47/W130;X4Y47/W130/F1;1;X3Y47/LSR1;X3Y47/LSR1/W211;1;X3Y48/LSR0;X3Y48/LSR0/W211;1;X3Y48/LSR1;X3Y48/LSR1/W211;1;X6Y47/LSR1;X6Y47/LSR1/E212;1;X5Y48/LSR0;X5Y48/LSR0/E211;1;X3Y48/LSR2;X3Y48/LSR2/W211;1;X5Y48/LSR1;X5Y48/LSR1/E211;1;X4Y47/W210;X4Y47/W210/F1;1;X2Y47/LSR2;X2Y47/LSR2/W212;1;X5Y48/LSR2;X5Y48/LSR2/E211;1;X6Y48/LSR1;X6Y48/LSR1/E212;1;X2Y48/LSR1;X2Y48/LSR1/W212;1;X6Y48/LSR2;X6Y48/LSR2/E212;1;X6Y48/LSR0;X6Y48/LSR0/E212;1;X4Y48/W210;X4Y48/W210/S111;1;X2Y48/LSR2;X2Y48/LSR2/W212;1;X5Y50/CE1;X5Y50/CE1/S211;1;X7Y48/LSR0;X7Y48/LSR0/E211;1;X6Y48/E210;X6Y48/E210/E212;1;X7Y48/LSR2;X7Y48/LSR2/E211;1;X6Y49/CE1;X6Y49/CE1/S212;1;X5Y50/CE2;X5Y50/CE2/S211;1;X5Y47/S210;X5Y47/S210/E111;1;X5Y49/S210;X5Y49/S210/S212;1;X5Y50/CE0;X5Y50/CE0/S211;1;X4Y47/E210;X4Y47/E210/F1;1;X6Y47/S210;X6Y47/S210/E212;1;X6Y49/CE2;X6Y49/CE2/S212;1;X6Y50/CE1;X6Y50/CE1/S212;1;X4Y47/SN10;X4Y47/SN10/F1;1;X4Y48/E210;X4Y48/E210/S111;1;X6Y48/S210;X6Y48/S210/E212;1;X6Y50/CE2;X6Y50/CE2/S212;1;X4Y47/F1;;1;X4Y47/EW10;X4Y47/EW10/F1;1;X5Y47/E210;X5Y47/E210/E111;1;X7Y47/S210;X7Y47/S210/E212;1;X7Y49/S210;X7Y49/S210/S212;1;X7Y50/CE2;X7Y50/CE2/S211;1"
          }
        },
        "btn1_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 9279 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 9269 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:15.11-15.15"
          }
        },
        "adcClk": {
          "hide_name": 0,
          "bits": [ 9267 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:17.17-17.23"
          }
        },
        "u.clk": {
          "hide_name": 0,
          "bits": [ 9276 ] ,
          "attributes": {
            "ROUTING": "X2Y43/CLK1;X2Y43/CLK1/X03;1;X2Y40/CLK0;X2Y40/CLK0/X04;1;X0Y38/E800;X0Y38/E800/S808;1;X4Y38/S200;X4Y38/S200/E804;1;X4Y40/X01;X4Y40/X01/S202;1;X4Y40/CLK0;X4Y40/CLK0/X01;1;X3Y48/CLK1;X3Y48/CLK1/X02;1;X1Y40/CLK0;X1Y40/CLK0/X02;1;X3Y39/CLK1;X3Y39/CLK1/X02;1;X6Y48/CLK2;X6Y48/CLK2/E242;1;X7Y42/CLK2;X7Y42/CLK2/W241;1;X3Y46/N100;X3Y46/N100/S808;1;X3Y45/N240;X3Y45/N240/N101;1;X3Y43/CLK2;X3Y43/CLK2/N242;1;X0Y42/E810;X0Y42/E810/S814;1;X8Y42/W130;X8Y42/W130/E818;1;X7Y42/S230;X7Y42/S230/W131;1;X7Y43/X02;X7Y43/X02/S231;1;X7Y43/CLK1;X7Y43/CLK1/X02;1;X0Y48/N230;X0Y48/N230/S808;1;X0Y46/E230;X0Y46/E230/N232;1;X2Y46/X02;X2Y46/X02/E232;1;X2Y46/CLK2;X2Y46/CLK2/X02;1;X2Y43/CLK2;X2Y43/CLK2/X03;1;X2Y43/X03;X2Y43/X03/E262;1;X2Y43/CLK0;X2Y43/CLK0/X03;1;X3Y41/CLK1;X3Y41/CLK1/X01;1;X3Y46/S200;X3Y46/S200/S808;1;X3Y47/X01;X3Y47/X01/S201;1;X3Y47/CLK1;X3Y47/CLK1/X01;1;X0Y39/E270;X0Y39/E270/S131;1;X2Y39/W820;X2Y39/W820/E272;1;X5Y39/S240;X5Y39/S240/E828;1;X5Y40/CLK2;X5Y40/CLK2/S241;1;X1Y43/CLK1;X1Y43/CLK1/X04;1;X6Y41/CLK1;X6Y41/CLK1/S242;1;X6Y50/CLK1;X6Y50/CLK1/E242;1;X1Y44/CLK1;X1Y44/CLK1/X02;1;X6Y41/X04;X6Y41/X04/E272;1;X6Y41/CLK2;X6Y41/CLK2/X04;1;X4Y38/E220;X4Y38/E220/S818;1;X6Y38/S220;X6Y38/S220/E222;1;X6Y40/X01;X6Y40/X01/S222;1;X6Y40/CLK2;X6Y40/CLK2/X01;1;X2Y42/CLK0;X2Y42/CLK0/X02;1;X2Y48/N100;X2Y48/N100/S808;1;X2Y48/W820;X2Y48/W820/N100;1;X5Y48/E240;X5Y48/E240/E828;1;X7Y48/CLK0;X7Y48/CLK0/E242;1;X3Y48/CLK2;X3Y48/CLK2/X01;1;X3Y48/X01;X3Y48/X01/E201;1;X2Y48/E200;X2Y48/E200/S808;1;X2Y46/E810;X2Y46/E810/E212;1;X6Y46/N220;X6Y46/N220/E814;1;X6Y44/X03;X6Y44/X03/N222;1;X6Y44/CLK0;X6Y44/CLK0/X03;1;X2Y48/W800;X2Y48/W800/E232;1;X5Y48/E230;X5Y48/E230/E808;1;X7Y48/X02;X7Y48/X02/E232;1;X7Y48/CLK2;X7Y48/CLK2/X02;1;X0Y48/N100;X0Y48/N100/S808;1;X0Y47/W240;X0Y47/W240/N101;1;X1Y47/CLK1;X1Y47/CLK1/E242;1;X3Y41/X01;X3Y41/X01/S262;1;X1Y43/X04;X1Y43/X04/E251;1;X1Y43/CLK2;X1Y43/CLK2/X04;1;X5Y48/CLK2;X5Y48/CLK2/X01;1;X2Y48/CLK2;X2Y48/CLK2/X02;1;X1Y48/X04;X1Y48/X04/S212;1;X1Y48/CLK2;X1Y48/CLK2/X04;1;X5Y50/CLK1;X5Y50/CLK1/E241;1;X6Y49/S240;X6Y49/S240/S242;1;X6Y50/CLK2;X6Y50/CLK2/S241;1;X5Y48/CLK0;X5Y48/CLK0/E241;1;X1Y46/S210;X1Y46/S210/E211;1;X1Y48/S240;X1Y48/S240/S212;1;X1Y49/CLK0;X1Y49/CLK0/S241;1;X1Y44/CLK2;X1Y44/CLK2/X02;1;X3Y38/S800;X3Y38/S800/E804;1;X3Y46/S230;X3Y46/S230/S808;1;X3Y48/X02;X3Y48/X02/S232;1;X5Y50/CLK2;X5Y50/CLK2/E241;1;X0Y48/E230;X0Y48/E230/S808;1;X2Y48/X02;X2Y48/X02/E232;1;X2Y48/CLK1;X2Y48/CLK1/X02;1;X1Y40/CLK1;X1Y40/CLK1/X02;1;X7Y40/S800;X7Y40/S800/S232;1;X7Y48/S230;X7Y48/S230/S808;1;X7Y50/X04;X7Y50/X04/S232;1;X7Y50/CLK2;X7Y50/CLK2/X04;1;X6Y48/CLK1;X6Y48/CLK1/S241;1;X0Y48/E200;X0Y48/E200/S808;1;X1Y48/X01;X1Y48/X01/E201;1;X1Y48/CLK0;X1Y48/CLK0/X01;1;X0Y39/S830;X0Y39/S830/S131;1;X0Y43/E250;X0Y43/E250/S834;1;X3Y39/S260;X3Y39/S260/E834;1;X0Y43/E260;X0Y43/E260/S834;1;X7Y42/S800;X7Y42/S800/S232;1;X7Y50/N100;X7Y50/N100/S808;1;X7Y49/W240;X7Y49/W240/N101;1;X6Y49/CLK2;X6Y49/CLK2/W241;1;X3Y40/S800;X3Y40/S800/S232;1;X3Y44/E230;X3Y44/E230/S804;1;X4Y44/X02;X4Y44/X02/E231;1;X4Y44/CLK1;X4Y44/CLK1/X02;1;X2Y48/E800;X2Y48/E800/S808;1;X6Y48/N230;X6Y48/N230/E804;1;X6Y47/X02;X6Y47/X02/N231;1;X6Y47/CLK1;X6Y47/CLK1/X02;1;X4Y48/X02;X4Y48/X02/E232;1;X4Y48/CLK1;X4Y48/CLK1/X02;1;X4Y41/CLK2;X4Y41/CLK2/X04;1;X0Y39/W230;X0Y39/W230/S131;1;X1Y39/X02;X1Y39/X02/E232;1;X1Y39/CLK1;X1Y39/CLK1/X02;1;X7Y38/S230;X7Y38/S230/E808;1;X7Y40/S230;X7Y40/S230/S232;1;X7Y42/X02;X7Y42/X02/S232;1;X7Y42/CLK1;X7Y42/CLK1/X02;1;X3Y40/X02;X3Y40/X02/S232;1;X3Y40/CLK2;X3Y40/CLK2/X02;1;X0Y44/W230;X0Y44/W230/S804;1;X1Y44/X02;X1Y44/X02/E232;1;X1Y44/CLK0;X1Y44/CLK0/X02;1;X0Y46/S130;X0Y46/S130/S818;1;X0Y47/W270;X0Y47/W270/S131;1;X1Y47/X04;X1Y47/X04/E272;1;X1Y47/CLK2;X1Y47/CLK2/X04;1;X2Y46/W810;X2Y46/W810/E212;1;X5Y46/S220;X5Y46/S220/E818;1;X5Y48/X01;X5Y48/X01/S222;1;X5Y48/CLK1;X5Y48/CLK1/X01;1;X0Y38/W800;X0Y38/W800/S808;1;X3Y38/S230;X3Y38/S230/E804;1;X3Y39/X02;X3Y39/X02/S231;1;X3Y39/CLK2;X3Y39/CLK2/X02;1;X4Y48/CLK0;X4Y48/CLK0/S242;1;X0Y42/E210;X0Y42/E210/S814;1;X2Y42/X02;X2Y42/X02/E212;1;X2Y42/CLK2;X2Y42/CLK2/X02;1;X2Y48/N230;X2Y48/N230/S808;1;X2Y47/X02;X2Y47/X02/N231;1;X2Y47/CLK2;X2Y47/CLK2/X02;1;X0Y38/S810;X0Y38/S810/S808;1;X0Y46/E210;X0Y46/E210/S818;1;X1Y46/X02;X1Y46/X02/E211;1;X1Y46/CLK1;X1Y46/CLK1/X02;1;X7Y39/S250;X7Y39/S250/E838;1;X7Y41/S250;X7Y41/S250/S252;1;X7Y43/X04;X7Y43/X04/S252;1;X7Y43/CLK2;X7Y43/CLK2/X04;1;X4Y48/E800;X4Y48/E800/E232;1;X12Y48/S800;X12Y48/S800/E808;1;X12Y53/E800;X12Y53/E800/N808;1;X20Y53/E800;X20Y53/E800/E808;1;X28Y53/E800;X28Y53/E800/E808;1;X36Y53/E800;X36Y53/E800/E808;1;X44Y53/W230;X44Y53/W230/E808;1;X42Y53/S230;X42Y53/S230/W232;1;X42Y54/X02;X42Y54/X02/S231;1;X42Y54/A0;X42Y54/A0/X02;1;X1Y49/CLK1;X1Y49/CLK1/X04;1;X7Y44/CLK0;X7Y44/CLK0/S242;1;X0Y40/S800;X0Y40/S800/S232;1;X0Y48/S130;X0Y48/S130/S808;1;X0Y49/E270;X0Y49/E270/S131;1;X1Y49/X04;X1Y49/X04/E271;1;X1Y49/CLK2;X1Y49/CLK2/X04;1;X0Y38/S130;X0Y38/S130/S808;1;X0Y39/W830;X0Y39/W830/S131;1;X7Y39/W100;X7Y39/W100/E838;1;X6Y39/S240;X6Y39/S240/W101;1;X6Y41/CLK0;X6Y41/CLK0/S242;1;X5Y47/CLK1;X5Y47/CLK1/E241;1;X0Y38/S230;X0Y38/S230/S808;1;X0Y40/W230;X0Y40/W230/S232;1;X1Y40/X02;X1Y40/X02/E232;1;X1Y40/CLK2;X1Y40/CLK2/X02;1;X2Y40/S800;X2Y40/S800/S232;1;X2Y48/E230;X2Y48/E230/S808;1;X3Y48/CLK0;X3Y48/CLK0/X02;1;X1Y46/CLK2;X1Y46/CLK2/X02;1;X0Y6/S830;X0Y6/S830/F6;1;X0Y14/S830;X0Y14/S830/S838;1;X0Y22/S800;X0Y22/S800/S838;1;X0Y30/S800;X0Y30/S800/S808;1;X0Y38/E230;X0Y38/E230/S808;1;X2Y38/S230;X2Y38/S230/E232;1;X2Y40/X04;X2Y40/X04/S232;1;X2Y40/CLK2;X2Y40/CLK2/X04;1;X4Y41/E270;X4Y41/E270/S272;1;X5Y41/X04;X5Y41/X04/E271;1;X5Y41/CLK2;X5Y41/CLK2/X04;1;X4Y46/S820;X4Y46/S820/S828;1;X4Y50/E240;X4Y50/E240/S824;1;X5Y50/CLK0;X5Y50/CLK0/E241;1;X4Y41/W270;X4Y41/W270/S272;1;X3Y41/X04;X3Y41/X04/W271;1;X3Y41/CLK2;X3Y41/CLK2/X04;1;X4Y44/E240;X4Y44/E240/N242;1;X5Y44/CLK2;X5Y44/CLK2/E241;1;X4Y46/S100;X4Y46/S100/S828;1;X4Y47/E240;X4Y47/E240/S101;1;X5Y47/CLK2;X5Y47/CLK2/E241;1;X4Y48/E240;X4Y48/E240/S242;1;X6Y48/CLK0;X6Y48/CLK0/E242;1;X4Y46/S240;X4Y46/S240/S828;1;X4Y48/CLK2;X4Y48/CLK2/S242;1;X4Y38/S820;X4Y38/S820/S818;1;X4Y46/N240;X4Y46/N240/S828;1;X4Y44/CLK2;X4Y44/CLK2/N242;1;X8Y46/S100;X8Y46/S100/S828;1;X8Y47/W240;X8Y47/W240/S101;1;X6Y47/S240;X6Y47/S240/W242;1;X6Y49/CLK1;X6Y49/CLK1/S242;1;X8Y6/S830;X8Y6/S830/E838;1;X8Y14/S830;X8Y14/S830/S838;1;X8Y22/S800;X8Y22/S800/S838;1;X8Y30/S810;X8Y30/S810/S808;1;X8Y38/S820;X8Y38/S820/S818;1;X8Y42/W240;X8Y42/W240/S824;1;X7Y42/S240;X7Y42/S240/W241;1;X7Y43/CLK0;X7Y43/CLK0/S241;1;X0Y6/F6;;1;X0Y6/E830;X0Y6/E830/F6;1;X4Y6/S830;X4Y6/S830/E834;1;X4Y14/S800;X4Y14/S800/S838;1;X4Y22/S810;X4Y22/S810/S808;1;X4Y30/S810;X4Y30/S810/S818;1;X4Y38/S130;X4Y38/S130/S818;1;X4Y39/S270;X4Y39/S270/S131;1;X4Y41/X04;X4Y41/X04/S272;1;X4Y41/CLK0;X4Y41/CLK0/X04;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:9.11-9.14",
            "hdlname": "u clk"
          }
        }
      }
    }
  }
}
