// Seed: 1561296148
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri1 id_2
);
  always @(id_2) begin : LABEL_0
    if ((1) + id_1) begin : LABEL_0
      id_4 <= 1;
    end
    $display(1);
  end
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3
);
  logic [7:0] id_5;
  wire id_6 = id_6;
  assign id_5 = id_5[1];
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
endmodule
module module_2 (
    input tri0 id_0,
    output tri1 id_1,
    output wand id_2,
    output wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wor id_6,
    output tri id_7,
    output supply0 id_8,
    input tri0 id_9,
    output supply0 id_10,
    output supply1 id_11,
    input tri0 id_12,
    output wand id_13,
    input wire id_14,
    input tri id_15,
    output supply0 id_16,
    output wor id_17,
    output uwire id_18,
    output wand id_19,
    input tri id_20,
    input supply0 id_21,
    output tri1 id_22,
    input uwire id_23,
    output tri1 id_24,
    input tri0 id_25,
    input supply0 id_26
);
  assign id_17 = 1'b0;
  and primCall (
      id_10, id_14, id_6, id_9, id_4, id_12, id_23, id_20, id_0, id_26, id_15, id_21, id_5
  );
  module_0 modCall_1 (
      id_20,
      id_0,
      id_25
  );
  assign modCall_1.id_0 = 0;
endmodule
