|waveform_generator
clk => clk.IN12
reset => reset.IN12
switches[0] => switches[0].IN1
switches[1] => switches[1].IN1
switches[2] => switches[2].IN1
switches[3] => switches[3].IN1
button_freq_inc => button_freq_inc.IN1
button_freq_dec => button_freq_dec.IN1
waveform_select[0] => Mux0.IN5
waveform_select[0] => Mux1.IN5
waveform_select[0] => Mux2.IN5
waveform_select[0] => Mux3.IN5
waveform_select[0] => Mux4.IN5
waveform_select[0] => Mux5.IN5
waveform_select[0] => Mux6.IN5
waveform_select[0] => Mux7.IN5
waveform_select[0] => Mux8.IN5
waveform_select[0] => Mux9.IN5
waveform_select[0] => Mux10.IN5
waveform_select[0] => Mux11.IN5
waveform_select[0] => Mux12.IN5
waveform_select[0] => Mux13.IN5
waveform_select[0] => Mux14.IN5
waveform_select[0] => Mux15.IN5
waveform_select[0] => Mux16.IN5
waveform_select[0] => Mux17.IN5
waveform_select[0] => Mux18.IN5
waveform_select[0] => Mux19.IN5
waveform_select[0] => Mux20.IN5
waveform_select[0] => Mux21.IN5
waveform_select[0] => Mux22.IN5
waveform_select[0] => Mux23.IN5
waveform_select[1] => Mux0.IN4
waveform_select[1] => Mux1.IN4
waveform_select[1] => Mux2.IN4
waveform_select[1] => Mux3.IN4
waveform_select[1] => Mux4.IN4
waveform_select[1] => Mux5.IN4
waveform_select[1] => Mux6.IN4
waveform_select[1] => Mux7.IN4
waveform_select[1] => Mux8.IN4
waveform_select[1] => Mux9.IN4
waveform_select[1] => Mux10.IN4
waveform_select[1] => Mux11.IN4
waveform_select[1] => Mux12.IN4
waveform_select[1] => Mux13.IN4
waveform_select[1] => Mux14.IN4
waveform_select[1] => Mux15.IN4
waveform_select[1] => Mux16.IN4
waveform_select[1] => Mux17.IN4
waveform_select[1] => Mux18.IN4
waveform_select[1] => Mux19.IN4
waveform_select[1] => Mux20.IN4
waveform_select[1] => Mux21.IN4
waveform_select[1] => Mux22.IN4
waveform_select[1] => Mux23.IN4
waveform_select[2] => Mux0.IN3
waveform_select[2] => Mux1.IN3
waveform_select[2] => Mux2.IN3
waveform_select[2] => Mux3.IN3
waveform_select[2] => Mux4.IN3
waveform_select[2] => Mux5.IN3
waveform_select[2] => Mux6.IN3
waveform_select[2] => Mux7.IN3
waveform_select[2] => Mux8.IN3
waveform_select[2] => Mux9.IN3
waveform_select[2] => Mux10.IN3
waveform_select[2] => Mux11.IN3
waveform_select[2] => Mux12.IN3
waveform_select[2] => Mux13.IN3
waveform_select[2] => Mux14.IN3
waveform_select[2] => Mux15.IN3
waveform_select[2] => Mux16.IN3
waveform_select[2] => Mux17.IN3
waveform_select[2] => Mux18.IN3
waveform_select[2] => Mux19.IN3
waveform_select[2] => Mux20.IN3
waveform_select[2] => Mux21.IN3
waveform_select[2] => Mux22.IN3
waveform_select[2] => Mux23.IN3
noise_enable => noise_enable.IN1
shift_sel[0] => shift_sel[0].IN1
shift_sel[1] => shift_sel[1].IN1
duty_cycle[0] => duty_cycle[0].IN1
duty_cycle[1] => duty_cycle[1].IN1
duty_cycle[2] => duty_cycle[2].IN1
duty_cycle[3] => duty_cycle[3].IN1
duty_cycle[4] => duty_cycle[4].IN1
duty_cycle[5] => duty_cycle[5].IN1
duty_cycle[6] => duty_cycle[6].IN1
duty_cycle[7] => duty_cycle[7].IN1
waveform_out[0] << waveform_out[0].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[1] << waveform_out[1].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[2] << waveform_out[2].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[3] << waveform_out[3].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[4] << waveform_out[4].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[5] << waveform_out[5].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[6] << waveform_out[6].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[7] << waveform_out[7].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[8] << waveform_out[8].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[9] << waveform_out[9].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[10] << waveform_out[10].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[11] << waveform_out[11].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[12] << waveform_out[12].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[13] << waveform_out[13].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[14] << waveform_out[14].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[15] << waveform_out[15].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[16] << waveform_out[16].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[17] << waveform_out[17].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[18] << waveform_out[18].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[19] << waveform_out[19].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[20] << waveform_out[20].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[21] << waveform_out[21].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[22] << waveform_out[22].DB_MAX_OUTPUT_PORT_TYPE
waveform_out[23] << waveform_out[23].DB_MAX_OUTPUT_PORT_TYPE
waveform_fir_out[0] << fir:fir_filter.data_out
waveform_fir_out[1] << fir:fir_filter.data_out
waveform_fir_out[2] << fir:fir_filter.data_out
waveform_fir_out[3] << fir:fir_filter.data_out
waveform_fir_out[4] << fir:fir_filter.data_out
waveform_fir_out[5] << fir:fir_filter.data_out
waveform_fir_out[6] << fir:fir_filter.data_out
waveform_fir_out[7] << fir:fir_filter.data_out
waveform_fir_out[8] << fir:fir_filter.data_out
waveform_fir_out[9] << fir:fir_filter.data_out
waveform_fir_out[10] << fir:fir_filter.data_out
waveform_fir_out[11] << fir:fir_filter.data_out
waveform_fir_out[12] << fir:fir_filter.data_out
waveform_fir_out[13] << fir:fir_filter.data_out
waveform_fir_out[14] << fir:fir_filter.data_out
waveform_fir_out[15] << fir:fir_filter.data_out
waveform_fir_out[16] << fir:fir_filter.data_out
waveform_fir_out[17] << fir:fir_filter.data_out
waveform_fir_out[18] << fir:fir_filter.data_out
waveform_fir_out[19] << fir:fir_filter.data_out
waveform_fir_out[20] << fir:fir_filter.data_out
waveform_fir_out[21] << fir:fir_filter.data_out
waveform_fir_out[22] << fir:fir_filter.data_out
waveform_fir_out[23] << fir:fir_filter.data_out
i2c_sda <> wm8731_config:codec_config.i2c_sda
i2c_scl << wm8731_config:codec_config.i2c_scl
bclk << bclk.DB_MAX_OUTPUT_PORT_TYPE
daclrc << daclrc.DB_MAX_OUTPUT_PORT_TYPE
dacdat << i2s_transmitter:i2s_tx.dacdat


|waveform_generator|fir:fir_filter
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => acc[14][0].CLK
clk => acc[14][1].CLK
clk => acc[14][2].CLK
clk => acc[14][3].CLK
clk => acc[14][4].CLK
clk => acc[14][5].CLK
clk => acc[14][6].CLK
clk => acc[14][7].CLK
clk => acc[14][8].CLK
clk => acc[14][9].CLK
clk => acc[14][10].CLK
clk => acc[14][11].CLK
clk => acc[14][12].CLK
clk => acc[14][13].CLK
clk => acc[14][14].CLK
clk => acc[14][15].CLK
clk => acc[14][16].CLK
clk => acc[14][17].CLK
clk => acc[14][18].CLK
clk => acc[14][19].CLK
clk => acc[14][20].CLK
clk => acc[14][21].CLK
clk => acc[14][22].CLK
clk => acc[14][23].CLK
clk => acc[14][24].CLK
clk => acc[14][25].CLK
clk => acc[14][26].CLK
clk => acc[14][27].CLK
clk => acc[14][28].CLK
clk => acc[14][29].CLK
clk => acc[14][30].CLK
clk => acc[14][31].CLK
clk => acc[14][32].CLK
clk => acc[14][33].CLK
clk => acc[14][34].CLK
clk => acc[14][35].CLK
clk => acc[14][36].CLK
clk => acc[14][37].CLK
clk => acc[14][38].CLK
clk => acc[14][39].CLK
clk => acc[13][0].CLK
clk => acc[13][1].CLK
clk => acc[13][2].CLK
clk => acc[13][3].CLK
clk => acc[13][4].CLK
clk => acc[13][5].CLK
clk => acc[13][6].CLK
clk => acc[13][7].CLK
clk => acc[13][8].CLK
clk => acc[13][9].CLK
clk => acc[13][10].CLK
clk => acc[13][11].CLK
clk => acc[13][12].CLK
clk => acc[13][13].CLK
clk => acc[13][14].CLK
clk => acc[13][15].CLK
clk => acc[13][16].CLK
clk => acc[13][17].CLK
clk => acc[13][18].CLK
clk => acc[13][19].CLK
clk => acc[13][20].CLK
clk => acc[13][21].CLK
clk => acc[13][22].CLK
clk => acc[13][23].CLK
clk => acc[13][24].CLK
clk => acc[13][25].CLK
clk => acc[13][26].CLK
clk => acc[13][27].CLK
clk => acc[13][28].CLK
clk => acc[13][29].CLK
clk => acc[13][30].CLK
clk => acc[13][31].CLK
clk => acc[13][32].CLK
clk => acc[13][33].CLK
clk => acc[13][34].CLK
clk => acc[13][35].CLK
clk => acc[13][36].CLK
clk => acc[13][37].CLK
clk => acc[13][38].CLK
clk => acc[13][39].CLK
clk => acc[12][0].CLK
clk => acc[12][1].CLK
clk => acc[12][2].CLK
clk => acc[12][3].CLK
clk => acc[12][4].CLK
clk => acc[12][5].CLK
clk => acc[12][6].CLK
clk => acc[12][7].CLK
clk => acc[12][8].CLK
clk => acc[12][9].CLK
clk => acc[12][10].CLK
clk => acc[12][11].CLK
clk => acc[12][12].CLK
clk => acc[12][13].CLK
clk => acc[12][14].CLK
clk => acc[12][15].CLK
clk => acc[12][16].CLK
clk => acc[12][17].CLK
clk => acc[12][18].CLK
clk => acc[12][19].CLK
clk => acc[12][20].CLK
clk => acc[12][21].CLK
clk => acc[12][22].CLK
clk => acc[12][23].CLK
clk => acc[12][24].CLK
clk => acc[12][25].CLK
clk => acc[12][26].CLK
clk => acc[12][27].CLK
clk => acc[12][28].CLK
clk => acc[12][29].CLK
clk => acc[12][30].CLK
clk => acc[12][31].CLK
clk => acc[12][32].CLK
clk => acc[12][33].CLK
clk => acc[12][34].CLK
clk => acc[12][35].CLK
clk => acc[12][36].CLK
clk => acc[12][37].CLK
clk => acc[12][38].CLK
clk => acc[12][39].CLK
clk => acc[11][0].CLK
clk => acc[11][1].CLK
clk => acc[11][2].CLK
clk => acc[11][3].CLK
clk => acc[11][4].CLK
clk => acc[11][5].CLK
clk => acc[11][6].CLK
clk => acc[11][7].CLK
clk => acc[11][8].CLK
clk => acc[11][9].CLK
clk => acc[11][10].CLK
clk => acc[11][11].CLK
clk => acc[11][12].CLK
clk => acc[11][13].CLK
clk => acc[11][14].CLK
clk => acc[11][15].CLK
clk => acc[11][16].CLK
clk => acc[11][17].CLK
clk => acc[11][18].CLK
clk => acc[11][19].CLK
clk => acc[11][20].CLK
clk => acc[11][21].CLK
clk => acc[11][22].CLK
clk => acc[11][23].CLK
clk => acc[11][24].CLK
clk => acc[11][25].CLK
clk => acc[11][26].CLK
clk => acc[11][27].CLK
clk => acc[11][28].CLK
clk => acc[11][29].CLK
clk => acc[11][30].CLK
clk => acc[11][31].CLK
clk => acc[11][32].CLK
clk => acc[11][33].CLK
clk => acc[11][34].CLK
clk => acc[11][35].CLK
clk => acc[11][36].CLK
clk => acc[11][37].CLK
clk => acc[11][38].CLK
clk => acc[11][39].CLK
clk => acc[10][0].CLK
clk => acc[10][1].CLK
clk => acc[10][2].CLK
clk => acc[10][3].CLK
clk => acc[10][4].CLK
clk => acc[10][5].CLK
clk => acc[10][6].CLK
clk => acc[10][7].CLK
clk => acc[10][8].CLK
clk => acc[10][9].CLK
clk => acc[10][10].CLK
clk => acc[10][11].CLK
clk => acc[10][12].CLK
clk => acc[10][13].CLK
clk => acc[10][14].CLK
clk => acc[10][15].CLK
clk => acc[10][16].CLK
clk => acc[10][17].CLK
clk => acc[10][18].CLK
clk => acc[10][19].CLK
clk => acc[10][20].CLK
clk => acc[10][21].CLK
clk => acc[10][22].CLK
clk => acc[10][23].CLK
clk => acc[10][24].CLK
clk => acc[10][25].CLK
clk => acc[10][26].CLK
clk => acc[10][27].CLK
clk => acc[10][28].CLK
clk => acc[10][29].CLK
clk => acc[10][30].CLK
clk => acc[10][31].CLK
clk => acc[10][32].CLK
clk => acc[10][33].CLK
clk => acc[10][34].CLK
clk => acc[10][35].CLK
clk => acc[10][36].CLK
clk => acc[10][37].CLK
clk => acc[10][38].CLK
clk => acc[10][39].CLK
clk => acc[9][0].CLK
clk => acc[9][1].CLK
clk => acc[9][2].CLK
clk => acc[9][3].CLK
clk => acc[9][4].CLK
clk => acc[9][5].CLK
clk => acc[9][6].CLK
clk => acc[9][7].CLK
clk => acc[9][8].CLK
clk => acc[9][9].CLK
clk => acc[9][10].CLK
clk => acc[9][11].CLK
clk => acc[9][12].CLK
clk => acc[9][13].CLK
clk => acc[9][14].CLK
clk => acc[9][15].CLK
clk => acc[9][16].CLK
clk => acc[9][17].CLK
clk => acc[9][18].CLK
clk => acc[9][19].CLK
clk => acc[9][20].CLK
clk => acc[9][21].CLK
clk => acc[9][22].CLK
clk => acc[9][23].CLK
clk => acc[9][24].CLK
clk => acc[9][25].CLK
clk => acc[9][26].CLK
clk => acc[9][27].CLK
clk => acc[9][28].CLK
clk => acc[9][29].CLK
clk => acc[9][30].CLK
clk => acc[9][31].CLK
clk => acc[9][32].CLK
clk => acc[9][33].CLK
clk => acc[9][34].CLK
clk => acc[9][35].CLK
clk => acc[9][36].CLK
clk => acc[9][37].CLK
clk => acc[9][38].CLK
clk => acc[9][39].CLK
clk => acc[8][0].CLK
clk => acc[8][1].CLK
clk => acc[8][2].CLK
clk => acc[8][3].CLK
clk => acc[8][4].CLK
clk => acc[8][5].CLK
clk => acc[8][6].CLK
clk => acc[8][7].CLK
clk => acc[8][8].CLK
clk => acc[8][9].CLK
clk => acc[8][10].CLK
clk => acc[8][11].CLK
clk => acc[8][12].CLK
clk => acc[8][13].CLK
clk => acc[8][14].CLK
clk => acc[8][15].CLK
clk => acc[8][16].CLK
clk => acc[8][17].CLK
clk => acc[8][18].CLK
clk => acc[8][19].CLK
clk => acc[8][20].CLK
clk => acc[8][21].CLK
clk => acc[8][22].CLK
clk => acc[8][23].CLK
clk => acc[8][24].CLK
clk => acc[8][25].CLK
clk => acc[8][26].CLK
clk => acc[8][27].CLK
clk => acc[8][28].CLK
clk => acc[8][29].CLK
clk => acc[8][30].CLK
clk => acc[8][31].CLK
clk => acc[8][32].CLK
clk => acc[8][33].CLK
clk => acc[8][34].CLK
clk => acc[8][35].CLK
clk => acc[8][36].CLK
clk => acc[8][37].CLK
clk => acc[8][38].CLK
clk => acc[8][39].CLK
clk => acc[7][0].CLK
clk => acc[7][1].CLK
clk => acc[7][2].CLK
clk => acc[7][3].CLK
clk => acc[7][4].CLK
clk => acc[7][5].CLK
clk => acc[7][6].CLK
clk => acc[7][7].CLK
clk => acc[7][8].CLK
clk => acc[7][9].CLK
clk => acc[7][10].CLK
clk => acc[7][11].CLK
clk => acc[7][12].CLK
clk => acc[7][13].CLK
clk => acc[7][14].CLK
clk => acc[7][15].CLK
clk => acc[7][16].CLK
clk => acc[7][17].CLK
clk => acc[7][18].CLK
clk => acc[7][19].CLK
clk => acc[7][20].CLK
clk => acc[7][21].CLK
clk => acc[7][22].CLK
clk => acc[7][23].CLK
clk => acc[7][24].CLK
clk => acc[7][25].CLK
clk => acc[7][26].CLK
clk => acc[7][27].CLK
clk => acc[7][28].CLK
clk => acc[7][29].CLK
clk => acc[7][30].CLK
clk => acc[7][31].CLK
clk => acc[7][32].CLK
clk => acc[7][33].CLK
clk => acc[7][34].CLK
clk => acc[7][35].CLK
clk => acc[7][36].CLK
clk => acc[7][37].CLK
clk => acc[7][38].CLK
clk => acc[7][39].CLK
clk => acc[6][0].CLK
clk => acc[6][1].CLK
clk => acc[6][2].CLK
clk => acc[6][3].CLK
clk => acc[6][4].CLK
clk => acc[6][5].CLK
clk => acc[6][6].CLK
clk => acc[6][7].CLK
clk => acc[6][8].CLK
clk => acc[6][9].CLK
clk => acc[6][10].CLK
clk => acc[6][11].CLK
clk => acc[6][12].CLK
clk => acc[6][13].CLK
clk => acc[6][14].CLK
clk => acc[6][15].CLK
clk => acc[6][16].CLK
clk => acc[6][17].CLK
clk => acc[6][18].CLK
clk => acc[6][19].CLK
clk => acc[6][20].CLK
clk => acc[6][21].CLK
clk => acc[6][22].CLK
clk => acc[6][23].CLK
clk => acc[6][24].CLK
clk => acc[6][25].CLK
clk => acc[6][26].CLK
clk => acc[6][27].CLK
clk => acc[6][28].CLK
clk => acc[6][29].CLK
clk => acc[6][30].CLK
clk => acc[6][31].CLK
clk => acc[6][32].CLK
clk => acc[6][33].CLK
clk => acc[6][34].CLK
clk => acc[6][35].CLK
clk => acc[6][36].CLK
clk => acc[6][37].CLK
clk => acc[6][38].CLK
clk => acc[6][39].CLK
clk => acc[5][0].CLK
clk => acc[5][1].CLK
clk => acc[5][2].CLK
clk => acc[5][3].CLK
clk => acc[5][4].CLK
clk => acc[5][5].CLK
clk => acc[5][6].CLK
clk => acc[5][7].CLK
clk => acc[5][8].CLK
clk => acc[5][9].CLK
clk => acc[5][10].CLK
clk => acc[5][11].CLK
clk => acc[5][12].CLK
clk => acc[5][13].CLK
clk => acc[5][14].CLK
clk => acc[5][15].CLK
clk => acc[5][16].CLK
clk => acc[5][17].CLK
clk => acc[5][18].CLK
clk => acc[5][19].CLK
clk => acc[5][20].CLK
clk => acc[5][21].CLK
clk => acc[5][22].CLK
clk => acc[5][23].CLK
clk => acc[5][24].CLK
clk => acc[5][25].CLK
clk => acc[5][26].CLK
clk => acc[5][27].CLK
clk => acc[5][28].CLK
clk => acc[5][29].CLK
clk => acc[5][30].CLK
clk => acc[5][31].CLK
clk => acc[5][32].CLK
clk => acc[5][33].CLK
clk => acc[5][34].CLK
clk => acc[5][35].CLK
clk => acc[5][36].CLK
clk => acc[5][37].CLK
clk => acc[5][38].CLK
clk => acc[5][39].CLK
clk => acc[4][0].CLK
clk => acc[4][1].CLK
clk => acc[4][2].CLK
clk => acc[4][3].CLK
clk => acc[4][4].CLK
clk => acc[4][5].CLK
clk => acc[4][6].CLK
clk => acc[4][7].CLK
clk => acc[4][8].CLK
clk => acc[4][9].CLK
clk => acc[4][10].CLK
clk => acc[4][11].CLK
clk => acc[4][12].CLK
clk => acc[4][13].CLK
clk => acc[4][14].CLK
clk => acc[4][15].CLK
clk => acc[4][16].CLK
clk => acc[4][17].CLK
clk => acc[4][18].CLK
clk => acc[4][19].CLK
clk => acc[4][20].CLK
clk => acc[4][21].CLK
clk => acc[4][22].CLK
clk => acc[4][23].CLK
clk => acc[4][24].CLK
clk => acc[4][25].CLK
clk => acc[4][26].CLK
clk => acc[4][27].CLK
clk => acc[4][28].CLK
clk => acc[4][29].CLK
clk => acc[4][30].CLK
clk => acc[4][31].CLK
clk => acc[4][32].CLK
clk => acc[4][33].CLK
clk => acc[4][34].CLK
clk => acc[4][35].CLK
clk => acc[4][36].CLK
clk => acc[4][37].CLK
clk => acc[4][38].CLK
clk => acc[4][39].CLK
clk => acc[3][0].CLK
clk => acc[3][1].CLK
clk => acc[3][2].CLK
clk => acc[3][3].CLK
clk => acc[3][4].CLK
clk => acc[3][5].CLK
clk => acc[3][6].CLK
clk => acc[3][7].CLK
clk => acc[3][8].CLK
clk => acc[3][9].CLK
clk => acc[3][10].CLK
clk => acc[3][11].CLK
clk => acc[3][12].CLK
clk => acc[3][13].CLK
clk => acc[3][14].CLK
clk => acc[3][15].CLK
clk => acc[3][16].CLK
clk => acc[3][17].CLK
clk => acc[3][18].CLK
clk => acc[3][19].CLK
clk => acc[3][20].CLK
clk => acc[3][21].CLK
clk => acc[3][22].CLK
clk => acc[3][23].CLK
clk => acc[3][24].CLK
clk => acc[3][25].CLK
clk => acc[3][26].CLK
clk => acc[3][27].CLK
clk => acc[3][28].CLK
clk => acc[3][29].CLK
clk => acc[3][30].CLK
clk => acc[3][31].CLK
clk => acc[3][32].CLK
clk => acc[3][33].CLK
clk => acc[3][34].CLK
clk => acc[3][35].CLK
clk => acc[3][36].CLK
clk => acc[3][37].CLK
clk => acc[3][38].CLK
clk => acc[3][39].CLK
clk => acc[2][0].CLK
clk => acc[2][1].CLK
clk => acc[2][2].CLK
clk => acc[2][3].CLK
clk => acc[2][4].CLK
clk => acc[2][5].CLK
clk => acc[2][6].CLK
clk => acc[2][7].CLK
clk => acc[2][8].CLK
clk => acc[2][9].CLK
clk => acc[2][10].CLK
clk => acc[2][11].CLK
clk => acc[2][12].CLK
clk => acc[2][13].CLK
clk => acc[2][14].CLK
clk => acc[2][15].CLK
clk => acc[2][16].CLK
clk => acc[2][17].CLK
clk => acc[2][18].CLK
clk => acc[2][19].CLK
clk => acc[2][20].CLK
clk => acc[2][21].CLK
clk => acc[2][22].CLK
clk => acc[2][23].CLK
clk => acc[2][24].CLK
clk => acc[2][25].CLK
clk => acc[2][26].CLK
clk => acc[2][27].CLK
clk => acc[2][28].CLK
clk => acc[2][29].CLK
clk => acc[2][30].CLK
clk => acc[2][31].CLK
clk => acc[2][32].CLK
clk => acc[2][33].CLK
clk => acc[2][34].CLK
clk => acc[2][35].CLK
clk => acc[2][36].CLK
clk => acc[2][37].CLK
clk => acc[2][38].CLK
clk => acc[2][39].CLK
clk => acc[1][0].CLK
clk => acc[1][1].CLK
clk => acc[1][2].CLK
clk => acc[1][3].CLK
clk => acc[1][4].CLK
clk => acc[1][5].CLK
clk => acc[1][6].CLK
clk => acc[1][7].CLK
clk => acc[1][8].CLK
clk => acc[1][9].CLK
clk => acc[1][10].CLK
clk => acc[1][11].CLK
clk => acc[1][12].CLK
clk => acc[1][13].CLK
clk => acc[1][14].CLK
clk => acc[1][15].CLK
clk => acc[1][16].CLK
clk => acc[1][17].CLK
clk => acc[1][18].CLK
clk => acc[1][19].CLK
clk => acc[1][20].CLK
clk => acc[1][21].CLK
clk => acc[1][22].CLK
clk => acc[1][23].CLK
clk => acc[1][24].CLK
clk => acc[1][25].CLK
clk => acc[1][26].CLK
clk => acc[1][27].CLK
clk => acc[1][28].CLK
clk => acc[1][29].CLK
clk => acc[1][30].CLK
clk => acc[1][31].CLK
clk => acc[1][32].CLK
clk => acc[1][33].CLK
clk => acc[1][34].CLK
clk => acc[1][35].CLK
clk => acc[1][36].CLK
clk => acc[1][37].CLK
clk => acc[1][38].CLK
clk => acc[1][39].CLK
clk => acc[0][0].CLK
clk => acc[0][1].CLK
clk => acc[0][2].CLK
clk => acc[0][3].CLK
clk => acc[0][4].CLK
clk => acc[0][5].CLK
clk => acc[0][6].CLK
clk => acc[0][7].CLK
clk => acc[0][8].CLK
clk => acc[0][9].CLK
clk => acc[0][10].CLK
clk => acc[0][11].CLK
clk => acc[0][12].CLK
clk => acc[0][13].CLK
clk => acc[0][14].CLK
clk => acc[0][15].CLK
clk => acc[0][16].CLK
clk => acc[0][17].CLK
clk => acc[0][18].CLK
clk => acc[0][19].CLK
clk => acc[0][20].CLK
clk => acc[0][21].CLK
clk => acc[0][22].CLK
clk => acc[0][23].CLK
clk => acc[0][24].CLK
clk => acc[0][25].CLK
clk => acc[0][26].CLK
clk => acc[0][27].CLK
clk => acc[0][28].CLK
clk => acc[0][29].CLK
clk => acc[0][30].CLK
clk => acc[0][31].CLK
clk => acc[0][32].CLK
clk => acc[0][33].CLK
clk => acc[0][34].CLK
clk => acc[0][35].CLK
clk => acc[0][36].CLK
clk => acc[0][37].CLK
clk => acc[0][38].CLK
clk => acc[0][39].CLK
clk => buffer[14][0].CLK
clk => buffer[14][1].CLK
clk => buffer[14][2].CLK
clk => buffer[14][3].CLK
clk => buffer[14][4].CLK
clk => buffer[14][5].CLK
clk => buffer[14][6].CLK
clk => buffer[14][7].CLK
clk => buffer[14][8].CLK
clk => buffer[14][9].CLK
clk => buffer[14][10].CLK
clk => buffer[14][11].CLK
clk => buffer[14][12].CLK
clk => buffer[14][13].CLK
clk => buffer[14][14].CLK
clk => buffer[14][15].CLK
clk => buffer[14][16].CLK
clk => buffer[14][17].CLK
clk => buffer[14][18].CLK
clk => buffer[14][19].CLK
clk => buffer[14][20].CLK
clk => buffer[14][21].CLK
clk => buffer[14][22].CLK
clk => buffer[14][23].CLK
clk => buffer[13][0].CLK
clk => buffer[13][1].CLK
clk => buffer[13][2].CLK
clk => buffer[13][3].CLK
clk => buffer[13][4].CLK
clk => buffer[13][5].CLK
clk => buffer[13][6].CLK
clk => buffer[13][7].CLK
clk => buffer[13][8].CLK
clk => buffer[13][9].CLK
clk => buffer[13][10].CLK
clk => buffer[13][11].CLK
clk => buffer[13][12].CLK
clk => buffer[13][13].CLK
clk => buffer[13][14].CLK
clk => buffer[13][15].CLK
clk => buffer[13][16].CLK
clk => buffer[13][17].CLK
clk => buffer[13][18].CLK
clk => buffer[13][19].CLK
clk => buffer[13][20].CLK
clk => buffer[13][21].CLK
clk => buffer[13][22].CLK
clk => buffer[13][23].CLK
clk => buffer[12][0].CLK
clk => buffer[12][1].CLK
clk => buffer[12][2].CLK
clk => buffer[12][3].CLK
clk => buffer[12][4].CLK
clk => buffer[12][5].CLK
clk => buffer[12][6].CLK
clk => buffer[12][7].CLK
clk => buffer[12][8].CLK
clk => buffer[12][9].CLK
clk => buffer[12][10].CLK
clk => buffer[12][11].CLK
clk => buffer[12][12].CLK
clk => buffer[12][13].CLK
clk => buffer[12][14].CLK
clk => buffer[12][15].CLK
clk => buffer[12][16].CLK
clk => buffer[12][17].CLK
clk => buffer[12][18].CLK
clk => buffer[12][19].CLK
clk => buffer[12][20].CLK
clk => buffer[12][21].CLK
clk => buffer[12][22].CLK
clk => buffer[12][23].CLK
clk => buffer[11][0].CLK
clk => buffer[11][1].CLK
clk => buffer[11][2].CLK
clk => buffer[11][3].CLK
clk => buffer[11][4].CLK
clk => buffer[11][5].CLK
clk => buffer[11][6].CLK
clk => buffer[11][7].CLK
clk => buffer[11][8].CLK
clk => buffer[11][9].CLK
clk => buffer[11][10].CLK
clk => buffer[11][11].CLK
clk => buffer[11][12].CLK
clk => buffer[11][13].CLK
clk => buffer[11][14].CLK
clk => buffer[11][15].CLK
clk => buffer[11][16].CLK
clk => buffer[11][17].CLK
clk => buffer[11][18].CLK
clk => buffer[11][19].CLK
clk => buffer[11][20].CLK
clk => buffer[11][21].CLK
clk => buffer[11][22].CLK
clk => buffer[11][23].CLK
clk => buffer[10][0].CLK
clk => buffer[10][1].CLK
clk => buffer[10][2].CLK
clk => buffer[10][3].CLK
clk => buffer[10][4].CLK
clk => buffer[10][5].CLK
clk => buffer[10][6].CLK
clk => buffer[10][7].CLK
clk => buffer[10][8].CLK
clk => buffer[10][9].CLK
clk => buffer[10][10].CLK
clk => buffer[10][11].CLK
clk => buffer[10][12].CLK
clk => buffer[10][13].CLK
clk => buffer[10][14].CLK
clk => buffer[10][15].CLK
clk => buffer[10][16].CLK
clk => buffer[10][17].CLK
clk => buffer[10][18].CLK
clk => buffer[10][19].CLK
clk => buffer[10][20].CLK
clk => buffer[10][21].CLK
clk => buffer[10][22].CLK
clk => buffer[10][23].CLK
clk => buffer[9][0].CLK
clk => buffer[9][1].CLK
clk => buffer[9][2].CLK
clk => buffer[9][3].CLK
clk => buffer[9][4].CLK
clk => buffer[9][5].CLK
clk => buffer[9][6].CLK
clk => buffer[9][7].CLK
clk => buffer[9][8].CLK
clk => buffer[9][9].CLK
clk => buffer[9][10].CLK
clk => buffer[9][11].CLK
clk => buffer[9][12].CLK
clk => buffer[9][13].CLK
clk => buffer[9][14].CLK
clk => buffer[9][15].CLK
clk => buffer[9][16].CLK
clk => buffer[9][17].CLK
clk => buffer[9][18].CLK
clk => buffer[9][19].CLK
clk => buffer[9][20].CLK
clk => buffer[9][21].CLK
clk => buffer[9][22].CLK
clk => buffer[9][23].CLK
clk => buffer[8][0].CLK
clk => buffer[8][1].CLK
clk => buffer[8][2].CLK
clk => buffer[8][3].CLK
clk => buffer[8][4].CLK
clk => buffer[8][5].CLK
clk => buffer[8][6].CLK
clk => buffer[8][7].CLK
clk => buffer[8][8].CLK
clk => buffer[8][9].CLK
clk => buffer[8][10].CLK
clk => buffer[8][11].CLK
clk => buffer[8][12].CLK
clk => buffer[8][13].CLK
clk => buffer[8][14].CLK
clk => buffer[8][15].CLK
clk => buffer[8][16].CLK
clk => buffer[8][17].CLK
clk => buffer[8][18].CLK
clk => buffer[8][19].CLK
clk => buffer[8][20].CLK
clk => buffer[8][21].CLK
clk => buffer[8][22].CLK
clk => buffer[8][23].CLK
clk => buffer[7][0].CLK
clk => buffer[7][1].CLK
clk => buffer[7][2].CLK
clk => buffer[7][3].CLK
clk => buffer[7][4].CLK
clk => buffer[7][5].CLK
clk => buffer[7][6].CLK
clk => buffer[7][7].CLK
clk => buffer[7][8].CLK
clk => buffer[7][9].CLK
clk => buffer[7][10].CLK
clk => buffer[7][11].CLK
clk => buffer[7][12].CLK
clk => buffer[7][13].CLK
clk => buffer[7][14].CLK
clk => buffer[7][15].CLK
clk => buffer[7][16].CLK
clk => buffer[7][17].CLK
clk => buffer[7][18].CLK
clk => buffer[7][19].CLK
clk => buffer[7][20].CLK
clk => buffer[7][21].CLK
clk => buffer[7][22].CLK
clk => buffer[7][23].CLK
clk => buffer[6][0].CLK
clk => buffer[6][1].CLK
clk => buffer[6][2].CLK
clk => buffer[6][3].CLK
clk => buffer[6][4].CLK
clk => buffer[6][5].CLK
clk => buffer[6][6].CLK
clk => buffer[6][7].CLK
clk => buffer[6][8].CLK
clk => buffer[6][9].CLK
clk => buffer[6][10].CLK
clk => buffer[6][11].CLK
clk => buffer[6][12].CLK
clk => buffer[6][13].CLK
clk => buffer[6][14].CLK
clk => buffer[6][15].CLK
clk => buffer[6][16].CLK
clk => buffer[6][17].CLK
clk => buffer[6][18].CLK
clk => buffer[6][19].CLK
clk => buffer[6][20].CLK
clk => buffer[6][21].CLK
clk => buffer[6][22].CLK
clk => buffer[6][23].CLK
clk => buffer[5][0].CLK
clk => buffer[5][1].CLK
clk => buffer[5][2].CLK
clk => buffer[5][3].CLK
clk => buffer[5][4].CLK
clk => buffer[5][5].CLK
clk => buffer[5][6].CLK
clk => buffer[5][7].CLK
clk => buffer[5][8].CLK
clk => buffer[5][9].CLK
clk => buffer[5][10].CLK
clk => buffer[5][11].CLK
clk => buffer[5][12].CLK
clk => buffer[5][13].CLK
clk => buffer[5][14].CLK
clk => buffer[5][15].CLK
clk => buffer[5][16].CLK
clk => buffer[5][17].CLK
clk => buffer[5][18].CLK
clk => buffer[5][19].CLK
clk => buffer[5][20].CLK
clk => buffer[5][21].CLK
clk => buffer[5][22].CLK
clk => buffer[5][23].CLK
clk => buffer[4][0].CLK
clk => buffer[4][1].CLK
clk => buffer[4][2].CLK
clk => buffer[4][3].CLK
clk => buffer[4][4].CLK
clk => buffer[4][5].CLK
clk => buffer[4][6].CLK
clk => buffer[4][7].CLK
clk => buffer[4][8].CLK
clk => buffer[4][9].CLK
clk => buffer[4][10].CLK
clk => buffer[4][11].CLK
clk => buffer[4][12].CLK
clk => buffer[4][13].CLK
clk => buffer[4][14].CLK
clk => buffer[4][15].CLK
clk => buffer[4][16].CLK
clk => buffer[4][17].CLK
clk => buffer[4][18].CLK
clk => buffer[4][19].CLK
clk => buffer[4][20].CLK
clk => buffer[4][21].CLK
clk => buffer[4][22].CLK
clk => buffer[4][23].CLK
clk => buffer[3][0].CLK
clk => buffer[3][1].CLK
clk => buffer[3][2].CLK
clk => buffer[3][3].CLK
clk => buffer[3][4].CLK
clk => buffer[3][5].CLK
clk => buffer[3][6].CLK
clk => buffer[3][7].CLK
clk => buffer[3][8].CLK
clk => buffer[3][9].CLK
clk => buffer[3][10].CLK
clk => buffer[3][11].CLK
clk => buffer[3][12].CLK
clk => buffer[3][13].CLK
clk => buffer[3][14].CLK
clk => buffer[3][15].CLK
clk => buffer[3][16].CLK
clk => buffer[3][17].CLK
clk => buffer[3][18].CLK
clk => buffer[3][19].CLK
clk => buffer[3][20].CLK
clk => buffer[3][21].CLK
clk => buffer[3][22].CLK
clk => buffer[3][23].CLK
clk => buffer[2][0].CLK
clk => buffer[2][1].CLK
clk => buffer[2][2].CLK
clk => buffer[2][3].CLK
clk => buffer[2][4].CLK
clk => buffer[2][5].CLK
clk => buffer[2][6].CLK
clk => buffer[2][7].CLK
clk => buffer[2][8].CLK
clk => buffer[2][9].CLK
clk => buffer[2][10].CLK
clk => buffer[2][11].CLK
clk => buffer[2][12].CLK
clk => buffer[2][13].CLK
clk => buffer[2][14].CLK
clk => buffer[2][15].CLK
clk => buffer[2][16].CLK
clk => buffer[2][17].CLK
clk => buffer[2][18].CLK
clk => buffer[2][19].CLK
clk => buffer[2][20].CLK
clk => buffer[2][21].CLK
clk => buffer[2][22].CLK
clk => buffer[2][23].CLK
clk => buffer[1][0].CLK
clk => buffer[1][1].CLK
clk => buffer[1][2].CLK
clk => buffer[1][3].CLK
clk => buffer[1][4].CLK
clk => buffer[1][5].CLK
clk => buffer[1][6].CLK
clk => buffer[1][7].CLK
clk => buffer[1][8].CLK
clk => buffer[1][9].CLK
clk => buffer[1][10].CLK
clk => buffer[1][11].CLK
clk => buffer[1][12].CLK
clk => buffer[1][13].CLK
clk => buffer[1][14].CLK
clk => buffer[1][15].CLK
clk => buffer[1][16].CLK
clk => buffer[1][17].CLK
clk => buffer[1][18].CLK
clk => buffer[1][19].CLK
clk => buffer[1][20].CLK
clk => buffer[1][21].CLK
clk => buffer[1][22].CLK
clk => buffer[1][23].CLK
clk => buffer[0][0].CLK
clk => buffer[0][1].CLK
clk => buffer[0][2].CLK
clk => buffer[0][3].CLK
clk => buffer[0][4].CLK
clk => buffer[0][5].CLK
clk => buffer[0][6].CLK
clk => buffer[0][7].CLK
clk => buffer[0][8].CLK
clk => buffer[0][9].CLK
clk => buffer[0][10].CLK
clk => buffer[0][11].CLK
clk => buffer[0][12].CLK
clk => buffer[0][13].CLK
clk => buffer[0][14].CLK
clk => buffer[0][15].CLK
clk => buffer[0][16].CLK
clk => buffer[0][17].CLK
clk => buffer[0][18].CLK
clk => buffer[0][19].CLK
clk => buffer[0][20].CLK
clk => buffer[0][21].CLK
clk => buffer[0][22].CLK
clk => buffer[0][23].CLK
clk => enable_fir.CLK
clk => buff_cnt[0].CLK
clk => buff_cnt[1].CLK
clk => buff_cnt[2].CLK
clk => buff_cnt[3].CLK
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => buffer.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => acc.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => enable_fir.ACLR
reset => buff_cnt[0].ACLR
reset => buff_cnt[1].ACLR
reset => buff_cnt[2].ACLR
reset => buff_cnt[3].ACLR
data_in[0] => buffer.DATAA
data_in[1] => buffer.DATAA
data_in[2] => buffer.DATAA
data_in[3] => buffer.DATAA
data_in[4] => buffer.DATAA
data_in[5] => buffer.DATAA
data_in[6] => buffer.DATAA
data_in[7] => buffer.DATAA
data_in[8] => buffer.DATAA
data_in[9] => buffer.DATAA
data_in[10] => buffer.DATAA
data_in[11] => buffer.DATAA
data_in[12] => buffer.DATAA
data_in[13] => buffer.DATAA
data_in[14] => buffer.DATAA
data_in[15] => buffer.DATAA
data_in[16] => buffer.DATAA
data_in[17] => buffer.DATAA
data_in[18] => buffer.DATAA
data_in[19] => buffer.DATAA
data_in[20] => buffer.DATAA
data_in[21] => buffer.DATAA
data_in[22] => buffer.DATAA
data_in[23] => buffer.DATAA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveform_generator|phase_accumulator:phase_gen
clk => phase_acc[0]~reg0.CLK
clk => phase_acc[1]~reg0.CLK
clk => phase_acc[2]~reg0.CLK
clk => phase_acc[3]~reg0.CLK
clk => phase_acc[4]~reg0.CLK
clk => phase_acc[5]~reg0.CLK
clk => phase_acc[6]~reg0.CLK
clk => phase_acc[7]~reg0.CLK
clk => phase_acc[8]~reg0.CLK
clk => phase_acc[9]~reg0.CLK
clk => phase_acc[10]~reg0.CLK
clk => phase_acc[11]~reg0.CLK
clk => phase_acc[12]~reg0.CLK
clk => phase_acc[13]~reg0.CLK
clk => phase_acc[14]~reg0.CLK
clk => phase_acc[15]~reg0.CLK
clk => phase_acc[16]~reg0.CLK
clk => phase_acc[17]~reg0.CLK
clk => phase_acc[18]~reg0.CLK
clk => phase_acc[19]~reg0.CLK
clk => phase_acc[20]~reg0.CLK
clk => phase_acc[21]~reg0.CLK
clk => phase_acc[22]~reg0.CLK
clk => phase_acc[23]~reg0.CLK
clk => phase_acc[24]~reg0.CLK
clk => phase_acc[25]~reg0.CLK
clk => phase_acc[26]~reg0.CLK
clk => phase_acc[27]~reg0.CLK
clk => phase_acc[28]~reg0.CLK
clk => phase_acc[29]~reg0.CLK
clk => phase_acc[30]~reg0.CLK
clk => phase_acc[31]~reg0.CLK
reset => phase_acc[0]~reg0.ACLR
reset => phase_acc[1]~reg0.ACLR
reset => phase_acc[2]~reg0.ACLR
reset => phase_acc[3]~reg0.ACLR
reset => phase_acc[4]~reg0.ACLR
reset => phase_acc[5]~reg0.ACLR
reset => phase_acc[6]~reg0.ACLR
reset => phase_acc[7]~reg0.ACLR
reset => phase_acc[8]~reg0.ACLR
reset => phase_acc[9]~reg0.ACLR
reset => phase_acc[10]~reg0.ACLR
reset => phase_acc[11]~reg0.ACLR
reset => phase_acc[12]~reg0.ACLR
reset => phase_acc[13]~reg0.ACLR
reset => phase_acc[14]~reg0.ACLR
reset => phase_acc[15]~reg0.ACLR
reset => phase_acc[16]~reg0.ACLR
reset => phase_acc[17]~reg0.ACLR
reset => phase_acc[18]~reg0.ACLR
reset => phase_acc[19]~reg0.ACLR
reset => phase_acc[20]~reg0.ACLR
reset => phase_acc[21]~reg0.ACLR
reset => phase_acc[22]~reg0.ACLR
reset => phase_acc[23]~reg0.ACLR
reset => phase_acc[24]~reg0.ACLR
reset => phase_acc[25]~reg0.ACLR
reset => phase_acc[26]~reg0.ACLR
reset => phase_acc[27]~reg0.ACLR
reset => phase_acc[28]~reg0.ACLR
reset => phase_acc[29]~reg0.ACLR
reset => phase_acc[30]~reg0.ACLR
reset => phase_acc[31]~reg0.ACLR
phase_step[0] => Add0.IN32
phase_step[1] => Add0.IN31
phase_step[2] => Add0.IN30
phase_step[3] => Add0.IN29
phase_step[4] => Add0.IN28
phase_step[5] => Add0.IN27
phase_step[6] => Add0.IN26
phase_step[7] => Add0.IN25
phase_step[8] => Add0.IN24
phase_step[9] => Add0.IN23
phase_step[10] => Add0.IN22
phase_step[11] => Add0.IN21
phase_step[12] => Add0.IN20
phase_step[13] => Add0.IN19
phase_step[14] => Add0.IN18
phase_step[15] => Add0.IN17
phase_step[16] => Add0.IN16
phase_step[17] => Add0.IN15
phase_step[18] => Add0.IN14
phase_step[19] => Add0.IN13
phase_step[20] => Add0.IN12
phase_step[21] => Add0.IN11
phase_step[22] => Add0.IN10
phase_step[23] => Add0.IN9
phase_step[24] => Add0.IN8
phase_step[25] => Add0.IN7
phase_step[26] => Add0.IN6
phase_step[27] => Add0.IN5
phase_step[28] => Add0.IN4
phase_step[29] => Add0.IN3
phase_step[30] => Add0.IN2
phase_step[31] => Add0.IN1
phase_acc[0] <= phase_acc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[1] <= phase_acc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[2] <= phase_acc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[3] <= phase_acc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[4] <= phase_acc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[5] <= phase_acc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[6] <= phase_acc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[7] <= phase_acc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[8] <= phase_acc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[9] <= phase_acc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[10] <= phase_acc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[11] <= phase_acc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[12] <= phase_acc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[13] <= phase_acc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[14] <= phase_acc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[15] <= phase_acc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[16] <= phase_acc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[17] <= phase_acc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[18] <= phase_acc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[19] <= phase_acc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[20] <= phase_acc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[21] <= phase_acc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[22] <= phase_acc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[23] <= phase_acc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[24] <= phase_acc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[25] <= phase_acc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[26] <= phase_acc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[27] <= phase_acc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[28] <= phase_acc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[29] <= phase_acc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[30] <= phase_acc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_acc[31] <= phase_acc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveform_generator|clock_generator:clk_gen
clk_in => lrclk~reg0.CLK
clk_in => bclk~reg0.CLK
clk_in => counter_lrclk[0].CLK
clk_in => counter_lrclk[1].CLK
clk_in => counter_lrclk[2].CLK
clk_in => counter_lrclk[3].CLK
clk_in => counter_lrclk[4].CLK
clk_in => counter_lrclk[5].CLK
clk_in => counter_lrclk[6].CLK
clk_in => counter_lrclk[7].CLK
clk_in => counter_lrclk[8].CLK
clk_in => counter_lrclk[9].CLK
clk_in => counter_lrclk[10].CLK
clk_in => counter_bclk[0].CLK
clk_in => counter_bclk[1].CLK
clk_in => counter_bclk[2].CLK
clk_in => counter_bclk[3].CLK
clk_in => counter_bclk[4].CLK
clk_in => counter_bclk[5].CLK
clk_in => counter_bclk[6].CLK
clk_in => counter_bclk[7].CLK
reset => lrclk~reg0.ACLR
reset => bclk~reg0.ACLR
reset => counter_lrclk[0].ACLR
reset => counter_lrclk[1].ACLR
reset => counter_lrclk[2].ACLR
reset => counter_lrclk[3].ACLR
reset => counter_lrclk[4].ACLR
reset => counter_lrclk[5].ACLR
reset => counter_lrclk[6].ACLR
reset => counter_lrclk[7].ACLR
reset => counter_lrclk[8].ACLR
reset => counter_lrclk[9].ACLR
reset => counter_lrclk[10].ACLR
reset => counter_bclk[0].ACLR
reset => counter_bclk[1].ACLR
reset => counter_bclk[2].ACLR
reset => counter_bclk[3].ACLR
reset => counter_bclk[4].ACLR
reset => counter_bclk[5].ACLR
reset => counter_bclk[6].ACLR
reset => counter_bclk[7].ACLR
bclk <= bclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
lrclk <= lrclk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveform_generator|wm8731_config:codec_config
clk => clk.IN1
reset => reset.IN1
i2c_scl <= i2c_master:i2c_inst.i2c_scl
i2c_sda <> i2c_master:i2c_inst.i2c_sda
config_done <= config_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
waveform_out[0] => waveform_out[0].IN1
waveform_out[1] => waveform_out[1].IN1
waveform_out[2] => waveform_out[2].IN1
waveform_out[3] => waveform_out[3].IN1
waveform_out[4] => waveform_out[4].IN1
waveform_out[5] => waveform_out[5].IN1
waveform_out[6] => waveform_out[6].IN1
waveform_out[7] => waveform_out[7].IN1
waveform_out[8] => waveform_out[8].IN1
waveform_out[9] => waveform_out[9].IN1
waveform_out[10] => waveform_out[10].IN1
waveform_out[11] => waveform_out[11].IN1
waveform_out[12] => waveform_out[12].IN1
waveform_out[13] => waveform_out[13].IN1
waveform_out[14] => waveform_out[14].IN1
waveform_out[15] => waveform_out[15].IN1
waveform_out[16] => waveform_out[16].IN1
waveform_out[17] => waveform_out[17].IN1
waveform_out[18] => waveform_out[18].IN1
waveform_out[19] => waveform_out[19].IN1
waveform_out[20] => waveform_out[20].IN1
waveform_out[21] => waveform_out[21].IN1
waveform_out[22] => waveform_out[22].IN1
waveform_out[23] => waveform_out[23].IN1


|waveform_generator|wm8731_config:codec_config|i2c_master:i2c_inst
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => bit_count[3].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => sda_out.CLK
clk => i2c_scl~reg0.CLK
clk => done~reg0.CLK
clk => state~10.DATAIN
reset => sda_out.PRESET
reset => i2c_scl~reg0.PRESET
reset => done~reg0.ACLR
reset => state~12.DATAIN
reset => bit_count[0].ENA
reset => shift_reg[7].ENA
reset => shift_reg[6].ENA
reset => shift_reg[5].ENA
reset => shift_reg[4].ENA
reset => shift_reg[3].ENA
reset => shift_reg[2].ENA
reset => shift_reg[1].ENA
reset => shift_reg[0].ENA
reset => bit_count[3].ENA
reset => bit_count[2].ENA
reset => bit_count[1].ENA
start => sda_out.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
dev_addr[0] => Selector18.IN6
dev_addr[1] => Selector17.IN6
dev_addr[2] => Selector16.IN6
dev_addr[3] => Selector15.IN6
dev_addr[4] => Selector14.IN6
dev_addr[5] => Selector13.IN6
dev_addr[6] => Selector12.IN6
reg_addr[0] => shift_reg.DATAA
reg_addr[1] => shift_reg.DATAA
reg_addr[2] => shift_reg.DATAA
reg_addr[3] => shift_reg.DATAA
reg_addr[4] => shift_reg.DATAA
reg_addr[5] => shift_reg.DATAA
reg_addr[6] => shift_reg.DATAA
reg_addr[7] => shift_reg.DATAA
data_in[0] => shift_reg.DATAA
data_in[1] => shift_reg.DATAA
data_in[2] => shift_reg.DATAA
data_in[3] => shift_reg.DATAA
data_in[4] => shift_reg.DATAA
data_in[5] => shift_reg.DATAA
data_in[6] => shift_reg.DATAA
data_in[7] => shift_reg.DATAA
data_in[8] => shift_reg.DATAA
data_in[9] => shift_reg.DATAA
data_in[10] => shift_reg.DATAA
data_in[11] => shift_reg.DATAA
data_in[12] => shift_reg.DATAA
data_in[13] => shift_reg.DATAA
data_in[14] => shift_reg.DATAA
data_in[15] => shift_reg.DATAA
data_in[16] => shift_reg.DATAA
data_in[17] => shift_reg.DATAA
data_in[18] => shift_reg.DATAA
data_in[19] => shift_reg.DATAA
data_in[20] => shift_reg.DATAA
data_in[21] => shift_reg.DATAA
data_in[22] => shift_reg.DATAA
data_in[23] => shift_reg.DATAA
i2c_scl <= i2c_scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sda <> i2c_sda
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveform_generator|i2s_transmitter:i2s_tx
clk => ~NO_FANOUT~
reset => dacdat~reg0.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => shift_reg[14].ACLR
reset => shift_reg[15].ACLR
reset => shift_reg[16].ACLR
reset => shift_reg[17].ACLR
reset => shift_reg[18].ACLR
reset => shift_reg[19].ACLR
reset => shift_reg[20].ACLR
reset => shift_reg[21].ACLR
reset => shift_reg[22].ACLR
reset => shift_reg[23].ACLR
reset => shift_reg[24].ACLR
reset => shift_reg[25].ACLR
reset => shift_reg[26].ACLR
reset => shift_reg[27].ACLR
reset => shift_reg[28].ACLR
reset => shift_reg[29].ACLR
reset => shift_reg[30].ACLR
reset => shift_reg[31].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => bit_cnt[4].ACLR
reset => bit_cnt[5].ACLR
bclk => dacdat~reg0.CLK
bclk => shift_reg[0].CLK
bclk => shift_reg[1].CLK
bclk => shift_reg[2].CLK
bclk => shift_reg[3].CLK
bclk => shift_reg[4].CLK
bclk => shift_reg[5].CLK
bclk => shift_reg[6].CLK
bclk => shift_reg[7].CLK
bclk => shift_reg[8].CLK
bclk => shift_reg[9].CLK
bclk => shift_reg[10].CLK
bclk => shift_reg[11].CLK
bclk => shift_reg[12].CLK
bclk => shift_reg[13].CLK
bclk => shift_reg[14].CLK
bclk => shift_reg[15].CLK
bclk => shift_reg[16].CLK
bclk => shift_reg[17].CLK
bclk => shift_reg[18].CLK
bclk => shift_reg[19].CLK
bclk => shift_reg[20].CLK
bclk => shift_reg[21].CLK
bclk => shift_reg[22].CLK
bclk => shift_reg[23].CLK
bclk => shift_reg[24].CLK
bclk => shift_reg[25].CLK
bclk => shift_reg[26].CLK
bclk => shift_reg[27].CLK
bclk => shift_reg[28].CLK
bclk => shift_reg[29].CLK
bclk => shift_reg[30].CLK
bclk => shift_reg[31].CLK
bclk => bit_cnt[0].CLK
bclk => bit_cnt[1].CLK
bclk => bit_cnt[2].CLK
bclk => bit_cnt[3].CLK
bclk => bit_cnt[4].CLK
bclk => bit_cnt[5].CLK
daclrc => ~NO_FANOUT~
audio_data[0] => shift_reg.DATAB
audio_data[1] => shift_reg.DATAB
audio_data[2] => shift_reg.DATAB
audio_data[3] => shift_reg.DATAB
audio_data[4] => shift_reg.DATAB
audio_data[5] => shift_reg.DATAB
audio_data[6] => shift_reg.DATAB
audio_data[7] => shift_reg.DATAB
audio_data[8] => shift_reg.DATAB
audio_data[9] => shift_reg.DATAB
audio_data[10] => shift_reg.DATAB
audio_data[11] => shift_reg.DATAB
audio_data[12] => shift_reg.DATAB
audio_data[13] => shift_reg.DATAB
audio_data[14] => shift_reg.DATAB
audio_data[15] => shift_reg.DATAB
audio_data[16] => shift_reg.DATAB
audio_data[17] => shift_reg.DATAB
audio_data[18] => shift_reg.DATAB
audio_data[19] => shift_reg.DATAB
audio_data[20] => shift_reg.DATAB
audio_data[21] => shift_reg.DATAB
audio_data[22] => shift_reg.DATAB
audio_data[23] => shift_reg.DATAB
dacdat <= dacdat~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveform_generator|sine_wave_gen:sine_gen
clk => sine_wave[0]~reg0.CLK
clk => sine_wave[1]~reg0.CLK
clk => sine_wave[2]~reg0.CLK
clk => sine_wave[3]~reg0.CLK
clk => sine_wave[4]~reg0.CLK
clk => sine_wave[5]~reg0.CLK
clk => sine_wave[6]~reg0.CLK
clk => sine_wave[7]~reg0.CLK
clk => sine_wave[8]~reg0.CLK
clk => sine_wave[9]~reg0.CLK
clk => sine_wave[10]~reg0.CLK
clk => sine_wave[11]~reg0.CLK
clk => sine_wave[12]~reg0.CLK
clk => sine_wave[13]~reg0.CLK
clk => sine_wave[14]~reg0.CLK
clk => sine_wave[15]~reg0.CLK
clk => sine_wave[16]~reg0.CLK
clk => sine_wave[17]~reg0.CLK
clk => sine_wave[18]~reg0.CLK
clk => sine_wave[19]~reg0.CLK
clk => sine_wave[20]~reg0.CLK
clk => sine_wave[21]~reg0.CLK
clk => sine_wave[22]~reg0.CLK
clk => sine_wave[23]~reg0.CLK
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
reset => sine_wave.OUTPUTSELECT
phase_acc[0] => ~NO_FANOUT~
phase_acc[1] => ~NO_FANOUT~
phase_acc[2] => ~NO_FANOUT~
phase_acc[3] => ~NO_FANOUT~
phase_acc[4] => ~NO_FANOUT~
phase_acc[5] => ~NO_FANOUT~
phase_acc[6] => ~NO_FANOUT~
phase_acc[7] => ~NO_FANOUT~
phase_acc[8] => ~NO_FANOUT~
phase_acc[9] => ~NO_FANOUT~
phase_acc[10] => ~NO_FANOUT~
phase_acc[11] => ~NO_FANOUT~
phase_acc[12] => ~NO_FANOUT~
phase_acc[13] => ~NO_FANOUT~
phase_acc[14] => ~NO_FANOUT~
phase_acc[15] => ~NO_FANOUT~
phase_acc[16] => ~NO_FANOUT~
phase_acc[17] => ~NO_FANOUT~
phase_acc[18] => ~NO_FANOUT~
phase_acc[19] => ~NO_FANOUT~
phase_acc[20] => ~NO_FANOUT~
phase_acc[21] => ~NO_FANOUT~
phase_acc[22] => sin_lut.RADDR
phase_acc[23] => sin_lut.RADDR1
phase_acc[24] => sin_lut.RADDR2
phase_acc[25] => sin_lut.RADDR3
phase_acc[26] => sin_lut.RADDR4
phase_acc[27] => sin_lut.RADDR5
phase_acc[28] => sin_lut.RADDR6
phase_acc[29] => sin_lut.RADDR7
phase_acc[30] => sin_lut.RADDR8
phase_acc[31] => sin_lut.RADDR9
sine_wave[0] <= sine_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[1] <= sine_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[2] <= sine_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[3] <= sine_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[4] <= sine_wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[5] <= sine_wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[6] <= sine_wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[7] <= sine_wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[8] <= sine_wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[9] <= sine_wave[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[10] <= sine_wave[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[11] <= sine_wave[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[12] <= sine_wave[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[13] <= sine_wave[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[14] <= sine_wave[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[15] <= sine_wave[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[16] <= sine_wave[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[17] <= sine_wave[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[18] <= sine_wave[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[19] <= sine_wave[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[20] <= sine_wave[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[21] <= sine_wave[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[22] <= sine_wave[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_wave[23] <= sine_wave[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveform_generator|square_wave_gen:square_gen
clk => square_wave[0]~reg0.CLK
clk => square_wave[1]~reg0.CLK
clk => square_wave[2]~reg0.CLK
clk => square_wave[3]~reg0.CLK
clk => square_wave[4]~reg0.CLK
clk => square_wave[5]~reg0.CLK
clk => square_wave[6]~reg0.CLK
clk => square_wave[7]~reg0.CLK
clk => square_wave[8]~reg0.CLK
clk => square_wave[9]~reg0.CLK
clk => square_wave[10]~reg0.CLK
clk => square_wave[11]~reg0.CLK
clk => square_wave[12]~reg0.CLK
clk => square_wave[13]~reg0.CLK
clk => square_wave[14]~reg0.CLK
clk => square_wave[15]~reg0.CLK
clk => square_wave[16]~reg0.CLK
clk => square_wave[17]~reg0.CLK
clk => square_wave[18]~reg0.CLK
clk => square_wave[19]~reg0.CLK
clk => square_wave[20]~reg0.CLK
clk => square_wave[21]~reg0.CLK
clk => square_wave[22]~reg0.CLK
clk => square_wave[23]~reg0.CLK
reset => ~NO_FANOUT~
phase_acc[0] => ~NO_FANOUT~
phase_acc[1] => ~NO_FANOUT~
phase_acc[2] => ~NO_FANOUT~
phase_acc[3] => ~NO_FANOUT~
phase_acc[4] => ~NO_FANOUT~
phase_acc[5] => ~NO_FANOUT~
phase_acc[6] => ~NO_FANOUT~
phase_acc[7] => ~NO_FANOUT~
phase_acc[8] => ~NO_FANOUT~
phase_acc[9] => ~NO_FANOUT~
phase_acc[10] => ~NO_FANOUT~
phase_acc[11] => ~NO_FANOUT~
phase_acc[12] => ~NO_FANOUT~
phase_acc[13] => ~NO_FANOUT~
phase_acc[14] => ~NO_FANOUT~
phase_acc[15] => ~NO_FANOUT~
phase_acc[16] => ~NO_FANOUT~
phase_acc[17] => ~NO_FANOUT~
phase_acc[18] => ~NO_FANOUT~
phase_acc[19] => ~NO_FANOUT~
phase_acc[20] => ~NO_FANOUT~
phase_acc[21] => ~NO_FANOUT~
phase_acc[22] => square_lut10.RADDR
phase_acc[22] => square_lut25.RADDR
phase_acc[22] => square_lut50.RADDR
phase_acc[23] => square_lut10.RADDR1
phase_acc[23] => square_lut25.RADDR1
phase_acc[23] => square_lut50.RADDR1
phase_acc[24] => square_lut10.RADDR2
phase_acc[24] => square_lut25.RADDR2
phase_acc[24] => square_lut50.RADDR2
phase_acc[25] => square_lut10.RADDR3
phase_acc[25] => square_lut25.RADDR3
phase_acc[25] => square_lut50.RADDR3
phase_acc[26] => square_lut10.RADDR4
phase_acc[26] => square_lut25.RADDR4
phase_acc[26] => square_lut50.RADDR4
phase_acc[27] => square_lut10.RADDR5
phase_acc[27] => square_lut25.RADDR5
phase_acc[27] => square_lut50.RADDR5
phase_acc[28] => square_lut10.RADDR6
phase_acc[28] => square_lut25.RADDR6
phase_acc[28] => square_lut50.RADDR6
phase_acc[29] => square_lut10.RADDR7
phase_acc[29] => square_lut25.RADDR7
phase_acc[29] => square_lut50.RADDR7
phase_acc[30] => square_lut10.RADDR8
phase_acc[30] => square_lut25.RADDR8
phase_acc[30] => square_lut50.RADDR8
phase_acc[31] => square_lut10.RADDR9
phase_acc[31] => square_lut25.RADDR9
phase_acc[31] => square_lut50.RADDR9
duty_cycle[0] => Equal0.IN15
duty_cycle[0] => Equal1.IN15
duty_cycle[1] => Equal0.IN14
duty_cycle[1] => Equal1.IN14
duty_cycle[2] => Equal0.IN13
duty_cycle[2] => Equal1.IN13
duty_cycle[3] => Equal0.IN12
duty_cycle[3] => Equal1.IN12
duty_cycle[4] => Equal0.IN11
duty_cycle[4] => Equal1.IN11
duty_cycle[5] => Equal0.IN10
duty_cycle[5] => Equal1.IN10
duty_cycle[6] => Equal0.IN9
duty_cycle[6] => Equal1.IN9
duty_cycle[7] => Equal0.IN8
duty_cycle[7] => Equal1.IN8
square_wave[0] <= square_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[1] <= square_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[2] <= square_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[3] <= square_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[4] <= square_wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[5] <= square_wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[6] <= square_wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[7] <= square_wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[8] <= square_wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[9] <= square_wave[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[10] <= square_wave[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[11] <= square_wave[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[12] <= square_wave[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[13] <= square_wave[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[14] <= square_wave[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[15] <= square_wave[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[16] <= square_wave[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[17] <= square_wave[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[18] <= square_wave[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[19] <= square_wave[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[20] <= square_wave[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[21] <= square_wave[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[22] <= square_wave[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_wave[23] <= square_wave[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveform_generator|triangle_wave_gen:triangle_gen
clk => triangle_wave[0]~reg0.CLK
clk => triangle_wave[1]~reg0.CLK
clk => triangle_wave[2]~reg0.CLK
clk => triangle_wave[3]~reg0.CLK
clk => triangle_wave[4]~reg0.CLK
clk => triangle_wave[5]~reg0.CLK
clk => triangle_wave[6]~reg0.CLK
clk => triangle_wave[7]~reg0.CLK
clk => triangle_wave[8]~reg0.CLK
clk => triangle_wave[9]~reg0.CLK
clk => triangle_wave[10]~reg0.CLK
clk => triangle_wave[11]~reg0.CLK
clk => triangle_wave[12]~reg0.CLK
clk => triangle_wave[13]~reg0.CLK
clk => triangle_wave[14]~reg0.CLK
clk => triangle_wave[15]~reg0.CLK
clk => triangle_wave[16]~reg0.CLK
clk => triangle_wave[17]~reg0.CLK
clk => triangle_wave[18]~reg0.CLK
clk => triangle_wave[19]~reg0.CLK
clk => triangle_wave[20]~reg0.CLK
clk => triangle_wave[21]~reg0.CLK
clk => triangle_wave[22]~reg0.CLK
clk => triangle_wave[23]~reg0.CLK
reset => ~NO_FANOUT~
phase_acc[0] => ~NO_FANOUT~
phase_acc[1] => ~NO_FANOUT~
phase_acc[2] => ~NO_FANOUT~
phase_acc[3] => ~NO_FANOUT~
phase_acc[4] => ~NO_FANOUT~
phase_acc[5] => ~NO_FANOUT~
phase_acc[6] => ~NO_FANOUT~
phase_acc[7] => ~NO_FANOUT~
phase_acc[8] => ~NO_FANOUT~
phase_acc[9] => ~NO_FANOUT~
phase_acc[10] => ~NO_FANOUT~
phase_acc[11] => ~NO_FANOUT~
phase_acc[12] => ~NO_FANOUT~
phase_acc[13] => ~NO_FANOUT~
phase_acc[14] => ~NO_FANOUT~
phase_acc[15] => ~NO_FANOUT~
phase_acc[16] => ~NO_FANOUT~
phase_acc[17] => ~NO_FANOUT~
phase_acc[18] => ~NO_FANOUT~
phase_acc[19] => ~NO_FANOUT~
phase_acc[20] => ~NO_FANOUT~
phase_acc[21] => ~NO_FANOUT~
phase_acc[22] => triangle_lut.RADDR
phase_acc[23] => triangle_lut.RADDR1
phase_acc[24] => triangle_lut.RADDR2
phase_acc[25] => triangle_lut.RADDR3
phase_acc[26] => triangle_lut.RADDR4
phase_acc[27] => triangle_lut.RADDR5
phase_acc[28] => triangle_lut.RADDR6
phase_acc[29] => triangle_lut.RADDR7
phase_acc[30] => triangle_lut.RADDR8
phase_acc[31] => triangle_lut.RADDR9
triangle_wave[0] <= triangle_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[1] <= triangle_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[2] <= triangle_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[3] <= triangle_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[4] <= triangle_wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[5] <= triangle_wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[6] <= triangle_wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[7] <= triangle_wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[8] <= triangle_wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[9] <= triangle_wave[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[10] <= triangle_wave[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[11] <= triangle_wave[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[12] <= triangle_wave[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[13] <= triangle_wave[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[14] <= triangle_wave[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[15] <= triangle_wave[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[16] <= triangle_wave[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[17] <= triangle_wave[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[18] <= triangle_wave[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[19] <= triangle_wave[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[20] <= triangle_wave[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[21] <= triangle_wave[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[22] <= triangle_wave[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
triangle_wave[23] <= triangle_wave[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveform_generator|ecg_wave_gen:ecg_gen
clk => ecg_wave[0]~reg0.CLK
clk => ecg_wave[1]~reg0.CLK
clk => ecg_wave[2]~reg0.CLK
clk => ecg_wave[3]~reg0.CLK
clk => ecg_wave[4]~reg0.CLK
clk => ecg_wave[5]~reg0.CLK
clk => ecg_wave[6]~reg0.CLK
clk => ecg_wave[7]~reg0.CLK
clk => ecg_wave[8]~reg0.CLK
clk => ecg_wave[9]~reg0.CLK
clk => ecg_wave[10]~reg0.CLK
clk => ecg_wave[11]~reg0.CLK
clk => ecg_wave[12]~reg0.CLK
clk => ecg_wave[13]~reg0.CLK
clk => ecg_wave[14]~reg0.CLK
clk => ecg_wave[15]~reg0.CLK
clk => ecg_wave[16]~reg0.CLK
clk => ecg_wave[17]~reg0.CLK
clk => ecg_wave[18]~reg0.CLK
clk => ecg_wave[19]~reg0.CLK
clk => ecg_wave[20]~reg0.CLK
clk => ecg_wave[21]~reg0.CLK
clk => ecg_wave[22]~reg0.CLK
clk => ecg_wave[23]~reg0.CLK
reset => ~NO_FANOUT~
phase_acc[0] => ~NO_FANOUT~
phase_acc[1] => ~NO_FANOUT~
phase_acc[2] => ~NO_FANOUT~
phase_acc[3] => ~NO_FANOUT~
phase_acc[4] => ~NO_FANOUT~
phase_acc[5] => ~NO_FANOUT~
phase_acc[6] => ~NO_FANOUT~
phase_acc[7] => ~NO_FANOUT~
phase_acc[8] => ~NO_FANOUT~
phase_acc[9] => ~NO_FANOUT~
phase_acc[10] => ~NO_FANOUT~
phase_acc[11] => ~NO_FANOUT~
phase_acc[12] => ~NO_FANOUT~
phase_acc[13] => ~NO_FANOUT~
phase_acc[14] => ~NO_FANOUT~
phase_acc[15] => ~NO_FANOUT~
phase_acc[16] => ~NO_FANOUT~
phase_acc[17] => ~NO_FANOUT~
phase_acc[18] => ~NO_FANOUT~
phase_acc[19] => ~NO_FANOUT~
phase_acc[20] => ~NO_FANOUT~
phase_acc[21] => ~NO_FANOUT~
phase_acc[22] => ecg_lut.RADDR
phase_acc[23] => ecg_lut.RADDR1
phase_acc[24] => ecg_lut.RADDR2
phase_acc[25] => ecg_lut.RADDR3
phase_acc[26] => ecg_lut.RADDR4
phase_acc[27] => ecg_lut.RADDR5
phase_acc[28] => ecg_lut.RADDR6
phase_acc[29] => ecg_lut.RADDR7
phase_acc[30] => ecg_lut.RADDR8
phase_acc[31] => ecg_lut.RADDR9
ecg_wave[0] <= ecg_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[1] <= ecg_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[2] <= ecg_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[3] <= ecg_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[4] <= ecg_wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[5] <= ecg_wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[6] <= ecg_wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[7] <= ecg_wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[8] <= ecg_wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[9] <= ecg_wave[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[10] <= ecg_wave[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[11] <= ecg_wave[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[12] <= ecg_wave[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[13] <= ecg_wave[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[14] <= ecg_wave[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[15] <= ecg_wave[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[16] <= ecg_wave[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[17] <= ecg_wave[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[18] <= ecg_wave[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[19] <= ecg_wave[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[20] <= ecg_wave[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[21] <= ecg_wave[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[22] <= ecg_wave[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecg_wave[23] <= ecg_wave[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveform_generator|sawtooth_wave_gen:sawtooth_gen
clk => sawtooth_wave[0]~reg0.CLK
clk => sawtooth_wave[1]~reg0.CLK
clk => sawtooth_wave[2]~reg0.CLK
clk => sawtooth_wave[3]~reg0.CLK
clk => sawtooth_wave[4]~reg0.CLK
clk => sawtooth_wave[5]~reg0.CLK
clk => sawtooth_wave[6]~reg0.CLK
clk => sawtooth_wave[7]~reg0.CLK
clk => sawtooth_wave[8]~reg0.CLK
clk => sawtooth_wave[9]~reg0.CLK
clk => sawtooth_wave[10]~reg0.CLK
clk => sawtooth_wave[11]~reg0.CLK
clk => sawtooth_wave[12]~reg0.CLK
clk => sawtooth_wave[13]~reg0.CLK
clk => sawtooth_wave[14]~reg0.CLK
clk => sawtooth_wave[15]~reg0.CLK
clk => sawtooth_wave[16]~reg0.CLK
clk => sawtooth_wave[17]~reg0.CLK
clk => sawtooth_wave[18]~reg0.CLK
clk => sawtooth_wave[19]~reg0.CLK
clk => sawtooth_wave[20]~reg0.CLK
clk => sawtooth_wave[21]~reg0.CLK
clk => sawtooth_wave[22]~reg0.CLK
clk => sawtooth_wave[23]~reg0.CLK
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
reset => sawtooth_wave.OUTPUTSELECT
phase_acc[0] => ~NO_FANOUT~
phase_acc[1] => ~NO_FANOUT~
phase_acc[2] => ~NO_FANOUT~
phase_acc[3] => ~NO_FANOUT~
phase_acc[4] => ~NO_FANOUT~
phase_acc[5] => ~NO_FANOUT~
phase_acc[6] => ~NO_FANOUT~
phase_acc[7] => ~NO_FANOUT~
phase_acc[8] => sawtooth_wave.DATAA
phase_acc[9] => sawtooth_wave.DATAA
phase_acc[10] => sawtooth_wave.DATAA
phase_acc[11] => sawtooth_wave.DATAA
phase_acc[12] => sawtooth_wave.DATAA
phase_acc[13] => sawtooth_wave.DATAA
phase_acc[14] => sawtooth_wave.DATAA
phase_acc[15] => sawtooth_wave.DATAA
phase_acc[16] => sawtooth_wave.DATAA
phase_acc[17] => sawtooth_wave.DATAA
phase_acc[18] => sawtooth_wave.DATAA
phase_acc[19] => sawtooth_wave.DATAA
phase_acc[20] => sawtooth_wave.DATAA
phase_acc[21] => sawtooth_wave.DATAA
phase_acc[22] => sawtooth_wave.DATAA
phase_acc[23] => sawtooth_wave.DATAA
phase_acc[24] => sawtooth_wave.DATAA
phase_acc[25] => sawtooth_wave.DATAA
phase_acc[26] => sawtooth_wave.DATAA
phase_acc[27] => sawtooth_wave.DATAA
phase_acc[28] => sawtooth_wave.DATAA
phase_acc[29] => sawtooth_wave.DATAA
phase_acc[30] => sawtooth_wave.DATAA
phase_acc[31] => sawtooth_wave.DATAA
sawtooth_wave[0] <= sawtooth_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[1] <= sawtooth_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[2] <= sawtooth_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[3] <= sawtooth_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[4] <= sawtooth_wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[5] <= sawtooth_wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[6] <= sawtooth_wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[7] <= sawtooth_wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[8] <= sawtooth_wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[9] <= sawtooth_wave[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[10] <= sawtooth_wave[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[11] <= sawtooth_wave[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[12] <= sawtooth_wave[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[13] <= sawtooth_wave[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[14] <= sawtooth_wave[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[15] <= sawtooth_wave[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[16] <= sawtooth_wave[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[17] <= sawtooth_wave[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[18] <= sawtooth_wave[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[19] <= sawtooth_wave[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[20] <= sawtooth_wave[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[21] <= sawtooth_wave[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[22] <= sawtooth_wave[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sawtooth_wave[23] <= sawtooth_wave[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveform_generator|control:control_unit
clk => amplitude[0]~reg0.CLK
clk => amplitude[1]~reg0.CLK
clk => amplitude[2]~reg0.CLK
clk => amplitude[3]~reg0.CLK
clk => amplitude[4]~reg0.CLK
clk => amplitude[5]~reg0.CLK
clk => amplitude[6]~reg0.CLK
clk => amplitude[7]~reg0.CLK
clk => phase_step[0]~reg0.CLK
clk => phase_step[1]~reg0.CLK
clk => phase_step[2]~reg0.CLK
clk => phase_step[3]~reg0.CLK
clk => phase_step[4]~reg0.CLK
clk => phase_step[5]~reg0.CLK
clk => phase_step[6]~reg0.CLK
clk => phase_step[7]~reg0.CLK
clk => phase_step[8]~reg0.CLK
clk => phase_step[9]~reg0.CLK
clk => phase_step[10]~reg0.CLK
clk => phase_step[11]~reg0.CLK
clk => phase_step[12]~reg0.CLK
clk => phase_step[13]~reg0.CLK
clk => phase_step[14]~reg0.CLK
clk => phase_step[15]~reg0.CLK
clk => phase_step[16]~reg0.CLK
clk => phase_step[17]~reg0.CLK
clk => phase_step[18]~reg0.CLK
clk => phase_step[19]~reg0.CLK
clk => phase_step[20]~reg0.CLK
clk => phase_step[21]~reg0.CLK
clk => phase_step[22]~reg0.CLK
clk => phase_step[23]~reg0.CLK
clk => phase_step[24]~reg0.CLK
clk => phase_step[25]~reg0.CLK
clk => phase_step[26]~reg0.CLK
clk => phase_step[27]~reg0.CLK
clk => phase_step[28]~reg0.CLK
clk => phase_step[29]~reg0.CLK
clk => phase_step[30]~reg0.CLK
clk => phase_step[31]~reg0.CLK
clk => base_phase_step[3].CLK
clk => base_phase_step[4].CLK
clk => base_phase_step[5].CLK
clk => base_phase_step[6].CLK
clk => base_phase_step[7].CLK
clk => base_phase_step[8].CLK
clk => base_phase_step[9].CLK
clk => base_phase_step[10].CLK
clk => base_phase_step[11].CLK
clk => base_phase_step[12].CLK
clk => base_phase_step[13].CLK
clk => base_phase_step[14].CLK
clk => base_phase_step[15].CLK
clk => base_phase_step[16].CLK
clk => base_phase_step[17].CLK
clk => base_phase_step[18].CLK
clk => base_phase_step[19].CLK
clk => base_phase_step[20].CLK
clk => base_phase_step[21].CLK
clk => base_phase_step[22].CLK
clk => base_phase_step[23].CLK
clk => base_phase_step[24].CLK
clk => base_phase_step[25].CLK
clk => base_phase_step[26].CLK
clk => base_phase_step[27].CLK
clk => base_phase_step[28].CLK
clk => base_phase_step[29].CLK
clk => base_phase_step[30].CLK
clk => base_phase_step[31].CLK
reset => amplitude[0]~reg0.PRESET
reset => amplitude[1]~reg0.PRESET
reset => amplitude[2]~reg0.PRESET
reset => amplitude[3]~reg0.PRESET
reset => amplitude[4]~reg0.PRESET
reset => amplitude[5]~reg0.PRESET
reset => amplitude[6]~reg0.PRESET
reset => amplitude[7]~reg0.PRESET
reset => phase_step[0]~reg0.ALOAD
reset => phase_step[1]~reg0.ALOAD
reset => phase_step[2]~reg0.ALOAD
reset => phase_step[3]~reg0.ALOAD
reset => phase_step[4]~reg0.ALOAD
reset => phase_step[5]~reg0.ALOAD
reset => phase_step[6]~reg0.ALOAD
reset => phase_step[7]~reg0.ALOAD
reset => phase_step[8]~reg0.ALOAD
reset => phase_step[9]~reg0.ALOAD
reset => phase_step[10]~reg0.ALOAD
reset => phase_step[11]~reg0.ALOAD
reset => phase_step[12]~reg0.ALOAD
reset => phase_step[13]~reg0.ALOAD
reset => phase_step[14]~reg0.ALOAD
reset => phase_step[15]~reg0.ALOAD
reset => phase_step[16]~reg0.ALOAD
reset => phase_step[17]~reg0.ALOAD
reset => phase_step[18]~reg0.ALOAD
reset => phase_step[19]~reg0.ALOAD
reset => phase_step[20]~reg0.ALOAD
reset => phase_step[21]~reg0.ALOAD
reset => phase_step[22]~reg0.ALOAD
reset => phase_step[23]~reg0.ALOAD
reset => phase_step[24]~reg0.ALOAD
reset => phase_step[25]~reg0.ALOAD
reset => phase_step[26]~reg0.ALOAD
reset => phase_step[27]~reg0.ALOAD
reset => phase_step[28]~reg0.ALOAD
reset => phase_step[29]~reg0.ALOAD
reset => phase_step[30]~reg0.ALOAD
reset => phase_step[31]~reg0.ALOAD
reset => base_phase_step[3].ACLR
reset => base_phase_step[4].PRESET
reset => base_phase_step[5].ACLR
reset => base_phase_step[6].ACLR
reset => base_phase_step[7].ACLR
reset => base_phase_step[8].PRESET
reset => base_phase_step[9].PRESET
reset => base_phase_step[10].PRESET
reset => base_phase_step[11].ACLR
reset => base_phase_step[12].ACLR
reset => base_phase_step[13].PRESET
reset => base_phase_step[14].ACLR
reset => base_phase_step[15].ACLR
reset => base_phase_step[16].ACLR
reset => base_phase_step[17].ACLR
reset => base_phase_step[18].ACLR
reset => base_phase_step[19].ACLR
reset => base_phase_step[20].ACLR
reset => base_phase_step[21].ACLR
reset => base_phase_step[22].ACLR
reset => base_phase_step[23].ACLR
reset => base_phase_step[24].ACLR
reset => base_phase_step[25].ACLR
reset => base_phase_step[26].ACLR
reset => base_phase_step[27].ACLR
reset => base_phase_step[28].ACLR
reset => base_phase_step[29].ACLR
reset => base_phase_step[30].ACLR
reset => base_phase_step[31].ACLR
switches[0] => Mult0.IN10
switches[0] => amplitude.DATAA
switches[0] => Equal0.IN3
switches[1] => Mult0.IN9
switches[1] => amplitude.DATAA
switches[1] => Equal0.IN2
switches[2] => Mult0.IN8
switches[2] => amplitude.DATAA
switches[2] => Equal0.IN1
switches[3] => Mult0.IN7
switches[3] => amplitude.DATAA
switches[3] => Equal0.IN0
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_inc => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
button_freq_dec => base_phase_step.OUTPUTSELECT
phase_step[0] <= phase_step[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[1] <= phase_step[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[2] <= phase_step[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[3] <= phase_step[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[4] <= phase_step[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[5] <= phase_step[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[6] <= phase_step[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[7] <= phase_step[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[8] <= phase_step[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[9] <= phase_step[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[10] <= phase_step[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[11] <= phase_step[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[12] <= phase_step[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[13] <= phase_step[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[14] <= phase_step[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[15] <= phase_step[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[16] <= phase_step[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[17] <= phase_step[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[18] <= phase_step[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[19] <= phase_step[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[20] <= phase_step[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[21] <= phase_step[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[22] <= phase_step[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[23] <= phase_step[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[24] <= phase_step[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[25] <= phase_step[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[26] <= phase_step[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[27] <= phase_step[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[28] <= phase_step[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[29] <= phase_step[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[30] <= phase_step[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_step[31] <= phase_step[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude[0] <= amplitude[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude[1] <= amplitude[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude[2] <= amplitude[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude[3] <= amplitude[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude[4] <= amplitude[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude[5] <= amplitude[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude[6] <= amplitude[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude[7] <= amplitude[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveform_generator|noise_injection:noise_gen
clk => output_wave[0]~reg0.CLK
clk => output_wave[1]~reg0.CLK
clk => output_wave[2]~reg0.CLK
clk => output_wave[3]~reg0.CLK
clk => output_wave[4]~reg0.CLK
clk => output_wave[5]~reg0.CLK
clk => output_wave[6]~reg0.CLK
clk => output_wave[7]~reg0.CLK
clk => output_wave[8]~reg0.CLK
clk => output_wave[9]~reg0.CLK
clk => output_wave[10]~reg0.CLK
clk => output_wave[11]~reg0.CLK
clk => output_wave[12]~reg0.CLK
clk => output_wave[13]~reg0.CLK
clk => output_wave[14]~reg0.CLK
clk => output_wave[15]~reg0.CLK
clk => output_wave[16]~reg0.CLK
clk => output_wave[17]~reg0.CLK
clk => output_wave[18]~reg0.CLK
clk => output_wave[19]~reg0.CLK
clk => output_wave[20]~reg0.CLK
clk => output_wave[21]~reg0.CLK
clk => output_wave[22]~reg0.CLK
clk => output_wave[23]~reg0.CLK
reset => output_wave[0]~reg0.ACLR
reset => output_wave[1]~reg0.ACLR
reset => output_wave[2]~reg0.ACLR
reset => output_wave[3]~reg0.ACLR
reset => output_wave[4]~reg0.ACLR
reset => output_wave[5]~reg0.ACLR
reset => output_wave[6]~reg0.ACLR
reset => output_wave[7]~reg0.ACLR
reset => output_wave[8]~reg0.ACLR
reset => output_wave[9]~reg0.ACLR
reset => output_wave[10]~reg0.ACLR
reset => output_wave[11]~reg0.ACLR
reset => output_wave[12]~reg0.ACLR
reset => output_wave[13]~reg0.ACLR
reset => output_wave[14]~reg0.ACLR
reset => output_wave[15]~reg0.ACLR
reset => output_wave[16]~reg0.ACLR
reset => output_wave[17]~reg0.ACLR
reset => output_wave[18]~reg0.ACLR
reset => output_wave[19]~reg0.ACLR
reset => output_wave[20]~reg0.ACLR
reset => output_wave[21]~reg0.ACLR
reset => output_wave[22]~reg0.ACLR
reset => output_wave[23]~reg0.ACLR
input_wave[0] => Add0.IN24
input_wave[0] => output_wave.DATAA
input_wave[1] => Add0.IN23
input_wave[1] => output_wave.DATAA
input_wave[2] => Add0.IN22
input_wave[2] => output_wave.DATAA
input_wave[3] => Add0.IN21
input_wave[3] => output_wave.DATAA
input_wave[4] => Add0.IN20
input_wave[4] => output_wave.DATAA
input_wave[5] => Add0.IN19
input_wave[5] => output_wave.DATAA
input_wave[6] => Add0.IN18
input_wave[6] => output_wave.DATAA
input_wave[7] => Add0.IN17
input_wave[7] => output_wave.DATAA
input_wave[8] => Add0.IN16
input_wave[8] => output_wave.DATAA
input_wave[9] => Add0.IN15
input_wave[9] => output_wave.DATAA
input_wave[10] => Add0.IN14
input_wave[10] => output_wave.DATAA
input_wave[11] => Add0.IN13
input_wave[11] => output_wave.DATAA
input_wave[12] => Add0.IN12
input_wave[12] => output_wave.DATAA
input_wave[13] => Add0.IN11
input_wave[13] => output_wave.DATAA
input_wave[14] => Add0.IN10
input_wave[14] => output_wave.DATAA
input_wave[15] => Add0.IN9
input_wave[15] => output_wave.DATAA
input_wave[16] => Add0.IN8
input_wave[16] => output_wave.DATAA
input_wave[17] => Add0.IN7
input_wave[17] => output_wave.DATAA
input_wave[18] => Add0.IN6
input_wave[18] => output_wave.DATAA
input_wave[19] => Add0.IN5
input_wave[19] => output_wave.DATAA
input_wave[20] => Add0.IN4
input_wave[20] => output_wave.DATAA
input_wave[21] => Add0.IN3
input_wave[21] => output_wave.DATAA
input_wave[22] => Add0.IN2
input_wave[22] => output_wave.DATAA
input_wave[23] => Add0.IN1
input_wave[23] => output_wave.DATAA
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
noise_enable => output_wave.OUTPUTSELECT
phase_acc[0] => ~NO_FANOUT~
phase_acc[1] => ~NO_FANOUT~
phase_acc[2] => ~NO_FANOUT~
phase_acc[3] => ~NO_FANOUT~
phase_acc[4] => ~NO_FANOUT~
phase_acc[5] => ~NO_FANOUT~
phase_acc[6] => ~NO_FANOUT~
phase_acc[7] => ~NO_FANOUT~
phase_acc[8] => ~NO_FANOUT~
phase_acc[9] => ~NO_FANOUT~
phase_acc[10] => ~NO_FANOUT~
phase_acc[11] => ~NO_FANOUT~
phase_acc[12] => ~NO_FANOUT~
phase_acc[13] => ~NO_FANOUT~
phase_acc[14] => ~NO_FANOUT~
phase_acc[15] => ~NO_FANOUT~
phase_acc[16] => ~NO_FANOUT~
phase_acc[17] => ~NO_FANOUT~
phase_acc[18] => ~NO_FANOUT~
phase_acc[19] => ~NO_FANOUT~
phase_acc[20] => ~NO_FANOUT~
phase_acc[21] => ~NO_FANOUT~
phase_acc[22] => noise_lut.RADDR
phase_acc[23] => noise_lut.RADDR1
phase_acc[24] => noise_lut.RADDR2
phase_acc[25] => noise_lut.RADDR3
phase_acc[26] => noise_lut.RADDR4
phase_acc[27] => noise_lut.RADDR5
phase_acc[28] => noise_lut.RADDR6
phase_acc[29] => noise_lut.RADDR7
phase_acc[30] => noise_lut.RADDR8
phase_acc[31] => noise_lut.RADDR9
shift_sel[0] => ShiftRight0.IN2
shift_sel[1] => ShiftRight0.IN1
output_wave[0] <= output_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[1] <= output_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[2] <= output_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[3] <= output_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[4] <= output_wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[5] <= output_wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[6] <= output_wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[7] <= output_wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[8] <= output_wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[9] <= output_wave[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[10] <= output_wave[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[11] <= output_wave[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[12] <= output_wave[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[13] <= output_wave[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[14] <= output_wave[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[15] <= output_wave[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[16] <= output_wave[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[17] <= output_wave[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[18] <= output_wave[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[19] <= output_wave[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[20] <= output_wave[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[21] <= output_wave[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[22] <= output_wave[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_wave[23] <= output_wave[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


