{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637274266163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637274266164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 18 17:24:26 2021 " "Processing started: Thu Nov 18 17:24:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637274266164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274266164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274266164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637274266467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637274266467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274272005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274272005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/clockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274272006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274272006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGAController " "Elaborating entity \"VGAController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637274272029 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_red VGAController.v(17) " "Verilog HDL or VHDL warning at VGAController.v(17): object \"r_red\" assigned a value but never read" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637274272030 "|VGAController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_blue VGAController.v(18) " "Verilog HDL or VHDL warning at VGAController.v(18): object \"r_blue\" assigned a value but never read" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637274272030 "|VGAController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_green VGAController.v(19) " "Verilog HDL or VHDL warning at VGAController.v(19): object \"r_green\" assigned a value but never read" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637274272030 "|VGAController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset VGAController.v(25) " "Verilog HDL or VHDL warning at VGAController.v(25): object \"reset\" assigned a value but never read" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637274272030 "|VGAController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counterYMax VGAController.v(29) " "Verilog HDL or VHDL warning at VGAController.v(29): object \"counterYMax\" assigned a value but never read" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637274272030 "|VGAController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(42) " "Verilog HDL assignment warning at VGAController.v(42): truncated value with size 32 to match size of target (10)" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274272031 "|VGAController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(52) " "Verilog HDL assignment warning at VGAController.v(52): truncated value with size 32 to match size of target (10)" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274272032 "|VGAController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGAController.v(71) " "Verilog HDL assignment warning at VGAController.v(71): truncated value with size 32 to match size of target (1)" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274272032 "|VGAController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGAController.v(72) " "Verilog HDL assignment warning at VGAController.v(72): truncated value with size 32 to match size of target (1)" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274272032 "|VGAController"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imageRom.data_a 0 VGAController.v(21) " "Net \"imageRom.data_a\" at VGAController.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637274272033 "|VGAController"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imageRom.waddr_a 0 VGAController.v(21) " "Net \"imageRom.waddr_a\" at VGAController.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637274272033 "|VGAController"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imageRom.we_a 0 VGAController.v(21) " "Net \"imageRom.we_a\" at VGAController.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637274272033 "|VGAController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:divider1 " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:divider1\"" {  } { { "VGAController.v" "divider1" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274272044 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/db/VGAController.ram0_VGAController_2f0db6f8.hdl.mif " "Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File \"C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/db/VGAController.ram0_VGAController_2f0db6f8.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1637274272148 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "imageRom " "RAM logic \"imageRom\" is uninferred because MIF is not supported for the selected family" {  } { { "VGAController.v" "imageRom" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 21 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1637274272157 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1637274272157 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_red\[1\] VCC " "Pin \"o_red\[1\]\" is stuck at VCC" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274272282 "|VGAController|o_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_red\[2\] VCC " "Pin \"o_red\[2\]\" is stuck at VCC" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274272282 "|VGAController|o_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_red\[3\] VCC " "Pin \"o_red\[3\]\" is stuck at VCC" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274272282 "|VGAController|o_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_blue\[1\] VCC " "Pin \"o_blue\[1\]\" is stuck at VCC" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274272282 "|VGAController|o_blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_blue\[2\] VCC " "Pin \"o_blue\[2\]\" is stuck at VCC" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274272282 "|VGAController|o_blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_blue\[3\] VCC " "Pin \"o_blue\[3\]\" is stuck at VCC" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274272282 "|VGAController|o_blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_green\[1\] VCC " "Pin \"o_green\[1\]\" is stuck at VCC" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274272282 "|VGAController|o_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_green\[2\] VCC " "Pin \"o_green\[2\]\" is stuck at VCC" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274272282 "|VGAController|o_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_green\[3\] VCC " "Pin \"o_green\[3\]\" is stuck at VCC" {  } { { "VGAController.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/VGA Practice/VGAController.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274272282 "|VGAController|o_green[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637274272282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637274272324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637274272726 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274272726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637274272749 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637274272749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637274272749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637274272749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637274272759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 18 17:24:32 2021 " "Processing ended: Thu Nov 18 17:24:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637274272759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637274272759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637274272759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274272759 ""}
