<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

</twCmdLine><twDesign>system_stub_routed.ncd</twDesign><twDesignPath>system_stub_routed.ncd</twDesignPath><twPCF>system_stub.pcf</twPCF><twPcfPath>system_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="system_i/PROCESSOR_CLK0"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="system_i/PROCESSOR_CLK0"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="system_i/PROCESSOR_CLK0"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="18.751" period="20.000" constraintValue="20.000" deviceLimit="1.249" freqLimit="800.641" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" locationPin="MMCME2_ADV_X0Y0.CLKOUT0" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tmmcmper_CLKIN(Finmin)" slack="90.000" period="10.000" constraintValue="10.000" deviceLimit="100.000" freqLimit="10.000" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="system_i/PROCESSOR_CLK0"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tmmcmper_CLKOUT(Foutmin)" slack="193.360" period="20.000" constraintValue="20.000" deviceLimit="213.360" freqLimit="4.687" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" locationPin="MMCME2_ADV_X0Y0.CLKOUT0" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0"/><twPinLimit anchorID="15" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="203.360" period="10.000" constraintValue="10.000" deviceLimit="213.360" freqLimit="4.687" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4_lite_reset_resync_path&quot; TIG;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.509</twTotDel><twSrc BELType="FF">system_i/reset_0/reset_0/Interconnect_aresetn_0</twSrc><twDest BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>2.006</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.411</twTotPathDel><twClkSkew dest = "0.160" src = "0.184">0.024</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X46Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp><twBEL>system_i/reset_0/reset_0/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.364</twRouteDel><twTotDel>2.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.509</twTotDel><twSrc BELType="FF">system_i/reset_0/reset_0/Interconnect_aresetn_0</twSrc><twDest BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>2.006</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.411</twTotPathDel><twClkSkew dest = "0.160" src = "0.184">0.024</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X46Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp><twBEL>system_i/reset_0/reset_0/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.364</twRouteDel><twTotDel>2.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.509</twTotDel><twSrc BELType="FF">system_i/reset_0/reset_0/Interconnect_aresetn_0</twSrc><twDest BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>2.006</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.411</twTotPathDel><twClkSkew dest = "0.160" src = "0.184">0.024</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X46Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp><twBEL>system_i/reset_0/reset_0/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.364</twRouteDel><twTotDel>2.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.135</twTotDel><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.980</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.061</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X44Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.524</twRouteDel><twTotDel>1.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.112</twTotDel><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.977</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.038</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X44Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.521</twRouteDel><twTotDel>1.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0&quot;         TS_clk_fpga_0 * 0.5 HIGH 50%;</twConstName><twItemCnt>2074</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>688</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.600</twMinPer></twConstHead><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.400</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31</twDest><twTotPathDel>8.426</twTotPathDel><twClkSkew dest = "0.760" src = "0.860">0.100</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y70.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.975</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_addr_sel[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.574</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/axi4_lite_M_RVALID</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/ar_transfer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_rd_enb</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[10]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31</twBEL></twPathDel><twLogDel>1.648</twLogDel><twRouteDel>6.778</twRouteDel><twTotDel>8.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.400</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0</twDest><twTotPathDel>8.426</twTotPathDel><twClkSkew dest = "0.760" src = "0.860">0.100</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y70.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.975</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_addr_sel[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.574</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/axi4_lite_M_RVALID</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/ar_transfer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_rd_enb</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[10]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0</twBEL></twPathDel><twLogDel>1.648</twLogDel><twRouteDel>6.778</twRouteDel><twTotDel>8.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.421</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_11</twDest><twTotPathDel>8.390</twTotPathDel><twClkSkew dest = "0.758" src = "0.873">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[13]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_11</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>6.732</twRouteDel><twTotDel>8.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.421</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_10</twDest><twTotPathDel>8.390</twTotPathDel><twClkSkew dest = "0.758" src = "0.873">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[13]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_10</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>6.732</twRouteDel><twTotDel>8.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.421</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_13</twDest><twTotPathDel>8.390</twTotPathDel><twClkSkew dest = "0.758" src = "0.873">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[13]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_13</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>6.732</twRouteDel><twTotDel>8.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.421</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_12</twDest><twTotPathDel>8.390</twTotPathDel><twClkSkew dest = "0.758" src = "0.873">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[13]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_12</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>6.732</twRouteDel><twTotDel>8.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.574</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_15</twDest><twTotPathDel>8.235</twTotPathDel><twClkSkew dest = "0.756" src = "0.873">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_15</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>6.577</twRouteDel><twTotDel>8.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.574</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_14</twDest><twTotPathDel>8.235</twTotPathDel><twClkSkew dest = "0.756" src = "0.873">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_14</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>6.577</twRouteDel><twTotDel>8.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.614</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_5</twDest><twTotPathDel>8.195</twTotPathDel><twClkSkew dest = "0.756" src = "0.873">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[5]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_5</twBEL></twPathDel><twLogDel>1.622</twLogDel><twRouteDel>6.573</twRouteDel><twTotDel>8.195</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.614</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_4</twDest><twTotPathDel>8.195</twTotPathDel><twClkSkew dest = "0.756" src = "0.873">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[5]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_4</twBEL></twPathDel><twLogDel>1.622</twLogDel><twRouteDel>6.573</twRouteDel><twTotDel>8.195</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.614</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_3</twDest><twTotPathDel>8.195</twTotPathDel><twClkSkew dest = "0.756" src = "0.873">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[5]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_3</twBEL></twPathDel><twLogDel>1.622</twLogDel><twRouteDel>6.573</twRouteDel><twTotDel>8.195</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.614</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_2</twDest><twTotPathDel>8.195</twTotPathDel><twClkSkew dest = "0.756" src = "0.873">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[5]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_2</twBEL></twPathDel><twLogDel>1.622</twLogDel><twRouteDel>6.573</twRouteDel><twTotDel>8.195</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.735</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_6</twDest><twTotPathDel>8.073</twTotPathDel><twClkSkew dest = "0.755" src = "0.873">0.118</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[9]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_6</twBEL></twPathDel><twLogDel>1.622</twLogDel><twRouteDel>6.451</twRouteDel><twTotDel>8.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.735</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_9</twDest><twTotPathDel>8.073</twTotPathDel><twClkSkew dest = "0.755" src = "0.873">0.118</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[9]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_9</twBEL></twPathDel><twLogDel>1.622</twLogDel><twRouteDel>6.451</twRouteDel><twTotDel>8.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.735</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_8</twDest><twTotPathDel>8.073</twTotPathDel><twClkSkew dest = "0.755" src = "0.873">0.118</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[9]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_8</twBEL></twPathDel><twLogDel>1.622</twLogDel><twRouteDel>6.451</twRouteDel><twTotDel>8.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.735</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_7</twDest><twTotPathDel>8.073</twTotPathDel><twClkSkew dest = "0.755" src = "0.873">0.118</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[9]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_7</twBEL></twPathDel><twLogDel>1.622</twLogDel><twRouteDel>6.451</twRouteDel><twTotDel>8.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.857</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0</twDest><twTotPathDel>7.956</twTotPathDel><twClkSkew dest = "0.760" src = "0.873">0.113</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.975</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_addr_sel[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.574</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/axi4_lite_M_RVALID</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/ar_transfer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_rd_enb</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[10]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0</twBEL></twPathDel><twLogDel>1.547</twLogDel><twRouteDel>6.409</twRouteDel><twTotDel>7.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.857</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31</twDest><twTotPathDel>7.956</twTotPathDel><twClkSkew dest = "0.760" src = "0.873">0.113</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.975</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_addr_sel[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.574</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/axi4_lite_M_RVALID</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/ar_transfer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_rd_enb</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[10]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31</twBEL></twPathDel><twLogDel>1.547</twLogDel><twRouteDel>6.409</twRouteDel><twTotDel>7.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.908</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_11</twDest><twTotPathDel>7.903</twTotPathDel><twClkSkew dest = "0.758" src = "0.873">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[13]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_11</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>6.481</twRouteDel><twTotDel>7.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.908</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_10</twDest><twTotPathDel>7.903</twTotPathDel><twClkSkew dest = "0.758" src = "0.873">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[13]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_10</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>6.481</twRouteDel><twTotDel>7.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.908</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_13</twDest><twTotPathDel>7.903</twTotPathDel><twClkSkew dest = "0.758" src = "0.873">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[13]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_13</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>6.481</twRouteDel><twTotDel>7.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.908</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_12</twDest><twTotPathDel>7.903</twTotPathDel><twClkSkew dest = "0.758" src = "0.873">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[13]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_12</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>6.481</twRouteDel><twTotDel>7.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.948</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0</twDest><twTotPathDel>7.696</twTotPathDel><twClkSkew dest = "1.470" src = "1.752">0.282</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X20Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.975</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_addr_sel[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.574</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/axi4_lite_M_RVALID</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/ar_transfer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_rd_enb</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[10]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0</twBEL></twPathDel><twLogDel>1.548</twLogDel><twRouteDel>6.148</twRouteDel><twTotDel>7.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.948</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31</twDest><twTotPathDel>7.696</twTotPathDel><twClkSkew dest = "1.470" src = "1.752">0.282</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X20Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.975</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_addr_sel[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.574</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/axi4_lite_M_RVALID</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/ar_transfer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_rd_enb</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[10]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31</twBEL></twPathDel><twLogDel>1.548</twLogDel><twRouteDel>6.148</twRouteDel><twTotDel>7.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.050</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0</twDest><twTotPathDel>7.776</twTotPathDel><twClkSkew dest = "0.760" src = "0.860">0.100</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y70.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.975</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/top_addr_sel[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y75.CX</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y75.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_addr_decoder_inst/decode_rd_read_back4&lt;0&gt;4</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_addr_decoder_inst/decode_rd_read_back4&lt;0&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y76.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_addr_decoder_inst/decode_rd_read_back4&lt;0&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_addr_decoder_inst/decode_rd_read_back4&lt;0&gt;5</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_addr_decoder_inst/decode_rd_read_back4&lt;0&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_addr_decoder_inst/decode_rd_read_back4&lt;0&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[10]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_addr_decoder_inst/decode_rd_read_back4&lt;0&gt;7</twBEL><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0</twBEL></twPathDel><twLogDel>1.758</twLogDel><twRouteDel>6.018</twRouteDel><twTotDel>7.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.061</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_15</twDest><twTotPathDel>7.748</twTotPathDel><twClkSkew dest = "0.756" src = "0.873">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_15</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>6.326</twRouteDel><twTotDel>7.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.061</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_14</twDest><twTotPathDel>7.748</twTotPathDel><twClkSkew dest = "0.756" src = "0.873">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_14</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>6.326</twRouteDel><twTotDel>7.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.101</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_3</twDest><twTotPathDel>7.708</twTotPathDel><twClkSkew dest = "0.756" src = "0.873">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[5]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_3</twBEL></twPathDel><twLogDel>1.386</twLogDel><twRouteDel>6.322</twRouteDel><twTotDel>7.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.101</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_5</twDest><twTotPathDel>7.708</twTotPathDel><twClkSkew dest = "0.756" src = "0.873">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[5]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_5</twBEL></twPathDel><twLogDel>1.386</twLogDel><twRouteDel>6.322</twRouteDel><twTotDel>7.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.101</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_4</twDest><twTotPathDel>7.708</twTotPathDel><twClkSkew dest = "0.756" src = "0.873">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi4_lite_M_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4_lite_M_WREADY</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr[5]</twComp><twBEL>system_i/zedboardtest_led_counter_pcore_0/zedboardtest_led_counter_pcore_0/u_zedboardtest_led_counter_pcore_axi_lite_inst/u_zedboardtest_led_counter_pcore_axi_lite_module_inst/waddr_4</twBEL></twPathDel><twLogDel>1.386</twLogDel><twRouteDel>6.322</twRouteDel><twTotDel>7.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0&quot;
        TS_clk_fpga_0 * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="17.845" period="20.000" constraintValue="20.000" deviceLimit="2.155" freqLimit="464.037" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST/I0" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0"/><twPinLimit anchorID="90" type="MINLOWPULSE" name="Tmpw" slack="18.040" period="20.000" constraintValue="10.000" deviceLimit="0.980" physResource="system_i/reset_0/reset_0/EXT_LPF/srl_time_out/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/POR_SRL_I/CLK" locationPin="SLICE_X26Y22.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="91" type="MINHIGHPULSE" name="Tmpw" slack="18.040" period="20.000" constraintValue="10.000" deviceLimit="0.980" physResource="system_i/reset_0/reset_0/EXT_LPF/srl_time_out/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/POR_SRL_I/CLK" locationPin="SLICE_X26Y22.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="92" type="MINLOWPULSE" name="Tmpw" slack="18.040" period="20.000" constraintValue="10.000" deviceLimit="0.980" physResource="system_i/reset_0/reset_0/EXT_LPF/asr_lpf_3/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/Mshreg_asr_lpf_0/CLK" locationPin="SLICE_X26Y23.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="93" type="MINHIGHPULSE" name="Tmpw" slack="18.040" period="20.000" constraintValue="10.000" deviceLimit="0.980" physResource="system_i/reset_0/reset_0/EXT_LPF/asr_lpf_3/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/Mshreg_asr_lpf_0/CLK" locationPin="SLICE_X26Y23.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="94" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0/CK" locationPin="SLICE_X26Y96.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="95" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0/CK" locationPin="SLICE_X26Y96.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0/CK" locationPin="SLICE_X26Y96.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="97" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK" locationPin="SLICE_X26Y72.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK" locationPin="SLICE_X26Y72.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK" locationPin="SLICE_X26Y72.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="100" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK" locationPin="SLICE_X26Y72.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="101" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK" locationPin="SLICE_X26Y72.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK" locationPin="SLICE_X26Y72.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="103" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK" locationPin="SLICE_X26Y72.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="104" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK" locationPin="SLICE_X26Y72.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK" locationPin="SLICE_X26Y72.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="106" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK" locationPin="SLICE_X26Y72.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="107" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK" locationPin="SLICE_X26Y72.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="108" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK" locationPin="SLICE_X26Y72.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="109" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/reset_0/reset_0/EXT_LPF/exr_d1/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/exr_d1/CK" locationPin="SLICE_X14Y32.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="110" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/reset_0/reset_0/EXT_LPF/exr_d1/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/exr_d1/CK" locationPin="SLICE_X14Y32.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="111" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/reset_0/reset_0/EXT_LPF/exr_d1/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/exr_d1/CK" locationPin="SLICE_X14Y32.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="112" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active/CLK" logResource="system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active/CK" locationPin="SLICE_X16Y46.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="113" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active/CLK" logResource="system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active/CK" locationPin="SLICE_X16Y46.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="114" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active/CLK" logResource="system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active/CK" locationPin="SLICE_X16Y46.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="115" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/reset_0/reset_0/EXT_LPF/lpf_exr/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/lpf_exr/CK" locationPin="SLICE_X18Y28.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="116" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/reset_0/reset_0/EXT_LPF/lpf_exr/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/lpf_exr/CK" locationPin="SLICE_X18Y28.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="117" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/reset_0/reset_0/EXT_LPF/lpf_exr/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/lpf_exr/CK" locationPin="SLICE_X18Y28.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="118" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy/CLK" logResource="system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy/CK" locationPin="SLICE_X18Y46.CLK" clockNet="system_i/FPGA_CLK"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="119"><twConstRollup name="TS_clk_fpga_0" fullName="TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="4.300" errors="0" errorRollup="0" items="0" itemsRollup="2074"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0&quot;         TS_clk_fpga_0 * 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="8.600" actualRollup="N/A" errors="0" errorRollup="0" items="2074" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="120">0</twUnmetConstCnt><twDataSheet anchorID="121" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="122"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2079</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1120</twConnCnt></twConstCov><twStats anchorID="123"><twMinPer>8.600</twMinPer><twFootnote number="1" /><twMaxFreq>116.279</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Feb 12 16:29:08 2015 </twTimestamp></twFoot><twClientInfo anchorID="124"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 629 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
