Analysis & Synthesis report for processadorAOC
Tue Feb 25 16:43:41 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |CPU|ParadaSistema:mest|estadoAtual
 11. State Machine - |CPU|MEMInstrucoes:inst|executaBios
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for simple_dual_port_ram_dual_clock:mem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |CPU
 20. Parameter Settings for User Entity Instance: clock_divider:comb_3
 21. Parameter Settings for User Entity Instance: MEMInstrucoes:inst
 22. Parameter Settings for User Entity Instance: ContadorDeQuantum:quantum
 23. Parameter Settings for User Entity Instance: UnidadeDeControle:uco
 24. Parameter Settings for User Entity Instance: ULA:alu
 25. Parameter Settings for User Entity Instance: EnderecoRelativo:er
 26. Parameter Settings for User Entity Instance: correcaoDesvio:desvio
 27. Parameter Settings for User Entity Instance: simple_dual_port_ram_dual_clock:mem
 28. Parameter Settings for Inferred Entity Instance: simple_dual_port_ram_dual_clock:mem|altsyncram:ram_rtl_0
 29. Parameter Settings for Inferred Entity Instance: ULA:alu|lpm_mult:Mult0
 30. Parameter Settings for Inferred Entity Instance: ULA:alu|lpm_divide:Div0
 31. altsyncram Parameter Settings by Entity Instance
 32. lpm_mult Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "EntradaSaida:IO"
 34. Port Connectivity Checks: "simple_dual_port_ram_dual_clock:mem"
 35. Port Connectivity Checks: "correcaoDesvio:desvio"
 36. Port Connectivity Checks: "EnderecoRelativo:er"
 37. Port Connectivity Checks: "mux6:muxRegistro"
 38. Port Connectivity Checks: "UnidadeDeControle:uco"
 39. Port Connectivity Checks: "ContadorDeQuantum:quantum"
 40. Port Connectivity Checks: "MEMInstrucoes:inst"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 25 16:43:41 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; processadorAOC                                 ;
; Top-level Entity Name              ; CPU                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,497                                          ;
;     Total combinational functions  ; 1,464                                          ;
;     Dedicated logic registers      ; 129                                            ;
; Total registers                    ; 129                                            ;
; Total pins                         ; 354                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 32,768                                         ;
; Embedded Multiplier 9-bit elements ; 6                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; CPU                ; processadorAOC     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                     ; Library ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; CPU.v                             ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v                             ;         ;
; MEMInstrucoes.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v                   ;         ;
; BancoRegistradores.v              ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BancoRegistradores.v              ;         ;
; unidadeDeComparacao.v             ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/unidadeDeComparacao.v             ;         ;
; mux6.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/mux6.v                            ;         ;
; ULA.v                             ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v                             ;         ;
; UnidadeDeControle.v               ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v               ;         ;
; EntradaSaida.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EntradaSaida.v                    ;         ;
; BCD.v                             ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v                             ;         ;
; ParadaSistema.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ParadaSistema.v                   ;         ;
; clock_divider.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/clock_divider.v                   ;         ;
; simple_dual_port_ram_dual_clock.v ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simple_dual_port_ram_dual_clock.v ;         ;
; correcaoDesvio.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/correcaoDesvio.v                  ;         ;
; ContadorDeQuantum.v               ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ContadorDeQuantum.v               ;         ;
; EnderecoRelativo.v                ; yes             ; User Verilog HDL File        ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EnderecoRelativo.v                ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; aglobal231.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                         ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_eg81.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/altsyncram_eg81.tdf            ;         ;
; lpm_mult.tdf                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                           ;         ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                        ;         ;
; multcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc                                           ;         ;
; bypassff.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                           ;         ;
; altshift.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                           ;         ;
; db/mult_7dt.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/mult_7dt.tdf                   ;         ;
; lpm_divide.tdf                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                         ;         ;
; abs_divider.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                                        ;         ;
; sign_div_unsign.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                    ;         ;
; db/lpm_divide_hkm.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/lpm_divide_hkm.tdf             ;         ;
; db/sign_div_unsign_9nh.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/sign_div_unsign_9nh.tdf        ;         ;
; db/alt_u_div_6af.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/alt_u_div_6af.tdf              ;         ;
; db/add_sub_7pc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/add_sub_7pc.tdf                ;         ;
; db/add_sub_8pc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/add_sub_8pc.tdf                ;         ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimated Total logic elements              ; 1,497                            ;
;                                             ;                                  ;
; Total combinational functions               ; 1464                             ;
; Logic element usage by number of LUT inputs ;                                  ;
;     -- 4 input functions                    ; 653                              ;
;     -- 3 input functions                    ; 673                              ;
;     -- <=2 input functions                  ; 138                              ;
;                                             ;                                  ;
; Logic elements by mode                      ;                                  ;
;     -- normal mode                          ; 823                              ;
;     -- arithmetic mode                      ; 641                              ;
;                                             ;                                  ;
; Total registers                             ; 129                              ;
;     -- Dedicated logic registers            ; 129                              ;
;     -- I/O registers                        ; 0                                ;
;                                             ;                                  ;
; I/O pins                                    ; 354                              ;
; Total memory bits                           ; 32768                            ;
;                                             ;                                  ;
; Embedded Multiplier 9-bit elements          ; 6                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; UnidadeDeControle:uco|Decoder0~0 ;
; Maximum fan-out                             ; 127                              ;
; Total fan-out                               ; 6217                             ;
; Average fan-out                             ; 2.66                             ;
+---------------------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Entity Name                     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |CPU                                      ; 1464 (64)           ; 129 (68)                  ; 32768       ; 6            ; 0       ; 3         ; 354  ; 0            ; |CPU                                                                                                                               ; CPU                             ; work         ;
;    |BancoRegistradores:br|                ; 36 (36)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|BancoRegistradores:br                                                                                                         ; BancoRegistradores              ; work         ;
;    |MEMInstrucoes:inst|                   ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MEMInstrucoes:inst                                                                                                            ; MEMInstrucoes                   ; work         ;
;    |ULA:alu|                              ; 1248 (129)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CPU|ULA:alu                                                                                                                       ; ULA                             ; work         ;
;       |lpm_divide:Div0|                   ; 1091 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:alu|lpm_divide:Div0                                                                                                       ; lpm_divide                      ; work         ;
;          |lpm_divide_hkm:auto_generated|  ; 1091 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; lpm_divide_hkm                  ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1091 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh             ; work         ;
;                |alt_u_div_6af:divider|    ; 1091 (1090)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; alt_u_div_6af                   ; work         ;
;                   |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc                     ; work         ;
;       |lpm_mult:Mult0|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CPU|ULA:alu|lpm_mult:Mult0                                                                                                        ; lpm_mult                        ; work         ;
;          |mult_7dt:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CPU|ULA:alu|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; mult_7dt                        ; work         ;
;    |UnidadeDeControle:uco|                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|UnidadeDeControle:uco                                                                                                         ; UnidadeDeControle               ; work         ;
;    |clock_divider:comb_3|                 ; 38 (38)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|clock_divider:comb_3                                                                                                          ; clock_divider                   ; work         ;
;    |mux6:muxRegistro|                     ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|mux6:muxRegistro                                                                                                              ; mux6                            ; work         ;
;    |simple_dual_port_ram_dual_clock:mem|  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|simple_dual_port_ram_dual_clock:mem                                                                                           ; simple_dual_port_ram_dual_clock ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|simple_dual_port_ram_dual_clock:mem|altsyncram:ram_rtl_0                                                                      ; altsyncram                      ; work         ;
;          |altsyncram_eg81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|simple_dual_port_ram_dual_clock:mem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                       ; altsyncram_eg81                 ; work         ;
;    |unidadeDeComparacao:compara|          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|unidadeDeComparacao:compara                                                                                                   ; unidadeDeComparacao             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; simple_dual_port_ram_dual_clock:mem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |CPU|ParadaSistema:mest|estadoAtual               ;
+----------------+----------------+----------------+----------------+
; Name           ; estadoAtual.00 ; estadoAtual.10 ; estadoAtual.01 ;
+----------------+----------------+----------------+----------------+
; estadoAtual.10 ; 0              ; 0              ; 0              ;
; estadoAtual.01 ; 0              ; 1              ; 1              ;
; estadoAtual.00 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |CPU|MEMInstrucoes:inst|executaBios ;
+----------------+------------------------------------+
; Name           ; executaBios.00                     ;
+----------------+------------------------------------+
; executaBios.01 ; 0                                  ;
; executaBios.00 ; 1                                  ;
+----------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal            ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------+------------------------+
; UnidadeDeControle:uco|ulaOP[0]                     ; UnidadeDeControle:uco|WideOr28 ; yes                    ;
; UnidadeDeControle:uco|ulaOP[1]                     ; UnidadeDeControle:uco|WideOr28 ; yes                    ;
; UnidadeDeControle:uco|dadoRegControl[2]            ; UnidadeDeControle:uco|WideOr15 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                                ;                        ;
+----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+------------------------------------------------------+---------------------------------------------+
; Register name                                        ; Reason for Removal                          ;
+------------------------------------------------------+---------------------------------------------+
; testeReg[0]~reg0                                     ; Stuck at GND due to stuck port data_in      ;
; testeReg[1]~reg0                                     ; Stuck at GND due to stuck port data_in      ;
; testeReg[2]~reg0                                     ; Stuck at GND due to stuck port data_in      ;
; testeReg[3]~reg0                                     ; Stuck at GND due to stuck port data_in      ;
; testeReg[4]~reg0                                     ; Stuck at GND due to stuck port data_in      ;
; testeReg[5]~reg0                                     ; Stuck at GND due to stuck port data_in      ;
; testeReg[6]~reg0                                     ; Stuck at GND due to stuck port data_in      ;
; testeReg[7]~reg0                                     ; Stuck at GND due to stuck port data_in      ;
; testeReg[8]~reg0                                     ; Stuck at GND due to stuck port data_in      ;
; testeReg[9]~reg0                                     ; Stuck at GND due to stuck port data_in      ;
; testeReg[10]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[11]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[12]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[13]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[14]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[15]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[16]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[17]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[18]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[19]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[20]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[21]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[22]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[23]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[24]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[25]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[26]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[27]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[28]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[29]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[30]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeReg[31]~reg0                                    ; Stuck at GND due to stuck port data_in      ;
; testeImediato[11]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[12]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[13]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[14]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[15]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[16]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[17]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[18]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[19]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[20]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[21]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[22]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[23]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[24]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[25]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[26]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[27]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[28]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[29]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[30]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; testeImediato[31]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; EntradaSaida:IO|DadosLidos[0..31]                    ; Stuck at GND due to stuck port data_in      ;
; ContadorDeQuantum:quantum|troca_contexto             ; Lost fanout                                 ;
; ContadorDeQuantum:quantum|intrucaoIOContexto         ; Stuck at GND due to stuck port data_in      ;
; ContadorDeQuantum:quantum|pc_processo_trocado[0..31] ; Stuck at GND due to stuck port clock_enable ;
; concatena[2,4,6..10]                                 ; Stuck at GND due to stuck port data_in      ;
; testeImediato[2]~reg0                                ; Stuck at GND due to stuck port data_in      ;
; testeImediato[4]~reg0                                ; Stuck at GND due to stuck port data_in      ;
; testeImediato[6]~reg0                                ; Stuck at GND due to stuck port data_in      ;
; testeImediato[7]~reg0                                ; Stuck at GND due to stuck port data_in      ;
; testeImediato[8]~reg0                                ; Stuck at GND due to stuck port data_in      ;
; testeImediato[9]~reg0                                ; Stuck at GND due to stuck port data_in      ;
; testeImediato[10]~reg0                               ; Stuck at GND due to stuck port data_in      ;
; ContadorDeQuantum:quantum|contador[0..31]            ; Stuck at GND due to stuck port data_in      ;
; concatena[0,1,3,5,11..31]                            ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][0]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][0]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][0]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][0]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][0]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][0]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][0]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][0]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][0]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][1]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][1]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][1]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][1]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][1]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][1]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][1]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][1]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][1]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][2]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][2]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][2]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][2]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][2]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][2]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][2]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][2]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][2]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][3]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][3]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][3]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][3]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][3]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][3]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][3]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][3]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][3]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][4]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][4]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][4]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][4]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][4]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][4]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][4]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][4]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][4]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][5]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][5]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][5]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][5]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][5]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][5]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][5]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][5]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][5]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][6]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][6]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][6]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][6]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][6]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][6]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][6]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][6]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][6]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][7]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][7]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][7]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][7]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][7]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][7]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][7]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][7]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][7]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][8]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][8]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][8]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][8]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][8]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][8]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][8]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][8]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][8]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][9]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][9]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][9]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][9]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][9]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][9]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][9]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][9]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][9]     ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][10]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][10]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][10]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][10]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][10]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][10]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][10]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][10]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][10]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][11]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][11]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][11]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][11]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][11]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][11]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][11]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][11]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][11]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][12]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][12]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][12]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][12]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][12]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][12]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][12]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][12]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][12]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][13]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][13]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][13]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][13]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][13]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][13]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][13]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][13]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][13]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][14]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][14]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][14]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][14]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][14]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][14]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][14]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][14]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][14]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][15]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][15]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][15]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][15]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][15]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][15]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][15]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][15]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][15]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][16]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][16]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][16]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][16]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][16]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][16]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][16]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][16]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][16]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][17]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][17]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][17]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][17]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][17]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][17]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][17]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][17]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][17]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][18]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][18]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][18]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][18]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][18]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][18]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][18]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][18]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][18]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][19]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][19]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][19]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][19]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][19]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][19]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][19]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][19]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][19]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][20]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][20]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][20]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][20]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][20]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][20]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][20]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][20]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][20]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][21]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][21]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][21]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][21]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][21]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][21]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][21]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][21]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][21]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][22]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][22]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][22]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][22]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][22]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][22]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][22]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][22]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][22]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][23]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][23]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][23]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][23]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][23]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][23]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][23]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][23]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][23]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][24]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][24]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][24]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][24]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][24]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][24]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][24]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][24]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][24]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][25]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][25]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][25]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][25]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][25]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][25]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][25]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][25]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][25]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][26]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][26]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][26]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][26]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][26]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][26]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][26]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][26]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][26]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][27]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][27]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][27]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][27]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][27]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][27]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][27]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][27]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][27]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][28]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][28]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][28]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][28]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][28]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][28]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][28]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][28]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][28]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][29]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][29]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][29]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][29]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][29]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][29]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][29]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][29]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][29]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][30]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][30]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][30]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][30]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][30]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][30]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][30]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][30]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][30]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[30][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[29][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[28][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[27][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[26][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[25][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[24][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[23][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[22][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[21][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[20][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[19][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[18][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[17][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[16][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[15][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[14][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[13][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[12][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[11][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[10][31]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[9][31]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[8][31]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[7][31]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[6][31]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[5][31]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[4][31]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[3][31]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[2][31]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[1][31]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][0]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][1]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][2]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][3]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][4]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][5]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][6]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][7]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][8]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][9]    ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][10]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][11]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][12]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][13]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][14]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][15]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][16]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][17]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][18]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][19]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][20]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][21]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][22]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][23]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][24]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][25]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][26]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][27]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][28]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][29]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][30]   ; Lost fanout                                 ;
; BancoRegistradores:br|bancoDeRegistradores[31][31]   ; Lost fanout                                 ;
; ParadaSistema:mest|estadoAtual.10                    ; Lost fanout                                 ;
; ParadaSistema:mest|estadoAtual.01                    ; Lost fanout                                 ;
; ParadaSistema:mest|estadoAtual.00                    ; Lost fanout                                 ;
; MEMInstrucoes:inst|executaBios~6                     ; Lost fanout                                 ;
; MEMInstrucoes:inst|executaBios.00                    ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 1187             ;                                             ;
+------------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                   ;
+--------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                    ; Reason for Removal             ; Registers Removed due to This Register                                                    ;
+--------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------+
; ContadorDeQuantum:quantum|intrucaoIOContexto     ; Stuck at GND                   ; concatena[5], concatena[3], concatena[1], concatena[0], concatena[31], concatena[30],     ;
;                                                  ; due to stuck port data_in      ; concatena[29], concatena[28], concatena[27], concatena[26], concatena[25], concatena[24], ;
;                                                  ;                                ; concatena[23], concatena[22], concatena[21], concatena[20], concatena[19], concatena[18], ;
;                                                  ;                                ; concatena[17], concatena[16], concatena[15], concatena[14], concatena[13], concatena[12], ;
;                                                  ;                                ; concatena[11], BancoRegistradores:br|bancoDeRegistradores[31][0],                         ;
;                                                  ;                                ; BancoRegistradores:br|bancoDeRegistradores[31][30]                                        ;
; ContadorDeQuantum:quantum|pc_processo_trocado[6] ; Stuck at GND                   ; BancoRegistradores:br|bancoDeRegistradores[31][31]                                        ;
;                                                  ; due to stuck port clock_enable ;                                                                                           ;
+--------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 129   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                        ;
+----------------------------------------------+-----------------------------------------------+------+
; Register Name                                ; Megafunction                                  ; Type ;
+----------------------------------------------+-----------------------------------------------+------+
; simple_dual_port_ram_dual_clock:mem|q[0..31] ; simple_dual_port_ram_dual_clock:mem|ram_rtl_0 ; RAM  ;
+----------------------------------------------+-----------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU|BancoRegistradores:br|bancoDeRegistradores[0][21] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CPU|ULA:alu|Mux26                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_dual_port_ram_dual_clock:mem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CPU ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; Escalonador    ; 00000000000000000000000000000001 ; Unsigned Binary ;
; IntrucaoIO     ; 00000000000000000000000000001010 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:comb_3 ;
+----------------+------------------------------+-------------------+
; Parameter Name ; Value                        ; Type              ;
+----------------+------------------------------+-------------------+
; DIVISOR        ; 0000000000000000000000000101 ; Unsigned Binary   ;
+----------------+------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMInstrucoes:inst     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; TAM_BLOCO      ; 00000000000000000000000011001000 ; Unsigned Binary ;
; add            ; 000000                           ; Unsigned Binary ;
; addi           ; 000001                           ; Unsigned Binary ;
; sub            ; 000010                           ; Unsigned Binary ;
; subi           ; 000011                           ; Unsigned Binary ;
; mult           ; 000100                           ; Unsigned Binary ;
; j              ; 010001                           ; Unsigned Binary ;
; jumpR          ; 010010                           ; Unsigned Binary ;
; jal            ; 010011                           ; Unsigned Binary ;
; beq            ; 010100                           ; Unsigned Binary ;
; bne            ; 010101                           ; Unsigned Binary ;
; blt            ; 010110                           ; Unsigned Binary ;
; lw             ; 010111                           ; Unsigned Binary ;
; sw             ; 011000                           ; Unsigned Binary ;
; multi          ; 000101                           ; Unsigned Binary ;
; div            ; 000110                           ; Unsigned Binary ;
; divi           ; 000111                           ; Unsigned Binary ;
; rdiv           ; 001000                           ; Unsigned Binary ;
; mov            ; 011001                           ; Unsigned Binary ;
; movi           ; 011010                           ; Unsigned Binary ;
; mfhi           ; 011011                           ; Unsigned Binary ;
; mflo           ; 011100                           ; Unsigned Binary ;
; in             ; 011101                           ; Unsigned Binary ;
; out            ; 011110                           ; Unsigned Binary ;
; fim            ; 011111                           ; Unsigned Binary ;
; spc            ; 100110                           ; Unsigned Binary ;
; scpc           ; 100001                           ; Unsigned Binary ;
; scrg           ; 100010                           ; Unsigned Binary ;
; cproc          ; 100011                           ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ContadorDeQuantum:quantum ;
+----------------+----------------------------------+--------------------+
; Parameter Name ; Value                            ; Type               ;
+----------------+----------------------------------+--------------------+
; quantum        ; 00000000000000000000000000001010 ; Unsigned Binary    ;
+----------------+----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UnidadeDeControle:uco ;
+----------------+--------+------------------------------------------+
; Parameter Name ; Value  ; Type                                     ;
+----------------+--------+------------------------------------------+
; add            ; 000000 ; Unsigned Binary                          ;
; addi           ; 000001 ; Unsigned Binary                          ;
; sub            ; 000010 ; Unsigned Binary                          ;
; subi           ; 000011 ; Unsigned Binary                          ;
; mult           ; 000100 ; Unsigned Binary                          ;
; multi          ; 000101 ; Unsigned Binary                          ;
; div            ; 000110 ; Unsigned Binary                          ;
; divi           ; 000111 ; Unsigned Binary                          ;
; rdiv           ; 001000 ; Unsigned Binary                          ;
; OR             ; 001001 ; Unsigned Binary                          ;
; AND            ; 001010 ; Unsigned Binary                          ;
; NOT            ; 001011 ; Unsigned Binary                          ;
; XOR            ; 001100 ; Unsigned Binary                          ;
; NOR            ; 001101 ; Unsigned Binary                          ;
; NAND           ; 001110 ; Unsigned Binary                          ;
; XNOR           ; 001111 ; Unsigned Binary                          ;
; LT             ; 010000 ; Unsigned Binary                          ;
; jump           ; 010001 ; Unsigned Binary                          ;
; jumpR          ; 010010 ; Unsigned Binary                          ;
; jal            ; 010011 ; Unsigned Binary                          ;
; beq            ; 010100 ; Unsigned Binary                          ;
; bne            ; 010101 ; Unsigned Binary                          ;
; blt            ; 010110 ; Unsigned Binary                          ;
; lw             ; 010111 ; Unsigned Binary                          ;
; sw             ; 011000 ; Unsigned Binary                          ;
; mov            ; 011001 ; Unsigned Binary                          ;
; movi           ; 011010 ; Unsigned Binary                          ;
; mfhi           ; 011011 ; Unsigned Binary                          ;
; mflo           ; 011100 ; Unsigned Binary                          ;
; in             ; 011101 ; Unsigned Binary                          ;
; out            ; 011110 ; Unsigned Binary                          ;
; fim            ; 011111 ; Unsigned Binary                          ;
; pause          ; 100000 ; Unsigned Binary                          ;
; spc            ; 100110 ; Unsigned Binary                          ;
; scpc           ; 100001 ; Unsigned Binary                          ;
; scrg           ; 100010 ; Unsigned Binary                          ;
; cproc          ; 100011 ; Unsigned Binary                          ;
+----------------+--------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:alu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; soma           ; 00000 ; Unsigned Binary             ;
; subtracao      ; 00001 ; Unsigned Binary             ;
; multiplicacao  ; 00010 ; Unsigned Binary             ;
; divisao        ; 00011 ; Unsigned Binary             ;
; restoDivisao   ; 00100 ; Unsigned Binary             ;
; OPor           ; 00101 ; Unsigned Binary             ;
; OPand          ; 00110 ; Unsigned Binary             ;
; OPnot          ; 00111 ; Unsigned Binary             ;
; OPxor          ; 01000 ; Unsigned Binary             ;
; OPnor          ; 01001 ; Unsigned Binary             ;
; OPnand         ; 01010 ; Unsigned Binary             ;
; OPxnor         ; 01011 ; Unsigned Binary             ;
; maior          ; 01110 ; Unsigned Binary             ;
; seguidor       ; 11111 ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EnderecoRelativo:er    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; TamBloco       ; 00000000000000000000000011001000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: correcaoDesvio:desvio  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; TAM_BLOCO      ; 00000000000000000000000011001000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_dual_port_ram_dual_clock:mem ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                          ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: simple_dual_port_ram_dual_clock:mem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ULA:alu|lpm_mult:Mult0             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ULA:alu|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 1                                                        ;
; Entity Instance                           ; simple_dual_port_ram_dual_clock:mem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 1                      ;
; Entity Instance                       ; ULA:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                     ;
;     -- LPM_WIDTHB                     ; 32                     ;
;     -- LPM_WIDTHP                     ; 64                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EntradaSaida:IO"                                                                                                                                                ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; entradaDeDados ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "entradaDeDados[3..1]" will be connected to GND. ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_dual_port_ram_dual_clock:mem"                                                                                                                                                     ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_addr  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write_addr ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "correcaoDesvio:desvio"                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; processo_atual ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EnderecoRelativo:er"                                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; enderecoRelativo[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux6:muxRegistro"       ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; imediato[31..11] ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UnidadeDeControle:uco"                                                                                                                                                        ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mudaProcesso ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; fimprocesso  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ContadorDeQuantum:quantum"                                                                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; processoAtual  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; troca_contexto ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEMInstrucoes:inst"                                                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; imediato     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (11 bits) it drives; bit(s) "imediato[15..11]" have no fanouts                                                  ;
; encerrarBios ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 354                         ;
; cycloneiii_ff         ; 129                         ;
;     CLR               ; 32                          ;
;     SCLR              ; 28                          ;
;     plain             ; 69                          ;
; cycloneiii_lcell_comb ; 1466                        ;
;     arith             ; 641                         ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 582                         ;
;     normal            ; 825                         ;
;         0 data inputs ; 32                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 91                          ;
;         4 data inputs ; 653                         ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 125.50                      ;
; Average LUT depth     ; 88.86                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Feb 25 16:43:18 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processadorAOC -c processadorAOC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file simple_dual_port_ram_single_clock.v
    Info (12023): Found entity 1: simple_dual_port_ram_single_clock File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simple_dual_port_ram_single_clock.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file meminstrucoes.v
    Info (12023): Found entity 1: MEMInstrucoes File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bancoregistradores.v
    Info (12023): Found entity 1: BancoRegistradores File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BancoRegistradores.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadedecomparacao.v
    Info (12023): Found entity 1: unidadeDeComparacao File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/unidadeDeComparacao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux6.v
    Info (12023): Found entity 1: mux6 File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/mux6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ula.v
    Info (12023): Found entity 1: ULA File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoriadados.v
    Info (12023): Found entity 1: MemoriaDados File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MemoriaDados.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadedecontrole.v
    Info (12023): Found entity 1: UnidadeDeControle File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file entradasaida.v
    Info (12023): Found entity 1: EntradaSaida File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EntradaSaida.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxdesvio.v
    Info (12023): Found entity 1: muxDesvio File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/muxDesvio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd.v
    Info (12023): Found entity 1: BCD File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file displaysete.v
    Info (12023): Found entity 1: displaySete File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/displaySete.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file paradasistema.v
    Info (12023): Found entity 1: ParadaSistema File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ParadaSistema.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file monostable.v
    Info (12023): Found entity 1: monostable File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/monostable.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: DeBounce File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/DeBounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pulsobotao.v
    Info (12023): Found entity 1: pulsoBotao File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/pulsoBotao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debouncebuton.v
    Info (12023): Found entity 1: DeBouncebuton File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/DeBouncebuton.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tratamentobotao.v
    Info (12023): Found entity 1: tratamentoBotao File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/tratamentoBotao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/clock_divider.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file simple_dual_port_ram_dual_clock.v
    Info (12023): Found entity 1: simple_dual_port_ram_dual_clock File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simple_dual_port_ram_dual_clock.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file gerenciador_memoria.v
    Info (12023): Found entity 1: Gerenciador_memoria File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Gerenciador_memoria.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file escalonador.v
    Info (12023): Found entity 1: Escalonador File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Escalonador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file correcaodesvio.v
    Info (12023): Found entity 1: correcaoDesvio File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/correcaoDesvio.v Line: 1
Warning (10263): Verilog HDL Event Control warning at ContadorDeQuantum.v(16): event expression contains "|" or "||" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ContadorDeQuantum.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file contadordequantum.v
    Info (12023): Found entity 1: ContadorDeQuantum File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ContadorDeQuantum.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file enderecorelativo.v
    Info (12023): Found entity 1: EnderecoRelativo File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EnderecoRelativo.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(103): created implicit net for "entradaDeDadosIO" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 103
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(62): instance has no name File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 62
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10858): Verilog HDL warning at CPU.v(11): object dadosRegistro used but never assigned File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 11
Warning (10858): Verilog HDL warning at CPU.v(45): object InstrucaIO used but never assigned File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 45
Warning (10235): Verilog HDL Always Construct warning at CPU.v(196): variable "rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 196
Warning (10240): Verilog HDL Always Construct warning at CPU.v(192): inferring latch(es) for variable "processo_atual", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 192
Warning (10235): Verilog HDL Always Construct warning at CPU.v(212): variable "ulaOP" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Warning (10240): Verilog HDL Always Construct warning at CPU.v(210): inferring latch(es) for variable "regHI", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 210
Warning (10240): Verilog HDL Always Construct warning at CPU.v(210): inferring latch(es) for variable "regLO", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 210
Warning (10235): Verilog HDL Always Construct warning at CPU.v(225): variable "regHI" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 225
Warning (10235): Verilog HDL Always Construct warning at CPU.v(226): variable "regLO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 226
Warning (10235): Verilog HDL Always Construct warning at CPU.v(235): variable "valueULA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 235
Warning (10030): Net "dadosRegistro" at CPU.v(11) has no driver or initial value, using a default initial value '0' File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 11
Warning (10030): Net "InstrucaIO" at CPU.v(45) has no driver or initial value, using a default initial value '0' File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 45
Warning (10034): Output port "testeOP" at CPU.v(49) has no driver File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
Info (10041): Inferred latch for "regLO[0]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[1]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[2]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[3]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[4]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[5]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[6]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[7]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[8]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[9]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[10]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[11]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[12]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[13]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[14]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[15]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[16]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[17]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[18]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[19]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[20]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[21]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[22]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[23]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[24]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[25]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[26]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[27]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[28]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[29]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[30]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regLO[31]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[0]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[1]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[2]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[3]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[4]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[5]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[6]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[7]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[8]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[9]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[10]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[11]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[12]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[13]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[14]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[15]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[16]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[17]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[18]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[19]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[20]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[21]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[22]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[23]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[24]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[25]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[26]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[27]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[28]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[29]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[30]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "regHI[31]" at CPU.v(212) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 212
Info (10041): Inferred latch for "processo_atual[0]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[1]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[2]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[3]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[4]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[5]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[6]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[7]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[8]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[9]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[10]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[11]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[12]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[13]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[14]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[15]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[16]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[17]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[18]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[19]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[20]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[21]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[22]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[23]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[24]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[25]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[26]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[27]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[28]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[29]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[30]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (10041): Inferred latch for "processo_atual[31]" at CPU.v(194) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:comb_3" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 62
Info (12128): Elaborating entity "MEMInstrucoes" for hierarchy "MEMInstrucoes:inst" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 68
Warning (10858): Verilog HDL warning at MEMInstrucoes.v(17): object memoria used but never assigned File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v Line: 17
Warning (10036): Verilog HDL or VHDL warning at MEMInstrucoes.v(18): object "cursorDePosicao" assigned a value but never read File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v Line: 18
Warning (10235): Verilog HDL Always Construct warning at MEMInstrucoes.v(44): variable "executaBios" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v Line: 44
Warning (10030): Net "Bios[120..38]" at MEMInstrucoes.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v Line: 14
Warning (10030): Net "Bios[0]" at MEMInstrucoes.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v Line: 14
Info (12128): Elaborating entity "ContadorDeQuantum" for hierarchy "ContadorDeQuantum:quantum" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 71
Info (12128): Elaborating entity "UnidadeDeControle" for hierarchy "UnidadeDeControle:uco" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 74
Warning (10270): Verilog HDL Case Statement warning at UnidadeDeControle.v(28): incomplete case statement has no default case item File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "DesvioControl", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "branchControl", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "branchTipo", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "jumpControl", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "escritaRegControl", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "valueULA", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "linkControl", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "memControl", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "dadoRegControl", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "status", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "mudaProcesso", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "fimprocesso", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "intrucaoIOContexto", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "encerrarBios", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "entradaSaidaControl", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "ulaOP", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable "HILOcontrol", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "HILOcontrol" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "ulaOP[0]" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "ulaOP[1]" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "ulaOP[2]" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "ulaOP[3]" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "ulaOP[4]" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "entradaSaidaControl[0]" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "entradaSaidaControl[1]" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "encerrarBios[0]" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "encerrarBios[1]" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "intrucaoIOContexto" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "fimprocesso" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "mudaProcesso" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "status" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "dadoRegControl[0]" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "dadoRegControl[1]" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "dadoRegControl[2]" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "memControl" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "linkControl" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "valueULA" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "escritaRegControl" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "jumpControl" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "branchTipo" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "branchControl" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (10041): Inferred latch for "DesvioControl" at UnidadeDeControle.v(25) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
Info (12128): Elaborating entity "ParadaSistema" for hierarchy "ParadaSistema:mest" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 77
Warning (10235): Verilog HDL Always Construct warning at ParadaSistema.v(12): variable "estadoAtual" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ParadaSistema.v Line: 12
Info (12128): Elaborating entity "BancoRegistradores" for hierarchy "BancoRegistradores:br" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 80
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:alu" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 83
Warning (10270): Verilog HDL Case Statement warning at ULA.v(13): incomplete case statement has no default case item File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at ULA.v(13): inferring latch(es) for variable "saidaULA", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at ULA.v(13): inferring latch(es) for variable "saidaHI", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at ULA.v(13): inferring latch(es) for variable "saidaLO", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[0]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[1]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[2]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[3]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[4]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[5]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[6]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[7]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[8]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[9]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[10]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[11]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[12]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[13]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[14]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[15]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[16]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[17]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[18]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[19]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[20]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[21]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[22]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[23]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[24]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[25]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[26]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[27]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[28]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[29]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[30]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaLO[31]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[0]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[1]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[2]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[3]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[4]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[5]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[6]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[7]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[8]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[9]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[10]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[11]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[12]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[13]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[14]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[15]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[16]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[17]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[18]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[19]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[20]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[21]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[22]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[23]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[24]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[25]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[26]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[27]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[28]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[29]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[30]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaHI[31]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[0]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[1]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[2]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[3]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[4]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[5]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[6]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[7]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[8]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[9]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[10]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[11]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[12]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[13]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[14]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[15]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[16]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[17]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[18]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[19]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[20]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[21]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[22]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[23]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[24]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[25]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[26]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[27]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[28]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[29]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[30]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (10041): Inferred latch for "saidaULA[31]" at ULA.v(13) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Info (12128): Elaborating entity "unidadeDeComparacao" for hierarchy "unidadeDeComparacao:compara" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 86
Warning (10235): Verilog HDL Always Construct warning at unidadeDeComparacao.v(10): variable "branchTipo" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/unidadeDeComparacao.v Line: 10
Info (12128): Elaborating entity "mux6" for hierarchy "mux6:muxRegistro" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 89
Info (12128): Elaborating entity "EnderecoRelativo" for hierarchy "EnderecoRelativo:er" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at EnderecoRelativo.v(17): variable "desvio" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EnderecoRelativo.v Line: 17
Info (12128): Elaborating entity "correcaoDesvio" for hierarchy "correcaoDesvio:desvio" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 95
Warning (10230): Verilog HDL assignment warning at correcaoDesvio.v(14): truncated value with size 32 to match size of target (11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/correcaoDesvio.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at correcaoDesvio.v(19): variable "valorCorrecao" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/correcaoDesvio.v Line: 19
Info (12128): Elaborating entity "simple_dual_port_ram_dual_clock" for hierarchy "simple_dual_port_ram_dual_clock:mem" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 100
Info (12128): Elaborating entity "EntradaSaida" for hierarchy "EntradaSaida:IO" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 103
Info (12128): Elaborating entity "BCD" for hierarchy "EntradaSaida:IO|BCD:bcd" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EntradaSaida.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at BCD.v(11): variable "controlesaida" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (10230): Verilog HDL assignment warning at BCD.v(27): truncated value with size 32 to match size of target (4) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 27
Warning (10230): Verilog HDL assignment warning at BCD.v(24): truncated value with size 32 to match size of target (4) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 24
Warning (10230): Verilog HDL assignment warning at BCD.v(21): truncated value with size 32 to match size of target (4) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at BCD.v(9): inferring latch(es) for variable "unidade", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at BCD.v(9): inferring latch(es) for variable "dezena", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at BCD.v(9): inferring latch(es) for variable "centena", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at BCD.v(9): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 9
Info (10041): Inferred latch for "centena[0]" at BCD.v(11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Info (10041): Inferred latch for "centena[1]" at BCD.v(11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Info (10041): Inferred latch for "centena[2]" at BCD.v(11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Info (10041): Inferred latch for "centena[3]" at BCD.v(11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Info (10041): Inferred latch for "dezena[0]" at BCD.v(11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Info (10041): Inferred latch for "dezena[1]" at BCD.v(11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Info (10041): Inferred latch for "dezena[2]" at BCD.v(11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Info (10041): Inferred latch for "dezena[3]" at BCD.v(11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Info (10041): Inferred latch for "unidade[0]" at BCD.v(11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Info (10041): Inferred latch for "unidade[1]" at BCD.v(11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Info (10041): Inferred latch for "unidade[2]" at BCD.v(11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Info (10041): Inferred latch for "unidade[3]" at BCD.v(11) File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "processo_atual[0]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[1]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[2]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[3]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[4]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[5]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[6]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[7]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[8]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[9]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|unidade[2]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|unidade[1]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|unidade[0]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|dezena[3]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|dezena[2]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|dezena[1]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|dezena[0]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|centena[3]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|centena[2]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|centena[1]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|centena[0]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|unidade[3]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14026): LATCH primitive "UnidadeDeControle:uco|memControl" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 4
Warning (14026): LATCH primitive "UnidadeDeControle:uco|valueULA" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 4
Warning (14026): LATCH primitive "UnidadeDeControle:uco|escritaRegControl" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 4
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|unidade[0]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|unidade[1]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|unidade[2]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|unidade[3]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|dezena[0]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|dezena[1]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|dezena[2]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|dezena[3]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|centena[0]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|centena[1]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|centena[2]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "EntradaSaida:IO|BCD:bcd|centena[3]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v Line: 11
Warning (14025): LATCH primitive "processo_atual[0]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[1]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[2]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[9]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[8]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[7]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[6]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[5]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[4]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14025): LATCH primitive "processo_atual[3]" is permanently disabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 194
Warning (14026): LATCH primitive "ULA:alu|saidaULA[0]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[1]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[2]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[3]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[4]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[5]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[6]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[7]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[8]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[9]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[10]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[11]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[12]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[13]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[14]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[15]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[16]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[17]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[18]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[19]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[20]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[21]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[22]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[23]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[24]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[25]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[26]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[27]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[28]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[29]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[30]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "ULA:alu|saidaULA[31]" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 13
Warning (14026): LATCH primitive "UnidadeDeControle:uco|valueULA" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 4
Warning (14026): LATCH primitive "UnidadeDeControle:uco|memControl" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 4
Warning (14026): LATCH primitive "UnidadeDeControle:uco|escritaRegControl" is permanently enabled File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 4
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "simple_dual_port_ram_dual_clock:mem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ULA:alu|Mult0" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ULA:alu|Div0" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 25
Info (12130): Elaborated megafunction instantiation "simple_dual_port_ram_dual_clock:mem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "simple_dual_port_ram_dual_clock:mem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/altsyncram_eg81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ULA:alu|lpm_mult:Mult0" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 21
Info (12133): Instantiated megafunction "ULA:alu|lpm_mult:Mult0" with the following parameter: File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 21
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/mult_7dt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "ULA:alu|lpm_divide:Div0" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 25
Info (12133): Instantiated megafunction "ULA:alu|lpm_divide:Div0" with the following parameter: File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/lpm_divide_hkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/add_sub_8pc.tdf Line: 23
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ULA:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "ULA:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/mult_7dt.tdf Line: 91
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13012): Latch UnidadeDeControle:uco|ulaOP[0] has unsafe behavior File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc[6] File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 165
Warning (13012): Latch UnidadeDeControle:uco|ulaOP[1] has unsafe behavior File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc[6] File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 165
Warning (13012): Latch UnidadeDeControle:uco|dadoRegControl[2] has unsafe behavior File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc[6] File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 165
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "biosEmExecucao" is stuck at VCC File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 48
    Warning (13410): Pin "halt" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 48
    Warning (13410): Pin "enRS[0]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 56
    Warning (13410): Pin "enRS[1]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 56
    Warning (13410): Pin "enRS[2]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 56
    Warning (13410): Pin "enRS[3]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 56
    Warning (13410): Pin "enRS[4]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 56
    Warning (13410): Pin "enRT[0]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 56
    Warning (13410): Pin "enRT[1]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 56
    Warning (13410): Pin "enRT[2]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 56
    Warning (13410): Pin "enRT[3]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 56
    Warning (13410): Pin "enRT[4]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 56
    Warning (13410): Pin "testeImediato[2]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[4]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[6]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[7]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[8]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[9]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[10]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[11]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[12]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[13]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[14]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[15]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[16]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[17]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[18]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[19]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[20]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[21]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[22]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[23]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[24]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[25]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[26]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[27]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[28]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[29]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[30]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeImediato[31]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeSelMux[0]" is stuck at VCC File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 55
    Warning (13410): Pin "testeSelMux[1]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 55
    Warning (13410): Pin "testeOP[0]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[1]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[2]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[3]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[4]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[5]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[6]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[7]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[8]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[9]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[10]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[11]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[12]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[13]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[14]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[15]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[16]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[17]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[18]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[19]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[20]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[21]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[22]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[23]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[24]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[25]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[26]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[27]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[28]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[29]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[30]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeOP[31]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 49
    Warning (13410): Pin "testeReg[0]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[1]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[2]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[3]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[4]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[5]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[6]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[7]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[8]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[9]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[10]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[11]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[12]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[13]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[14]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[15]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[16]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[17]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[18]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[19]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[20]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[21]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[22]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[23]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[24]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[25]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[26]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[27]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[28]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[29]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[30]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testeReg[31]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 135
    Warning (13410): Pin "testedesvio" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 50
    Warning (13410): Pin "testeIN[0]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[1]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[2]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[3]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[4]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[5]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[6]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[7]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[8]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[9]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[10]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[11]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[12]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[13]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[14]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[15]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[16]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[17]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[18]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[19]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[20]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[21]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[22]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[23]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[24]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[25]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[26]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[27]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[28]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[29]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[30]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "testeIN[31]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 53
    Warning (13410): Pin "controlIO[0]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 51
    Warning (13410): Pin "controlIO[1]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 51
    Warning (13410): Pin "testeJump[2]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[4]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[6]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[7]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[8]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[9]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[10]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[11]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[12]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[13]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[14]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[15]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[16]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[17]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[18]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[19]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testeJump[20]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 57
    Warning (13410): Pin "testesaidaUNI[0]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 54
    Warning (13410): Pin "testesaidaUNI[1]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 54
    Warning (13410): Pin "testesaidaUNI[2]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 54
    Warning (13410): Pin "testesaidaUNI[3]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 54
    Warning (13410): Pin "testesaidaDez[0]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 54
    Warning (13410): Pin "testesaidaDez[1]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 54
    Warning (13410): Pin "testesaidaDez[2]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 54
    Warning (13410): Pin "testesaidaDez[3]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 54
    Warning (13410): Pin "testesaidaCent[0]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 54
    Warning (13410): Pin "testesaidaCent[1]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 54
    Warning (13410): Pin "testesaidaCent[2]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 54
    Warning (13410): Pin "testesaidaCent[3]" is stuck at GND File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 54
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1022 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/output_files/processadorAOC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "botaoPlaca" File: C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v Line: 3
Info (21057): Implemented 1892 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 351 output pins
    Info (21061): Implemented 1500 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 323 warnings
    Info: Peak virtual memory: 4778 megabytes
    Info: Processing ended: Tue Feb 25 16:43:41 2025
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/output_files/processadorAOC.map.smsg.


