{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  9 16:02:22 2013 " "Info: Processing started: Sun Jun  9 16:02:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp1 -c tp1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tp1 -c tp1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Info: Found entity 1: LCD" {  } { { "LCD.v" "" { Text "/home/junior/Desktop/maoi/teste/LCD.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "/home/junior/Desktop/maoi/teste/Memoria.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxPc2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxPc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxPc2 " "Info: Found entity 1: muxPc2" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxA.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxA.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxA " "Info: Found entity 1: muxA" {  } { { "muxA.v" "" { Text "/home/junior/Desktop/maoi/teste/muxA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxReg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxReg " "Info: Found entity 1: muxReg" {  } { { "muxReg.v" "" { Text "/home/junior/Desktop/maoi/teste/muxReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_PC " "Info: Found entity 1: mux_PC" {  } { { "mux_PC.v" "" { Text "/home/junior/Desktop/maoi/teste/mux_PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Banco.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco " "Info: Found entity 1: Banco" {  } { { "Banco.v" "" { Text "/home/junior/Desktop/maoi/teste/Banco.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxData.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxData.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxData " "Info: Found entity 1: muxData" {  } { { "muxData.v" "" { Text "/home/junior/Desktop/maoi/teste/muxData.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Info: Found entity 1: Display" {  } { { "Display.v" "" { Text "/home/junior/Desktop/maoi/teste/Display.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controle.v(55) " "Warning (10268): Verilog HDL information at Controle.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxB.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxB " "Info: Found entity 1: muxB" {  } { { "muxB.v" "" { Text "/home/junior/Desktop/maoi/teste/muxB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc tp1.v(26) " "Info (10281): Verilog HDL Declaration information at tp1.v(26): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tp1 " "Info: Found entity 1: tp1" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AluControl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file AluControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Info: Found entity 1: AluControl" {  } { { "AluControl.v" "" { Text "/home/junior/Desktop/maoi/teste/AluControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_r0 tp1.v(236) " "Warning (10236): Verilog HDL Implicit Net warning at tp1.v(236): created implicit net for \"wire_r0\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_r1 tp1.v(236) " "Warning (10236): Verilog HDL Implicit Net warning at tp1.v(236): created implicit net for \"wire_r1\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_r2 tp1.v(236) " "Warning (10236): Verilog HDL Implicit Net warning at tp1.v(236): created implicit net for \"wire_r2\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp1 " "Info: Elaborating entity \"tp1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start tp1.v(27) " "Warning (10036): Verilog HDL or VHDL warning at tp1.v(27): object \"start\" assigned a value but never read" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EscrevePCCond tp1.v(39) " "Warning (10036): Verilog HDL or VHDL warning at tp1.v(39): object \"EscrevePCCond\" assigned a value but never read" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clockreg tp1.v(84) " "Warning (10036): Verilog HDL or VHDL warning at tp1.v(84): object \"clockreg\" assigned a value but never read" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscreveReg tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"EscreveReg\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OrigAALU tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"OrigAALU\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OrigBALU tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"OrigBALU\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OpALU tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"OpALU\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LeMem tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"LeMem\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscreveMem tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"EscreveMem\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemparaReg tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"MemparaReg\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IouD tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"IouD\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscreveIR tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"EscreveIR\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscrevePC tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"EscrevePC\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OrigPC tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"OrigPC\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EscreveIR tp1.v(202) " "Warning (10235): Verilog HDL Always Construct warning at tp1.v(202): variable \"EscreveIR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state tp1.v(205) " "Warning (10235): Verilog HDL Always Construct warning at tp1.v(205): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 tp1.v(209) " "Warning (10230): Verilog HDL assignment warning at tp1.v(209): truncated value with size 16 to match size of target (6)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state tp1.v(211) " "Warning (10235): Verilog HDL Always Construct warning at tp1.v(211): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC tp1.v(216) " "Warning (10235): Verilog HDL Always Construct warning at tp1.v(216): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 tp1.v(216) " "Warning (10230): Verilog HDL assignment warning at tp1.v(216): truncated value with size 7 to match size of target (6)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC tp1.v(217) " "Warning (10235): Verilog HDL Always Construct warning at tp1.v(217): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"IR\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regADDRA tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"regADDRA\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regADDRB tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"regADDRB\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regADDRC tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"regADDRC\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endereco tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"endereco\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immediate tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bnch tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"bnch\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regjump tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"regjump\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 tp1.v(272) " "Warning (10230): Verilog HDL assignment warning at tp1.v(272): truncated value with size 16 to match size of target (1)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 tp1.v(273) " "Warning (10230): Verilog HDL assignment warning at tp1.v(273): truncated value with size 16 to match size of target (1)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 tp1.v(274) " "Warning (10230): Verilog HDL assignment warning at tp1.v(274): truncated value with size 16 to match size of target (1)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[4\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[4\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[5\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[5\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[6\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[6\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[7\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[7\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[8\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[8\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[9\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[9\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[10\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[10\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[11\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[11\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[12\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[12\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[13\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[13\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[14\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[14\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[15\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[15\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bnch\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"bnch\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bnch\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"bnch\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bnch\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"bnch\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bnch\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"bnch\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bnch\[4\] tp1.v(211) " "Info (10041): Inferred latch for \"bnch\[4\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bnch\[5\] tp1.v(211) " "Info (10041): Inferred latch for \"bnch\[5\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[4\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[5\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[6\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[7\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[8\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[9\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[10\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[10\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[11\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[11\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[12\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[12\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[13\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[13\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[14\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[14\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[15\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[15\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"endereco\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"endereco\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"endereco\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"endereco\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco\[4\] tp1.v(211) " "Info (10041): Inferred latch for \"endereco\[4\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco\[5\] tp1.v(211) " "Info (10041): Inferred latch for \"endereco\[5\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRC\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRC\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRC\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRC\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRC\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRC\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRC\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRC\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRB\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRB\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRB\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRB\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRB\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRB\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRB\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRB\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRA\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRA\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRA\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRA\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRA\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRA\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRA\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRA\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] tp1.v(202) " "Info (10041): Inferred latch for \"IR\[3\]\" at tp1.v(202)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] tp1.v(202) " "Info (10041): Inferred latch for \"IR\[12\]\" at tp1.v(202)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] tp1.v(202) " "Info (10041): Inferred latch for \"IR\[13\]\" at tp1.v(202)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] tp1.v(202) " "Info (10041): Inferred latch for \"IR\[14\]\" at tp1.v(202)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] tp1.v(202) " "Info (10041): Inferred latch for \"IR\[15\]\" at tp1.v(202)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OrigPC\[0\] tp1.v(125) " "Info (10041): Inferred latch for \"OrigPC\[0\]\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OrigPC\[1\] tp1.v(125) " "Info (10041): Inferred latch for \"OrigPC\[1\]\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscrevePC tp1.v(125) " "Info (10041): Inferred latch for \"EscrevePC\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscreveIR tp1.v(125) " "Info (10041): Inferred latch for \"EscreveIR\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IouD tp1.v(125) " "Info (10041): Inferred latch for \"IouD\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemparaReg tp1.v(125) " "Info (10041): Inferred latch for \"MemparaReg\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscreveMem tp1.v(125) " "Info (10041): Inferred latch for \"EscreveMem\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LeMem tp1.v(125) " "Info (10041): Inferred latch for \"LeMem\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpALU\[0\] tp1.v(125) " "Info (10041): Inferred latch for \"OpALU\[0\]\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpALU\[1\] tp1.v(125) " "Info (10041): Inferred latch for \"OpALU\[1\]\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OrigBALU\[0\] tp1.v(125) " "Info (10041): Inferred latch for \"OrigBALU\[0\]\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OrigBALU\[1\] tp1.v(125) " "Info (10041): Inferred latch for \"OrigBALU\[1\]\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OrigAALU tp1.v(125) " "Info (10041): Inferred latch for \"OrigAALU\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscreveReg tp1.v(125) " "Info (10041): Inferred latch for \"EscreveReg\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst tp1.v(125) " "Info (10041): Inferred latch for \"RegDst\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:ctl " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:ctl\"" {  } { { "tp1.v" "ctl" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_PC mux_PC:mxPC " "Info: Elaborating entity \"mux_PC\" for hierarchy \"mux_PC:mxPC\"" {  } { { "tp1.v" "mxPC" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:mem " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:mem\"" {  } { { "tp1.v" "mem" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:digit_0 " "Info: Elaborating entity \"Display\" for hierarchy \"Display:digit_0\"" {  } { { "tp1.v" "digit_0" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxReg muxReg:mxRG " "Info: Elaborating entity \"muxReg\" for hierarchy \"muxReg:mxRG\"" {  } { { "tp1.v" "mxRG" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxData muxData:mxDT " "Info: Elaborating entity \"muxData\" for hierarchy \"muxData:mxDT\"" {  } { { "tp1.v" "mxDT" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemToReg muxData.v(14) " "Warning (10235): Verilog HDL Always Construct warning at muxData.v(14): variable \"MemToReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxData.v" "" { Text "/home/junior/Desktop/maoi/teste/muxData.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco Banco:bnc " "Info: Elaborating entity \"Banco\" for hierarchy \"Banco:bnc\"" {  } { { "tp1.v" "bnc" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 236 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r0 Banco.v(21) " "Warning (10034): Output port \"r0\" at Banco.v(21) has no driver" {  } { { "Banco.v" "" { Text "/home/junior/Desktop/maoi/teste/Banco.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r1 Banco.v(22) " "Warning (10034): Output port \"r1\" at Banco.v(22) has no driver" {  } { { "Banco.v" "" { Text "/home/junior/Desktop/maoi/teste/Banco.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r2 Banco.v(23) " "Warning (10034): Output port \"r2\" at Banco.v(23) has no driver" {  } { { "Banco.v" "" { Text "/home/junior/Desktop/maoi/teste/Banco.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxA muxA:mxA " "Info: Elaborating entity \"muxA\" for hierarchy \"muxA:mxA\"" {  } { { "tp1.v" "mxA" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxB muxB:mxB " "Info: Elaborating entity \"muxB\" for hierarchy \"muxB:mxB\"" {  } { { "tp1.v" "mxB" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 244 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 muxB.v(13) " "Warning (10230): Verilog HDL assignment warning at muxB.v(13): truncated value with size 16 to match size of target (4)" {  } { { "muxB.v" "" { Text "/home/junior/Desktop/maoi/teste/muxB.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode muxB.v(20) " "Warning (10235): Verilog HDL Always Construct warning at muxB.v(20): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxB.v" "" { Text "/home/junior/Desktop/maoi/teste/muxB.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "extendImmediate muxB.v(20) " "Warning (10235): Verilog HDL Always Construct warning at muxB.v(20): variable \"extendImmediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxB.v" "" { Text "/home/junior/Desktop/maoi/teste/muxB.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "extendImmediate muxB.v(24) " "Warning (10235): Verilog HDL Always Construct warning at muxB.v(24): variable \"extendImmediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxB.v" "" { Text "/home/junior/Desktop/maoi/teste/muxB.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "extendImmediate muxB.v(25) " "Warning (10235): Verilog HDL Always Construct warning at muxB.v(25): variable \"extendImmediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxB.v" "" { Text "/home/junior/Desktop/maoi/teste/muxB.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl AluControl:alc " "Info: Elaborating entity \"AluControl\" for hierarchy \"AluControl:alc\"" {  } { { "tp1.v" "alc" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "tp1.v" "alu" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(42) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(42): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(43) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(43): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(43) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(43): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(45) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(45): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(45) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(45): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(48) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(48): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(48) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(48): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(56) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(56): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(57) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(57): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(57) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(57): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(59) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(59): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(59) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(59): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RegOverflowDetected ALU.v(60) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(60): variable \"RegOverflowDetected\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RegOverflowDetected ALU.v(61) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(61): variable \"RegOverflowDetected\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(63) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(63): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(63) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(63): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(66) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(66): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(66) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(66): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(74) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(74): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(76) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(76): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(76) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(76): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(80) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(80): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(81) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(81): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(81) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(81): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(86) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(86): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(87) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(87): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(92) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(92): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(94) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(94): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(94) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(94): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(98) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(98): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(100) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(100): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(100) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(100): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegALUout ALU.v(40) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(40): inferring latch(es) for variable \"RegALUout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regZero ALU.v(40) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(40): inferring latch(es) for variable \"regZero\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegOverflowDetected ALU.v(40) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(40): inferring latch(es) for variable \"RegOverflowDetected\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOverflowDetected ALU.v(56) " "Info (10041): Inferred latch for \"RegOverflowDetected\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regZero ALU.v(56) " "Info (10041): Inferred latch for \"regZero\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[0\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[0\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[1\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[1\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[2\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[2\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[3\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[3\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[4\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[4\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[5\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[5\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[6\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[6\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[7\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[7\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[8\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[8\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[9\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[9\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[10\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[10\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[11\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[11\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[12\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[12\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[13\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[13\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[14\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[14\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[15\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[15\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPc2 muxPc2:mxPC2 " "Info: Elaborating entity \"muxPc2\" for hierarchy \"muxPc2:mxPC2\"" {  } { { "tp1.v" "mxPC2" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 258 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUOut muxPc2.v(17) " "Warning (10235): Verilog HDL Always Construct warning at muxPc2.v(17): variable \"ALUOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "muxPc2.v(16) " "Warning (10270): Verilog HDL Case Statement warning at muxPc2.v(16): incomplete case statement has no default case item" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr muxPc2.v(15) " "Warning (10240): Verilog HDL Always Construct warning at muxPc2.v(15): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] muxPc2.v(15) " "Info (10041): Inferred latch for \"addr\[0\]\" at muxPc2.v(15)" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] muxPc2.v(15) " "Info (10041): Inferred latch for \"addr\[1\]\" at muxPc2.v(15)" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] muxPc2.v(15) " "Info (10041): Inferred latch for \"addr\[2\]\" at muxPc2.v(15)" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] muxPc2.v(15) " "Info (10041): Inferred latch for \"addr\[3\]\" at muxPc2.v(15)" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] muxPc2.v(15) " "Info (10041): Inferred latch for \"addr\[4\]\" at muxPc2.v(15)" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] muxPc2.v(15) " "Info (10041): Inferred latch for \"addr\[5\]\" at muxPc2.v(15)" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:display_LCD " "Info: Elaborating entity \"LCD\" for hierarchy \"LCD:display_LCD\"" {  } { { "tp1.v" "display_LCD" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 276 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mudou_estado LCD.v(33) " "Warning (10036): Verilog HDL or VHDL warning at LCD.v(33): object \"mudou_estado\" assigned a value but never read" {  } { { "LCD.v" "" { Text "/home/junior/Desktop/maoi/teste/LCD.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memoria:mem\|memory " "Info: RAM logic \"Memoria:mem\|memory\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memory" { Text "/home/junior/Desktop/maoi/teste/Memoria.v" 31 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memoria:mem\|memory_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Memoria:mem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Info: Parameter WIDTHAD_A set to 6" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Info: Parameter NUMWORDS_A set to 50" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Info: Parameter WIDTHAD_B set to 6" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 50 " "Info: Parameter NUMWORDS_B set to 50" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tp1.ram0_Memoria_e03d9be0.hdl.mif " "Info: Parameter INIT_FILE set to db/tp1.ram0_Memoria_e03d9be0.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:mem\|altsyncram:memory_rtl_0 " "Info: Elaborated megafunction instantiation \"Memoria:mem\|altsyncram:memory_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:mem\|altsyncram:memory_rtl_0 " "Info: Instantiated megafunction \"Memoria:mem\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Info: Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Info: Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info: Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Info: Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 50 " "Info: Parameter \"NUMWORDS_B\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tp1.ram0_Memoria_e03d9be0.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/tp1.ram0_Memoria_e03d9be0.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o1h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o1h1 " "Info: Found entity 1: altsyncram_o1h1" {  } { { "db/altsyncram_o1h1.tdf" "" { Text "/home/junior/Desktop/maoi/teste/db/altsyncram_o1h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regjump\[4\] immediate\[0\] " "Info: Duplicate LATCH primitive \"regjump\[4\]\" merged with LATCH primitive \"immediate\[0\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regjump\[5\] immediate\[1\] " "Info: Duplicate LATCH primitive \"regjump\[5\]\" merged with LATCH primitive \"immediate\[1\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemparaReg " "Warning: Latch MemparaReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[9\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 35 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EscreveReg " "Warning: Latch EscreveReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[1\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegDst " "Warning: Latch RegDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[0\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxPc2:mxPC2\|addr\[0\] " "Warning: Latch muxPc2:mxPC2\|addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OrigPC\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EscrevePC " "Warning: Latch EscrevePC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[12\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|regZero " "Warning: Latch ALU:alu\|regZero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu\|RegOverflowDetected " "Warning: Ports D and ENA on the latch are fed by the same signal ALU:alu\|RegOverflowDetected" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR AluControl:alc\|aux\[3\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal AluControl:alc\|aux\[3\]" {  } { { "AluControl.v" "" { Text "/home/junior/Desktop/maoi/teste/AluControl.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxPc2:mxPC2\|addr\[1\] " "Warning: Latch muxPc2:mxPC2\|addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OrigPC\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxPc2:mxPC2\|addr\[2\] " "Warning: Latch muxPc2:mxPC2\|addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OrigPC\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxPc2:mxPC2\|addr\[3\] " "Warning: Latch muxPc2:mxPC2\|addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OrigPC\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OrigBALU\[0\] " "Warning: Latch OrigBALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[3\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OrigBALU\[1\] " "Warning: Latch OrigBALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[4\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EscreveMem " "Warning: Latch EscreveMem has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[8\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[8\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LeMem " "Warning: Latch LeMem has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[7\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 33 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IouD " "Warning: Latch IouD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[10\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[10\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OrigPC\[0\] " "Warning: Latch OrigPC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[14\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OrigPC\[1\] " "Warning: Latch OrigPC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[15\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EscreveIR " "Warning: Latch EscreveIR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[11\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[11\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OrigAALU " "Warning: Latch OrigAALU has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[2\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OpALU\[0\] " "Warning: Latch OpALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[13\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[13\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OpALU\[1\] " "Warning: Latch OpALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[6\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxPc2:mxPC2\|addr\[4\] " "Warning: Latch muxPc2:mxPC2\|addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OrigPC\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxPc2:mxPC2\|addr\[5\] " "Warning: Latch muxPc2:mxPC2\|addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OrigPC\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[4\] GND " "Warning (13410): Pin \"LCD_DATA\[4\]\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[5\] GND " "Warning (13410): Pin \"LCD_DATA\[5\]\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[6\] GND " "Warning (13410): Pin \"LCD_DATA\[6\]\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[7\] GND " "Warning (13410): Pin \"LCD_DATA\[7\]\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Warning (13410): Pin \"LCD_ON\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 18 " "Info: 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[15\] " "Info: Register \"LCD:display_LCD\|conta_clock\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[16\] " "Info: Register \"LCD:display_LCD\|conta_clock\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[17\] " "Info: Register \"LCD:display_LCD\|conta_clock\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[18\] " "Info: Register \"LCD:display_LCD\|conta_clock\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[19\] " "Info: Register \"LCD:display_LCD\|conta_clock\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[20\] " "Info: Register \"LCD:display_LCD\|conta_clock\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[21\] " "Info: Register \"LCD:display_LCD\|conta_clock\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[22\] " "Info: Register \"LCD:display_LCD\|conta_clock\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[23\] " "Info: Register \"LCD:display_LCD\|conta_clock\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[24\] " "Info: Register \"LCD:display_LCD\|conta_clock\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[25\] " "Info: Register \"LCD:display_LCD\|conta_clock\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[26\] " "Info: Register \"LCD:display_LCD\|conta_clock\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[27\] " "Info: Register \"LCD:display_LCD\|conta_clock\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[28\] " "Info: Register \"LCD:display_LCD\|conta_clock\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[29\] " "Info: Register \"LCD:display_LCD\|conta_clock\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[30\] " "Info: Register \"LCD:display_LCD\|conta_clock\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[31\] " "Info: Register \"LCD:display_LCD\|conta_clock\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[32\] " "Info: Register \"LCD:display_LCD\|conta_clock\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/junior/Desktop/maoi/teste/tp1.map.smsg " "Info: Generated suppressed messages file /home/junior/Desktop/maoi/teste/tp1.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Warning: Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[18\] " "Warning (15610): No output dependent on input pin \"SW\[18\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[19\] " "Warning (15610): No output dependent on input pin \"SW\[19\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1683 " "Info: Implemented 1683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Info: Implemented 55 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1587 " "Info: Implemented 1587 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  9 16:02:35 2013 " "Info: Processing ended: Sun Jun  9 16:02:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  9 16:02:37 2013 " "Info: Processing started: Sun Jun  9 16:02:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tp1 -c tp1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tp1 -c tp1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tp1 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"tp1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/home/junior/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/junior/altera/11.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 2857 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/home/junior/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/junior/altera/11.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 2858 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/junior/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/junior/altera/11.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 2859 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 80 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 80 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[18\] " "Info: Pin SW\[18\] not assigned to an exact location on the device" {  } { { "/home/junior/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/junior/altera/11.0/quartus/linux/pin_planner.ppl" { SW[18] } } } { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 52 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[19\] " "Info: Pin SW\[19\] not assigned to an exact location on the device" {  } { { "/home/junior/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/junior/altera/11.0/quartus/linux/pin_planner.ppl" { SW[19] } } } { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 53 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "EscreveMem\|combout " "Warning: Node \"EscreveMem\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LeMem\|combout " "Warning: Node \"LeMem\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "endereco\[0\]\|combout " "Warning: Node \"endereco\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IouD\|combout " "Warning: Node \"IouD\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "endereco\[1\]\|combout " "Warning: Node \"endereco\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "endereco\[2\]\|combout " "Warning: Node \"endereco\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "endereco\[3\]\|combout " "Warning: Node \"endereco\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "endereco\[4\]\|combout " "Warning: Node \"endereco\[4\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "endereco\[5\]\|combout " "Warning: Node \"endereco\[5\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EscrevePC\|combout " "Warning: Node \"EscrevePC\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mxPC2\|addr\[0\]\|combout " "Warning: Node \"mxPC2\|addr\[0\]\|combout\" is a latch" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mxPC2\|addr\[1\]\|combout " "Warning: Node \"mxPC2\|addr\[1\]\|combout\" is a latch" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mxPC2\|addr\[2\]\|combout " "Warning: Node \"mxPC2\|addr\[2\]\|combout\" is a latch" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mxPC2\|addr\[3\]\|combout " "Warning: Node \"mxPC2\|addr\[3\]\|combout\" is a latch" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mxPC2\|addr\[4\]\|combout " "Warning: Node \"mxPC2\|addr\[4\]\|combout\" is a latch" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mxPC2\|addr\[5\]\|combout " "Warning: Node \"mxPC2\|addr\[5\]\|combout\" is a latch" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRC\[3\]\|combout " "Warning: Node \"regADDRC\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRB\[3\]\|combout " "Warning: Node \"regADDRB\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RegDst\|combout " "Warning: Node \"RegDst\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR\[15\]\|combout " "Warning: Node \"IR\[15\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR\[13\]\|combout " "Warning: Node \"IR\[13\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR\[14\]\|combout " "Warning: Node \"IR\[14\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRC\[1\]\|combout " "Warning: Node \"regADDRC\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRB\[1\]\|combout " "Warning: Node \"regADDRB\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRC\[2\]\|combout " "Warning: Node \"regADDRC\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRB\[2\]\|combout " "Warning: Node \"regADDRB\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRC\[0\]\|combout " "Warning: Node \"regADDRC\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRB\[0\]\|combout " "Warning: Node \"regADDRB\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regjump\[0\]\|combout " "Warning: Node \"regjump\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OrigPC\[1\]\|combout " "Warning: Node \"OrigPC\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OrigPC\[0\]\|combout " "Warning: Node \"OrigPC\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|regZero\|combout " "Warning: Node \"alu\|regZero\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EscreveIR\|combout " "Warning: Node \"EscreveIR\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regjump\[1\]\|combout " "Warning: Node \"regjump\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regjump\[2\]\|combout " "Warning: Node \"regjump\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regjump\[3\]\|combout " "Warning: Node \"regjump\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate\[0\]\|combout " "Warning: Node \"immediate\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate\[1\]\|combout " "Warning: Node \"immediate\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR\[12\]\|combout " "Warning: Node \"IR\[12\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[0\]\|combout " "Warning: Node \"alu\|RegALUout\[0\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MemparaReg\|combout " "Warning: Node \"MemparaReg\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bnch\[0\]\|combout " "Warning: Node \"bnch\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bnch\[1\]\|combout " "Warning: Node \"bnch\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[1\]\|combout " "Warning: Node \"alu\|RegALUout\[1\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bnch\[2\]\|combout " "Warning: Node \"bnch\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[2\]\|combout " "Warning: Node \"alu\|RegALUout\[2\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bnch\[3\]\|combout " "Warning: Node \"bnch\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[3\]\|combout " "Warning: Node \"alu\|RegALUout\[3\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bnch\[4\]\|combout " "Warning: Node \"bnch\[4\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[4\]\|combout " "Warning: Node \"alu\|RegALUout\[4\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bnch\[5\]\|combout " "Warning: Node \"bnch\[5\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[5\]\|combout " "Warning: Node \"alu\|RegALUout\[5\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EscreveReg\|combout " "Warning: Node \"EscreveReg\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegOverflowDetected\|combout " "Warning: Node \"alu\|RegOverflowDetected\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR\[3\]\|combout " "Warning: Node \"IR\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OpALU\[0\]\|combout " "Warning: Node \"OpALU\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OpALU\[1\]\|combout " "Warning: Node \"OpALU\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OrigBALU\[0\]\|combout " "Warning: Node \"OrigBALU\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OrigBALU\[1\]\|combout " "Warning: Node \"OrigBALU\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate\[2\]\|combout " "Warning: Node \"immediate\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate\[3\]\|combout " "Warning: Node \"immediate\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OrigAALU\|combout " "Warning: Node \"OrigAALU\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[15\]\|combout " "Warning: Node \"alu\|RegALUout\[15\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[13\]\|combout " "Warning: Node \"alu\|RegALUout\[13\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[14\]\|combout " "Warning: Node \"alu\|RegALUout\[14\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[11\]\|combout " "Warning: Node \"alu\|RegALUout\[11\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[7\]\|combout " "Warning: Node \"alu\|RegALUout\[7\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRA\[3\]\|combout " "Warning: Node \"regADDRA\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRA\[1\]\|combout " "Warning: Node \"regADDRA\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRA\[2\]\|combout " "Warning: Node \"regADDRA\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRA\[0\]\|combout " "Warning: Node \"regADDRA\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[12\]\|combout " "Warning: Node \"alu\|RegALUout\[12\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[9\]\|combout " "Warning: Node \"alu\|RegALUout\[9\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[10\]\|combout " "Warning: Node \"alu\|RegALUout\[10\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[6\]\|combout " "Warning: Node \"alu\|RegALUout\[6\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[8\]\|combout " "Warning: Node \"alu\|RegALUout\[8\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tp1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'tp1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mxB\|Mux2~2  from: datad  to: combout " "Info: Cell: mxB\|Mux2~2  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mxB\|Mux3~1  from: datad  to: combout " "Info: Cell: mxB\|Mux3~1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mxB\|Mux4~1  from: datac  to: combout " "Info: Cell: mxB\|Mux4~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mxB\|Mux5~1  from: datad  to: combout " "Info: Cell: mxB\|Mux5~1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[1\] " "Info: Destination node state\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 117 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1112 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[2\] " "Info: Destination node state\[2\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 117 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1113 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[3\] " "Info: Destination node state\[3\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 117 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1114 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:ctl\|signal\[10\] " "Info: Destination node Controle:ctl\|signal\[10\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Controle:ctl|signal[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1025 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:ctl\|signal\[1\] " "Info: Destination node Controle:ctl\|signal\[1\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Controle:ctl|signal[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1018 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:ctl\|signal\[6\] " "Info: Destination node Controle:ctl\|signal\[6\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Controle:ctl|signal[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1021 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:ctl\|signal\[8\] " "Info: Destination node Controle:ctl\|signal\[8\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Controle:ctl|signal[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1023 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:ctl\|signal\[9\] " "Info: Destination node Controle:ctl\|signal\[9\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Controle:ctl|signal[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1024 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:ctl\|signal\[11\] " "Info: Destination node Controle:ctl\|signal\[11\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Controle:ctl|signal[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1026 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:ctl\|signal\[13\] " "Info: Destination node Controle:ctl\|signal\[13\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Controle:ctl|signal[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1028 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/home/junior/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/junior/altera/11.0/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 5 0 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 104 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AluControl:alc\|aux\[3\]  " "Info: Automatically promoted node AluControl:alc\|aux\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:alu\|regZero~1 " "Info: Destination node ALU:alu\|regZero~1" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ALU:alu|regZero~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1841 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:alu\|regZero~8 " "Info: Destination node ALU:alu\|regZero~8" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ALU:alu|regZero~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1880 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:alu\|always0~0 " "Info: Destination node ALU:alu\|always0~0" {  } { { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ALU:alu|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1881 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:alu\|RegOverflowDetected " "Info: Destination node ALU:alu\|RegOverflowDetected" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ALU:alu|RegOverflowDetected } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 548 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "AluControl.v" "" { Text "/home/junior/Desktop/maoi/teste/AluControl.v" 10 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { AluControl:alc|aux[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 554 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EscreveMem  " "Info: Automatically promoted node EscreveMem " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EscreveMem " "Info: Destination node EscreveMem" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 34 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { EscreveMem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1123 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 34 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { EscreveMem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1123 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LeMem  " "Info: Automatically promoted node LeMem " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeMem " "Info: Destination node LeMem" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 33 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LeMem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1124 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 33 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LeMem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1124 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal0~4  " "Info: Automatically promoted node Equal0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OrigBALU\[0\] " "Info: Destination node OrigBALU\[0\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OrigBALU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1109 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OrigBALU\[1\] " "Info: Destination node OrigBALU\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OrigBALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1110 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OrigPC\[1\] " "Info: Destination node OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OrigPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1106 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 126 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Equal0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1583 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal5~1  " "Info: Automatically promoted node Equal5~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AluControl:alc\|aux\[1\]~1 " "Info: Destination node AluControl:alc\|aux\[1\]~1" {  } { { "AluControl.v" "" { Text "/home/junior/Desktop/maoi/teste/AluControl.v" 10 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { AluControl:alc|aux[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1977 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "always3~3 " "Info: Destination node always3~3" {  } { { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { always3~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 2490 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regjump\[5\]~2 " "Info: Destination node regjump\[5\]~2" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { regjump[5]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 2491 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 205 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Equal5~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1586 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regjump\[5\]~2  " "Info: Automatically promoted node regjump\[5\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "immediate\[1\] " "Info: Destination node immediate\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { immediate[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1073 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "immediate\[0\] " "Info: Destination node immediate\[0\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { immediate[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1072 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "immediate\[2\] " "Info: Destination node immediate\[2\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { immediate[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1074 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "immediate\[3\] " "Info: Destination node immediate\[3\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { immediate[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1075 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { regjump[5]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 2491 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD:display_LCD\|conta_clock\[14\]  " "Info: Automatically promoted node LCD:display_LCD\|conta_clock\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:display_LCD\|conta_clock\[14\]~40 " "Info: Destination node LCD:display_LCD\|conta_clock\[14\]~40" {  } { { "LCD.v" "" { Text "/home/junior/Desktop/maoi/teste/LCD.v" 34 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD:display_LCD|conta_clock[14]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1922 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "/home/junior/Desktop/maoi/teste/LCD.v" 34 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD:display_LCD|conta_clock[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 502 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "always3~3  " "Info: Automatically promoted node always3~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { always3~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 2490 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EscrevePC  " "Info: Automatically promoted node EscrevePC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EscrevePC " "Info: Destination node EscrevePC" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 38 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { EscrevePC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1119 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 38 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { EscrevePC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1119 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "muxPc2:mxPC2\|Mux6~0  " "Info: Automatically promoted node muxPc2:mxPC2\|Mux6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 16 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { muxPc2:mxPC2|Mux6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1839 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EscreveIR  " "Info: Automatically promoted node EscreveIR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR\[15\] " "Info: Destination node IR\[15\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { IR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1098 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR\[14\] " "Info: Destination node IR\[14\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { IR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1097 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR\[12\] " "Info: Destination node IR\[12\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { IR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1095 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EscreveIR " "Info: Destination node EscreveIR" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 37 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { EscreveIR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1120 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 37 -1 0 } } { "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/junior/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { EscreveIR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/junior/Desktop/maoi/teste/" { { 0 { 0 ""} 0 1120 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 43 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 17 42 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 25 34 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 56 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning: Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning: Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning: Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning: Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning: Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning: Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning: Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Warning: Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Warning: Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Warning: Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Warning: Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Warning: Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Warning: Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Warning: Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Warning: Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Warning: Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Warning: Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Warning: Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Warning: Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Warning: Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Warning: Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Warning: Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Warning: Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Warning: Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Warning: Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Warning: Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Warning: Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Warning: Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Warning: Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Warning: Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Warning: Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Warning: Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Warning: Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning: Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning: Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning: Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning: Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning: Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning: Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning: Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning: Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/junior/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X33_Y12 X43_Y23 " "Info: Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "55 " "Warning: Found 55 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 432 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 432 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Info: Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  9 16:02:58 2013 " "Info: Processing ended: Sun Jun  9 16:02:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  9 16:02:59 2013 " "Info: Processing started: Sun Jun  9 16:02:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tp1 -c tp1 " "Info: Command: quartus_sta tp1 -c tp1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  9 16:02:59 2013 " "Info: Processing started: Sun Jun  9 16:02:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tp1 -c tp1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tp1 -c tp1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "EscreveMem\|combout " "Warning: Node \"EscreveMem\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "endereco\[0\]\|combout " "Warning: Node \"endereco\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IouD\|combout " "Warning: Node \"IouD\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "endereco\[1\]\|combout " "Warning: Node \"endereco\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "endereco\[2\]\|combout " "Warning: Node \"endereco\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "endereco\[3\]\|combout " "Warning: Node \"endereco\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "endereco\[4\]\|combout " "Warning: Node \"endereco\[4\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "endereco\[5\]\|combout " "Warning: Node \"endereco\[5\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LeMem\|combout " "Warning: Node \"LeMem\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mxPC2\|addr\[0\]\|combout " "Warning: Node \"mxPC2\|addr\[0\]\|combout\" is a latch" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mxPC2\|addr\[1\]\|combout " "Warning: Node \"mxPC2\|addr\[1\]\|combout\" is a latch" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mxPC2\|addr\[2\]\|combout " "Warning: Node \"mxPC2\|addr\[2\]\|combout\" is a latch" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mxPC2\|addr\[3\]\|combout " "Warning: Node \"mxPC2\|addr\[3\]\|combout\" is a latch" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mxPC2\|addr\[4\]\|combout " "Warning: Node \"mxPC2\|addr\[4\]\|combout\" is a latch" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mxPC2\|addr\[5\]\|combout " "Warning: Node \"mxPC2\|addr\[5\]\|combout\" is a latch" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRB\[3\]\|combout " "Warning: Node \"regADDRB\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRC\[3\]\|combout " "Warning: Node \"regADDRC\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RegDst\|combout " "Warning: Node \"RegDst\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EscrevePC\|combout " "Warning: Node \"EscrevePC\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRC\[1\]\|combout " "Warning: Node \"regADDRC\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRB\[1\]\|combout " "Warning: Node \"regADDRB\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRB\[2\]\|combout " "Warning: Node \"regADDRB\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRC\[2\]\|combout " "Warning: Node \"regADDRC\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRB\[0\]\|combout " "Warning: Node \"regADDRB\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRC\[0\]\|combout " "Warning: Node \"regADDRC\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OrigPC\[1\]\|combout " "Warning: Node \"OrigPC\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regjump\[0\]\|combout " "Warning: Node \"regjump\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|regZero\|combout " "Warning: Node \"alu\|regZero\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR\[13\]\|combout " "Warning: Node \"IR\[13\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR\[14\]\|combout " "Warning: Node \"IR\[14\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR\[15\]\|combout " "Warning: Node \"IR\[15\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regjump\[1\]\|combout " "Warning: Node \"regjump\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regjump\[2\]\|combout " "Warning: Node \"regjump\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regjump\[3\]\|combout " "Warning: Node \"regjump\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate\[0\]\|combout " "Warning: Node \"immediate\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate\[1\]\|combout " "Warning: Node \"immediate\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR\[12\]\|combout " "Warning: Node \"IR\[12\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MemparaReg\|combout " "Warning: Node \"MemparaReg\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[0\]\|combout " "Warning: Node \"alu\|RegALUout\[0\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OrigPC\[0\]\|combout " "Warning: Node \"OrigPC\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bnch\[0\]\|combout " "Warning: Node \"bnch\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EscreveIR\|combout " "Warning: Node \"EscreveIR\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[1\]\|combout " "Warning: Node \"alu\|RegALUout\[1\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bnch\[1\]\|combout " "Warning: Node \"bnch\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[2\]\|combout " "Warning: Node \"alu\|RegALUout\[2\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bnch\[2\]\|combout " "Warning: Node \"bnch\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bnch\[3\]\|combout " "Warning: Node \"bnch\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[3\]\|combout " "Warning: Node \"alu\|RegALUout\[3\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bnch\[4\]\|combout " "Warning: Node \"bnch\[4\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[4\]\|combout " "Warning: Node \"alu\|RegALUout\[4\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[5\]\|combout " "Warning: Node \"alu\|RegALUout\[5\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bnch\[5\]\|combout " "Warning: Node \"bnch\[5\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[6\]\|combout " "Warning: Node \"alu\|RegALUout\[6\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[7\]\|combout " "Warning: Node \"alu\|RegALUout\[7\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[8\]\|combout " "Warning: Node \"alu\|RegALUout\[8\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[10\]\|combout " "Warning: Node \"alu\|RegALUout\[10\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[11\]\|combout " "Warning: Node \"alu\|RegALUout\[11\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[13\]\|combout " "Warning: Node \"alu\|RegALUout\[13\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[14\]\|combout " "Warning: Node \"alu\|RegALUout\[14\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[15\]\|combout " "Warning: Node \"alu\|RegALUout\[15\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EscreveReg\|combout " "Warning: Node \"EscreveReg\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[9\]\|combout " "Warning: Node \"alu\|RegALUout\[9\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegALUout\[12\]\|combout " "Warning: Node \"alu\|RegALUout\[12\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|RegOverflowDetected\|combout " "Warning: Node \"alu\|RegOverflowDetected\|combout\" is a latch" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR\[3\]\|combout " "Warning: Node \"IR\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OpALU\[1\]\|combout " "Warning: Node \"OpALU\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OpALU\[0\]\|combout " "Warning: Node \"OpALU\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OrigBALU\[0\]\|combout " "Warning: Node \"OrigBALU\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OrigBALU\[1\]\|combout " "Warning: Node \"OrigBALU\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate\[2\]\|combout " "Warning: Node \"immediate\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate\[3\]\|combout " "Warning: Node \"immediate\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OrigAALU\|combout " "Warning: Node \"OrigAALU\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRA\[3\]\|combout " "Warning: Node \"regADDRA\[3\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRA\[1\]\|combout " "Warning: Node \"regADDRA\[1\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRA\[2\]\|combout " "Warning: Node \"regADDRA\[2\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regADDRA\[0\]\|combout " "Warning: Node \"regADDRA\[0\]\|combout\" is a latch" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tp1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'tp1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD:display_LCD\|conta_clock\[14\] LCD:display_LCD\|conta_clock\[14\] " "Info: create_clock -period 1.000 -name LCD:display_LCD\|conta_clock\[14\] LCD:display_LCD\|conta_clock\[14\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EscreveMem EscreveMem " "Info: create_clock -period 1.000 -name EscreveMem EscreveMem" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LeMem LeMem " "Info: create_clock -period 1.000 -name LeMem LeMem" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EscrevePC EscrevePC " "Info: create_clock -period 1.000 -name EscrevePC EscrevePC" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controle:ctl\|signal\[0\] Controle:ctl\|signal\[0\] " "Info: create_clock -period 1.000 -name Controle:ctl\|signal\[0\] Controle:ctl\|signal\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IR\[13\] IR\[13\] " "Info: create_clock -period 1.000 -name IR\[13\] IR\[13\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OrigPC\[0\] OrigPC\[0\] " "Info: create_clock -period 1.000 -name OrigPC\[0\] OrigPC\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state\[0\] state\[0\] " "Info: create_clock -period 1.000 -name state\[0\] state\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EscreveIR EscreveIR " "Info: create_clock -period 1.000 -name EscreveIR EscreveIR" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AluControl:alc\|aux\[3\] AluControl:alc\|aux\[3\] " "Info: create_clock -period 1.000 -name AluControl:alc\|aux\[3\] AluControl:alc\|aux\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mxB\|Mux2~2  from: datac  to: combout " "Info: Cell: mxB\|Mux2~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mxB\|Mux3~1  from: datac  to: combout " "Info: Cell: mxB\|Mux3~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mxB\|Mux4~1  from: datac  to: combout " "Info: Cell: mxB\|Mux4~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mxB\|Mux5~1  from: datac  to: combout " "Info: Cell: mxB\|Mux5~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.549 " "Info: Worst-case setup slack is -11.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.549      -177.526 AluControl:alc\|aux\[3\]  " "Info:   -11.549      -177.526 AluControl:alc\|aux\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.837     -2267.752 CLOCK_50  " "Info:    -7.837     -2267.752 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.713       -34.166 EscreveIR  " "Info:    -7.713       -34.166 EscreveIR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.081      -109.934 IR\[13\]  " "Info:    -7.081      -109.934 IR\[13\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.308       -35.866 EscrevePC  " "Info:    -6.308       -35.866 EscrevePC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.214      -128.993 state\[0\]  " "Info:    -6.214      -128.993 state\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.931       -27.207 OrigPC\[0\]  " "Info:    -4.931       -27.207 OrigPC\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.322       -24.118 LeMem  " "Info:    -4.322       -24.118 LeMem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.098       -80.853 EscreveMem  " "Info:    -4.098       -80.853 EscreveMem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.363        -5.365 Controle:ctl\|signal\[0\]  " "Info:    -2.363        -5.365 Controle:ctl\|signal\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.527       -10.724 LCD:display_LCD\|conta_clock\[14\]  " "Info:    -1.527       -10.724 LCD:display_LCD\|conta_clock\[14\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.682 " "Info: Worst-case hold slack is -5.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.682        -5.682 IR\[13\]  " "Info:    -5.682        -5.682 IR\[13\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.818       -10.481 Controle:ctl\|signal\[0\]  " "Info:    -2.818       -10.481 Controle:ctl\|signal\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.416       -12.453 OrigPC\[0\]  " "Info:    -2.416       -12.453 OrigPC\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.411       -60.506 CLOCK_50  " "Info:    -2.411       -60.506 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.973       -21.193 state\[0\]  " "Info:    -1.973       -21.193 state\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.968        -4.970 EscrevePC  " "Info:    -0.968        -4.970 EscrevePC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518        -4.808 EscreveMem  " "Info:    -0.518        -4.808 EscreveMem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 LCD:display_LCD\|conta_clock\[14\]  " "Info:     0.391         0.000 LCD:display_LCD\|conta_clock\[14\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611         0.000 AluControl:alc\|aux\[3\]  " "Info:     0.611         0.000 AluControl:alc\|aux\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.884         0.000 LeMem  " "Info:     1.884         0.000 LeMem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.551         0.000 EscreveIR  " "Info:     5.551         0.000 EscreveIR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.314 " "Info: Worst-case recovery slack is -4.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.314        -4.314 AluControl:alc\|aux\[3\]  " "Info:    -4.314        -4.314 AluControl:alc\|aux\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801         0.000 IR\[13\]  " "Info:     0.801         0.000 IR\[13\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -6.328 " "Info: Worst-case removal slack is -6.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.328        -6.328 IR\[13\]  " "Info:    -6.328        -6.328 IR\[13\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 AluControl:alc\|aux\[3\]  " "Info:     0.146         0.000 AluControl:alc\|aux\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Info: Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -146.640 EscreveMem  " "Info:    -1.880      -146.640 EscreveMem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880       -22.560 LeMem  " "Info:    -1.880       -22.560 LeMem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -363.380 CLOCK_50  " "Info:    -1.380      -363.380 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836       -65.362 IR\[13\]  " "Info:    -0.836       -65.362 IR\[13\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -9.000 LCD:display_LCD\|conta_clock\[14\]  " "Info:    -0.500        -9.000 LCD:display_LCD\|conta_clock\[14\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -6.000 EscrevePC  " "Info:    -0.500        -6.000 EscrevePC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 AluControl:alc\|aux\[3\]  " "Info:     0.500         0.000 AluControl:alc\|aux\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Controle:ctl\|signal\[0\]  " "Info:     0.500         0.000 Controle:ctl\|signal\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 EscreveIR  " "Info:     0.500         0.000 EscreveIR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 OrigPC\[0\]  " "Info:     0.500         0.000 OrigPC\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state\[0\]  " "Info:     0.500         0.000 state\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "55 " "Warning: Found 55 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  9 16:03:03 2013 " "Info: Processing ended: Sun Jun  9 16:03:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mxB\|Mux2~2  from: datac  to: combout " "Info: Cell: mxB\|Mux2~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mxB\|Mux3~1  from: datac  to: combout " "Info: Cell: mxB\|Mux3~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mxB\|Mux4~1  from: datac  to: combout " "Info: Cell: mxB\|Mux4~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mxB\|Mux5~1  from: datac  to: combout " "Info: Cell: mxB\|Mux5~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.904 " "Info: Worst-case setup slack is -4.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.904       -68.114 AluControl:alc\|aux\[3\]  " "Info:    -4.904       -68.114 AluControl:alc\|aux\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.235       -18.536 EscreveIR  " "Info:    -4.235       -18.536 EscreveIR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.966       -56.912 IR\[13\]  " "Info:    -3.966       -56.912 IR\[13\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.589      -982.077 CLOCK_50  " "Info:    -3.589      -982.077 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.180       -71.395 state\[0\]  " "Info:    -3.180       -71.395 state\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.162       -12.100 EscrevePC  " "Info:    -2.162       -12.100 EscrevePC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.865       -10.119 OrigPC\[0\]  " "Info:    -1.865       -10.119 OrigPC\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592        -8.785 LeMem  " "Info:    -1.592        -8.785 LeMem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -36.417 EscreveMem  " "Info:    -1.460       -36.417 EscreveMem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.810        -1.618 Controle:ctl\|signal\[0\]  " "Info:    -0.810        -1.618 Controle:ctl\|signal\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173        -0.495 LCD:display_LCD\|conta_clock\[14\]  " "Info:    -0.173        -0.495 LCD:display_LCD\|conta_clock\[14\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.553 " "Info: Worst-case hold slack is -2.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.553        -2.553 IR\[13\]  " "Info:    -2.553        -2.553 IR\[13\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564        -5.186 Controle:ctl\|signal\[0\]  " "Info:    -1.564        -5.186 Controle:ctl\|signal\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.562      -134.197 CLOCK_50  " "Info:    -1.562      -134.197 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.453        -7.826 OrigPC\[0\]  " "Info:    -1.453        -7.826 OrigPC\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970       -14.323 state\[0\]  " "Info:    -0.970       -14.323 state\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.810        -4.496 EscrevePC  " "Info:    -0.810        -4.496 EscrevePC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671       -10.549 EscreveMem  " "Info:    -0.671       -10.549 EscreveMem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120        -0.120 AluControl:alc\|aux\[3\]  " "Info:    -0.120        -0.120 AluControl:alc\|aux\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 LCD:display_LCD\|conta_clock\[14\]  " "Info:     0.215         0.000 LCD:display_LCD\|conta_clock\[14\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734         0.000 LeMem  " "Info:     0.734         0.000 LeMem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.512         0.000 EscreveIR  " "Info:     3.512         0.000 EscreveIR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.947 " "Info: Worst-case recovery slack is -1.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.947        -1.947 AluControl:alc\|aux\[3\]  " "Info:    -1.947        -1.947 AluControl:alc\|aux\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 IR\[13\]  " "Info:     0.356         0.000 IR\[13\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.835 " "Info: Worst-case removal slack is -2.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.835        -2.835 IR\[13\]  " "Info:    -2.835        -2.835 IR\[13\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075         0.000 AluControl:alc\|aux\[3\]  " "Info:     0.075         0.000 AluControl:alc\|aux\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Info: Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -146.640 EscreveMem  " "Info:    -1.880      -146.640 EscreveMem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880       -22.560 LeMem  " "Info:    -1.880       -22.560 LeMem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -363.380 CLOCK_50  " "Info:    -1.380      -363.380 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -9.000 LCD:display_LCD\|conta_clock\[14\]  " "Info:    -0.500        -9.000 LCD:display_LCD\|conta_clock\[14\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -6.000 EscrevePC  " "Info:    -0.500        -6.000 EscrevePC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107        -5.350 IR\[13\]  " "Info:    -0.107        -5.350 IR\[13\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 AluControl:alc\|aux\[3\]  " "Info:     0.500         0.000 AluControl:alc\|aux\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Controle:ctl\|signal\[0\]  " "Info:     0.500         0.000 Controle:ctl\|signal\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 EscreveIR  " "Info:     0.500         0.000 EscreveIR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 OrigPC\[0\]  " "Info:     0.500         0.000 OrigPC\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state\[0\]  " "Info:     0.500         0.000 state\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 82 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  9 16:03:06 2013 " "Info: Processing ended: Sun Jun  9 16:03:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  9 16:03:09 2013 " "Info: Processing started: Sun Jun  9 16:03:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tp1 -c tp1 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off tp1 -c tp1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tp1.vo /home/junior/Desktop/maoi/teste/simulation/modelsim/ simulation " "Info: Generated file tp1.vo in folder \"/home/junior/Desktop/maoi/teste/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  9 16:03:10 2013 " "Info: Processing ended: Sun Jun  9 16:03:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 674 s " "Info: Quartus II Full Compilation was successful. 0 errors, 674 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
