struct fct_data fct_ini_tab[] = {
{ 0x0, 0x105, /* 01 0000 0101,*/ thumb_adc },
{ 0x3, 0x060,  /* 00 0110 0XXX,*/ thumb_add_3Reg },
{ 0x3, 0x070,  /* 00 0111 0XXX,*/ thumb_add_2Reg_imm },
{ 0x5, 0x0C0,  /* 00 110X XXXX,*/ thumb_add_Reg_imm },
{ 0x5, 0x280,  /* 10 100X XXXX,*/ thumb_add_Reg_PC_imm },
{ 0x5, 0x2A0,  /* 10 101X XXXX,*/ thumb_add_Reg_SP_imm },
{ 0x1, 0x2C0,  /* 10 1100 000X,*/ thumb_add_SP_imm },
{ 0x2, 0x110,  /* 01 0001 00XX,*/ thumb_add_2LongR },
{ 0x0, 0x100,  /* 01 0000 0000,*/ thumb_and },
{ 0x0, 0x104,  /* 01 0000 0100,*/ thumb_asr_2Reg },
{ 0x5, 0x040,  /* 00 010X XXXX,*/ thumb_asr_2Reg_imm },
{ 0x0, 0x10E,  /* 01 0000 1110,*/ thumb_bic },
{ 0x0, 0x10B,  /* 01 0000 1011,*/ thumb_cmn },
{ 0x5, 0x0A0,  /* 00 101X XXXX,*/ thumb_cmp_Reg_imm },
{ 0x0, 0x10A,  /* 01 0000 1010,*/ thumb_cmp_2Reg },
{ 0x2, 0x114,  /* 01 0001 01XX,*/ thumb_cmp_long_R },
{ 0x0, 0x101,  /* 01 0000 0001,*/ thumb_eor },
{ 0x0, 0x102,  /* 01 0000 0010,*/ thumb_lsl_2Reg },
{ 0x5, 0x000,  /* 00 000X XXXX,*/ thumb_lsl_2Reg_imm },
{ 0x0, 0x103,  /* 01 0000 0011,*/ thumb_lsr_2Reg },
{ 0x5, 0x020,  /* 00 001X XXXX,*/ thumb_lsr_2Reg_imm },
{ 0x5, 0x080,  /* 00 100X XXXX,*/ thumb_mov_Reg_imm },
{ 0x0, 0x070,  /* 00 0111 0000,*/ thumb_mov_2Reg }, //equiv to ADD Rd, Rn, #0
{ 0x2, 0x118,  /* 01 0001 10XX,*/ thumb_mov_long_R },
{ 0x0, 0x10D,  /* 01 0000 1101,*/ thumb_mul },
{ 0x0, 0x10F,  /* 01 0000 1111,*/ thumb_mvn },
{ 0x0, 0x109,  /* 01 0000 1001,*/ thumb_neg },
{ 0x0, 0x10C,  /* 01 0000 1100,*/ thumb_or },
{ 0x0, 0x107,  /* 01 0000 0111,*/ thumb_ror },
{ 0x0, 0x106,  /* 01 0000 0110,*/ thumb_sbc },
{ 0x3, 0x068,  /* 00 0110 1XXX,*/ thumb_sub_3Reg },
{ 0x3, 0x078,  /* 00 0111 1XXX,*/ thumb_sub_2Reg_imm },
{ 0x5, 0x0E0,  /* 00 111X XXXX,*/ thumb_sub_Reg_imm },
{ 0x1, 0x2C2,  /* 10 1100 001X,*/ thumb_sub_SP_imm },
{ 0x0, 0x108,  /* 01 0000 1000,*/ thumb_tst },

{ 0x5, 0x1A0,  /* 01 101X XXXX,*/ thumb_ldr_2Reg_imm },
{ 0x3, 0x160,  /* 01 0110 0XXX,*/ thumb_ldr_3Reg },
{ 0x5, 0x120,  /* 01 001X XXXX,*/ thumb_ldr_Reg_PC_imm },
{ 0x5, 0x260,  /* 10 011X XXXX,*/ thumb_ldr_Reg_SP_imm },
{ 0x5, 0x1E0,  /* 01 111X XXXX,*/ thumb_ldrb_2Reg_imm },
{ 0x3, 0x170,  /* 01 0111 0XXX,*/ thumb_ldrb_3Reg },
{ 0x5, 0x220,  /* 10 001X XXXX,*/ thumb_ldrh_2Reg_imm },
{ 0x3, 0x168,  /* 01 0110 1XXX,*/ thumb_ldrh_3Reg },
{ 0x3, 0x158,  /* 01 0101 1XXX,*/ thumb_ldrsb_3Reg },
{ 0x3, 0x178,  /* 01 0111 1XXX,*/ thumb_ldrsh_3Reg },
{ 0x5, 0x180,  /* 01 100X XXXX,*/ thumb_str_2Reg_imm },
{ 0x3, 0x140,  /* 01 0100 0XXX,*/ thumb_str_3Reg },
{ 0x5, 0x240,  /* 10 010X XXXX,*/ thumb_str_Reg_SP_imm },
{ 0x5, 0x1C0,  /* 01 110X XXXX,*/ thumb_strb_2Reg_imm },
{ 0x3, 0x150,  /* 01 0101 0XXX,*/ thumb_strb_3Reg },
{ 0x5, 0x200,  /* 10 000X XXXX,*/ thumb_strh_2Reg_imm },
{ 0x3, 0x148,  /* 01 0100 1XXX,*/ thumb_strh_3Reg },

{ 0x5, 0x320,  /* 11 001X XXXX,*/ thumb_ldmia },
{ 0x5, 0x300,  /* 11 000X XXXX,*/ thumb_stmia },
{ 0x3, 0x2F0,  /* 10 1111 0XXX,*/ thumb_pop },
{ 0x3, 0x2D0,  /* 10 1101 0XXX,*/ thumb_push },

{ 0x2, 0x37C,  /* 11 0111 11XX,*/ thumb_swi },  // !same as B<cond>
{ 0x2, 0x2F8,  /* 10 1111 10XX,*/ thumb_bkpt },
{ 0x6, 0x340,  /* 11 01XX XXXX,*/ thumb_B_cond },
{ 0x5, 0x380,  /* 11 100X XXXX,*/ thumb_B },
{ 0x5, 0x3C0,  /* 11 110X XXXX,*/ thumb_BL_S1 },
{ 0x5, 0x3E0,  /* 11 111X XXXX,*/ thumb_BL_S2 },
{ 0x1, 0x11C,  /* 01 0001 110X,*/ thumb_BX },

{ 0x2, 0x378,  /* 11 0111 10XX,*/ thumb_undef }, // !same as B<cond>
{ 0x5, 0x3A0,  /* 11 101X XXXX,*/ thumb_undef },
{ 0x2, 0x2C4,  /* 10 1100 01XX,*/ thumb_undef },
{ 0x3, 0x2C8,  /* 10 1100 1XXX,*/ thumb_undef },
{ 0x3, 0x2D8,  /* 10 1101 1XXX,*/ thumb_undef },
{ 0x4, 0x2E0,  /* 10 1110 XXXX,*/ thumb_undef },
{ 0x2, 0x2FC,  /* 10 1111 11XX,*/ thumb_undef },
{ 0x1, 0x11E,  /* 01 0001 111X,*/ thumb_undef },
{ 0x0, 0x000,  /* 00 0000 0000,*/ NULL }
};

