// Seed: 3923262997
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output logic id_4
);
  type_0 id_5 (
      1,
      1,
      id_2
  );
  assign id_1[!1] = !0 ? 1 : 1;
endmodule
