{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697534763568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697534763568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 14:56:03 2023 " "Processing started: Tue Oct 17 14:56:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697534763568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534763568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_Processor -c RISCV_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_Processor -c RISCV_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534763568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697534763757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697534763757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alphadelta1803/Desktop/projects/lab_processor/src/tb_InstMem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alphadelta1803/Desktop/projects/lab_processor/src/tb_InstMem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_InstMem " "Found entity 1: tb_InstMem" {  } { { "../src/tb_InstMem.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/tb_InstMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697534772964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534772964 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InstMem.sv(4) " "Verilog HDL warning at InstMem.sv(4): extended using \"x\" or \"z\"" {  } { { "../src/InstMem.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv" 4 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1697534772965 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InstMem.sv(5) " "Verilog HDL warning at InstMem.sv(5): extended using \"x\" or \"z\"" {  } { { "../src/InstMem.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv" 5 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1697534772965 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InstMem.sv(6) " "Verilog HDL warning at InstMem.sv(6): extended using \"x\" or \"z\"" {  } { { "../src/InstMem.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1697534772965 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InstMem.sv(8) " "Verilog HDL warning at InstMem.sv(8): extended using \"x\" or \"z\"" {  } { { "../src/InstMem.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1697534772965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstMem " "Found entity 1: InstMem" {  } { { "../src/InstMem.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697534772965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534772965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alphadelta1803/Desktop/projects/lab_processor/src/top_IF.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alphadelta1803/Desktop/projects/lab_processor/src/top_IF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_IF " "Found entity 1: top_IF" {  } { { "../src/top_IF.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/top_IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697534772965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534772965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alphadelta1803/Desktop/projects/lab_processor/src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alphadelta1803/Desktop/projects/lab_processor/src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../src/pc.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697534772966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534772966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alphadelta1803/Desktop/projects/lab_processor/src/mux21.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alphadelta1803/Desktop/projects/lab_processor/src/mux21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "../src/mux21.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/mux21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697534772966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534772966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alphadelta1803/Desktop/projects/lab_processor/src/CLA_4Bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alphadelta1803/Desktop/projects/lab_processor/src/CLA_4Bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4Bit " "Found entity 1: CLA_4Bit" {  } { { "../src/CLA_4Bit.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/CLA_4Bit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697534772967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534772967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alphadelta1803/Desktop/projects/lab_processor/src/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alphadelta1803/Desktop/projects/lab_processor/src/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697534772968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534772968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InstMem " "Elaborating entity \"InstMem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697534773015 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[31..20\] InstMem.sv(11) " "Using initial value X (don't care) for net \"mem\[31..20\]\" at InstMem.sv(11)" {  } { { "../src/InstMem.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534773017 "|InstMem"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[15..12\] InstMem.sv(11) " "Using initial value X (don't care) for net \"mem\[15..12\]\" at InstMem.sv(11)" {  } { { "../src/InstMem.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534773017 "|InstMem"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[6\] GND " "Pin \"dout\[6\]\" is stuck at GND" {  } { { "../src/InstMem.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697534773424 "|InstMem|dout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[14\] GND " "Pin \"dout\[14\]\" is stuck at GND" {  } { { "../src/InstMem.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697534773424 "|InstMem|dout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[22\] GND " "Pin \"dout\[22\]\" is stuck at GND" {  } { { "../src/InstMem.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697534773424 "|InstMem|dout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[30\] GND " "Pin \"dout\[30\]\" is stuck at GND" {  } { { "../src/InstMem.sv" "" { Text "/home/alphadelta1803/Desktop/projects/lab_processor/src/InstMem.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697534773424 "|InstMem|dout[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697534773424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697534773502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alphadelta1803/Desktop/projects/lab_processor/Quartus/output_files/RISCV_Processor.map.smsg " "Generated suppressed messages file /home/alphadelta1803/Desktop/projects/lab_processor/Quartus/output_files/RISCV_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534773858 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697534773928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697534773928 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697534773958 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697534773958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697534773958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697534773958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697534773966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 14:56:13 2023 " "Processing ended: Tue Oct 17 14:56:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697534773966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697534773966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697534773966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697534773966 ""}
