

================================================================
== Vivado HLS Report for 'U_drain_IO_L1_out_boundary_5_5_s'
================================================================
* Date:           Wed Apr 14 11:59:08 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18| 59.994 ns | 59.994 ns |   18|   18|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        7|        7|         2|          1|          1|     7|    yes   |
        |- Loop 2  |        7|        7|         2|          1|          1|     7|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       48|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      230|    -|
|Register             |        -|      -|      506|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      506|      278|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c2_V_fu_178_p2                    |     +    |      0|  0|   6|           4|           1|
    |c3_fu_225_p2                      |     +    |      0|  0|   4|           3|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_119                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln587_fu_172_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln637_fu_219_p2              |   icmp   |      0|  0|   9|           3|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_condition_191                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  48|          26|          20|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  33|          6|    1|          6|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |  15|          3|    1|          3|
    |ap_phi_mux_c3_0_i_phi_fu_123_p4         |   9|          2|    3|          6|
    |ap_phi_mux_p_02_0_i_phi_fu_111_p4       |   9|          2|    4|          8|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_131  |  41|          8|   32|        256|
    |ap_sig_allocacmp_local_U_0_0_040_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_52_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_53_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_54_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_55_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_56_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_57_load            |   9|          2|   32|         64|
    |c3_0_i_reg_119                          |   9|          2|    3|          6|
    |fifo_U_drain_local_in_V_blk_n           |   9|          2|    1|          2|
    |fifo_U_drain_out_V_blk_n                |   9|          2|    1|          2|
    |p_02_0_i_reg_107                        |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 230|         48|  276|        750|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_131  |  32|   0|   32|          0|
    |c2_V_reg_312                            |   4|   0|    4|          0|
    |c3_0_i_reg_119                          |   3|   0|    3|          0|
    |c3_reg_321                              |   3|   0|    3|          0|
    |icmp_ln587_reg_308                      |   1|   0|    1|          0|
    |icmp_ln637_reg_317                      |   1|   0|    1|          0|
    |local_U_0_0_040_load_reg_273            |  32|   0|   32|          0|
    |p_02_0_i_reg_107                        |   4|   0|    4|          0|
    |tmp_52_fu_70                            |  32|   0|   32|          0|
    |tmp_52_load_reg_278                     |  32|   0|   32|          0|
    |tmp_53_fu_74                            |  32|   0|   32|          0|
    |tmp_53_load_reg_283                     |  32|   0|   32|          0|
    |tmp_54_fu_78                            |  32|   0|   32|          0|
    |tmp_54_load_reg_288                     |  32|   0|   32|          0|
    |tmp_55_fu_82                            |  32|   0|   32|          0|
    |tmp_55_load_reg_293                     |  32|   0|   32|          0|
    |tmp_56_fu_86                            |  32|   0|   32|          0|
    |tmp_56_load_reg_298                     |  32|   0|   32|          0|
    |tmp_57_fu_90                            |  32|   0|   32|          0|
    |tmp_57_load_reg_303                     |  32|   0|   32|          0|
    |tmp_fu_66                               |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 506|   0|  506|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|fifo_U_drain_out_V_din           | out |   32|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_full_n        |  in |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_write         | out |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_local_in_V_dout     |  in |   32|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_read     | out |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+

