entity ff_D is
	port(clock, reset, d: in bit; q: out bit );
end entity;

architecture ifsc_v1 of ff_D is

begin
	--Flip Flop tipo D com reset assincrono, sensivel a borda de subida.
	process (clock,reset)
	begin
		if (reset = '1') then
			q <= '0';
		-- elsif (clock'event and clock = '1') then or
		elsif (rising_edge(clock)) then
			q <= d;
		end if;
	end process;
end architecture;