

================================================================
== Synthesis Summary Report of 'state_buffer_kernel'
================================================================
+ General Information: 
    * Date:           Tue Jul 30 03:10:36 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        pdes_fpga_vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |                      Modules                      | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |    |           |            |     |
    |                      & Loops                      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |     LUT    | URAM|
    +---------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |+ state_buffer_kernel                              |     -|  0.15|        -|       -|         -|        -|     -|        no|  6 (~0%)|   -|  593 (~0%)|  1244 (~0%)|    -|
    | + state_buffer_kernel_Pipeline_VITIS_LOOP_154_1   |     -|  0.40|        -|       -|         -|        -|     -|        no|        -|   -|  173 (~0%)|   203 (~0%)|    -|
    |  o VITIS_LOOP_154_1                               |    II|  3.65|        -|       -|         3|        2|     -|       yes|        -|   -|          -|           -|    -|
    | o VITIS_LOOP_95_1                                 |     -|  3.65|        -|       -|         -|        -|     -|        no|        -|   -|          -|           -|    -|
    |  + state_buffer_kernel_Pipeline_VITIS_LOOP_101_2  |     -|  0.15|        -|       -|         -|        -|     -|        no|        -|   -|   90 (~0%)|   218 (~0%)|    -|
    |   o VITIS_LOOP_101_2                              |    II|  3.65|        -|       -|         3|        3|     -|       yes|        -|   -|          -|           -|    -|
    +---------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| op        | ap_none | 2        |
| result_i  | ap_vld  | 80       |
| result_o  | ap_vld  | 80       |
| state     | ap_none | 96       |
| success   | ap_vld  | 1        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| op       | in        | ap_uint<2> |
| state    | in        | LPState    |
| result   | inout     | LPState&   |
| success  | out       | bool&      |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+-----------------+---------+
| Argument | HW Interface    | HW Type |
+----------+-----------------+---------+
| op       | op              | port    |
| state    | state           | port    |
| result   | result_i        | port    |
| result   | result_o        | port    |
| result   | result_i_ap_vld | port    |
| result   | result_o_ap_vld | port    |
| success  | success         | port    |
| success  | success_ap_vld  | port    |
+----------+-----------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                             | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + state_buffer_kernel                            | 0   |        |             |     |        |         |
|   add_ln886_2_fu_530_p2                          | -   |        | add_ln886_2 | add | fabric | 0       |
|   sub_ln887_fu_553_p2                            | -   |        | sub_ln887   | sub | fabric | 0       |
|   add_ln887_fu_585_p2                            | -   |        | add_ln887   | add | fabric | 0       |
|   add_ln887_1_fu_592_p2                          | -   |        | add_ln887_1 | add | fabric | 0       |
|   add_ln886_fu_634_p2                            | -   |        | add_ln886   | add | fabric | 0       |
|   add_ln886_1_fu_500_p2                          | -   |        | add_ln886_1 | add | fabric | 0       |
|   sub_ln887_1_fu_682_p2                          | -   |        | sub_ln887_1 | sub | fabric | 0       |
|   sub_ln887_2_fu_671_p2                          | -   |        | sub_ln887_2 | sub | fabric | 0       |
|  + state_buffer_kernel_Pipeline_VITIS_LOOP_101_2 | 0   |        |             |     |        |         |
|    removed_V_fu_212_p2                           | -   |        | removed_V   | add | fabric | 0       |
|    list_lp_sizes_V_d0                            | -   |        | add_ln887   | add | fabric | 0       |
|  + state_buffer_kernel_Pipeline_VITIS_LOOP_154_1 | 0   |        |             |     |        |         |
|    removed_V_2_fu_170_p2                         | -   |        | removed_V_2 | add | fabric | 0       |
+--------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------------+------+------+--------+------------------------------+---------+------+---------+
| Name                             | BRAM | URAM | Pragma | Variable                     | Storage | Impl | Latency |
+----------------------------------+------+------+--------+------------------------------+---------+------+---------+
| + state_buffer_kernel            | 6    | 0    |        |                              |         |      |         |
|   list_nodes_next_V_U            | 1    | -    |        | list_nodes_next_V            | ram_1p  | auto | 1       |
|   list_nodes_state_lp_id_V_U     | 1    | -    |        | list_nodes_state_lp_id_V     | ram_1p  | auto | 1       |
|   list_nodes_state_lvt_V_U       | 1    | -    |        | list_nodes_state_lvt_V       | ram_1p  | auto | 1       |
|   list_nodes_state_rng_state_V_U | 1    | -    |        | list_nodes_state_rng_state_V | ram_1p  | auto | 1       |
|   list_lp_heads_V_U              | 1    | -    |        | list_lp_heads_V              | ram_1p  | auto | 1       |
|   list_lp_sizes_V_U              | 1    | -    |        | list_lp_sizes_V              | ram_1p  | auto | 1       |
+----------------------------------+------+------+--------+------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+-----------------------------------------------------------+
| Type      | Options                  | Location                                                  |
+-----------+--------------------------+-----------------------------------------------------------+
| interface | ap_vld port=input        | cpp/EventQueue.cpp:16 in event_queue_kernel, input        |
| interface | ap_vld port=output_event | cpp/EventQueue.cpp:17 in event_queue_kernel, output_event |
| interface | ap_vld port=success      | cpp/EventQueue.cpp:18 in event_queue_kernel, success      |
| inline    |                          | cpp/EventQueue.hpp:31 in siftup                           |
| inline    |                          | cpp/EventQueue.hpp:47 in siftdown                         |
| inline    |                          | cpp/EventQueue.hpp:66 in enqueue                          |
| inline    |                          | cpp/EventQueue.hpp:76 in dequeue                          |
| inline    |                          | cpp/EventQueue.hpp:89 in peek                             |
| inline    |                          | cpp/EventQueue.hpp:94 in empty                            |
| inline    |                          | cpp/EventQueue.hpp:99 in is_full                          |
| interface | ap_ctrl_hs port=return   | cpp/StateBuffer.cpp:7 in state_buffer_kernel, return      |
| interface | ap_none port=op          | cpp/StateBuffer.cpp:8 in state_buffer_kernel, op          |
| interface | ap_none port=state       | cpp/StateBuffer.cpp:9 in state_buffer_kernel, state       |
| interface | ap_vld port=result       | cpp/StateBuffer.cpp:10 in state_buffer_kernel, result     |
| interface | ap_vld port=success      | cpp/StateBuffer.cpp:11 in state_buffer_kernel, success    |
+-----------+--------------------------+-----------------------------------------------------------+


