<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Haoyi Zhang - Personal Homepage</title>
    <link rel="stylesheet" href="style.css">
    <link rel="stylesheet" href="sidebar.css">
</head>
<body>
    <div class="sidebar">
        <img class="avatar" src="assets/photo.jpeg" alt="Avatar">
        <h1>Haoyi Zhang</h1>
        <p>Ph.D. Candidate @ PKU <br> Research Area: Analog EDA,<br>Custom IC EDA, AI4EDA</p>

        <div class="contact">
            <ul>
                <li>Email: hy.zhang@stu.pku.edu.cn</li>
                <li>GoogleScholar: <a href="https://scholar.google.com/citations?hl=en&user=K_7c6hkAAAAJ" target="_blank">HaoyiZhang</a></li>
                <li>GitHub: <a href="https://github.com/zhywhite" target="_blank">zhywhite</a></li>
                <!-- More contact info -->
            </ul> 
        </div>
        <a href="assets/张昊懿.pdf" download style="color:#4f8cff;">Download CV</a>
    </div>
    <div class="main-content">
    <nav>
        <ul>
            <li><a href="#education">Education</a></li>
            <li><a href="#publications">Publications</a></li>
            <li><a href="#awards">Awards</a></li>
            <li><a href="#interns">Internships</a></li>
            <li><a href="#resume">Resume</a></li>
        </ul>
    </nav>
    <!-- <section id="about">
        <h2>About Me</h2>
        <p>Write your personal introduction here.</p>
    </section> -->

<section id="education">
  <h2>Education</h2>
  <div class="edu-item">
    <h3>Peking University</h3>
    <p><strong>2022 – Present</strong> | Ph.D. Candidate, Integrated Circuits</p>
  </div>
  <div class="edu-item">
    <h3>Beihang University</h3>
    <p><strong>2018 – 2022</strong> | Bachelor, Microelectronics</p>
  </div>
</section>

    <section id="publications">
        <h2>Publications</h2>

        <h3>2025</h3>
        <ol>
          <!-- EDA – Design Space Exploration -->
          <li>Haikang Diao*, <b>Haoyi Zhang*</b>, Jiahao Song, Haoyang Luo, Yibo Lin, Runsheng Wang, Yuan Wang, Xiyuan Tang.
            <i>"SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support"</i>.
            <b>Design, Automation & Test in Europe</b>, Lyons, France, 2025, co-first-author [<a href="paper/SEGA-DCIM.pdf" target="_blank">PDF</a>]
          </li>
          <!-- EDA – AI4EDA -->
          <li><b>Haoyi Zhang</b>, Shizhao Sun, Yibo Lin, Runsheng Wang, Jiang Bian.
            <i>"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models"</i>.
            <b>ISEDA</b>, HongKong, China, 2025 [<a href="paper/AnalogXpert.pdf" target="_blank">PDF</a>]
          </li>
          <li>Bingyang Liu, <b>Haoyi Zhang</b>, Xiaohan Gao, Xiyuan Tang, Yibo Lin, Runsheng Wang, Ru Huang.
            <i>"LayoutCopilot: LLM-Empowered Analog Layout Design towards Enhanced Human-Machine Interaction"</i>.
            <b>ISCAS</b>, London, UK, 2025 [<a href="paper/ISCAS2025_LLMAnalog.pdf" target="_blank">PDF</a>]
          </li>
          <!-- EDA – Standard Cell -->
          <li>Kairong Guo, Xiaohan Gao, <b>Haoyi Zhang</b>, Yibo Lin, Runsheng Wang.
            <i>"Multi-Row Standard Cell Layout Synthesis with Enhanced Scalability"</i>.
            <b>ISEDA</b>, HongKong, China, 2025 [<a href="paper/CELL_ISEDA2025_Guo.pdf" target="_blank">PDF</a>]
          </li>
          <!-- <li>Kairong Guo, Xiaohan Gao, <b>Haoyi Zhang</b>, etc.
            <i>"Exploring Better Intra-Cell Routability for Layout Synthesis of Multi-Row Standard Cells"</i>.
            ASP-DAC, Tokyo, Japan, 2025, Invited paper
          </li> -->
        </ol>

        <h3>2024</h3>
        <ol>
          <!-- EDA – Analog CAD -->
          <li>Bingyang Liu*, <b>Haoyi Zhang*</b>, Xiaohan Gao, Zichen Kong, Xiyuan Tang, Yibo Lin, Runsheng Wang, Ru Huang.
            <i>"LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design"</i>.
            <b>TCAD</b> 2024, co-first-author [<a href="paper/2406.18873v3.pdf" target="_blank">PDF</a>]
          </li>
          <li><b>Haoyi Zhang</b>, Xiaohan Gao, Zilong Shen, Jiahao Song,
Xiaoxu Cheng, Xiyuan Tang, Yibo Lin, Runsheng Wang, Ru Huang.
            <i>"SAGERoute 2.0: Hierarchical Analog and Mixed Signal Routing Considering Versatile Routing Scenarios"</i>.
            <b>Design, Automation & Test in Europe</b>, Valencia, Spain, 2024 [<a href="paper/ANALOG_DATE2024_Zhang.pdf" target="_blank">PDF</a>]
          </li>
          <li>Xiaohan Gao, <b>Haoyi Zhang</b>, Bingyang Liu, Yibo Lin, Runsheng Wang, Ru Huang.
            <i>"Joint Placement Optimization for Hierarchical Analog/Mixed-Signal Circuits"</i>.
            	<b>International Conference on Computer-Aided Design</b>, New Jersey, USA, 2024 [<a href="paper/ANALOG_ICCAD2024_Gao.pdf" target="_blank">PDF</a>]
          </li>
          <!-- EDA – Design Space Exploration -->
          <li><b>Haoyi Zhang</b>, Jiahao Song, Xiaohan Gao, Xiyuan Tang, Yibo Lin, Runsheng Wang, Ru Huang.
            <i>"EasyACIM: An End-to-End Automated Analog Cll with Synthesizable Architecture and Agile Design Space Exploration"</i>.
            <b>Design Automation Conference</b>, San Francisco, USA, 2024 [<a href="paper/2404.13062v1.pdf" target="_blank">PDF</a>]
          </li>

          <!-- EDA – AI4EDA -->
          <li>Lei Chen, Yiqi Chen, Zhufei Chu, etc. (<b>Haoyi Zhang</b>, co-author)
            <i>"The dawn of AI-native EDA: Promises and challenges of large circuit models"</i>.
            <b>Science China</b> 2024 [<a href="paper/2403.07257v2.pdf" target="_blank">PDF</a>]
          </li>

          <li>Xiaohan Gao, <b>Haoyi Zhang</b>, Siyuan Ye, Mingjie Liu, David Z.Pan, Linxiao Shen, Runsheng Wang, Yibo Lin, Ru Huang.
            <i>"Post-Layout Simulation Driven Analog Circuit Sizing"</i>.
            <b>Science China</b> 2024 [<a href="paper/2310.14049v1.pdf" target="_blank">PDF</a>]
          </li>

          <!-- Circuit Design -->
          <li><b>Haoyi Zhang</b>, Jiahao Song, Haoyang Luo, Xiyuan Tang, Yuan Wang, Runsheng Wang, Ru Huang.
            <i>"A 266F<sup>2</sup> Ultra Stable Differential NOR-Structured Physically Unclonable Function with &lt; 6×10<sup>−9</sup> Bit Error Rate Through Efficient Redundancy Strategy"</i>.
            <b>TCAS-II</b> 2024 [<a href="paper/A_266F2_Ultra_Stable_Differential_NOR-Structured_Physically_Unclonable_Function_With_lt_610-9_Bit_Error_Rate_Through_Efficient_Redundancy_Strategy.pdf" target="_blank">PDF</a>]
          </li>

        </ol>

        <h3>2023</h3>
        <ol>
          <!-- EDA – Analog CAD -->
          <li><b>Haoyi Zhang*</b>, Xiaohan Gao*, Haoyang Luo, Jiahao Song, Xiyuan Tang, Junhua Liu, Yibo Lin, Runsheng Wang, Ru Huang.
            <i>"SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility"</i>.
            <b>Design, Automation & Test in Europe 2023 Best Paper Award</b> [<a href="paper/SAGERoute_Synergistic_Analog_Routing_Considering_Geometric_and_Electrical_Constraints_with_Manual_Design_Compatibility.pdf" target="_blank">PDF</a>]
          </li>

          <li><b>Haoyi Zhang</b>, Xiaohan Gao, Yibo Lin, Runsheng Wang, Ru Huang.
            <i>"Multi-Scenario Analog and Mixed-Signal Circuit Routing with Agile Human Interaction"</i>.
            <b>ISEDA</b>, Nanjing, China, 2023 [<a href="paper/Multi-Scenario_Analog_and_Mixed-Signal_Circuit_Routing_with_Agile_Human_Interaction_Extended_Abstract.pdf" target="_blank">PDF</a>]
          </li>
          <!-- Circuit Design -->
          <li>Jiahao Song, Xiyuan Tang, Haoyang Luo, <b>Haoyi Zhang</b>, Xin Qiao, Zixuan Sun, Xiangxing Yang, Yuan Wang, Runsheng Wang, Ru Huang.
            <i>"A Calibration-Free 15-level/Cell eDRAM Computing-in-Memory Macro with 3T1C Current-Programmed Dynamic-Cascoded MLC achieving 233-to-304-TOPS/W 4b MAC"</i>.
            <b>CICC</b>, San Antonio, TX, USA 2023 [<a href="paper/A_Calibration-Free_15-level_Cell_eDRAM_Computing-in-Memory_Macro_with_3T1C_Current-Programmed_Dynamic-Cascoded_MLC_achieving_233-to-304-TOPS_W_4b_MAC.pdf" target="_blank">PDF</a>]
          </li>

          <li>Jiahao Song, Xiyuan Tang, Haoyang Luo, <b>Haoyi Zhang</b>, Xin Qiao, Zixuan Sun, Xiangxing Yang, Zihan Wu, Yuan Wang, Runsheng Wang, Ru Huang.
            <i>"A 4-bit Calibration-Free Computing-In-Memory Macro With 3T1C Current-Programed Dynamic-Cascode Multi-Level-Cell eDRAM"</i>.
            <b>JSSC</b> 2023 [<a href="paper/A_4-bit_Calibration-Free_Computing-In-Memory_Macro_With_3T1C_Current-Programed_Dynamic-Cascode_Multi-Level-Cell_eDRAM.pdf" target="_blank">PDF</a>]
          </li>

        </ol>

        <h3>2022</h3>
        <ol>
          <!-- EDA – Analog CAD -->
          <li>Xiaohan Gao*, <b>Haoyi Zhang*</b>, Mingjie Liu, Linxiao Shen, David Z.Pan, Yibo Lin, Runsheng Wang, Ru Huang.
            <i>"Interactive Analog Layout Editing with Instant Placement and Routing Legalization"</i>.
            <b>TCAD</b> 2022, co-first-author [<a href="paper/Interactive_Analog_Layout_Editing_With_Instant_Placement_and_Routing_Legalization.pdf" target="_blank">PDF</a>]
          </li>

          <li>Yibo Lin, Xiaohan Gao, <b>Haoyi Zhang</b>, etc.
            <i>"Intelligent and Interactive Analog Layout Design Automation"</i>.
            <b>ICSICT</b>, Nanjing, China, 2022 [<a href="paper/ANALOG_ICSICT2022_Lin.pdf" target="_blank">PDF</a>]
          </li>

        </ol>
    </section>
    <section id="awards">
        <h2>Awards</h2>
        <ul>
            <li><b>DATE Best Paper Award, first author, 2023 </b> </li>
            <li><b>National Scholarship, Peking University, 2024</b> </li>
            <li>Merit Student, Peking University, 2024</li>
            <li>Industry Contribution Award, Department of Design Automation and Computing Systems, Peking University (only two recipients per year in the department), 2023</li>
            <li>Outstanding Research Award, Peking University, 2023</li>
            <li>First Prize, Huawei Scholarship, 2023 </li>
            <li>Third Prize, Huawei Scholarship, 2022 </li>
            <li>Outstanding Graduate, Beihang University, 2022</li>
            <li>First Prize Scholarship(8%), Beihang University, 2021</li>
            <li>Merit Student, Beihang University, 2021</li>
            <li>Second Prize, EDA Elite Design Challenge, 2021&2022 </li>
            <li>Empyrean Enterprise Special Award, EDA Elite Design Challenge, 2021</li>
        </ul>
    </section>

    <section id="interns">
  <h2>Internships</h2>
  <ul>
    <li>
      <strong>Present</strong>: Physical Design Intern<br>
      ByteDance – Jindouyun Program, Beijing
    </li>
    <li>
      <strong>Apr 2024 – Sep 2024</strong>: Research Intern, Machine Learning Group<br>
      Microsoft Research Asia, Beijing
    </li>
    <li>
      <strong>Jul 2023 – Sep 2023</strong>: Development Intern<br>
      Huawei Technologies Co., Ltd. (HiSilicon-Turing), Shanghai
    </li>
    <li>
      <strong>Jul 2022 – Jan 2023</strong>: Development Intern<br>
      Primarius Technology Co., Ltd., Beijing
    </li>
  </ul>
</section>

    <section id="resume">
        <h2>Resume</h2>
        <a href="assets/张昊懿.pdf" download>Click to download PDF CV</a>
    </section>
    <footer>
        <p>&copy; 2025 Haoyi Zhang. Powered by GitHub Pages.</p>
    </footer>
    </div> <!-- main-content end -->
</body>
</html>