0.7
2020.1.1
Aug  5 2020
23:19:43
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v,1600889151,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v,,FullAdder;Mux_1bit;RippleCarryAdder;XNOR,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v,1600534820,verilog,,,,Lab1_TeamX_RippleCarryAdder_t,,,,,,,,
