module clock(clk, c);
	input clk;
	output c;

	reg [1:0] count = 0;

	assign c = count[1];

	always @(posedge clk)
		count = count + 1;
endmodule
