Generated by Fabric Compiler ( version 2021.1-SP7.1 <build 90533> ) at Wed Nov  9 19:11:14 2022


Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                   641 uses
GTP_DFF_CE                 6113 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       9 uses
GTP_LUT2                     80 uses
GTP_LUT3                    163 uses
GTP_LUT4                     39 uses
GTP_LUT5                    299 uses
GTP_LUT6                   9149 uses
GTP_LUT6CARRY               402 uses
GTP_LUT6D                   200 uses
GTP_MUX2LUT7               1305 uses
GTP_MUX2LUT8                626 uses
GTP_RAM64X1DP               384 uses

I/O ports: 66
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 34 uses

Mapping Summary:
Total LUTs: 10716 of 66600 (16.09%)
	LUTs as dram: 384 of 19900 (1.93%)
	LUTs as logic: 10332
Total Registers: 6778 of 133200 (5.09%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 67 of 300 (22.33%)


Number of unique control sets : 284
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), C(~nt_rst_n)                       : 2
  CLK(sys_clk), C(~u_Top_Project.u_RGB_control_Top_A.current_state_1)      : 11
  CLK(sys_clk), C(~u_Top_Project.u_RGB_control_Top_B.current_state_1)      : 11
  CLK(nt_vout_hs), C(u_Top_Project.u_Left_Down_FIFO_control.N126)    : 13
  CLK(~nt_vin_clk), C(~u_Top_Project.u_algorithm_down.resetn_GetMax)       : 31
  CLK(~nt_vin_clk), C(~u_Top_Project.u_algorithm_up.resetn_GetMax)   : 31
  CLK(~nt_vin_clk), C(~u_Top_Project.u_algorithm_left.resetn_GetMax)       : 32
  CLK(~nt_vin_clk), C(~u_Top_Project.u_algorithm_right.resetn_GetMax)      : 32
  CLK(clk_50m), CP(~sys_rst_n)                     : 54
      CLK(clk_50m), C(~sys_rst_n)                  : 47
      CLK(clk_50m), P(~sys_rst_n)                  : 7
  CLK(nt_vin_clk), C(~sys_rst_n)                   : 81
  CLK(~nt_vin_clk), C(~sys_rst_n)                  : 169
  CLK(sys_clk), CP(~sys_rst_n)                     : 186
      CLK(sys_clk), C(~sys_rst_n)                  : 181
      CLK(sys_clk), P(~sys_rst_n)                  : 5
  CLK(clk_50m), CP(~sys_rst_n), CE(i2c_config_m0.N72)          : 4
      CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.N72)       : 3
      CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.N72)       : 1
  CLK(sys_clk), C(~u_Top_Project.u_RGB_control_Top_A.current_state_1), CE(u_Top_Project.u_RGB_control_Top_A.u_Send_24Bit.dv_RGB_Wave)  : 5
  CLK(sys_clk), C(~u_Top_Project.u_RGB_control_Top_B.current_state_1), CE(u_Top_Project.u_RGB_control_Top_B.u_Send_24Bit.dv_RGB_Wave)  : 5
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1336)      : 5
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1366)     : 5
  CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39)    : 6
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1361)      : 6
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1391)     : 6
  CLK(sys_clk), C(~sys_rst_n), CE(u_Top_Project.u_Left_Down_FIFO_control.N138)   : 7
  CLK(sys_clk), C(~sys_rst_n), CE(u_Top_Project.u_Right_Up_FIFO_control_B.N138)  : 7
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1813)      : 7
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1842)      : 7
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1809)  : 7
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1838)  : 7
  CLK(clk_50m), CP(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)           : 9
      CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)  : 8
      CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)  : 1
  CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.N70)     : 10
  CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)      : 11
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1754)      : 11
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1293)      : 11
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1323)     : 11
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1750)  : 11
  CLK(clk_50m), C(~nt_rst_n), CE(sys_reset_n_u0.N3)      : 13
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1319)     : 13
  CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)   : 16
  CLK(clk_50m), CP(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)        : 18
      CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 17
      CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 1
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1828)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1857)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1872)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1887)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1902)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1917)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1932)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1947)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1962)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1977)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1992)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2007)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2022)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2037)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2052)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2067)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2082)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2097)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2112)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2127)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2142)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2157)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2172)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2187)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2202)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2217)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2232)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2247)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2262)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2277)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2292)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2307)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2322)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2337)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2352)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2367)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2382)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2397)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2412)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2427)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2442)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2457)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2472)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2487)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2502)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2517)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2532)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2547)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2562)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2577)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2592)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2607)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2622)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2637)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2652)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2667)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2682)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2697)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2712)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2727)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2742)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2757)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2772)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2787)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2802)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2817)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2832)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2847)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2862)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2877)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2892)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2907)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2922)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2937)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2952)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2967)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2982)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2997)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1377)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1392)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1407)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1422)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1437)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1452)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1467)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1482)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1497)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1512)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1527)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1542)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1557)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1572)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1587)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1602)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1617)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1632)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1647)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1662)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1677)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1692)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1707)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1722)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1737)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1752)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1767)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1782)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1797)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1812)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1827)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1842)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1857)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1872)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1887)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1902)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1917)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1932)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1947)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1962)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1977)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1992)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N2007)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N2022)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N2037)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1407)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1422)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1437)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1452)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1467)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1482)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1497)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1512)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1527)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1542)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1557)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1572)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1587)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1602)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1617)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1632)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1647)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1662)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1677)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1692)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1707)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1722)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1737)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1752)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1767)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1782)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1797)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1812)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1827)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1842)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1857)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1872)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1887)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1902)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1917)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1932)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1947)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1962)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1977)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1992)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N2007)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N2022)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N2037)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N2052)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N2067)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1824)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1853)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1868)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1883)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1898)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1913)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1928)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1943)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1958)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1973)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1988)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2003)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2018)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2033)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2048)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2063)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2078)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2093)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2108)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2123)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2138)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2153)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2168)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2183)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2198)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2213)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2228)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2243)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2258)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2273)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2288)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2303)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2318)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2333)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2348)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2363)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2378)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2393)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2408)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2423)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2438)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2453)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2468)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2483)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2498)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2513)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2528)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2543)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2558)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2573)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2588)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2603)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2618)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2633)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2648)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2663)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2678)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2693)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2708)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2723)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2738)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2753)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2768)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2783)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2798)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2813)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2828)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2843)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2858)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2873)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2888)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2903)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2918)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2933)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2948)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2963)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2978)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2993)  : 24


Number of DFF:CE Signals : 271
  i2c_config_m0.N72(from GTP_LUT5:Z)               : 4
  u_Top_Project.u_RGB_control_Top_A.u_Send_24Bit.dv_RGB_Wave(from GTP_DFF_C:Q)   : 5
  u_Top_Project.u_RGB_control_Top_B.u_Send_24Bit.dv_RGB_Wave(from GTP_DFF_C:Q)   : 5
  u_Top_Project.u_algorithm_left.N1336(from GTP_LUT6:Z)  : 5
  u_Top_Project.u_algorithm_right.N1366(from GTP_LUT5:Z)       : 5
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39(from GTP_LUT6:Z)  : 6
  u_Top_Project.u_algorithm_left.N1361(from GTP_LUT6:Z)  : 6
  u_Top_Project.u_algorithm_right.N1391(from GTP_LUT5:Z)       : 6
  u_Top_Project.u_Left_Down_FIFO_control.N138(from GTP_LUT3:Z)       : 7
  u_Top_Project.u_Right_Up_FIFO_control_B.N138(from GTP_LUT3:Z)      : 7
  u_Top_Project.u_algorithm_down.N1813(from GTP_LUT6CARRY:Z)   : 7
  u_Top_Project.u_algorithm_down.N1842(from GTP_LUT4:Z)  : 7
  u_Top_Project.u_algorithm_up.N1809(from GTP_LUT2:Z)    : 7
  u_Top_Project.u_algorithm_up.N1838(from GTP_LUT4:Z)    : 7
  i2c_config_m0.i2c_master_top_m0.byte_controller.N179(from GTP_LUT5:Z)    : 9
  i2c_config_m0.N70(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  u_Top_Project.u_algorithm_down.N1754(from GTP_LUT6:Z)  : 11
  u_Top_Project.u_algorithm_left.N1293(from GTP_LUT5:Z)  : 11
  u_Top_Project.u_algorithm_right.N1323(from GTP_LUT6:Z)       : 11
  u_Top_Project.u_algorithm_up.N1750(from GTP_LUT6:Z)    : 11
  sys_reset_n_u0.N3(from GTP_LUT4:Z)               : 13
  u_Top_Project.u_algorithm_right.N1319(from GTP_LUT5:Z)       : 13
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT6:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18
  u_Top_Project.u_algorithm_down.N1828(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1857(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1872(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1887(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1902(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1917(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1932(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1947(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1962(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1977(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1992(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2007(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2022(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2037(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2052(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2067(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2082(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2097(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2112(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2127(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2142(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2157(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2172(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2187(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2202(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2217(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2232(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2247(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2262(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2277(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2292(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2307(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2322(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2337(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2352(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2367(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2382(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2397(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2412(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2427(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2442(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2457(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2472(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2487(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2502(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2517(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2532(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2547(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2562(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2577(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2592(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2607(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2622(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2637(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2652(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2667(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2682(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2697(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2712(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2727(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2742(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2757(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2772(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2787(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2802(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2817(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2832(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2847(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2862(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2877(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2892(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2907(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2922(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2937(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2952(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2967(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2982(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2997(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1377(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1392(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1407(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1422(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1437(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1452(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1467(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1482(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1497(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1512(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1527(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1542(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1557(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1572(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1587(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1602(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1617(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1632(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1647(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1662(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1677(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1692(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1707(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1722(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1737(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1752(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1767(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1782(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1797(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1812(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1827(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1842(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1857(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1872(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1887(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1902(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1917(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1932(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1947(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1962(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1977(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1992(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N2007(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N2022(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N2037(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_right.N1407(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1422(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1437(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1452(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1467(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1482(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1497(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1512(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1527(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1542(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1557(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1572(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1587(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1602(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1617(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1632(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1647(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1662(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1677(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1692(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1707(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1722(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1737(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1752(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1767(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1782(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1797(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1812(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1827(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1842(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1857(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1872(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1887(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1902(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1917(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1932(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1947(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1962(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1977(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1992(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N2007(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N2022(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N2037(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N2052(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N2067(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_up.N1824(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1853(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1868(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1883(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1898(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1913(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1928(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1943(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1958(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1973(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1988(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2003(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2018(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2033(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2048(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2063(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2078(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2093(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2108(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2123(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2138(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2153(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2168(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2183(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2198(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2213(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2228(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2243(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2258(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2273(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2288(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2303(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2318(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2333(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2348(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2363(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2378(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2393(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2408(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2423(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2438(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2453(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2468(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2483(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2498(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2513(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2528(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2543(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2558(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2573(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2588(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2603(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2618(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2633(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2648(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2663(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2678(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2693(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2708(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2723(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2738(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2753(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2768(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2783(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2798(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2813(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2828(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2843(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2858(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2873(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2888(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2903(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2918(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2933(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2948(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2963(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2978(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2993(from GTP_LUT6:Z)    : 24

Number of DFF:CLK Signals : 5
  nt_vout_hs(from GTP_DFF_C:Q)                     : 13
  nt_vin_clk(from GTP_INBUF:O)                     : 81
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 146
  sys_clk(from GTP_INBUFGDS:O)                     : 232
  ~nt_vin_clk(from GTP_INV:Z)                      : 6306

Number of DFF:CP Signals : 9
  u_Top_Project.u_Left_Down_FIFO_control.N126(from GTP_LUT2:Z)       : 13
  ~nt_rst_n(from GTP_INV:Z)                        : 15
  ~u_Top_Project.u_RGB_control_Top_A.current_state_1(from GTP_INV:Z)       : 16
  ~u_Top_Project.u_RGB_control_Top_B.current_state_1(from GTP_INV:Z)       : 16
  ~u_Top_Project.u_algorithm_down.resetn_GetMax(from GTP_INV:Z)      : 31
  ~u_Top_Project.u_algorithm_up.resetn_GetMax(from GTP_INV:Z)  : 31
  ~u_Top_Project.u_algorithm_left.resetn_GetMax(from GTP_INV:Z)      : 32
  ~u_Top_Project.u_algorithm_right.resetn_GetMax(from GTP_INV:Z)     : 32
  ~sys_rst_n(from GTP_INV:Z)                       : 6589

Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                           | LUT       | FF       | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_loop                                  | 10716     | 6778     | 384                 | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 1        | 0        | 0          | 67     | 0         | 0          | 402           | 0            | 1305         | 626          | 0         | 0        | 0        | 0        | 0             | 0        
| + i2c_config_m0                            | 148       | 131      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 1            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + i2c_master_top_m0                      | 131       | 115      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 38            | 0            | 1            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + byte_controller                      | 107       | 97       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 38            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|       + bit_controller                     | 72        | 72       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 36            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
| + lut_hdmi_m0                              | 4         | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
| + sys_pll_m0                               | 0         | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
| + sys_reset_n_u0                           | 20        | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 15            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
| + u_Top_Project                            | 10544     | 6551     | 384                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 339           | 0            | 1304         | 626          | 0         | 0        | 0        | 0        | 0             | 0        
|   + Down_FIFO_u                            | 175       | 58       | 96                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 30            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + u_ipm_distributed_fifo_Down_FIFO     | 175       | 58       | 96                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 30            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|       + ipm_distributed_sdpram_Down_FIFO   | 122       | 0        | 96                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|       + u_ipm_distributed_fifo_ctr         | 51        | 58       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 30            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + Left_FIFO_u                            | 150       | 58       | 96                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 30            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + u_ipm_distributed_fifo_Left_FIFO     | 150       | 58       | 96                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 30            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|       + ipm_distributed_sdpram_Left_FIFO   | 98        | 0        | 96                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|       + u_ipm_distributed_fifo_ctr         | 51        | 58       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 30            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + Right_FIFO_u                           | 174       | 58       | 96                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 30            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + u_ipm_distributed_fifo_Right_FIFO    | 174       | 58       | 96                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 30            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|       + ipm_distributed_sdpram_Right_FIFO  | 122       | 0        | 96                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|       + u_ipm_distributed_fifo_ctr         | 51        | 58       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 30            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + Up_FIFO_u                              | 151       | 58       | 96                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 30            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + u_ipm_distributed_fifo_Up_FIFO       | 151       | 58       | 96                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 30            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|       + ipm_distributed_sdpram_Up_FIFO     | 98        | 0        | 96                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|       + u_ipm_distributed_fifo_ctr         | 51        | 58       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 30            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + u_Left_Down_FIFO_control               | 74        | 60       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 26            | 0            | 24           | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + u_RGB_control_Top_A                    | 27        | 19       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 4            | 1            | 0         | 0        | 0        | 0        | 0             | 0        
|     + u_Send_24Bit                         | 25        | 16       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 4            | 1            | 0         | 0        | 0        | 0        | 0             | 0        
|       + u_RGB_Wave                         | 12        | 10       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 1            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + u_RGB_control_Top_B                    | 26        | 18       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 4            | 1            | 0         | 0        | 0        | 0        | 0             | 0        
|     + u_Send_24Bit                         | 24        | 16       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 4            | 1            | 0         | 0        | 0        | 0        | 0             | 0        
|       + u_RGB_Wave                         | 11        | 10       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 1            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + u_Right_Up_FIFO_control_B              | 39        | 34       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 24           | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + u_algorithm_down                       | 3232      | 1947     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 50            | 0            | 480          | 240          | 0         | 0        | 0        | 0        | 0             | 0        
|     + GetMax_u                             | 4         | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + u_GetMin                             | 62        | 25       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + u_algorithm_left                       | 1629      | 1146     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 144          | 72           | 0         | 0        | 0        | 0        | 0             | 0        
|     + GetMax_u                             | 5         | 7        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + uu_GetMin                            | 63        | 25       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + u_algorithm_right                      | 1638      | 1149     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 144          | 72           | 0         | 0        | 0        | 0        | 0             | 0        
|     + GetMax_uuuu                          | 5         | 7        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + uuu_GetMin                           | 63        | 25       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + u_algorithm_up                         | 3229      | 1946     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 46            | 0            | 480          | 240          | 0         | 0        | 0        | 0        | 0             | 0        
|     + GetMax_u                             | 4         | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + u_GetMin                             | 64        | 25       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared               232           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)    146           0  {sys_pll_m0/u_gpll/CLKOUT0}
 hdmi_loop|vin_clk        1000.000     {0 500}        Declared              6771           1  {vin_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hdmi_loop|vin_clk                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    200.000 MHz     300.933 MHz          5.000          3.323          1.677
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     337.382 MHz         20.000          2.964         17.036
 hdmi_loop|vin_clk            1.000 MHz      81.222 MHz       1000.000         12.312        493.844
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.677       0.000              0            219
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.036       0.000              0            229
 hdmi_loop|vin_clk      hdmi_loop|vin_clk          493.844       0.000              0          15407
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.579       0.000              0            219
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.579       0.000              0            229
 hdmi_loop|vin_clk      hdmi_loop|vin_clk            0.579       0.000              0          15407
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      0.259       0.000              0            200
 sys_clk                sys_clk                      3.982       0.000              0             32
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.060       0.000              0            128
 hdmi_loop|vin_clk      hdmi_loop|vin_clk          998.846       0.000              0            126
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      4.490       0.000              0            200
 sys_clk                sys_clk                      0.817       0.000              0             32
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     2.639       0.000              0            128
 hdmi_loop|vin_clk      hdmi_loop|vin_clk            0.951       0.000              0            126
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            232
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0            146
 hdmi_loop|vin_clk                                 499.800       0.000              0           6771
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.478 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/Q (GTP_DFF_C)
                                   net (fanout=101)      0.723       4.201         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/rd_addr [5]
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N114_6/I3 (GTP_LUT6CARRY)
                                   td                    0.160       4.361 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N114_6/Z (GTP_LUT6CARRY)
                                   net (fanout=2)        0.397       4.758         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159       4.917 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.917         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2160
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.939 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.939         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2161
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.961 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.961         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2162
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.983 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.983         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2163
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.005 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.005         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2164
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.027 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.027         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2165
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.049 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.049         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2166
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.071 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.071         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2167
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_9/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.139 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_9/Z (GTP_LUT6CARRY)
                                   net (fanout=3)        0.425       5.564         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N164_7/I1 (GTP_LUT2)
                                   td                    0.224       5.788 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N164_7/Z (GTP_LUT2)
                                   net (fanout=2)        0.397       6.185         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/I3 (GTP_LUT6CARRY)
                                   td                    0.159       6.344 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.344         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
                                                                                   u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_4/CIN (GTP_LUT6CARRY)
                                   td                    0.068       6.412 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_4/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.412         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                   6.412         Logic Levels: 13 
                                                                                   Logic: 1.195ns(38.094%), Route: 1.942ns(61.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 sys_clk_p                                               0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       5.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       6.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       8.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       8.275                          
 clock uncertainty                                      -0.050       8.225                          

 Setup time                                             -0.136       8.089                          

 Data required time                                                  8.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.089                          
 Data arrival time                                                   6.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.478 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/Q (GTP_DFF_C)
                                   net (fanout=101)      0.723       4.201         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/rd_addr [5]
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N114_5/I3 (GTP_LUT6CARRY)
                                   td                    0.160       4.361 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N114_5/Z (GTP_LUT6CARRY)
                                   net (fanout=2)        0.397       4.758         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159       4.917 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.917         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N590
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.939 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.939         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N591
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.961 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.961         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N592
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.983 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.983         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N593
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.005 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.005         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N594
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.027 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.027         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N595
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.049 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.049         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N596
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.071 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.071         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N597
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_9/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.139 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_9/Z (GTP_LUT6CARRY)
                                   net (fanout=3)        0.425       5.564         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N164_7/I1 (GTP_LUT2)
                                   td                    0.224       5.788 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N164_7/Z (GTP_LUT2)
                                   net (fanout=2)        0.397       6.185         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/I3 (GTP_LUT6CARRY)
                                   td                    0.159       6.344 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.344         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
                                                                                   u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_4/CIN (GTP_LUT6CARRY)
                                   td                    0.068       6.412 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_4/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.412         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246
                                                                           r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                   6.412         Logic Levels: 13 
                                                                                   Logic: 1.195ns(38.094%), Route: 1.942ns(61.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 sys_clk_p                                               0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       5.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       6.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       8.275         sys_clk          
                                                                           r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       8.275                          
 clock uncertainty                                      -0.050       8.225                          

 Setup time                                             -0.136       8.089                          

 Data required time                                                  8.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.089                          
 Data arrival time                                                   6.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.478 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/Q (GTP_DFF_C)
                                   net (fanout=101)      0.723       4.201         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/rd_addr [5]
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N114_6/I3 (GTP_LUT6CARRY)
                                   td                    0.160       4.361 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N114_6/Z (GTP_LUT6CARRY)
                                   net (fanout=2)        0.397       4.758         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159       4.917 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.917         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1104
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.939 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.939         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1105
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.961 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.961         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1106
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.983 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.983         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1107
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.005 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.005         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1108
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.027 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.027         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1109
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.049 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.049         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1110
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.071 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.071         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1111
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_9/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.139 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_9/Z (GTP_LUT6CARRY)
                                   net (fanout=3)        0.425       5.564         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N164_7/I1 (GTP_LUT2)
                                   td                    0.224       5.788 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N164_7/Z (GTP_LUT2)
                                   net (fanout=2)        0.397       6.185         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/I3 (GTP_LUT6CARRY)
                                   td                    0.159       6.344 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.344         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
                                                                                   u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_4/CIN (GTP_LUT6CARRY)
                                   td                    0.068       6.412 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_4/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.412         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246
                                                                           r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                   6.412         Logic Levels: 13 
                                                                                   Logic: 1.195ns(38.094%), Route: 1.942ns(61.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 sys_clk_p                                               0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       5.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       6.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       8.275         sys_clk          
                                                                           r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       8.275                          
 clock uncertainty                                      -0.050       8.225                          

 Setup time                                             -0.136       8.089                          

 Data required time                                                  8.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.089                          
 Data arrival time                                                   6.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.460 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.810         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [0]
                                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.810         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.275                          
 clock uncertainty                                       0.000       3.275                          

 Hold time                                              -0.044       3.231                          

 Data required time                                                  3.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.231                          
 Data arrival time                                                   3.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.460 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.810         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [1]
                                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.810         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.275                          
 clock uncertainty                                       0.000       3.275                          

 Hold time                                              -0.044       3.231                          

 Data required time                                                  3.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.231                          
 Data arrival time                                                   3.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[2]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.460 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.810         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [2]
                                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   3.810         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.275                          
 clock uncertainty                                       0.000       3.275                          

 Hold time                                              -0.044       3.231                          

 Data required time                                                  3.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.231                          
 Data arrival time                                                   3.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_write_req/D (GTP_DFF)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       5.379 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        2.379       7.758         sys_rst_n        
                                                                                   i2c_config_m0/i2c_write_req_ce_mux/I2 (GTP_LUT5)
                                   td                    0.096       7.854 r       i2c_config_m0/i2c_write_req_ce_mux/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.854         i2c_config_m0/_N52348
                                                                           r       i2c_config_m0/i2c_write_req/D (GTP_DFF)

 Data arrival time                                                   7.854         Logic Levels: 1  
                                                                                   Logic: 0.299ns(11.165%), Route: 2.379ns(88.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837      22.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      25.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_write_req/CLK (GTP_DFF)
 clock pessimism                                         0.000      25.176                          
 clock uncertainty                                      -0.150      25.026                          

 Setup time                                             -0.136      24.890                          

 Data required time                                                 24.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.890                          
 Data arrival time                                                   7.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.036                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       5.379 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.804         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.989 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       6.339         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52508
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT6CARRY)
                                   td                    0.159       6.498 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.498         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52510_co
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       6.566 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6CARRY)
                                   net (fanout=16)       0.539       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       7.264 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.264         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.286 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.286         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.308 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.308         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.330 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.330         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.352 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.352         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.374 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.374         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.396 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.396         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.418 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.418         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.440 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.440         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.462 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.462         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.484 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.484         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.506 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.506         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.528 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.528         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.550 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.550         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.572 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.572         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [15]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.640 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.640         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [15]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)

 Data arrival time                                                   7.640         Logic Levels: 19 
                                                                                   Logic: 1.150ns(46.672%), Route: 1.314ns(53.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837      22.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      25.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.176                          
 clock uncertainty                                      -0.150      25.026                          

 Setup time                                             -0.136      24.890                          

 Data required time                                                 24.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.890                          
 Data arrival time                                                   7.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.250                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       5.379 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.804         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.989 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       6.339         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52508
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT6CARRY)
                                   td                    0.159       6.498 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.498         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52510_co
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       6.566 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6CARRY)
                                   net (fanout=16)       0.539       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       7.264 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.264         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.286 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.286         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.308 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.308         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.330 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.330         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.352 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.352         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.374 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.374         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.396 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.396         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.418 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.418         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.440 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.440         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.462 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.462         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.484 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.484         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.506 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.506         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.528 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.528         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.550 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.550         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.618 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.618         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [14]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)

 Data arrival time                                                   7.618         Logic Levels: 18 
                                                                                   Logic: 1.128ns(46.192%), Route: 1.314ns(53.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837      22.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      25.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.176                          
 clock uncertainty                                      -0.150      25.026                          

 Setup time                                             -0.136      24.890                          

 Data required time                                                 24.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.890                          
 Data arrival time                                                   7.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.272                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       5.361 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.711         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.711         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.176                          
 clock uncertainty                                       0.000       5.176                          

 Hold time                                              -0.044       5.132                          

 Data required time                                                  5.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.132                          
 Data arrival time                                                   5.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       5.361 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.711         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.711         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.176                          
 clock uncertainty                                       0.000       5.176                          

 Hold time                                              -0.044       5.132                          

 Data required time                                                  5.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.132                          
 Data arrival time                                                   5.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       5.361 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.711         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.711         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       5.176                          
 clock uncertainty                                       0.000       5.176                          

 Hold time                                              -0.044       5.132                          

 Data required time                                                  5.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.132                          
 Data arrival time                                                   5.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_algorithm_down/count_up[0]/CE (GTP_DFF_CE)
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_vs_d2/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_vs_d2/Q (GTP_DFF_C)
                                   net (fanout=274)      1.069       4.431         nt_vout_vs       
                                                                                   u_Top_Project/u_algorithm_down/N151_1/I2 (GTP_LUT6CARRY)
                                   td                    0.096       4.527 r       u_Top_Project/u_algorithm_down/N151_1/Z (GTP_LUT6CARRY)
                                   net (fanout=5066)     2.074       6.601         u_Top_Project/u_algorithm_down/N1834
                                                                                   u_Top_Project/u_algorithm_left/N693_1/I2 (GTP_LUT3)
                                   td                    0.179       6.780 r       u_Top_Project/u_algorithm_left/N693_1/Z (GTP_LUT3)
                                   net (fanout=1952)     1.452       8.232         u_Top_Project/u_algorithm_down/N1795
                                                                                   u_Top_Project/u_algorithm_down/N1803_6/I4 (GTP_LUT6CARRY)
                                   td                    0.159       8.391 f       u_Top_Project/u_algorithm_down/N1803_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       8.391         u_Top_Project/u_algorithm_down/_N0_co
                                                                                   u_Top_Project/u_algorithm_down/N1813/CIN (GTP_LUT6CARRY)
                                   td                    0.068       8.459 r       u_Top_Project/u_algorithm_down/N1813/Z (GTP_LUT6CARRY)
                                   net (fanout=7)        0.482       8.941         u_Top_Project/u_algorithm_down/N1813
                                                                           r       u_Top_Project/u_algorithm_down/count_up[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.941         Logic Levels: 4  
                                                                                   Logic: 0.705ns(12.193%), Route: 5.077ns(87.807%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_down/count_up[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     503.061                          
 clock uncertainty                                      -0.050     503.011                          

 Setup time                                             -0.226     502.785                          

 Data required time                                                502.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.785                          
 Data arrival time                                                   8.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       493.844                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_algorithm_down/count_up[1]/CE (GTP_DFF_CE)
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_vs_d2/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_vs_d2/Q (GTP_DFF_C)
                                   net (fanout=274)      1.069       4.431         nt_vout_vs       
                                                                                   u_Top_Project/u_algorithm_down/N151_1/I2 (GTP_LUT6CARRY)
                                   td                    0.096       4.527 r       u_Top_Project/u_algorithm_down/N151_1/Z (GTP_LUT6CARRY)
                                   net (fanout=5066)     2.074       6.601         u_Top_Project/u_algorithm_down/N1834
                                                                                   u_Top_Project/u_algorithm_left/N693_1/I2 (GTP_LUT3)
                                   td                    0.179       6.780 r       u_Top_Project/u_algorithm_left/N693_1/Z (GTP_LUT3)
                                   net (fanout=1952)     1.452       8.232         u_Top_Project/u_algorithm_down/N1795
                                                                                   u_Top_Project/u_algorithm_down/N1803_6/I4 (GTP_LUT6CARRY)
                                   td                    0.159       8.391 f       u_Top_Project/u_algorithm_down/N1803_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       8.391         u_Top_Project/u_algorithm_down/_N0_co
                                                                                   u_Top_Project/u_algorithm_down/N1813/CIN (GTP_LUT6CARRY)
                                   td                    0.068       8.459 r       u_Top_Project/u_algorithm_down/N1813/Z (GTP_LUT6CARRY)
                                   net (fanout=7)        0.482       8.941         u_Top_Project/u_algorithm_down/N1813
                                                                           r       u_Top_Project/u_algorithm_down/count_up[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.941         Logic Levels: 4  
                                                                                   Logic: 0.705ns(12.193%), Route: 5.077ns(87.807%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_down/count_up[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     503.061                          
 clock uncertainty                                      -0.050     503.011                          

 Setup time                                             -0.226     502.785                          

 Data required time                                                502.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.785                          
 Data arrival time                                                   8.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       493.844                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_algorithm_down/count_up[2]/CE (GTP_DFF_CE)
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_vs_d2/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_vs_d2/Q (GTP_DFF_C)
                                   net (fanout=274)      1.069       4.431         nt_vout_vs       
                                                                                   u_Top_Project/u_algorithm_down/N151_1/I2 (GTP_LUT6CARRY)
                                   td                    0.096       4.527 r       u_Top_Project/u_algorithm_down/N151_1/Z (GTP_LUT6CARRY)
                                   net (fanout=5066)     2.074       6.601         u_Top_Project/u_algorithm_down/N1834
                                                                                   u_Top_Project/u_algorithm_left/N693_1/I2 (GTP_LUT3)
                                   td                    0.179       6.780 r       u_Top_Project/u_algorithm_left/N693_1/Z (GTP_LUT3)
                                   net (fanout=1952)     1.452       8.232         u_Top_Project/u_algorithm_down/N1795
                                                                                   u_Top_Project/u_algorithm_down/N1803_6/I4 (GTP_LUT6CARRY)
                                   td                    0.159       8.391 f       u_Top_Project/u_algorithm_down/N1803_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       8.391         u_Top_Project/u_algorithm_down/_N0_co
                                                                                   u_Top_Project/u_algorithm_down/N1813/CIN (GTP_LUT6CARRY)
                                   td                    0.068       8.459 r       u_Top_Project/u_algorithm_down/N1813/Z (GTP_LUT6CARRY)
                                   net (fanout=7)        0.482       8.941         u_Top_Project/u_algorithm_down/N1813
                                                                           r       u_Top_Project/u_algorithm_down/count_up[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.941         Logic Levels: 4  
                                                                                   Logic: 0.705ns(12.193%), Route: 5.077ns(87.807%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_down/count_up[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     503.061                          
 clock uncertainty                                      -0.050     503.011                          

 Setup time                                             -0.226     502.785                          

 Data required time                                                502.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.785                          
 Data arrival time                                                   8.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       493.844                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[0]/D (GTP_DFF_C)
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.185     503.246 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350     503.596         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr1 [0]
                                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                 503.596         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     503.061                          
 clock uncertainty                                       0.000     503.061                          

 Hold time                                              -0.044     503.017                          

 Data required time                                                503.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.017                          
 Data arrival time                                                 503.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[1]/D (GTP_DFF_C)
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.185     503.246 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350     503.596         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr1 [1]
                                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                 503.596         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     503.061                          
 clock uncertainty                                       0.000     503.061                          

 Hold time                                              -0.044     503.017                          

 Data required time                                                503.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.017                          
 Data arrival time                                                 503.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[2]/D (GTP_DFF_C)
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.185     503.246 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350     503.596         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr1 [2]
                                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                 503.596         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     503.061                          
 clock uncertainty                                       0.000     503.061                          

 Hold time                                              -0.044     503.017                          

 Data required time                                                503.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.017                          
 Data arrival time                                                 503.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -1.901  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       5.361 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       5.361         sys_rst_n        
                                                                                   N2_0/I (GTP_INV) 
                                   td                    0.000       5.361 r       N2_0/Z (GTP_INV) 
                                   net (fanout=6589)     2.379       7.740         N2_0             
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   7.740         Logic Levels: 1  
                                                                                   Logic: 0.185ns(7.215%), Route: 2.379ns(92.785%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 sys_clk_p                                               0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       5.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       6.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       8.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       8.275                          
 clock uncertainty                                      -0.050       8.225                          

 Recovery time                                          -0.226       7.999                          

 Data required time                                                  7.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.999                          
 Data arrival time                                                   7.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.raddr_msb/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -1.901  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       5.361 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       5.361         sys_rst_n        
                                                                                   N2_0/I (GTP_INV) 
                                   td                    0.000       5.361 r       N2_0/Z (GTP_INV) 
                                   net (fanout=6589)     2.379       7.740         N2_0             
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.raddr_msb/C (GTP_DFF_C)

 Data arrival time                                                   7.740         Logic Levels: 1  
                                                                                   Logic: 0.185ns(7.215%), Route: 2.379ns(92.785%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 sys_clk_p                                               0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       5.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       6.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       8.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.raddr_msb/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.275                          
 clock uncertainty                                      -0.050       8.225                          

 Recovery time                                          -0.226       7.999                          

 Data required time                                                  7.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.999                          
 Data arrival time                                                   7.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -1.901  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       5.361 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       5.361         sys_rst_n        
                                                                                   N2_0/I (GTP_INV) 
                                   td                    0.000       5.361 r       N2_0/Z (GTP_INV) 
                                   net (fanout=6589)     2.379       7.740         N2_0             
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/C (GTP_DFF_C)

 Data arrival time                                                   7.740         Logic Levels: 1  
                                                                                   Logic: 0.185ns(7.215%), Route: 2.379ns(92.785%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 sys_clk_p                                               0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       5.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       6.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       8.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.275                          
 clock uncertainty                                      -0.050       8.225                          

 Recovery time                                          -0.226       7.999                          

 Data required time                                                  7.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.999                          
 Data arrival time                                                   7.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.901  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       5.379 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       5.379         sys_rst_n        
                                                                                   N2_0/I (GTP_INV) 
                                   td                    0.000       5.379 f       N2_0/Z (GTP_INV) 
                                   net (fanout=6589)     2.379       7.758         N2_0             
                                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   7.758         Logic Levels: 1  
                                                                                   Logic: 0.203ns(7.862%), Route: 2.379ns(92.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.275                          
 clock uncertainty                                       0.050       3.325                          

 Removal time                                           -0.057       3.268                          

 Data required time                                                  3.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.268                          
 Data arrival time                                                   7.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.490                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.raddr_msb/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.901  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       5.379 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       5.379         sys_rst_n        
                                                                                   N2_0/I (GTP_INV) 
                                   td                    0.000       5.379 f       N2_0/Z (GTP_INV) 
                                   net (fanout=6589)     2.379       7.758         N2_0             
                                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.raddr_msb/C (GTP_DFF_C)

 Data arrival time                                                   7.758         Logic Levels: 1  
                                                                                   Logic: 0.203ns(7.862%), Route: 2.379ns(92.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.raddr_msb/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.275                          
 clock uncertainty                                       0.050       3.325                          

 Removal time                                           -0.057       3.268                          

 Data required time                                                  3.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.268                          
 Data arrival time                                                   7.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.490                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.901  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       5.379 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       5.379         sys_rst_n        
                                                                                   N2_0/I (GTP_INV) 
                                   td                    0.000       5.379 f       N2_0/Z (GTP_INV) 
                                   net (fanout=6589)     2.379       7.758         N2_0             
                                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/C (GTP_DFF_C)

 Data arrival time                                                   7.758         Logic Levels: 1  
                                                                                   Logic: 0.203ns(7.862%), Route: 2.379ns(92.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.275                          
 clock uncertainty                                       0.050       3.325                          

 Removal time                                           -0.057       3.268                          

 Data required time                                                  3.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.268                          
 Data arrival time                                                   7.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)

                                   tco                   0.185       3.460 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/Q (GTP_DFF_C)
                                   net (fanout=6)        0.000       3.460         u_Top_Project/u_RGB_control_Top_A/current_state_1
                                                                                   u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1/I (GTP_INV)
                                   td                    0.000       3.460 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1/Z (GTP_INV)
                                   net (fanout=16)       0.557       4.017         u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1
                                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[0]/C (GTP_DFF_CE)

 Data arrival time                                                   4.017         Logic Levels: 1  
                                                                                   Logic: 0.185ns(24.933%), Route: 0.557ns(75.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 sys_clk_p                                               0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       5.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       6.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       8.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.275                          
 clock uncertainty                                      -0.050       8.225                          

 Recovery time                                          -0.226       7.999                          

 Data required time                                                  7.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.999                          
 Data arrival time                                                   4.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)

                                   tco                   0.185       3.460 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/Q (GTP_DFF_C)
                                   net (fanout=6)        0.000       3.460         u_Top_Project/u_RGB_control_Top_A/current_state_1
                                                                                   u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1/I (GTP_INV)
                                   td                    0.000       3.460 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1/Z (GTP_INV)
                                   net (fanout=16)       0.557       4.017         u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1
                                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/C (GTP_DFF_CE)

 Data arrival time                                                   4.017         Logic Levels: 1  
                                                                                   Logic: 0.185ns(24.933%), Route: 0.557ns(75.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 sys_clk_p                                               0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       5.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       6.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       8.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.275                          
 clock uncertainty                                      -0.050       8.225                          

 Recovery time                                          -0.226       7.999                          

 Data required time                                                  7.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.999                          
 Data arrival time                                                   4.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)

                                   tco                   0.185       3.460 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/Q (GTP_DFF_C)
                                   net (fanout=6)        0.000       3.460         u_Top_Project/u_RGB_control_Top_A/current_state_1
                                                                                   u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1/I (GTP_INV)
                                   td                    0.000       3.460 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1/Z (GTP_INV)
                                   net (fanout=16)       0.557       4.017         u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1
                                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/C (GTP_DFF_CE)

 Data arrival time                                                   4.017         Logic Levels: 1  
                                                                                   Logic: 0.185ns(24.933%), Route: 0.557ns(75.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 sys_clk_p                                               0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       5.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       6.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       8.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.275                          
 clock uncertainty                                      -0.050       8.225                          

 Recovery time                                          -0.226       7.999                          

 Data required time                                                  7.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.999                          
 Data arrival time                                                   4.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)

                                   tco                   0.203       3.478 r       u_Top_Project/u_RGB_control_Top_A/current_state_1/Q (GTP_DFF_C)
                                   net (fanout=6)        0.000       3.478         u_Top_Project/u_RGB_control_Top_A/current_state_1
                                                                                   u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1/I (GTP_INV)
                                   td                    0.000       3.478 f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1/Z (GTP_INV)
                                   net (fanout=16)       0.557       4.035         u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1
                                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[0]/C (GTP_DFF_CE)

 Data arrival time                                                   4.035         Logic Levels: 1  
                                                                                   Logic: 0.203ns(26.711%), Route: 0.557ns(73.289%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.275                          
 clock uncertainty                                       0.000       3.275                          

 Removal time                                           -0.057       3.218                          

 Data required time                                                  3.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.218                          
 Data arrival time                                                   4.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.817                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)

                                   tco                   0.203       3.478 r       u_Top_Project/u_RGB_control_Top_A/current_state_1/Q (GTP_DFF_C)
                                   net (fanout=6)        0.000       3.478         u_Top_Project/u_RGB_control_Top_A/current_state_1
                                                                                   u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1/I (GTP_INV)
                                   td                    0.000       3.478 f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1/Z (GTP_INV)
                                   net (fanout=16)       0.557       4.035         u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1
                                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/C (GTP_DFF_CE)

 Data arrival time                                                   4.035         Logic Levels: 1  
                                                                                   Logic: 0.203ns(26.711%), Route: 0.557ns(73.289%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.275                          
 clock uncertainty                                       0.000       3.275                          

 Removal time                                           -0.057       3.218                          

 Data required time                                                  3.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.218                          
 Data arrival time                                                   4.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.817                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)

                                   tco                   0.203       3.478 r       u_Top_Project/u_RGB_control_Top_A/current_state_1/Q (GTP_DFF_C)
                                   net (fanout=6)        0.000       3.478         u_Top_Project/u_RGB_control_Top_A/current_state_1
                                                                                   u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1/I (GTP_INV)
                                   td                    0.000       3.478 f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1/Z (GTP_INV)
                                   net (fanout=16)       0.557       4.035         u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/N1_1
                                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/C (GTP_DFF_CE)

 Data arrival time                                                   4.035         Logic Levels: 1  
                                                                                   Logic: 0.203ns(26.711%), Route: 0.557ns(73.289%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.275                          
 clock uncertainty                                       0.000       3.275                          

 Removal time                                           -0.057       3.218                          

 Data required time                                                  3.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.218                          
 Data arrival time                                                   4.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.817                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       5.361 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       5.361         sys_rst_n        
                                                                                   N2_0/I (GTP_INV) 
                                   td                    0.000       5.361 r       N2_0/Z (GTP_INV) 
                                   net (fanout=6589)     2.379       7.740         N2_0             
                                                                           r       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   7.740         Logic Levels: 1  
                                                                                   Logic: 0.185ns(7.215%), Route: 2.379ns(92.785%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837      22.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      25.176         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.176                          
 clock uncertainty                                      -0.150      25.026                          

 Recovery time                                          -0.226      24.800                          

 Data required time                                                 24.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.800                          
 Data arrival time                                                   7.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.060                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       5.361 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       5.361         sys_rst_n        
                                                                                   N2_0/I (GTP_INV) 
                                   td                    0.000       5.361 r       N2_0/Z (GTP_INV) 
                                   net (fanout=6589)     2.379       7.740         N2_0             
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)

 Data arrival time                                                   7.740         Logic Levels: 1  
                                                                                   Logic: 0.185ns(7.215%), Route: 2.379ns(92.785%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837      22.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      25.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.176                          
 clock uncertainty                                      -0.150      25.026                          

 Recovery time                                          -0.226      24.800                          

 Data required time                                                 24.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.800                          
 Data arrival time                                                   7.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.060                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       5.361 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       5.361         sys_rst_n        
                                                                                   N2_0/I (GTP_INV) 
                                   td                    0.000       5.361 r       N2_0/Z (GTP_INV) 
                                   net (fanout=6589)     2.379       7.740         N2_0             
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)

 Data arrival time                                                   7.740         Logic Levels: 1  
                                                                                   Logic: 0.185ns(7.215%), Route: 2.379ns(92.785%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837      22.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      25.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.176                          
 clock uncertainty                                      -0.150      25.026                          

 Recovery time                                          -0.226      24.800                          

 Data required time                                                 24.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.800                          
 Data arrival time                                                   7.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.060                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       5.379 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       5.379         sys_rst_n        
                                                                                   N2_0/I (GTP_INV) 
                                   td                    0.000       5.379 f       N2_0/Z (GTP_INV) 
                                   net (fanout=6589)     2.379       7.758         N2_0             
                                                                           f       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   7.758         Logic Levels: 1  
                                                                                   Logic: 0.203ns(7.862%), Route: 2.379ns(92.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.176                          
 clock uncertainty                                       0.000       5.176                          

 Removal time                                           -0.057       5.119                          

 Data required time                                                  5.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.119                          
 Data arrival time                                                   7.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.639                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       5.379 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       5.379         sys_rst_n        
                                                                                   N2_0/I (GTP_INV) 
                                   td                    0.000       5.379 f       N2_0/Z (GTP_INV) 
                                   net (fanout=6589)     2.379       7.758         N2_0             
                                                                           f       i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)

 Data arrival time                                                   7.758         Logic Levels: 1  
                                                                                   Logic: 0.203ns(7.862%), Route: 2.379ns(92.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.176                          
 clock uncertainty                                       0.000       5.176                          

 Removal time                                           -0.057       5.119                          

 Data required time                                                  5.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.119                          
 Data arrival time                                                   7.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.639                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       5.379 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       5.379         sys_rst_n        
                                                                                   N2_0/I (GTP_INV) 
                                   td                    0.000       5.379 f       N2_0/Z (GTP_INV) 
                                   net (fanout=6589)     2.379       7.758         N2_0             
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)

 Data arrival time                                                   7.758         Logic Levels: 1  
                                                                                   Logic: 0.203ns(7.862%), Route: 2.379ns(92.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.176                          
 clock uncertainty                                       0.000       5.176                          

 Removal time                                           -0.057       5.119                          

 Data required time                                                  5.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.119                          
 Data arrival time                                                   7.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.639                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_algorithm_left/GetMax_u/count[0]/C (GTP_DFF_C)
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_left/resetn_GetMax/CLK (GTP_DFF_C)

                                   tco                   0.185     503.246 f       u_Top_Project/u_algorithm_left/resetn_GetMax/Q (GTP_DFF_C)
                                   net (fanout=55)       0.000     503.246         u_Top_Project/u_algorithm_left/resetn_GetMax
                                                                                   u_Top_Project/u_algorithm_left/GetMax_u/N0/I (GTP_INV)
                                   td                    0.000     503.246 r       u_Top_Project/u_algorithm_left/GetMax_u/N0/Z (GTP_INV)
                                   net (fanout=32)       0.693     503.939         u_Top_Project/u_algorithm_left/GetMax_u/N0
                                                                           r       u_Top_Project/u_algorithm_left/GetMax_u/count[0]/C (GTP_DFF_C)

 Data arrival time                                                 503.939         Logic Levels: 1  
                                                                                   Logic: 0.185ns(21.071%), Route: 0.693ns(78.929%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                      1500.000    1500.000 f                        
 vin_clk                                                 0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000    1500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861    1500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000    1500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000    1500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200    1503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_left/GetMax_u/count[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1503.061                          
 clock uncertainty                                      -0.050    1503.011                          

 Recovery time                                          -0.226    1502.785                          

 Data required time                                               1502.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.785                          
 Data arrival time                                                 503.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.846                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_algorithm_left/GetMax_u/count[1]/C (GTP_DFF_C)
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_left/resetn_GetMax/CLK (GTP_DFF_C)

                                   tco                   0.185     503.246 f       u_Top_Project/u_algorithm_left/resetn_GetMax/Q (GTP_DFF_C)
                                   net (fanout=55)       0.000     503.246         u_Top_Project/u_algorithm_left/resetn_GetMax
                                                                                   u_Top_Project/u_algorithm_left/GetMax_u/N0/I (GTP_INV)
                                   td                    0.000     503.246 r       u_Top_Project/u_algorithm_left/GetMax_u/N0/Z (GTP_INV)
                                   net (fanout=32)       0.693     503.939         u_Top_Project/u_algorithm_left/GetMax_u/N0
                                                                           r       u_Top_Project/u_algorithm_left/GetMax_u/count[1]/C (GTP_DFF_C)

 Data arrival time                                                 503.939         Logic Levels: 1  
                                                                                   Logic: 0.185ns(21.071%), Route: 0.693ns(78.929%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                      1500.000    1500.000 f                        
 vin_clk                                                 0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000    1500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861    1500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000    1500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000    1500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200    1503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_left/GetMax_u/count[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1503.061                          
 clock uncertainty                                      -0.050    1503.011                          

 Recovery time                                          -0.226    1502.785                          

 Data required time                                               1502.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.785                          
 Data arrival time                                                 503.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.846                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_algorithm_left/GetMax_u/count[2]/C (GTP_DFF_C)
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_left/resetn_GetMax/CLK (GTP_DFF_C)

                                   tco                   0.185     503.246 f       u_Top_Project/u_algorithm_left/resetn_GetMax/Q (GTP_DFF_C)
                                   net (fanout=55)       0.000     503.246         u_Top_Project/u_algorithm_left/resetn_GetMax
                                                                                   u_Top_Project/u_algorithm_left/GetMax_u/N0/I (GTP_INV)
                                   td                    0.000     503.246 r       u_Top_Project/u_algorithm_left/GetMax_u/N0/Z (GTP_INV)
                                   net (fanout=32)       0.693     503.939         u_Top_Project/u_algorithm_left/GetMax_u/N0
                                                                           r       u_Top_Project/u_algorithm_left/GetMax_u/count[2]/C (GTP_DFF_C)

 Data arrival time                                                 503.939         Logic Levels: 1  
                                                                                   Logic: 0.185ns(21.071%), Route: 0.693ns(78.929%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                      1500.000    1500.000 f                        
 vin_clk                                                 0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000    1500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861    1500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000    1500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000    1500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200    1503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_left/GetMax_u/count[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1503.061                          
 clock uncertainty                                      -0.050    1503.011                          

 Recovery time                                          -0.226    1502.785                          

 Data required time                                               1502.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.785                          
 Data arrival time                                                 503.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.846                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_algorithm_down/GetMax_u/count[0]/C (GTP_DFF_C)
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_down/resetn_GetMax/CLK (GTP_DFF_C)

                                   tco                   0.203     503.264 r       u_Top_Project/u_algorithm_down/resetn_GetMax/Q (GTP_DFF_C)
                                   net (fanout=55)       0.000     503.264         u_Top_Project/u_algorithm_down/resetn_GetMax
                                                                                   u_Top_Project/u_algorithm_down/GetMax_u/N0/I (GTP_INV)
                                   td                    0.000     503.264 f       u_Top_Project/u_algorithm_down/GetMax_u/N0/Z (GTP_INV)
                                   net (fanout=31)       0.691     503.955         u_Top_Project/u_algorithm_down/GetMax_u/N0
                                                                           f       u_Top_Project/u_algorithm_down/GetMax_u/count[0]/C (GTP_DFF_C)

 Data arrival time                                                 503.955         Logic Levels: 1  
                                                                                   Logic: 0.203ns(22.707%), Route: 0.691ns(77.293%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_down/GetMax_u/count[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     503.061                          
 clock uncertainty                                       0.000     503.061                          

 Removal time                                           -0.057     503.004                          

 Data required time                                                503.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.004                          
 Data arrival time                                                 503.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_algorithm_down/GetMax_u/count[1]/C (GTP_DFF_C)
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_down/resetn_GetMax/CLK (GTP_DFF_C)

                                   tco                   0.203     503.264 r       u_Top_Project/u_algorithm_down/resetn_GetMax/Q (GTP_DFF_C)
                                   net (fanout=55)       0.000     503.264         u_Top_Project/u_algorithm_down/resetn_GetMax
                                                                                   u_Top_Project/u_algorithm_down/GetMax_u/N0/I (GTP_INV)
                                   td                    0.000     503.264 f       u_Top_Project/u_algorithm_down/GetMax_u/N0/Z (GTP_INV)
                                   net (fanout=31)       0.691     503.955         u_Top_Project/u_algorithm_down/GetMax_u/N0
                                                                           f       u_Top_Project/u_algorithm_down/GetMax_u/count[1]/C (GTP_DFF_C)

 Data arrival time                                                 503.955         Logic Levels: 1  
                                                                                   Logic: 0.203ns(22.707%), Route: 0.691ns(77.293%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_down/GetMax_u/count[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     503.061                          
 clock uncertainty                                       0.000     503.061                          

 Removal time                                           -0.057     503.004                          

 Data required time                                                503.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.004                          
 Data arrival time                                                 503.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/CLK (GTP_DFF_C)
Endpoint    : u_Top_Project/u_algorithm_down/GetMax_u/count[2]/C (GTP_DFF_C)
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_down/resetn_GetMax/CLK (GTP_DFF_C)

                                   tco                   0.203     503.264 r       u_Top_Project/u_algorithm_down/resetn_GetMax/Q (GTP_DFF_C)
                                   net (fanout=55)       0.000     503.264         u_Top_Project/u_algorithm_down/resetn_GetMax
                                                                                   u_Top_Project/u_algorithm_down/GetMax_u/N0/I (GTP_INV)
                                   td                    0.000     503.264 f       u_Top_Project/u_algorithm_down/GetMax_u/N0/Z (GTP_INV)
                                   net (fanout=31)       0.691     503.955         u_Top_Project/u_algorithm_down/GetMax_u/N0
                                                                           f       u_Top_Project/u_algorithm_down/GetMax_u/count[2]/C (GTP_DFF_C)

 Data arrival time                                                 503.955         Logic Levels: 1  
                                                                                   Logic: 0.203ns(22.707%), Route: 0.691ns(77.293%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 vin_clk                                                 0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.000     500.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861     500.861 f       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=83)       0.000     500.861         nt_vin_clk       
                                                                                   u_Top_Project/N0/I (GTP_INV)
                                   td                    0.000     500.861 r       u_Top_Project/N0/Z (GTP_INV)
                                   net (fanout=6690)     2.200     503.061         u_Top_Project/RGB_clk
                                                                           r       u_Top_Project/u_algorithm_down/GetMax_u/count[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     503.061                          
 clock uncertainty                                       0.000     503.061                          

 Removal time                                           -0.057     503.004                          

 Data required time                                                503.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.004                          
 Data arrival time                                                 503.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.951                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)

                                   tco                   0.185       5.361 f       i2c_config_m0/state_3/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       5.361         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.966       9.327 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.327         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   9.327         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/CLK (GTP_DFF_C)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      1.837       2.912         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.976 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       5.176         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)

                                   tco                   0.185       5.361 f       i2c_config_m0/error/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       5.361         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.966       9.327 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.327         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   9.327         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)
Endpoint    : ws (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=233)      2.200       3.275         sys_clk          
                                                                           r       u_Top_Project/u_RGB_control_Top_A/current_state_1/CLK (GTP_DFF_C)

                                   tco                   0.203       3.478 r       u_Top_Project/u_RGB_control_Top_A/current_state_1/Q (GTP_DFF_C)
                                   net (fanout=6)        0.557       4.035         u_Top_Project/u_RGB_control_Top_A/current_state_1
                                                                                   u_Top_Project/u_RGB_control_Top_A/ws_1/I3 (GTP_LUT6D)
                                   td                    0.093       4.128 f       u_Top_Project/u_RGB_control_Top_A/ws_1/Z (GTP_LUT6D)
                                   net (fanout=1)        1.200       5.328         nt_ws            
                                                                                   ws_obuf/I (GTP_OUTBUF)
                                   td                    3.966       9.294 f       ws_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.294         ws               
 ws                                                                        f       ws (port)        

 Data arrival time                                                   9.294         Logic Levels: 2  
                                                                                   Logic: 4.262ns(70.809%), Route: 1.757ns(29.191%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N1              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[0] (port)
Endpoint    : vin_data_d0[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 vin_data[0]                                             0.000       0.000 f       vin_data[0] (port)
                                   net (fanout=1)        0.000       0.000         vin_data[0]      
                                                                                   vin_data_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       vin_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_vin_data[0]   
                                                                           f       vin_data_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.300       2.500           0.200           High Pulse Width                          u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/CLK
 2.300       2.500           0.200           Low Pulse Width                           u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/CLK
 2.300       2.500           0.200           High Pulse Width                          u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.raddr_msb/CLK
====================================================================================================

{sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width                          i2c_config_m0/error/CLK
 9.800       10.000          0.200           Low Pulse Width                           i2c_config_m0/error/CLK
 9.800       10.000          0.200           High Pulse Width                          i2c_config_m0/i2c_master_top_m0/ack_in/CLK
====================================================================================================

{hdmi_loop|vin_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/ipm_distributed_sdpram_Down_FIFO/mem_0_0/WCLK
 499.800     500.000         0.200           Low Pulse Width                           u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/ipm_distributed_sdpram_Down_FIFO/mem_0_0/WCLK
 499.800     500.000         0.200           High Pulse Width                          u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/ipm_distributed_sdpram_Down_FIFO/mem_0_1/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------+
| Type       | File Name                                                       
+-------------------------------------------------------------------------------+
| Input      | C:/Users/lei/Desktop/Pan_Final/compile/hdmi_loop_comp.adf       
|            | C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc                    
| Output     | C:/Users/lei/Desktop/Pan_Final/synthesize/hdmi_loop_syn.adf     
|            | C:/Users/lei/Desktop/Pan_Final/synthesize/hdmi_loop_syn.vm      
|            | C:/Users/lei/Desktop/Pan_Final/synthesize/hdmi_loop.snr         
+-------------------------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 613,126,144 bytes
Total CPU  time to synthesize completion : 33.484 sec
Total real time to synthesize completion : 37.000 sec
