// Seed: 2524267521
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  assign id_1 = id_2;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output tri   id_3
);
  wire id_5, id_6;
  module_0 modCall_1 ();
  for (id_7 = 1; 1; id_3 = id_2) begin : LABEL_0
    assign id_7 = 1;
  end
endmodule
module module_2;
  id_1(
      1, 1'b0
  );
  module_0 modCall_1 ();
  wire id_2, id_3, id_4, id_5;
  assign id_4 = id_4;
  wire id_6;
endmodule
