[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenNet/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenNet/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<238> s<237> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<54> s<3> l<1:1> el<1:7>
n<prim_subreg_arb> u<3> t<StringConst> p<54> s<30> l<1:8> el<1:23>
n<> u<4> t<IntegerAtomType_Int> p<5> l<2:13> el<2:16>
n<> u<5> t<Data_type> p<6> c<4> l<2:13> el<2:16>
n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<2:13> el<2:16>
n<DW> u<7> t<StringConst> p<14> s<13> l<2:17> el<2:19>
n<32> u<8> t<IntConst> p<9> l<2:28> el<2:30>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:28> el<2:30>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:28> el<2:30>
n<> u<11> t<Constant_expression> p<12> c<10> l<2:28> el<2:30>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:28> el<2:30>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:28> el<2:30>
n<> u<14> t<Param_assignment> p<15> c<7> l<2:17> el<2:30>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<2:17> el<2:30>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:3> el<2:30>
n<> u<17> t<Parameter_port_declaration> p<30> c<16> s<29> l<2:3> el<2:30>
n<> u<18> t<Data_type_or_implicit> p<28> s<27> l<3:17> el<3:17>
n<SWACCESS> u<19> t<StringConst> p<26> s<25> l<3:17> el<3:25>
n<"RW"> u<20> t<StringLiteral> p<21> l<3:28> el<3:32>
n<> u<21> t<Primary_literal> p<22> c<20> l<3:28> el<3:32>
n<> u<22> t<Constant_primary> p<23> c<21> l<3:28> el<3:32>
n<> u<23> t<Constant_expression> p<24> c<22> l<3:28> el<3:32>
n<> u<24> t<Constant_mintypmax_expression> p<25> c<23> l<3:28> el<3:32>
n<> u<25> t<Constant_param_expression> p<26> c<24> l<3:28> el<3:32>
n<> u<26> t<Param_assignment> p<27> c<19> l<3:17> el<3:32>
n<> u<27> t<List_of_param_assignments> p<28> c<26> l<3:17> el<3:32>
n<> u<28> t<Parameter_declaration> p<29> c<18> l<3:3> el<3:32>
n<> u<29> t<Parameter_port_declaration> p<30> c<28> l<3:3> el<3:32>
n<> u<30> t<Parameter_port_list> p<54> c<17> s<53> l<1:24> el<4:2>
n<> u<31> t<PortDir_Inp> p<50> s<49> l<5:3> el<5:8>
n<DW> u<32> t<StringConst> p<33> l<5:10> el<5:12>
n<> u<33> t<Primary_literal> p<34> c<32> l<5:10> el<5:12>
n<> u<34> t<Constant_primary> p<35> c<33> l<5:10> el<5:12>
n<> u<35> t<Constant_expression> p<41> c<34> s<40> l<5:10> el<5:12>
n<1> u<36> t<IntConst> p<37> l<5:13> el<5:14>
n<> u<37> t<Primary_literal> p<38> c<36> l<5:13> el<5:14>
n<> u<38> t<Constant_primary> p<39> c<37> l<5:13> el<5:14>
n<> u<39> t<Constant_expression> p<41> c<38> l<5:13> el<5:14>
n<> u<40> t<BinOp_Minus> p<41> s<39> l<5:12> el<5:13>
n<> u<41> t<Constant_expression> p<46> c<35> s<45> l<5:10> el<5:14>
n<0> u<42> t<IntConst> p<43> l<5:15> el<5:16>
n<> u<43> t<Primary_literal> p<44> c<42> l<5:15> el<5:16>
n<> u<44> t<Constant_primary> p<45> c<43> l<5:15> el<5:16>
n<> u<45> t<Constant_expression> p<46> c<44> l<5:15> el<5:16>
n<> u<46> t<Constant_range> p<47> c<41> l<5:10> el<5:16>
n<> u<47> t<Packed_dimension> p<48> c<46> l<5:9> el<5:17>
n<> u<48> t<Data_type_or_implicit> p<49> c<47> l<5:9> el<5:17>
n<> u<49> t<Net_port_type> p<50> c<48> l<5:9> el<5:17>
n<> u<50> t<Net_port_header> p<52> c<31> s<51> l<5:3> el<5:17>
n<q> u<51> t<StringConst> p<52> l<5:18> el<5:19>
n<> u<52> t<Ansi_port_declaration> p<53> c<50> l<5:3> el<5:19>
n<> u<53> t<List_of_port_declarations> p<54> c<52> l<4:3> el<6:2>
n<> u<54> t<Module_ansi_header> p<199> c<2> s<197> l<1:1> el<6:3>
n<SWACCESS> u<55> t<StringConst> p<56> l<8:8> el<8:16>
n<> u<56> t<Primary_literal> p<57> c<55> l<8:8> el<8:16>
n<> u<57> t<Constant_primary> p<58> c<56> l<8:8> el<8:16>
n<> u<58> t<Constant_expression> p<64> c<57> s<63> l<8:8> el<8:16>
n<"RW"> u<59> t<StringLiteral> p<60> l<8:20> el<8:24>
n<> u<60> t<Primary_literal> p<61> c<59> l<8:20> el<8:24>
n<> u<61> t<Constant_primary> p<62> c<60> l<8:20> el<8:24>
n<> u<62> t<Constant_expression> p<64> c<61> l<8:20> el<8:24>
n<> u<63> t<BinOp_Equiv> p<64> s<62> l<8:17> el<8:19>
n<> u<64> t<Constant_expression> p<65> c<58> l<8:8> el<8:24>
n<> u<65> t<Constant_primary> p<66> c<64> l<8:7> el<8:25>
n<> u<66> t<Constant_expression> p<80> c<65> s<79> l<8:7> el<8:25>
n<SWACCESS> u<67> t<StringConst> p<68> l<8:30> el<8:38>
n<> u<68> t<Primary_literal> p<69> c<67> l<8:30> el<8:38>
n<> u<69> t<Constant_primary> p<70> c<68> l<8:30> el<8:38>
n<> u<70> t<Constant_expression> p<76> c<69> s<75> l<8:30> el<8:38>
n<"WO"> u<71> t<StringLiteral> p<72> l<8:42> el<8:46>
n<> u<72> t<Primary_literal> p<73> c<71> l<8:42> el<8:46>
n<> u<73> t<Constant_primary> p<74> c<72> l<8:42> el<8:46>
n<> u<74> t<Constant_expression> p<76> c<73> l<8:42> el<8:46>
n<> u<75> t<BinOp_Equiv> p<76> s<74> l<8:39> el<8:41>
n<> u<76> t<Constant_expression> p<77> c<70> l<8:30> el<8:46>
n<> u<77> t<Constant_primary> p<78> c<76> l<8:29> el<8:47>
n<> u<78> t<Constant_expression> p<80> c<77> l<8:29> el<8:47>
n<> u<79> t<BinOp_LogicOr> p<80> s<78> l<8:26> el<8:28>
n<> u<80> t<Constant_expression> p<193> c<66> s<127> l<8:7> el<8:47>
n<gen_w> u<81> t<StringConst> p<126> s<109> l<8:57> el<8:62>
n<> u<82> t<IntVec_TypeLogic> p<99> s<98> l<9:5> el<9:10>
n<DW> u<83> t<StringConst> p<84> l<9:12> el<9:14>
n<> u<84> t<Primary_literal> p<85> c<83> l<9:12> el<9:14>
n<> u<85> t<Constant_primary> p<86> c<84> l<9:12> el<9:14>
n<> u<86> t<Constant_expression> p<92> c<85> s<91> l<9:12> el<9:14>
n<1> u<87> t<IntConst> p<88> l<9:15> el<9:16>
n<> u<88> t<Primary_literal> p<89> c<87> l<9:15> el<9:16>
n<> u<89> t<Constant_primary> p<90> c<88> l<9:15> el<9:16>
n<> u<90> t<Constant_expression> p<92> c<89> l<9:15> el<9:16>
n<> u<91> t<BinOp_Minus> p<92> s<90> l<9:14> el<9:15>
n<> u<92> t<Constant_expression> p<97> c<86> s<96> l<9:12> el<9:16>
n<0> u<93> t<IntConst> p<94> l<9:17> el<9:18>
n<> u<94> t<Primary_literal> p<95> c<93> l<9:17> el<9:18>
n<> u<95> t<Constant_primary> p<96> c<94> l<9:17> el<9:18>
n<> u<96> t<Constant_expression> p<97> c<95> l<9:17> el<9:18>
n<> u<97> t<Constant_range> p<98> c<92> l<9:12> el<9:18>
n<> u<98> t<Packed_dimension> p<99> c<97> l<9:11> el<9:19>
n<> u<99> t<Data_type> p<103> c<82> s<102> l<9:5> el<9:19>
n<unused_q_wo> u<100> t<StringConst> p<101> l<9:20> el<9:31>
n<> u<101> t<Variable_decl_assignment> p<102> c<100> l<9:20> el<9:31>
n<> u<102> t<List_of_variable_decl_assignments> p<103> c<101> l<9:20> el<9:31>
n<> u<103> t<Variable_declaration> p<104> c<99> l<9:5> el<9:32>
n<> u<104> t<Data_declaration> p<105> c<103> l<9:5> el<9:32>
n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<9:5> el<9:32>
n<> u<106> t<Module_or_generate_item_declaration> p<107> c<105> l<9:5> el<9:32>
n<> u<107> t<Module_common_item> p<108> c<106> l<9:5> el<9:32>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<9:5> el<9:32>
n<> u<109> t<Generate_item> p<126> c<108> s<124> l<9:5> el<9:32>
n<unused_q_wo> u<110> t<StringConst> p<111> l<10:12> el<10:23>
n<> u<111> t<Ps_or_hierarchical_identifier> p<114> c<110> s<113> l<10:12> el<10:23>
n<> u<112> t<Constant_bit_select> p<113> l<10:24> el<10:24>
n<> u<113> t<Constant_select> p<114> c<112> l<10:24> el<10:24>
n<> u<114> t<Net_lvalue> p<119> c<111> s<118> l<10:12> el<10:23>
n<q> u<115> t<StringConst> p<116> l<10:26> el<10:27>
n<> u<116> t<Primary_literal> p<117> c<115> l<10:26> el<10:27>
n<> u<117> t<Primary> p<118> c<116> l<10:26> el<10:27>
n<> u<118> t<Expression> p<119> c<117> l<10:26> el<10:27>
n<> u<119> t<Net_assignment> p<120> c<114> l<10:12> el<10:27>
n<> u<120> t<List_of_net_assignments> p<121> c<119> l<10:12> el<10:27>
n<> u<121> t<Continuous_assign> p<122> c<120> l<10:5> el<10:28>
n<> u<122> t<Module_common_item> p<123> c<121> l<10:5> el<10:28>
n<> u<123> t<Module_or_generate_item> p<124> c<122> l<10:5> el<10:28>
n<> u<124> t<Generate_item> p<126> c<123> s<125> l<10:5> el<10:28>
n<> u<125> t<END> p<126> l<11:3> el<11:6>
n<> u<126> t<Generate_begin_end_block> p<127> c<81> l<8:49> el<11:6>
n<> u<127> t<Generate_item> p<193> c<126> s<192> l<8:49> el<11:6>
n<SWACCESS> u<128> t<StringConst> p<129> l<11:16> el<11:24>
n<> u<129> t<Primary_literal> p<130> c<128> l<11:16> el<11:24>
n<> u<130> t<Constant_primary> p<131> c<129> l<11:16> el<11:24>
n<> u<131> t<Constant_expression> p<137> c<130> s<136> l<11:16> el<11:24>
n<"RO"> u<132> t<StringLiteral> p<133> l<11:28> el<11:32>
n<> u<133> t<Primary_literal> p<134> c<132> l<11:28> el<11:32>
n<> u<134> t<Constant_primary> p<135> c<133> l<11:28> el<11:32>
n<> u<135> t<Constant_expression> p<137> c<134> l<11:28> el<11:32>
n<> u<136> t<BinOp_Equiv> p<137> s<135> l<11:25> el<11:27>
n<> u<137> t<Constant_expression> p<186> c<131> s<184> l<11:16> el<11:32>
n<gen_ro> u<138> t<StringConst> p<183> s<166> l<11:42> el<11:48>
n<> u<139> t<IntVec_TypeLogic> p<156> s<155> l<12:5> el<12:10>
n<DW> u<140> t<StringConst> p<141> l<12:12> el<12:14>
n<> u<141> t<Primary_literal> p<142> c<140> l<12:12> el<12:14>
n<> u<142> t<Constant_primary> p<143> c<141> l<12:12> el<12:14>
n<> u<143> t<Constant_expression> p<149> c<142> s<148> l<12:12> el<12:14>
n<1> u<144> t<IntConst> p<145> l<12:15> el<12:16>
n<> u<145> t<Primary_literal> p<146> c<144> l<12:15> el<12:16>
n<> u<146> t<Constant_primary> p<147> c<145> l<12:15> el<12:16>
n<> u<147> t<Constant_expression> p<149> c<146> l<12:15> el<12:16>
n<> u<148> t<BinOp_Minus> p<149> s<147> l<12:14> el<12:15>
n<> u<149> t<Constant_expression> p<154> c<143> s<153> l<12:12> el<12:16>
n<0> u<150> t<IntConst> p<151> l<12:17> el<12:18>
n<> u<151> t<Primary_literal> p<152> c<150> l<12:17> el<12:18>
n<> u<152> t<Constant_primary> p<153> c<151> l<12:17> el<12:18>
n<> u<153> t<Constant_expression> p<154> c<152> l<12:17> el<12:18>
n<> u<154> t<Constant_range> p<155> c<149> l<12:12> el<12:18>
n<> u<155> t<Packed_dimension> p<156> c<154> l<12:11> el<12:19>
n<> u<156> t<Data_type> p<160> c<139> s<159> l<12:5> el<12:19>
n<unused_q_ro> u<157> t<StringConst> p<158> l<12:20> el<12:31>
n<> u<158> t<Variable_decl_assignment> p<159> c<157> l<12:20> el<12:31>
n<> u<159> t<List_of_variable_decl_assignments> p<160> c<158> l<12:20> el<12:31>
n<> u<160> t<Variable_declaration> p<161> c<156> l<12:5> el<12:32>
n<> u<161> t<Data_declaration> p<162> c<160> l<12:5> el<12:32>
n<> u<162> t<Package_or_generate_item_declaration> p<163> c<161> l<12:5> el<12:32>
n<> u<163> t<Module_or_generate_item_declaration> p<164> c<162> l<12:5> el<12:32>
n<> u<164> t<Module_common_item> p<165> c<163> l<12:5> el<12:32>
n<> u<165> t<Module_or_generate_item> p<166> c<164> l<12:5> el<12:32>
n<> u<166> t<Generate_item> p<183> c<165> s<181> l<12:5> el<12:32>
n<unused_q_ro> u<167> t<StringConst> p<168> l<13:12> el<13:23>
n<> u<168> t<Ps_or_hierarchical_identifier> p<171> c<167> s<170> l<13:12> el<13:23>
n<> u<169> t<Constant_bit_select> p<170> l<13:25> el<13:25>
n<> u<170> t<Constant_select> p<171> c<169> l<13:25> el<13:25>
n<> u<171> t<Net_lvalue> p<176> c<168> s<175> l<13:12> el<13:23>
n<q> u<172> t<StringConst> p<173> l<13:27> el<13:28>
n<> u<173> t<Primary_literal> p<174> c<172> l<13:27> el<13:28>
n<> u<174> t<Primary> p<175> c<173> l<13:27> el<13:28>
n<> u<175> t<Expression> p<176> c<174> l<13:27> el<13:28>
n<> u<176> t<Net_assignment> p<177> c<171> l<13:12> el<13:28>
n<> u<177> t<List_of_net_assignments> p<178> c<176> l<13:12> el<13:28>
n<> u<178> t<Continuous_assign> p<179> c<177> l<13:5> el<13:29>
n<> u<179> t<Module_common_item> p<180> c<178> l<13:5> el<13:29>
n<> u<180> t<Module_or_generate_item> p<181> c<179> l<13:5> el<13:29>
n<> u<181> t<Generate_item> p<183> c<180> s<182> l<13:5> el<13:29>
n<> u<182> t<END> p<183> l<14:3> el<14:6>
n<> u<183> t<Generate_begin_end_block> p<184> c<138> l<11:34> el<14:6>
n<> u<184> t<Generate_item> p<186> c<183> l<11:34> el<14:6>
n<> u<185> t<IF> p<186> s<137> l<11:12> el<11:14>
n<> u<186> t<If_generate_construct> p<187> c<185> l<11:12> el<14:6>
n<> u<187> t<Conditional_generate_construct> p<188> c<186> l<11:12> el<14:6>
n<> u<188> t<Module_common_item> p<189> c<187> l<11:12> el<14:6>
n<> u<189> t<Module_or_generate_item> p<190> c<188> l<11:12> el<14:6>
n<> u<190> t<Generate_item> p<193> c<189> l<11:12> el<14:6>
n<> u<191> t<IF> p<193> s<80> l<8:3> el<8:5>
n<> u<192> t<ELSE> p<193> s<190> l<11:7> el<11:11>
n<> u<193> t<If_generate_construct> p<194> c<191> l<8:3> el<14:6>
n<> u<194> t<Conditional_generate_construct> p<195> c<193> l<8:3> el<14:6>
n<> u<195> t<Module_common_item> p<196> c<194> l<8:3> el<14:6>
n<> u<196> t<Module_or_generate_item> p<197> c<195> l<8:3> el<14:6>
n<> u<197> t<Non_port_module_item> p<199> c<196> s<198> l<8:3> el<14:6>
n<> u<198> t<ENDMODULE> p<199> l<15:1> el<15:10>
n<> u<199> t<Module_declaration> p<200> c<54> l<1:1> el<15:10>
n<> u<200> t<Description> p<237> c<199> s<236> l<1:1> el<15:10>
n<module> u<201> t<Module_keyword> p<205> s<202> l<17:1> el<17:7>
n<dut> u<202> t<StringConst> p<205> s<204> l<17:8> el<17:11>
n<> u<203> t<Port> p<204> l<17:13> el<17:13>
n<> u<204> t<List_of_ports> p<205> c<203> l<17:12> el<17:14>
n<> u<205> t<Module_nonansi_header> p<235> c<201> s<233> l<17:1> el<17:15>
n<prim_subreg_arb> u<206> t<StringConst> p<230> s<224> l<19:2> el<19:17>
n<DW> u<207> t<StringConst> p<214> s<213> l<20:4> el<20:6>
n<32> u<208> t<IntConst> p<209> l<20:7> el<20:9>
n<> u<209> t<Primary_literal> p<210> c<208> l<20:7> el<20:9>
n<> u<210> t<Primary> p<211> c<209> l<20:7> el<20:9>
n<> u<211> t<Expression> p<212> c<210> l<20:7> el<20:9>
n<> u<212> t<Mintypmax_expression> p<213> c<211> l<20:7> el<20:9>
n<> u<213> t<Param_expression> p<214> c<212> l<20:7> el<20:9>
n<> u<214> t<Named_parameter_assignment> p<223> c<207> s<222> l<20:3> el<20:10>
n<SWACCESS> u<215> t<StringConst> p<222> s<221> l<21:4> el<21:12>
n<"RO"> u<216> t<StringLiteral> p<217> l<21:13> el<21:17>
n<> u<217> t<Primary_literal> p<218> c<216> l<21:13> el<21:17>
n<> u<218> t<Primary> p<219> c<217> l<21:13> el<21:17>
n<> u<219> t<Expression> p<220> c<218> l<21:13> el<21:17>
n<> u<220> t<Mintypmax_expression> p<221> c<219> l<21:13> el<21:17>
n<> u<221> t<Param_expression> p<222> c<220> l<21:13> el<21:17>
n<> u<222> t<Named_parameter_assignment> p<223> c<215> l<21:3> el<21:18>
n<> u<223> t<List_of_parameter_assignments> p<224> c<214> l<20:3> el<21:18>
n<> u<224> t<Parameter_value_assignment> p<230> c<223> s<229> l<19:18> el<22:3>
n<m1> u<225> t<StringConst> p<226> l<22:4> el<22:6>
n<> u<226> t<Name_of_instance> p<229> c<225> s<228> l<22:4> el<22:6>
n<> u<227> t<Ordered_port_connection> p<228> l<22:7> el<22:7>
n<> u<228> t<List_of_port_connections> p<229> c<227> l<22:7> el<22:7>
n<> u<229> t<Hierarchical_instance> p<230> c<226> l<22:4> el<22:8>
n<> u<230> t<Module_instantiation> p<231> c<206> l<19:2> el<22:9>
n<> u<231> t<Module_or_generate_item> p<232> c<230> l<19:2> el<22:9>
n<> u<232> t<Non_port_module_item> p<233> c<231> l<19:2> el<22:9>
n<> u<233> t<Module_item> p<235> c<232> s<234> l<19:2> el<22:9>
n<> u<234> t<ENDMODULE> p<235> l<23:1> el<23:10>
n<> u<235> t<Module_declaration> p<236> c<205> l<17:1> el<23:10>
n<> u<236> t<Description> p<237> c<235> l<17:1> el<23:10>
n<> u<237> t<Source_text> p<238> c<200> l<1:1> el<23:10>
n<> u<238> t<Top_level_rule> c<1> l<1:1> el<24:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenNet/dut.sv:1:1: No timescale set for "prim_subreg_arb".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenNet/dut.sv:17:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/GenNet/dut.sv:17:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/GenNet/dut.sv:1:1: Compile module "work@prim_subreg_arb".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/GenNet/dut.sv:12:5: Compile generate block "work@dut.m1.gen_ro".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenNet/dut.sv:17:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            2
begin                                                  1
constant                                              49
cont_assign                                            3
design                                                 1
gen_if                                                 1
gen_if_else                                            1
gen_scope                                              2
gen_scope_array                                        2
int_typespec                                           2
logic_net                                              2
logic_typespec                                         6
logic_var                                              3
module_inst                                            8
named_begin                                            2
operation                                             18
param_assign                                           4
parameter                                              4
port                                                   2
range                                                 10
ref_module                                             1
ref_obj                                               30
string_typespec                                        2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            2
begin                                                  1
constant                                              49
cont_assign                                            4
design                                                 1
gen_if                                                 1
gen_if_else                                            1
gen_scope                                              3
gen_scope_array                                        3
int_typespec                                           2
logic_net                                              2
logic_typespec                                         6
logic_var                                              4
module_inst                                            8
named_begin                                            2
operation                                             18
param_assign                                           4
parameter                                              4
port                                                   3
range                                                 10
ref_module                                             1
ref_obj                                               35
string_typespec                                        2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenNet/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenNet/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenNet/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:17:1, endln:23:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiRefModule:
  \_ref_module: work@prim_subreg_arb (m1), line:22:4, endln:22:6
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:17:1, endln:23:10
    |vpiName:m1
    |vpiDefName:work@prim_subreg_arb
    |vpiActual:
    \_module_inst: work@prim_subreg_arb (work@prim_subreg_arb), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:1:1, endln:15:10
|uhdmallModules:
\_module_inst: work@prim_subreg_arb (work@prim_subreg_arb), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:1:1, endln:15:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@prim_subreg_arb
  |vpiParameter:
  \_parameter: (work@prim_subreg_arb.DW), line:2:17, endln:2:19
    |vpiParent:
    \_module_inst: work@prim_subreg_arb (work@prim_subreg_arb), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:1:1, endln:15:10
    |UINT:32
    |vpiTypespec:
    \_ref_obj: (work@prim_subreg_arb.DW)
      |vpiParent:
      \_parameter: (work@prim_subreg_arb.DW), line:2:17, endln:2:19
      |vpiFullName:work@prim_subreg_arb.DW
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:DW
    |vpiFullName:work@prim_subreg_arb.DW
  |vpiParameter:
  \_parameter: (work@prim_subreg_arb.SWACCESS), line:3:17, endln:3:25
    |vpiParent:
    \_module_inst: work@prim_subreg_arb (work@prim_subreg_arb), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:1:1, endln:15:10
    |STRING:RW
    |vpiTypespec:
    \_ref_obj: (work@prim_subreg_arb.SWACCESS)
      |vpiParent:
      \_parameter: (work@prim_subreg_arb.SWACCESS), line:3:17, endln:3:25
      |vpiFullName:work@prim_subreg_arb.SWACCESS
      |vpiActual:
      \_string_typespec: 
    |vpiName:SWACCESS
    |vpiFullName:work@prim_subreg_arb.SWACCESS
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:30
    |vpiParent:
    \_module_inst: work@prim_subreg_arb (work@prim_subreg_arb), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:1:1, endln:15:10
    |vpiRhs:
    \_constant: , line:2:28, endln:2:30
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:30
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_obj: (work@prim_subreg_arb)
        |vpiParent:
        \_constant: , line:2:28, endln:2:30
        |vpiFullName:work@prim_subreg_arb
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_subreg_arb.DW), line:2:17, endln:2:19
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:32
    |vpiParent:
    \_module_inst: work@prim_subreg_arb (work@prim_subreg_arb), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:1:1, endln:15:10
    |vpiRhs:
    \_constant: , line:3:28, endln:3:32
      |vpiParent:
      \_param_assign: , line:3:17, endln:3:32
      |vpiDecompile:"RW"
      |vpiSize:16
      |STRING:RW
      |vpiTypespec:
      \_ref_obj: (work@prim_subreg_arb)
        |vpiParent:
        \_constant: , line:3:28, endln:3:32
        |vpiFullName:work@prim_subreg_arb
        |vpiActual:
        \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@prim_subreg_arb.SWACCESS), line:3:17, endln:3:25
  |vpiDefName:work@prim_subreg_arb
  |vpiNet:
  \_logic_net: (work@prim_subreg_arb.q), line:5:18, endln:5:19
    |vpiParent:
    \_module_inst: work@prim_subreg_arb (work@prim_subreg_arb), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:1:1, endln:15:10
    |vpiName:q
    |vpiFullName:work@prim_subreg_arb.q
  |vpiPort:
  \_port: (q), line:5:18, endln:5:19
    |vpiParent:
    \_module_inst: work@prim_subreg_arb (work@prim_subreg_arb), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:1:1, endln:15:10
    |vpiName:q
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@prim_subreg_arb.q.q), line:5:18, endln:5:19
      |vpiParent:
      \_port: (q), line:5:18, endln:5:19
      |vpiName:q
      |vpiFullName:work@prim_subreg_arb.q.q
      |vpiActual:
      \_logic_net: (work@prim_subreg_arb.q), line:5:18, endln:5:19
    |vpiTypedef:
    \_ref_obj: (work@prim_subreg_arb.q)
      |vpiParent:
      \_port: (q), line:5:18, endln:5:19
      |vpiFullName:work@prim_subreg_arb.q
      |vpiActual:
      \_logic_typespec: , line:5:9, endln:5:17
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@prim_subreg_arb (work@prim_subreg_arb), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:1:1, endln:15:10
    |vpiCondition:
    \_operation: , line:8:7, endln:8:47
      |vpiParent:
      \_gen_if_else: 
      |vpiOpType:27
      |vpiOperand:
      \_operation: , line:8:8, endln:8:24
        |vpiParent:
        \_operation: , line:8:7, endln:8:47
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@prim_subreg_arb.SWACCESS), line:8:8, endln:8:16
          |vpiParent:
          \_operation: , line:8:8, endln:8:24
          |vpiName:SWACCESS
          |vpiFullName:work@prim_subreg_arb.SWACCESS
        |vpiOperand:
        \_constant: , line:8:20, endln:8:24
          |vpiParent:
          \_operation: , line:8:8, endln:8:24
          |vpiDecompile:"RW"
          |vpiSize:16
          |STRING:RW
          |vpiConstType:6
      |vpiOperand:
      \_operation: , line:8:30, endln:8:46
        |vpiParent:
        \_operation: , line:8:7, endln:8:47
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@prim_subreg_arb.SWACCESS), line:8:30, endln:8:38
          |vpiParent:
          \_operation: , line:8:30, endln:8:46
          |vpiName:SWACCESS
          |vpiFullName:work@prim_subreg_arb.SWACCESS
        |vpiOperand:
        \_constant: , line:8:42, endln:8:46
          |vpiParent:
          \_operation: , line:8:30, endln:8:46
          |vpiDecompile:"WO"
          |vpiSize:16
          |STRING:WO
          |vpiConstType:6
    |vpiStmt:
    \_named_begin: (work@prim_subreg_arb.gen_w)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_w
      |vpiFullName:work@prim_subreg_arb.gen_w
      |vpiStmt:
      \_assign_stmt: , line:9:20, endln:9:31
        |vpiParent:
        \_named_begin: (work@prim_subreg_arb.gen_w)
        |vpiLhs:
        \_logic_var: (work@prim_subreg_arb.gen_w.unused_q_wo), line:9:20, endln:9:31
          |vpiParent:
          \_assign_stmt: , line:9:20, endln:9:31
          |vpiTypespec:
          \_ref_obj: (work@prim_subreg_arb.gen_w.unused_q_wo)
            |vpiParent:
            \_logic_var: (work@prim_subreg_arb.gen_w.unused_q_wo), line:9:20, endln:9:31
            |vpiFullName:work@prim_subreg_arb.gen_w.unused_q_wo
            |vpiActual:
            \_logic_typespec: , line:9:5, endln:9:19
          |vpiName:unused_q_wo
          |vpiFullName:work@prim_subreg_arb.gen_w.unused_q_wo
      |vpiStmt:
      \_cont_assign: , line:10:12, endln:10:27
        |vpiParent:
        \_named_begin: (work@prim_subreg_arb.gen_w)
        |vpiRhs:
        \_ref_obj: (work@prim_subreg_arb.gen_w.q), line:10:26, endln:10:27
          |vpiParent:
          \_cont_assign: , line:10:12, endln:10:27
          |vpiName:q
          |vpiFullName:work@prim_subreg_arb.gen_w.q
        |vpiLhs:
        \_ref_obj: (work@prim_subreg_arb.gen_w.unused_q_wo), line:10:12, endln:10:23
          |vpiParent:
          \_cont_assign: , line:10:12, endln:10:27
          |vpiName:unused_q_wo
          |vpiFullName:work@prim_subreg_arb.gen_w.unused_q_wo
    |vpiElseStmt:
    \_begin: (work@prim_subreg_arb)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@prim_subreg_arb
      |vpiStmt:
      \_gen_if: , line:11:12, endln:11:14
        |vpiParent:
        \_begin: (work@prim_subreg_arb)
        |vpiCondition:
        \_operation: , line:11:16, endln:11:32
          |vpiParent:
          \_gen_if: , line:11:12, endln:11:14
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@prim_subreg_arb.SWACCESS), line:11:16, endln:11:24
            |vpiParent:
            \_operation: , line:11:16, endln:11:32
            |vpiName:SWACCESS
            |vpiFullName:work@prim_subreg_arb.SWACCESS
          |vpiOperand:
          \_constant: , line:11:28, endln:11:32
            |vpiParent:
            \_operation: , line:11:16, endln:11:32
            |vpiDecompile:"RO"
            |vpiSize:16
            |STRING:RO
            |vpiConstType:6
        |vpiStmt:
        \_named_begin: (work@prim_subreg_arb.gen_ro)
          |vpiParent:
          \_gen_if: , line:11:12, endln:11:14
          |vpiName:gen_ro
          |vpiFullName:work@prim_subreg_arb.gen_ro
          |vpiStmt:
          \_assign_stmt: , line:12:20, endln:12:31
            |vpiParent:
            \_named_begin: (work@prim_subreg_arb.gen_ro)
            |vpiLhs:
            \_logic_var: (work@prim_subreg_arb.gen_ro.unused_q_ro), line:12:20, endln:12:31
              |vpiParent:
              \_assign_stmt: , line:12:20, endln:12:31
              |vpiTypespec:
              \_ref_obj: (work@prim_subreg_arb.gen_ro.unused_q_ro)
                |vpiParent:
                \_logic_var: (work@prim_subreg_arb.gen_ro.unused_q_ro), line:12:20, endln:12:31
                |vpiFullName:work@prim_subreg_arb.gen_ro.unused_q_ro
                |vpiActual:
                \_logic_typespec: , line:12:5, endln:12:19
              |vpiName:unused_q_ro
              |vpiFullName:work@prim_subreg_arb.gen_ro.unused_q_ro
          |vpiStmt:
          \_cont_assign: , line:13:12, endln:13:28
            |vpiParent:
            \_named_begin: (work@prim_subreg_arb.gen_ro)
            |vpiRhs:
            \_ref_obj: (work@prim_subreg_arb.gen_ro.q), line:13:27, endln:13:28
              |vpiParent:
              \_cont_assign: , line:13:12, endln:13:28
              |vpiName:q
              |vpiFullName:work@prim_subreg_arb.gen_ro.q
            |vpiLhs:
            \_ref_obj: (work@prim_subreg_arb.gen_ro.unused_q_ro), line:13:12, endln:13:23
              |vpiParent:
              \_cont_assign: , line:13:12, endln:13:28
              |vpiName:unused_q_ro
              |vpiFullName:work@prim_subreg_arb.gen_ro.unused_q_ro
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:17:1, endln:23:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@prim_subreg_arb (work@dut.m1), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:19:2, endln:22:9
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:17:1, endln:23:10
    |vpiName:m1
    |vpiFullName:work@dut.m1
    |vpiParameter:
    \_parameter: (work@dut.m1.DW), line:2:17, endln:2:19
      |vpiParent:
      \_module_inst: work@prim_subreg_arb (work@dut.m1), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:19:2, endln:22:9
      |UINT:32
      |vpiTypespec:
      \_ref_obj: (work@dut.m1.DW)
        |vpiParent:
        \_parameter: (work@dut.m1.DW), line:2:17, endln:2:19
        |vpiFullName:work@dut.m1.DW
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:16
      |vpiSigned:1
      |vpiName:DW
      |vpiFullName:work@dut.m1.DW
    |vpiParameter:
    \_parameter: (work@dut.m1.SWACCESS), line:3:17, endln:3:25
      |vpiParent:
      \_module_inst: work@prim_subreg_arb (work@dut.m1), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:19:2, endln:22:9
      |STRING:RW
      |vpiTypespec:
      \_ref_obj: (work@dut.m1.SWACCESS)
        |vpiParent:
        \_parameter: (work@dut.m1.SWACCESS), line:3:17, endln:3:25
        |vpiFullName:work@dut.m1.SWACCESS
        |vpiActual:
        \_string_typespec: 
      |vpiName:SWACCESS
      |vpiFullName:work@dut.m1.SWACCESS
    |vpiParamAssign:
    \_param_assign: , line:2:17, endln:2:30
      |vpiParent:
      \_module_inst: work@prim_subreg_arb (work@dut.m1), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:19:2, endln:22:9
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:2:28, endln:2:30
        |vpiParent:
        \_param_assign: , line:2:17, endln:2:30
        |vpiDecompile:32
        |vpiSize:32
        |UINT:32
        |vpiTypespec:
        \_ref_obj: (work@dut.m1)
          |vpiParent:
          \_constant: , line:2:28, endln:2:30
          |vpiFullName:work@dut.m1
          |vpiActual:
          \_int_typespec: , line:2:13, endln:2:16
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut.m1.DW), line:2:17, endln:2:19
    |vpiParamAssign:
    \_param_assign: , line:3:17, endln:3:32
      |vpiParent:
      \_module_inst: work@prim_subreg_arb (work@dut.m1), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:19:2, endln:22:9
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:3:28, endln:3:32
        |vpiParent:
        \_param_assign: , line:3:17, endln:3:32
        |vpiDecompile:RO
        |vpiSize:16
        |STRING:RO
        |vpiTypespec:
        \_ref_obj: (work@dut.m1)
          |vpiParent:
          \_constant: , line:3:28, endln:3:32
          |vpiFullName:work@dut.m1
          |vpiActual:
          \_string_typespec: 
        |vpiConstType:6
      |vpiLhs:
      \_parameter: (work@dut.m1.SWACCESS), line:3:17, endln:3:25
    |vpiDefName:work@prim_subreg_arb
    |vpiDefFile:${SURELOG_DIR}/tests/GenNet/dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@dut.m1.q), line:5:18, endln:5:19
      |vpiParent:
      \_module_inst: work@prim_subreg_arb (work@dut.m1), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:19:2, endln:22:9
      |vpiTypespec:
      \_ref_obj: (work@dut.m1.q)
        |vpiParent:
        \_logic_net: (work@dut.m1.q), line:5:18, endln:5:19
        |vpiFullName:work@dut.m1.q
        |vpiActual:
        \_logic_typespec: , line:5:9, endln:5:17
      |vpiName:q
      |vpiFullName:work@dut.m1.q
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:17:1, endln:23:10
    |vpiPort:
    \_port: (q), line:5:18, endln:5:19
      |vpiParent:
      \_module_inst: work@prim_subreg_arb (work@dut.m1), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:19:2, endln:22:9
      |vpiName:q
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@dut.m1.q), line:5:18, endln:5:19
        |vpiParent:
        \_port: (q), line:5:18, endln:5:19
        |vpiName:q
        |vpiFullName:work@dut.m1.q
        |vpiActual:
        \_logic_net: (work@dut.m1.q), line:5:18, endln:5:19
      |vpiTypedef:
      \_ref_obj: (work@dut.m1.q)
        |vpiParent:
        \_port: (q), line:5:18, endln:5:19
        |vpiFullName:work@dut.m1.q
        |vpiActual:
        \_logic_typespec: , line:5:9, endln:5:17
      |vpiInstance:
      \_module_inst: work@prim_subreg_arb (work@dut.m1), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:19:2, endln:22:9
    |vpiGenScopeArray:
    \_gen_scope_array: (work@dut.m1.gen_ro), line:12:5, endln:12:32
      |vpiParent:
      \_module_inst: work@prim_subreg_arb (work@dut.m1), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:19:2, endln:22:9
      |vpiName:gen_ro
      |vpiFullName:work@dut.m1.gen_ro
      |vpiGenScope:
      \_gen_scope: (work@dut.m1.gen_ro), line:12:5, endln:12:32
        |vpiParent:
        \_gen_scope_array: (work@dut.m1.gen_ro), line:12:5, endln:12:32
        |vpiFullName:work@dut.m1.gen_ro
        |vpiVariables:
        \_logic_var: (work@dut.m1.gen_ro.unused_q_ro), line:12:20, endln:12:31
          |vpiParent:
          \_gen_scope: (work@dut.m1.gen_ro), line:12:5, endln:12:32
          |vpiTypespec:
          \_ref_obj: (work@dut.m1.gen_ro.unused_q_ro)
            |vpiParent:
            \_logic_var: (work@dut.m1.gen_ro.unused_q_ro), line:12:20, endln:12:31
            |vpiFullName:work@dut.m1.gen_ro.unused_q_ro
            |vpiActual:
            \_logic_typespec: , line:12:5, endln:12:19
          |vpiName:unused_q_ro
          |vpiFullName:work@dut.m1.gen_ro.unused_q_ro
          |vpiVisibility:1
        |vpiContAssign:
        \_cont_assign: , line:13:12, endln:13:28
          |vpiParent:
          \_gen_scope: (work@dut.m1.gen_ro), line:12:5, endln:12:32
          |vpiRhs:
          \_ref_obj: (work@dut.m1.gen_ro.q), line:13:27, endln:13:28
            |vpiParent:
            \_cont_assign: , line:13:12, endln:13:28
            |vpiName:q
            |vpiFullName:work@dut.m1.gen_ro.q
            |vpiActual:
            \_logic_net: (work@dut.m1.q), line:5:18, endln:5:19
          |vpiLhs:
          \_ref_obj: (work@dut.m1.gen_ro.unused_q_ro), line:13:12, endln:13:23
            |vpiParent:
            \_cont_assign: , line:13:12, endln:13:28
            |vpiName:unused_q_ro
            |vpiFullName:work@dut.m1.gen_ro.unused_q_ro
            |vpiActual:
            \_logic_var: (work@dut.m1.gen_ro.unused_q_ro), line:12:20, endln:12:31
\_weaklyReferenced:
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (work@prim_subreg_arb.DW), line:2:17, endln:2:19
  |vpiSigned:1
\_string_typespec: 
\_logic_typespec: , line:9:5, endln:9:19
  |vpiRange:
  \_range: , line:9:11, endln:9:19
    |vpiParent:
    \_logic_typespec: , line:9:5, endln:9:19
    |vpiLeftRange:
    \_operation: , line:9:12, endln:9:16
      |vpiParent:
      \_range: , line:9:11, endln:9:19
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DW), line:9:12, endln:9:14
        |vpiParent:
        \_operation: , line:9:12, endln:9:16
        |vpiName:DW
      |vpiOperand:
      \_constant: , line:9:15, endln:9:16
        |vpiParent:
        \_operation: , line:9:12, endln:9:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:17, endln:9:18
      |vpiParent:
      \_range: , line:9:11, endln:9:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:5, endln:12:19
  |vpiRange:
  \_range: , line:12:11, endln:12:19
    |vpiParent:
    \_logic_typespec: , line:12:5, endln:12:19
    |vpiLeftRange:
    \_operation: , line:12:12, endln:12:16
      |vpiParent:
      \_range: , line:12:11, endln:12:19
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DW), line:12:12, endln:12:14
        |vpiParent:
        \_operation: , line:12:12, endln:12:16
        |vpiName:DW
      |vpiOperand:
      \_constant: , line:12:15, endln:12:16
        |vpiParent:
        \_operation: , line:12:12, endln:12:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:17, endln:12:18
      |vpiParent:
      \_range: , line:12:11, endln:12:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:9, endln:5:17
  |vpiRange:
  \_range: , line:5:9, endln:5:17
    |vpiParent:
    \_logic_typespec: , line:5:9, endln:5:17
    |vpiLeftRange:
    \_constant: , line:5:10, endln:5:12
      |vpiParent:
      \_range: , line:5:9, endln:5:17
      |vpiDecompile:31
      |vpiSize:64
      |INT:31
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:15, endln:5:16
      |vpiParent:
      \_range: , line:5:9, endln:5:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:9, endln:5:17
  |vpiParent:
  \_logic_net: (work@dut.m1.q), line:5:18, endln:5:19
  |vpiRange:
  \_range: , line:5:9, endln:5:17
    |vpiParent:
    \_logic_typespec: , line:5:9, endln:5:17
    |vpiLeftRange:
    \_constant: , line:5:10, endln:5:12
      |vpiParent:
      \_range: , line:5:9, endln:5:17
      |vpiDecompile:31
      |vpiSize:64
      |INT:31
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:15, endln:5:16
      |vpiParent:
      \_range: , line:5:9, endln:5:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:5, endln:12:19
  |vpiParent:
  \_logic_var: (work@dut.m1.gen_ro.unused_q_ro), line:12:20, endln:12:31
  |vpiRange:
  \_range: , line:12:11, endln:12:19
    |vpiParent:
    \_logic_typespec: , line:12:5, endln:12:19
    |vpiLeftRange:
    \_constant: , line:12:12, endln:12:14
      |vpiParent:
      \_range: , line:12:11, endln:12:19
      |vpiDecompile:31
      |vpiSize:64
      |INT:31
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:12:17, endln:12:18
      |vpiParent:
      \_range: , line:12:11, endln:12:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_var: (work@dut.m1.gen_ro.unused_q_ro), line:12:20, endln:12:31
  |vpiParent:
  \_gen_scope: (work@dut.m1.gen_ro), line:12:5, endln:12:32
  |vpiTypespec:
  \_ref_obj: (work@dut.m1.gen_ro.unused_q_ro)
    |vpiParent:
    \_logic_var: (work@dut.m1.gen_ro.unused_q_ro), line:12:20, endln:12:31
    |vpiFullName:work@dut.m1.gen_ro.unused_q_ro
    |vpiActual:
    \_logic_typespec: , line:12:5, endln:12:19
  |vpiName:unused_q_ro
  |vpiFullName:work@dut.m1.gen_ro.unused_q_ro
  |vpiVisibility:1
\_logic_typespec: , line:5:9, endln:5:17
  |vpiRange:
  \_range: , line:5:9, endln:5:17
    |vpiParent:
    \_logic_typespec: , line:5:9, endln:5:17
    |vpiLeftRange:
    \_operation: , line:5:10, endln:5:14
      |vpiParent:
      \_range: , line:5:9, endln:5:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DW), line:5:10, endln:5:12
        |vpiParent:
        \_operation: , line:5:10, endln:5:14
        |vpiName:DW
      |vpiOperand:
      \_constant: , line:5:13, endln:5:14
        |vpiParent:
        \_operation: , line:5:10, endln:5:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:15, endln:5:16
      |vpiParent:
      \_range: , line:5:9, endln:5:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_ref_obj: (work@dut.m1.DW)
  |vpiSigned:1
\_string_typespec: 
  |vpiParent:
  \_ref_obj: (work@dut.m1.SWACCESS)
\_gen_scope: (work@dut.m1.gen_ro), line:12:5, endln:12:32
  |vpiParent:
  \_gen_scope_array: (work@dut.m1.gen_ro), line:12:5, endln:12:32
  |vpiFullName:work@dut.m1.gen_ro
  |vpiVariables:
  \_logic_var: (work@dut.m1.gen_ro.unused_q_ro), line:12:20, endln:12:31
  |vpiContAssign:
  \_cont_assign: , line:13:12, endln:13:28
    |vpiParent:
    \_gen_scope: (work@dut.m1.gen_ro), line:12:5, endln:12:32
    |vpiRhs:
    \_ref_obj: (work@dut.m1.gen_ro.q), line:13:27, endln:13:28
      |vpiParent:
      \_cont_assign: , line:13:12, endln:13:28
      |vpiName:q
      |vpiFullName:work@dut.m1.gen_ro.q
    |vpiLhs:
    \_ref_obj: (work@dut.m1.gen_ro.unused_q_ro), line:13:12, endln:13:23
      |vpiParent:
      \_cont_assign: , line:13:12, endln:13:28
      |vpiName:unused_q_ro
      |vpiFullName:work@dut.m1.gen_ro.unused_q_ro
      |vpiActual:
      \_logic_var: (work@dut.m1.gen_ro.unused_q_ro), line:12:20, endln:12:31
\_gen_scope_array: (work@dut.m1.gen_ro), line:12:5, endln:12:32
  |vpiParent:
  \_module_inst: work@prim_subreg_arb (work@dut.m1), file:${SURELOG_DIR}/tests/GenNet/dut.sv, line:19:2, endln:22:9
  |vpiName:gen_ro
  |vpiFullName:work@dut.m1.gen_ro
  |vpiGenScope:
  \_gen_scope: (work@dut.m1.gen_ro), line:12:5, endln:12:32
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenNet/dut.sv | ${SURELOG_DIR}/build/regression/GenNet/roundtrip/dut_000.sv | 12 | 23 |