{"vcs1":{"timestamp_begin":1684264111.678169404, "rt":1.25, "ut":0.34, "st":0.22}}
{"vcselab":{"timestamp_begin":1684264113.015945370, "rt":1.20, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684264114.306502473, "rt":0.46, "ut":0.22, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684264111.035068293}
{"VCS_COMP_START_TIME": 1684264111.035068293}
{"VCS_COMP_END_TIME": 1684264116.297565653}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330372}}
{"stitch_vcselab": {"peak_mem": 211884}}
