

================================================================
== Vitis HLS Report for 'mp_mul_143_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:37:06 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        8|       15|         9|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1244|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1178|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1178|   1413|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_424_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_354_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_181_fu_410_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_186_fu_396_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_fu_400_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_474_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_202_p2      |         +|   0|  0|  13|           4|           1|
    |tempReg_fu_545_p2        |         +|   0|  0|  71|          64|          64|
    |temp_78_fu_430_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_364_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_641_p2              |         +|   0|  0|  13|           4|           4|
    |v_188_fu_486_p2          |         +|   0|  0|  71|          64|          64|
    |v_fu_560_p2              |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_225_p2      |         -|   0|  0|  11|           3|           3|
    |and_ln147_fu_613_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_196_p2     |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_504_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln147_25_fu_583_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_623_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_61_fu_498_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_62_fu_510_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_492_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_37_fu_579_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_39_fu_618_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_47_fu_596_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_575_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1244|        1144|        1143|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_41    |   9|          2|    4|          8|
    |j_fu_84                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_95_out_o               |  14|          3|   64|        192|
    |v_114_fu_80              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_783                      |  32|   0|   32|          0|
    |add_ln133_reg_793                      |  32|   0|   64|         32|
    |add_ln133_reg_793_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_696                             |  32|   0|   32|          0|
    |al_reg_686                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_701                             |  32|   0|   32|          0|
    |bl_reg_691                             |  32|   0|   32|          0|
    |icmp_ln144_reg_672                     |   1|   0|    1|          0|
    |j_fu_84                                |   4|   0|    4|          0|
    |tempReg_reg_798                        |  64|   0|   64|          0|
    |tempReg_reg_798_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_431_reg_751                        |  32|   0|   32|          0|
    |tmp_432_reg_772                        |   2|   0|    2|          0|
    |tmp_433_reg_756                        |  32|   0|   32|          0|
    |tmp_433_reg_756_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_434_reg_762                        |  32|   0|   32|          0|
    |tmp_434_reg_762_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_435_reg_767                        |  32|   0|   32|          0|
    |tmp_436_reg_788                        |   2|   0|    2|          0|
    |trunc_ln106_237_reg_735                |  32|   0|   32|          0|
    |trunc_ln106_238_reg_740                |  32|   0|   32|          0|
    |trunc_ln106_239_reg_745                |  32|   0|   32|          0|
    |trunc_ln106_239_reg_745_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_730                    |  32|   0|   32|          0|
    |trunc_ln125_reg_777                    |  32|   0|   32|          0|
    |trunc_ln125_reg_777_pp0_iter5_reg      |  32|   0|   32|          0|
    |u_95_out_load_reg_807                  |  64|   0|   64|          0|
    |v_114_fu_80                            |  64|   0|   64|          0|
    |v_reg_812                              |  64|   0|   64|          0|
    |icmp_ln144_reg_672                     |  64|  32|    1|          0|
    |tmp_435_reg_767                        |  64|  32|   32|          0|
    |trunc_ln106_reg_730                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1178|  96| 1115|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_465_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_465_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_465_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_465_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_469_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_469_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_469_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_469_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_473_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_473_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_473_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_473_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_477_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_477_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_477_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_477_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                                 v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                            zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                          indvars_iv31|        scalar|
|a_offset            |   in|    4|     ap_none|                              a_offset|        scalar|
|a_address0          |  out|    7|   ap_memory|                                     a|         array|
|a_ce0               |  out|    1|   ap_memory|                                     a|         array|
|a_q0                |   in|   64|   ap_memory|                                     a|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|b_address0          |  out|    3|   ap_memory|                                     b|         array|
|b_ce0               |  out|    1|   ap_memory|                                     b|         array|
|b_q0                |   in|   64|   ap_memory|                                     b|         array|
|v_114_out           |  out|   64|      ap_vld|                             v_114_out|       pointer|
|v_114_out_ap_vld    |  out|    1|      ap_vld|                             v_114_out|       pointer|
|u_95_out_i          |   in|   64|     ap_ovld|                              u_95_out|       pointer|
|u_95_out_o          |  out|   64|     ap_ovld|                              u_95_out|       pointer|
|u_95_out_o_ap_vld   |  out|    1|     ap_ovld|                              u_95_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                                 t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                                 t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                                 t_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_114 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'v_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %a_offset"   --->   Operation 15 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 16 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 17 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 18 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 19 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 20 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 21 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_95_out" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_41 = load i4 %j" [src/generic/fp_generic.c:144]   --->   Operation 25 'load' 'j_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_41, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 26 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_41, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 27 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 28 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i4 %j_41" [src/generic/fp_generic.c:144]   --->   Operation 29 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_430 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %a_offset_read, i3 %trunc_ln144" [src/generic/fp_generic.c:145]   --->   Operation 30 'bitconcatenate' 'tmp_430' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i7 %tmp_430" [src/generic/fp_generic.c:145]   --->   Operation 31 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 32 'getelementptr' 'a_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%a_load = load i7 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 33 'load' 'a_load' <Predicate = (!icmp_ln144)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_1 : Operation 34 [1/1] (1.65ns)   --->   "%sub_ln145 = sub i3 %tmp, i3 %trunc_ln144" [src/generic/fp_generic.c:145]   --->   Operation 34 'sub' 'sub_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln145_24 = zext i3 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 35 'zext' 'zext_ln145_24' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln145_24" [src/generic/fp_generic.c:145]   --->   Operation 36 'getelementptr' 'b_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%b_load = load i3 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 37 'load' 'b_load' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 38 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 39 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i7 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 39 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:145]   --->   Operation 40 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_load = load i3 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 41 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 42 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 43 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 44 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 45 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 46 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln105_159 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 47 'zext' 'zext_ln105_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 48 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_159, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 49 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 50 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_159, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 51 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 52 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 53 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_159, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 53 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 54 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 55 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln106_237 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 56 'trunc' 'trunc_ln106_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_159, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106_238 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 58 'trunc' 'trunc_ln106_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 59 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106_239 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 60 'trunc' 'trunc_ln106_239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_431 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 61 'partselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 62 'partselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_434 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 63 'partselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 64 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_431" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 65 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_238" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 66 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln123_149 = zext i32 %trunc_ln106_237" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 67 'zext' 'zext_ln123_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_149" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 68 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln123_150 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 69 'zext' 'zext_ln123_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_150, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 70 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_432 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 71 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 72 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106_202 = zext i2 %tmp_432" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln106_202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln106_203 = zext i32 %tmp_433" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 74 'zext' 'zext_ln106_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln106_204 = zext i32 %tmp_434" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 75 'zext' 'zext_ln106_204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_239" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 76 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_186 = add i32 %trunc_ln106_239, i32 %tmp_433" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 77 'add' 'add_ln130_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_203" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 78 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln130_149 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 79 'zext' 'zext_ln130_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln130_181 = add i33 %zext_ln106_204, i33 %zext_ln106_202" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 80 'add' 'add_ln130_181' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_181" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 81 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130_150 = zext i33 %add_ln130_181" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 82 'zext' 'zext_ln130_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_186" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 83 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (2.59ns)   --->   "%temp_78 = add i34 %zext_ln130_150, i34 %zext_ln130_149" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 84 'add' 'temp_78' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_436 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_78, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 85 'partselect' 'tmp_436' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%v_114_load = load i64 %v_114" [src/generic/fp_generic.c:146]   --->   Operation 86 'load' 'v_114_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 87 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_435, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 88 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_436, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 89 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 90 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 91 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 92 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (3.52ns)   --->   "%v_188 = add i64 %or_ln, i64 %v_114_load" [src/generic/fp_generic.c:146]   --->   Operation 93 'add' 'v_188' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_188, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 94 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_61 = xor i64 %shl_ln, i64 %v_114_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 95 'xor' 'xor_ln105_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_61" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 96 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_62 = xor i64 %or_ln105, i64 %v_188" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 97 'xor' 'xor_ln105_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_62, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 98 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_160 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 99 'zext' 'zext_ln105_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 100 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln46 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 101 'bitconcatenate' 'or_ln46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln46, i64 %zext_ln105_160" [src/generic/fp_generic.c:147]   --->   Operation 102 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_188, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 103 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%u_95_out_load = load i64 %u_95_out" [src/generic/fp_generic.c:147]   --->   Operation 104 'load' 'u_95_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_95_out_load" [src/generic/fp_generic.c:147]   --->   Operation 105 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_95_out" [src/generic/fp_generic.c:140]   --->   Operation 106 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%v_114_load21 = load i64 %v_114"   --->   Operation 126 'load' 'v_114_load21' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_114_out, i64 %v_114_load21"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 107 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 108 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 110 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 111 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%xor_ln147_37 = xor i64 %tempReg, i64 %u_95_out_load" [src/generic/fp_generic.c:147]   --->   Operation 112 'xor' 'xor_ln147_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%or_ln147_25 = or i64 %xor_ln147, i64 %xor_ln147_37" [src/generic/fp_generic.c:147]   --->   Operation 113 'or' 'or_ln147_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 114 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_47 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 115 'xor' 'xor_ln147_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 116 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_47, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 117 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 118 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_39 = xor i64 %or_ln147_25, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 119 'xor' 'xor_ln147_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147 = or i64 %xor_ln147_39, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 120 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 121 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp_150" [src/generic/fp_generic.c:148]   --->   Operation 122 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 123 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 124 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 125 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_114_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_95_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_114                   (alloca           ) [ 0111111110]
j                       (alloca           ) [ 0100000000]
tmp                     (read             ) [ 0000000000]
a_offset_read           (read             ) [ 0000000000]
indvars_iv31_read       (read             ) [ 0000000000]
zext_ln143_read         (read             ) [ 0000000000]
v_017_read              (read             ) [ 0000000000]
zext_ln143_cast         (zext             ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
j_41                    (load             ) [ 0000000000]
icmp_ln144              (icmp             ) [ 0111111110]
add_ln144               (add              ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
trunc_ln144             (trunc            ) [ 0000000000]
tmp_430                 (bitconcatenate   ) [ 0000000000]
zext_ln145              (zext             ) [ 0000000000]
a_addr                  (getelementptr    ) [ 0110000000]
sub_ln145               (sub              ) [ 0000000000]
zext_ln145_24           (zext             ) [ 0000000000]
b_addr                  (getelementptr    ) [ 0110000000]
store_ln139             (store            ) [ 0000000000]
a_load                  (load             ) [ 0000000000]
al                      (trunc            ) [ 0101000000]
b_load                  (load             ) [ 0000000000]
bl                      (trunc            ) [ 0101000000]
ah                      (partselect       ) [ 0101000000]
bh                      (partselect       ) [ 0101000000]
zext_ln105              (zext             ) [ 0100100000]
zext_ln110              (zext             ) [ 0100100000]
zext_ln105_159          (zext             ) [ 0100100000]
zext_ln112              (zext             ) [ 0100100000]
albl                    (mul              ) [ 0000000000]
trunc_ln106             (trunc            ) [ 0100011100]
albh                    (mul              ) [ 0000000000]
trunc_ln106_237         (trunc            ) [ 0100010000]
ahbl                    (mul              ) [ 0000000000]
trunc_ln106_238         (trunc            ) [ 0100010000]
ahbh                    (mul              ) [ 0000000000]
trunc_ln106_239         (trunc            ) [ 0100011000]
tmp_431                 (partselect       ) [ 0100010000]
tmp_433                 (partselect       ) [ 0100011000]
tmp_434                 (partselect       ) [ 0100011000]
tmp_435                 (partselect       ) [ 0100011100]
zext_ln106              (zext             ) [ 0000000000]
zext_ln123              (zext             ) [ 0000000000]
zext_ln123_149          (zext             ) [ 0000000000]
add_ln123               (add              ) [ 0000000000]
zext_ln123_150          (zext             ) [ 0000000000]
temp                    (add              ) [ 0000000000]
tmp_432                 (partselect       ) [ 0100001000]
trunc_ln125             (trunc            ) [ 0100001100]
zext_ln106_202          (zext             ) [ 0000000000]
zext_ln106_203          (zext             ) [ 0000000000]
zext_ln106_204          (zext             ) [ 0000000000]
zext_ln130              (zext             ) [ 0000000000]
add_ln130_186           (add              ) [ 0000000000]
add_ln130               (add              ) [ 0000000000]
zext_ln130_149          (zext             ) [ 0000000000]
add_ln130_181           (add              ) [ 0000000000]
trunc_ln130             (trunc            ) [ 0000000000]
zext_ln130_150          (zext             ) [ 0000000000]
add_ln105               (add              ) [ 0100000100]
temp_78                 (add              ) [ 0000000000]
tmp_436                 (partselect       ) [ 0100000100]
v_114_load              (load             ) [ 0000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000]
and_ln                  (bitconcatenate   ) [ 0000000000]
and_ln133_s             (bitconcatenate   ) [ 0000000000]
zext_ln133              (zext             ) [ 0000000000]
add_ln133               (add              ) [ 0100000011]
or_ln                   (bitconcatenate   ) [ 0000000000]
v_188                   (add              ) [ 0000000000]
xor_ln105               (xor              ) [ 0000000000]
xor_ln105_61            (xor              ) [ 0000000000]
or_ln105                (or               ) [ 0000000000]
xor_ln105_62            (xor              ) [ 0000000000]
carry                   (bitselect        ) [ 0000000000]
zext_ln105_160          (zext             ) [ 0000000000]
tmp_s                   (partselect       ) [ 0000000000]
or_ln46                 (bitconcatenate   ) [ 0000000000]
tempReg                 (add              ) [ 0100000011]
store_ln140             (store            ) [ 0000000000]
u_95_out_load           (load             ) [ 0100000001]
v                       (add              ) [ 0100000001]
store_ln140             (store            ) [ 0000000000]
t_out_load              (load             ) [ 0000000000]
specpipeline_ln139      (specpipeline     ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln144      (specloopname     ) [ 0000000000]
xor_ln147               (xor              ) [ 0000000000]
xor_ln147_37            (xor              ) [ 0000000000]
or_ln147_25             (or               ) [ 0000000000]
bit_sel                 (bitselect        ) [ 0000000000]
xor_ln147_47            (xor              ) [ 0000000000]
trunc_ln147             (trunc            ) [ 0000000000]
xor_ln147_s             (bitconcatenate   ) [ 0000000000]
and_ln147               (and              ) [ 0000000000]
xor_ln147_39            (xor              ) [ 0000000000]
or_ln147                (or               ) [ 0000000000]
tmp_150                 (bitselect        ) [ 0000000000]
zext_ln148              (zext             ) [ 0000000000]
u                       (add              ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
v_114_load21            (load             ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_114_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_114_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_95_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_95_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="v_114_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="3" slack="0"/>
<pin id="91" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_offset_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvars_iv31_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln143_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="v_017_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="a_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="b_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln143_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln139_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln140_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln140_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln140_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_41_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_41/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln144_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln144_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln144_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_430_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_430/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln145_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sub_ln145_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln145_24_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_24/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln139_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="al_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="bl_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="ah_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="0" index="3" bw="7" slack="0"/>
<pin id="254" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="bh_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="0" index="3" bw="7" slack="0"/>
<pin id="264" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln105_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln110_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln105_159_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_159/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln112_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln106_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln106_237_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_237/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln106_238_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_238/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln106_239_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_239/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_431_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_431/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_433_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="64" slack="0"/>
<pin id="318" dir="0" index="2" bw="7" slack="0"/>
<pin id="319" dir="0" index="3" bw="7" slack="0"/>
<pin id="320" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_433/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_434_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="64" slack="0"/>
<pin id="328" dir="0" index="2" bw="7" slack="0"/>
<pin id="329" dir="0" index="3" bw="7" slack="0"/>
<pin id="330" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_434/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_435_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_435/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln106_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln123_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln123_149_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_149/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln123_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln123_150_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="33" slack="0"/>
<pin id="362" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_150/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="temp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="33" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_432_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="34" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_432/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln125_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="34" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln106_202_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="1"/>
<pin id="386" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_202/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln106_203_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="2"/>
<pin id="389" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_203/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln106_204_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2"/>
<pin id="392" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_204/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln130_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="2"/>
<pin id="395" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln130_186_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="2"/>
<pin id="398" dir="0" index="1" bw="32" slack="2"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_186/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln130_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln130_149_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="33" slack="0"/>
<pin id="408" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_149/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln130_181_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_181/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln130_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="33" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln130_150_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="33" slack="0"/>
<pin id="422" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_150/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln105_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="temp_78_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="33" slack="0"/>
<pin id="432" dir="0" index="1" bw="33" slack="0"/>
<pin id="433" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_78/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_436_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="0" index="1" bw="34" slack="0"/>
<pin id="439" dir="0" index="2" bw="7" slack="0"/>
<pin id="440" dir="0" index="3" bw="7" slack="0"/>
<pin id="441" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_436/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="v_114_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="6"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="shl_ln_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="2"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="and_ln_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="3"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="and_ln133_s_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="34" slack="0"/>
<pin id="465" dir="0" index="1" bw="2" slack="1"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln133_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="34" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln133_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="34" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="2"/>
<pin id="483" dir="0" index="2" bw="32" slack="3"/>
<pin id="484" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="v_188_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="0"/>
<pin id="489" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_188/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="xor_ln105_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="xor_ln105_61_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_61/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="or_ln105_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="xor_ln105_62_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_62/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="carry_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="0" index="2" bw="7" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln105_160_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_160/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_s_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="0" index="2" bw="7" slack="0"/>
<pin id="532" dir="0" index="3" bw="7" slack="0"/>
<pin id="533" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="or_ln46_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="32" slack="1"/>
<pin id="542" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln46/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tempReg_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln140_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="6"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="u_95_out_load_load_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_95_out_load/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="v_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="1"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln140_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="t_out_load_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="xor_ln147_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="1"/>
<pin id="577" dir="0" index="1" bw="64" slack="2"/>
<pin id="578" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="xor_ln147_37_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="2"/>
<pin id="581" dir="0" index="1" bw="64" slack="1"/>
<pin id="582" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_37/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln147_25_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_25/9 "/>
</bind>
</comp>

<comp id="589" class="1004" name="bit_sel_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="64" slack="2"/>
<pin id="592" dir="0" index="2" bw="7" slack="0"/>
<pin id="593" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/9 "/>
</bind>
</comp>

<comp id="596" class="1004" name="xor_ln147_47_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_47/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="trunc_ln147_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="2"/>
<pin id="604" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="xor_ln147_s_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="0" index="2" bw="63" slack="0"/>
<pin id="609" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/9 "/>
</bind>
</comp>

<comp id="613" class="1004" name="and_ln147_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="0"/>
<pin id="615" dir="0" index="1" bw="64" slack="2"/>
<pin id="616" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="xor_ln147_39_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="0" index="1" bw="64" slack="1"/>
<pin id="621" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_39/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="or_ln147_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="0"/>
<pin id="625" dir="0" index="1" bw="64" slack="0"/>
<pin id="626" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_150_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="64" slack="0"/>
<pin id="632" dir="0" index="2" bw="7" slack="0"/>
<pin id="633" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_150/9 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln148_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/9 "/>
</bind>
</comp>

<comp id="641" class="1004" name="u_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="4" slack="0"/>
<pin id="644" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln140_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="0" index="1" bw="4" slack="0"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="653" class="1004" name="v_114_load21_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="7"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load21/8 "/>
</bind>
</comp>

<comp id="657" class="1005" name="v_114_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_114 "/>
</bind>
</comp>

<comp id="665" class="1005" name="j_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="0"/>
<pin id="667" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="672" class="1005" name="icmp_ln144_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="7"/>
<pin id="674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="676" class="1005" name="a_addr_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="7" slack="1"/>
<pin id="678" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="681" class="1005" name="b_addr_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="3" slack="1"/>
<pin id="683" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="686" class="1005" name="al_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="691" class="1005" name="bl_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="696" class="1005" name="ah_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="701" class="1005" name="bh_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="706" class="1005" name="zext_ln105_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="1"/>
<pin id="708" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="712" class="1005" name="zext_ln110_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="1"/>
<pin id="714" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="718" class="1005" name="zext_ln105_159_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="1"/>
<pin id="720" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_159 "/>
</bind>
</comp>

<comp id="724" class="1005" name="zext_ln112_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="1"/>
<pin id="726" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="730" class="1005" name="trunc_ln106_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="3"/>
<pin id="732" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="735" class="1005" name="trunc_ln106_237_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_237 "/>
</bind>
</comp>

<comp id="740" class="1005" name="trunc_ln106_238_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_238 "/>
</bind>
</comp>

<comp id="745" class="1005" name="trunc_ln106_239_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="2"/>
<pin id="747" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_239 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_431_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_431 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_433_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="2"/>
<pin id="758" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_433 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_434_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="2"/>
<pin id="764" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_434 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_435_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="3"/>
<pin id="769" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_435 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_432_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="1"/>
<pin id="774" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_432 "/>
</bind>
</comp>

<comp id="777" class="1005" name="trunc_ln125_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="2"/>
<pin id="779" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="783" class="1005" name="add_ln105_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_436_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="2" slack="1"/>
<pin id="790" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_436 "/>
</bind>
</comp>

<comp id="793" class="1005" name="add_ln133_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="64" slack="2"/>
<pin id="795" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tempReg_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="807" class="1005" name="u_95_out_load_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="1"/>
<pin id="809" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_95_out_load "/>
</bind>
</comp>

<comp id="812" class="1005" name="v_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="1"/>
<pin id="814" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="78" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="170"><net_src comp="106" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="112" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="167" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="100" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="193" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="94" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="229"><net_src comp="88" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="208" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="240"><net_src comp="202" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="132" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="145" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="132" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="145" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="292"><net_src comp="151" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="155" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="159" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="163" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="151" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="159" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="155" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="163" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="345" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="38" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="364" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="404"><net_src comp="393" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="387" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="390" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="384" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="416" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="396" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="420" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="406" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="38" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="454"><net_src comp="46" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="34" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="46" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="34" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="48" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="34" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="473"><net_src comp="463" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="456" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="480" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="446" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="449" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="449" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="446" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="492" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="486" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="50" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="40" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="36" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="474" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="38" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="40" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="543"><net_src comp="46" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="528" pin="4"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="524" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="486" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="16" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="16" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="18" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="587"><net_src comp="575" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="70" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="72" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="589" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="74" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="610"><net_src comp="76" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="596" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="605" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="583" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="613" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="50" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="40" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="640"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="571" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="18" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="653" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="660"><net_src comp="80" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="664"><net_src comp="657" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="668"><net_src comp="84" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="675"><net_src comp="196" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="125" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="684"><net_src comp="138" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="689"><net_src comp="241" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="694"><net_src comp="245" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="699"><net_src comp="249" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="704"><net_src comp="259" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="709"><net_src comp="269" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="715"><net_src comp="274" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="721"><net_src comp="279" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="727"><net_src comp="284" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="733"><net_src comp="289" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="738"><net_src comp="293" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="743"><net_src comp="297" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="748"><net_src comp="301" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="754"><net_src comp="305" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="759"><net_src comp="315" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="765"><net_src comp="325" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="770"><net_src comp="335" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="775"><net_src comp="370" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="780"><net_src comp="380" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="786"><net_src comp="424" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="791"><net_src comp="436" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="796"><net_src comp="474" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="801"><net_src comp="545" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="804"><net_src comp="798" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="805"><net_src comp="798" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="810"><net_src comp="556" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="815"><net_src comp="560" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="618" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: b | {}
	Port: v_114_out | {8 }
	Port: u_95_out | {1 8 }
	Port: t_out | {1 9 }
 - Input state : 
	Port: mp_mul.143_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_144_2 : a_offset | {1 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_144_2 : a | {1 2 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_144_2 : empty | {1 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_144_2 : b | {1 2 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_144_2 : u_95_out | {8 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_144_2 : t_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_41 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		trunc_ln144 : 2
		tmp_430 : 3
		zext_ln145 : 4
		a_addr : 5
		a_load : 6
		sub_ln145 : 3
		zext_ln145_24 : 4
		b_addr : 5
		b_load : 6
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_237 : 1
		trunc_ln106_238 : 1
		trunc_ln106_239 : 1
		tmp_431 : 1
		tmp_433 : 1
		tmp_434 : 1
		tmp_435 : 1
	State 5
		add_ln123 : 1
		zext_ln123_150 : 2
		temp : 3
		tmp_432 : 4
		trunc_ln125 : 4
	State 6
		add_ln130 : 1
		zext_ln130_149 : 2
		add_ln130_181 : 1
		trunc_ln130 : 2
		zext_ln130_150 : 2
		add_ln105 : 3
		temp_78 : 3
		tmp_436 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_188 : 1
		xor_ln105 : 2
		xor_ln105_61 : 1
		or_ln105 : 2
		xor_ln105_62 : 2
		carry : 2
		zext_ln105_160 : 3
		tmp_s : 3
		or_ln46 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 9
		xor_ln147_47 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147 : 2
		tmp_150 : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_151          |    4    |   165   |    50   |
|    mul   |           grp_fu_155          |    4    |   165   |    50   |
|          |           grp_fu_159          |    4    |   165   |    50   |
|          |           grp_fu_163          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln144_fu_202       |    0    |    0    |    13   |
|          |        add_ln123_fu_354       |    0    |    0    |    39   |
|          |          temp_fu_364          |    0    |    0    |    40   |
|          |      add_ln130_186_fu_396     |    0    |    0    |    32   |
|          |        add_ln130_fu_400       |    0    |    0    |    39   |
|          |      add_ln130_181_fu_410     |    0    |    0    |    39   |
|    add   |        add_ln105_fu_424       |    0    |    0    |    32   |
|          |         temp_78_fu_430        |    0    |    0    |    40   |
|          |        add_ln133_fu_474       |    0    |    0    |    71   |
|          |          v_188_fu_486         |    0    |    0    |    71   |
|          |         tempReg_fu_545        |    0    |    0    |    71   |
|          |            v_fu_560           |    0    |    0    |    71   |
|          |            u_fu_641           |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln105_fu_492       |    0    |    0    |    64   |
|          |      xor_ln105_61_fu_498      |    0    |    0    |    64   |
|          |      xor_ln105_62_fu_510      |    0    |    0    |    64   |
|    xor   |        xor_ln147_fu_575       |    0    |    0    |    64   |
|          |      xor_ln147_37_fu_579      |    0    |    0    |    64   |
|          |      xor_ln147_47_fu_596      |    0    |    0    |    2    |
|          |      xor_ln147_39_fu_618      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln105_fu_504        |    0    |    0    |    64   |
|    or    |       or_ln147_25_fu_583      |    0    |    0    |    64   |
|          |        or_ln147_fu_623        |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln147_fu_613       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_196       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln145_fu_225       |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_read_fu_88        |    0    |    0    |    0    |
|          |    a_offset_read_read_fu_94   |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_100 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_106  |    0    |    0    |    0    |
|          |     v_017_read_read_fu_112    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_118    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     zext_ln143_cast_fu_167    |    0    |    0    |    0    |
|          |       zext_ln145_fu_220       |    0    |    0    |    0    |
|          |      zext_ln145_24_fu_231     |    0    |    0    |    0    |
|          |       zext_ln105_fu_269       |    0    |    0    |    0    |
|          |       zext_ln110_fu_274       |    0    |    0    |    0    |
|          |     zext_ln105_159_fu_279     |    0    |    0    |    0    |
|          |       zext_ln112_fu_284       |    0    |    0    |    0    |
|          |       zext_ln106_fu_345       |    0    |    0    |    0    |
|          |       zext_ln123_fu_348       |    0    |    0    |    0    |
|   zext   |     zext_ln123_149_fu_351     |    0    |    0    |    0    |
|          |     zext_ln123_150_fu_360     |    0    |    0    |    0    |
|          |     zext_ln106_202_fu_384     |    0    |    0    |    0    |
|          |     zext_ln106_203_fu_387     |    0    |    0    |    0    |
|          |     zext_ln106_204_fu_390     |    0    |    0    |    0    |
|          |       zext_ln130_fu_393       |    0    |    0    |    0    |
|          |     zext_ln130_149_fu_406     |    0    |    0    |    0    |
|          |     zext_ln130_150_fu_420     |    0    |    0    |    0    |
|          |       zext_ln133_fu_470       |    0    |    0    |    0    |
|          |     zext_ln105_160_fu_524     |    0    |    0    |    0    |
|          |       zext_ln148_fu_637       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln144_fu_208      |    0    |    0    |    0    |
|          |           al_fu_241           |    0    |    0    |    0    |
|          |           bl_fu_245           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_289      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_237_fu_293    |    0    |    0    |    0    |
|          |     trunc_ln106_238_fu_297    |    0    |    0    |    0    |
|          |     trunc_ln106_239_fu_301    |    0    |    0    |    0    |
|          |       trunc_ln125_fu_380      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_416      |    0    |    0    |    0    |
|          |       trunc_ln147_fu_602      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_430_fu_212        |    0    |    0    |    0    |
|          |         shl_ln_fu_449         |    0    |    0    |    0    |
|          |         and_ln_fu_456         |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_s_fu_463      |    0    |    0    |    0    |
|          |          or_ln_fu_480         |    0    |    0    |    0    |
|          |         or_ln46_fu_538        |    0    |    0    |    0    |
|          |       xor_ln147_s_fu_605      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           ah_fu_249           |    0    |    0    |    0    |
|          |           bh_fu_259           |    0    |    0    |    0    |
|          |         tmp_431_fu_305        |    0    |    0    |    0    |
|          |         tmp_433_fu_315        |    0    |    0    |    0    |
|partselect|         tmp_434_fu_325        |    0    |    0    |    0    |
|          |         tmp_435_fu_335        |    0    |    0    |    0    |
|          |         tmp_432_fu_370        |    0    |    0    |    0    |
|          |         tmp_436_fu_436        |    0    |    0    |    0    |
|          |          tmp_s_fu_528         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_516         |    0    |    0    |    0    |
| bitselect|         bit_sel_fu_589        |    0    |    0    |    0    |
|          |         tmp_150_fu_629        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1437  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_676    |    7   |
|   add_ln105_reg_783   |   32   |
|   add_ln133_reg_793   |   64   |
|       ah_reg_696      |   32   |
|       al_reg_686      |   32   |
|     b_addr_reg_681    |    3   |
|       bh_reg_701      |   32   |
|       bl_reg_691      |   32   |
|   icmp_ln144_reg_672  |    1   |
|       j_reg_665       |    4   |
|    tempReg_reg_798    |   64   |
|    tmp_431_reg_751    |   32   |
|    tmp_432_reg_772    |    2   |
|    tmp_433_reg_756    |   32   |
|    tmp_434_reg_762    |   32   |
|    tmp_435_reg_767    |   32   |
|    tmp_436_reg_788    |    2   |
|trunc_ln106_237_reg_735|   32   |
|trunc_ln106_238_reg_740|   32   |
|trunc_ln106_239_reg_745|   32   |
|  trunc_ln106_reg_730  |   32   |
|  trunc_ln125_reg_777  |   32   |
| u_95_out_load_reg_807 |   64   |
|     v_114_reg_657     |   64   |
|       v_reg_812       |   64   |
| zext_ln105_159_reg_718|   64   |
|   zext_ln105_reg_706  |   64   |
|   zext_ln110_reg_712  |   64   |
|   zext_ln112_reg_724  |   64   |
+-----------------------+--------+
|         Total         |  1043  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_132 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_145 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_151    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_151    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_155    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_155    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_159    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_159    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_163    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_163    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1437  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1043  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1703  |  1527  |
+-----------+--------+--------+--------+--------+
