; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_convolution_gelu_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %6 = shl i32 %5, 8, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 1, !dbg !12
  %9 = and i32 %8, 254, !dbg !12
  %10 = or disjoint i32 %6, %9, !dbg !13
  %11 = or disjoint i32 %10, 1, !dbg !13
  %12 = icmp slt i32 %10, 400, !dbg !14
  %13 = sdiv i32 %10, 25, !dbg !15
  %14 = sdiv i32 %11, 25, !dbg !15
  %15 = srem i32 %13, 4, !dbg !16
  %16 = srem i32 %14, 4, !dbg !16
  %17 = sext i32 %10 to i64, !dbg !17
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !17
  %19 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %18, i1 %12) #3, !dbg !18
  %20 = extractvalue { i32, i32 } %19, 0, !dbg !18
  %21 = extractvalue { i32, i32 } %19, 1, !dbg !18
  %22 = bitcast i32 %20 to float, !dbg !18
  %23 = bitcast i32 %21 to float, !dbg !18
  %24 = sext i32 %15 to i64, !dbg !19
  %25 = getelementptr float, ptr addrspace(1) %1, i64 %24, !dbg !19
  %26 = sext i32 %16 to i64, !dbg !19
  %27 = getelementptr float, ptr addrspace(1) %1, i64 %26, !dbg !19
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %25, i1 %12) #3, !dbg !20
  %29 = bitcast i32 %28 to float, !dbg !20
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 %12) #3, !dbg !20
  %31 = bitcast i32 %30 to float, !dbg !20
  %32 = fadd float %22, %29, !dbg !21
  %33 = fadd float %23, %31, !dbg !21
  %34 = fmul float %32, 0x3FE6A09E60000000, !dbg !22
  %35 = fmul float %33, 0x3FE6A09E60000000, !dbg !22
  %36 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not.i = icmp eq i32 %36, 0, !dbg !23
  %37 = tail call float @llvm.nvvm.fabs.ftz.f(float %34) #3, !dbg !23
  %38 = tail call float @llvm.nvvm.fabs.f(float %34) #3, !dbg !23
  %.0.i = select i1 %.not.i, float %38, float %37, !dbg !23
  %39 = fcmp oge float %.0.i, 0x3FF00C1FC0000000, !dbg !23
  br i1 %39, label %__nv_fabsf.exit1.i, label %41, !dbg !23

__nv_fabsf.exit1.i:                               ; preds = %4
  %40 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not1.i = icmp eq i32 %40, 0, !dbg !23
  %.01.i = select i1 %.not1.i, float %38, float %37, !dbg !23
  br label %__internal_fmad.exit.i, !dbg !23

41:                                               ; preds = %4
  %42 = fmul float %34, %34, !dbg !23
  br label %__internal_fmad.exit.i, !dbg !23

__internal_fmad.exit.i:                           ; preds = %41, %__nv_fabsf.exit1.i
  %43 = phi float [ 0x3FE41B0840000000, %__nv_fabsf.exit1.i ], [ 0x3FC06EBA60000000, %41 ], !dbg !23
  %44 = phi float [ 0x3FED526FC0000000, %__nv_fabsf.exit1.i ], [ 0xBFD8127580000000, %41 ], !dbg !23
  %45 = phi float [ 0x3FC39F20C0000000, %__nv_fabsf.exit1.i ], [ 0x3FBCE315E0000000, %41 ], !dbg !23
  %46 = phi float [ 0xBFA1902C40000000, %__nv_fabsf.exit1.i ], [ 0xBF9B837CE0000000, %41 ], !dbg !23
  %47 = phi float [ 0x3F75908160000000, %__nv_fabsf.exit1.i ], [ 0x3F755ABD40000000, %41 ], !dbg !23
  %48 = phi float [ 0xBF3EAC1720000000, %__nv_fabsf.exit1.i ], [ 0xBF4AE9A400000000, %41 ], !dbg !23
  %49 = phi float [ 0x3EF1394780000000, %__nv_fabsf.exit1.i ], [ 0x3F163D2D40000000, %41 ], !dbg !23
  %50 = phi float [ %.01.i, %__nv_fabsf.exit1.i ], [ %42, %41 ], !dbg !23
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not2.i = icmp eq i32 %51, 0, !dbg !23
  %52 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %49, float %50, float %48) #3, !dbg !23
  %53 = tail call float @llvm.nvvm.fma.rn.f(float %49, float %50, float %48) #3, !dbg !23
  %.02.i = select i1 %.not2.i, float %53, float %52, !dbg !23
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not3.i = icmp eq i32 %54, 0, !dbg !23
  %55 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float %50, float %47) #3, !dbg !23
  %56 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float %50, float %47) #3, !dbg !23
  %.03.i = select i1 %.not3.i, float %56, float %55, !dbg !23
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not4.i = icmp eq i32 %57, 0, !dbg !23
  %58 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.03.i, float %50, float %46) #3, !dbg !23
  %59 = tail call float @llvm.nvvm.fma.rn.f(float %.03.i, float %50, float %46) #3, !dbg !23
  %.04.i = select i1 %.not4.i, float %59, float %58, !dbg !23
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not5.i = icmp eq i32 %60, 0, !dbg !23
  %61 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %50, float %45) #3, !dbg !23
  %62 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %50, float %45) #3, !dbg !23
  %.05.i = select i1 %.not5.i, float %62, float %61, !dbg !23
  %63 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not6.i = icmp eq i32 %63, 0, !dbg !23
  %64 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %50, float %44) #3, !dbg !23
  %65 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %50, float %44) #3, !dbg !23
  %.06.i = select i1 %.not6.i, float %65, float %64, !dbg !23
  %66 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not7.i = icmp eq i32 %66, 0, !dbg !23
  %67 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %50, float %43) #3, !dbg !23
  %68 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %50, float %43) #3, !dbg !23
  %.07.i = select i1 %.not7.i, float %68, float %67, !dbg !23
  %69 = fneg float %50, !dbg !23
  %70 = select i1 %39, float %69, float %34, !dbg !23
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not8.i = icmp eq i32 %71, 0, !dbg !23
  %72 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %70, float %70) #3, !dbg !23
  %73 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %70, float %70) #3, !dbg !23
  %.08.i = select i1 %.not8.i, float %73, float %72, !dbg !23
  br i1 %39, label %74, label %__nv_erff.exit, !dbg !23

74:                                               ; preds = %__internal_fmad.exit.i
  %75 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %.08.i) #3, !dbg !23
  %76 = fsub float 1.000000e+00, %75, !dbg !23
  %77 = bitcast float %76 to i32, !dbg !23
  %78 = bitcast float %34 to i32, !dbg !23
  %79 = and i32 %78, -2147483648, !dbg !23
  %80 = or i32 %79, %77, !dbg !23
  %81 = bitcast i32 %80 to float, !dbg !23
  br label %__nv_erff.exit, !dbg !23

__nv_erff.exit:                                   ; preds = %__internal_fmad.exit.i, %74
  %r.0.i = phi float [ %81, %74 ], [ %.08.i, %__internal_fmad.exit.i ], !dbg !23
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not.i1 = icmp eq i32 %82, 0, !dbg !23
  %83 = tail call float @llvm.nvvm.fabs.ftz.f(float %35) #3, !dbg !23
  %84 = tail call float @llvm.nvvm.fabs.f(float %35) #3, !dbg !23
  %.0.i2 = select i1 %.not.i1, float %84, float %83, !dbg !23
  %85 = fcmp oge float %.0.i2, 0x3FF00C1FC0000000, !dbg !23
  br i1 %85, label %__nv_fabsf.exit1.i19, label %87, !dbg !23

__nv_fabsf.exit1.i19:                             ; preds = %__nv_erff.exit
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not1.i20 = icmp eq i32 %86, 0, !dbg !23
  %.01.i21 = select i1 %.not1.i20, float %84, float %83, !dbg !23
  br label %__internal_fmad.exit.i3, !dbg !23

87:                                               ; preds = %__nv_erff.exit
  %88 = fmul float %35, %35, !dbg !23
  br label %__internal_fmad.exit.i3, !dbg !23

__internal_fmad.exit.i3:                          ; preds = %87, %__nv_fabsf.exit1.i19
  %89 = phi float [ 0x3FE41B0840000000, %__nv_fabsf.exit1.i19 ], [ 0x3FC06EBA60000000, %87 ], !dbg !23
  %90 = phi float [ 0x3FED526FC0000000, %__nv_fabsf.exit1.i19 ], [ 0xBFD8127580000000, %87 ], !dbg !23
  %91 = phi float [ 0x3FC39F20C0000000, %__nv_fabsf.exit1.i19 ], [ 0x3FBCE315E0000000, %87 ], !dbg !23
  %92 = phi float [ 0xBFA1902C40000000, %__nv_fabsf.exit1.i19 ], [ 0xBF9B837CE0000000, %87 ], !dbg !23
  %93 = phi float [ 0x3F75908160000000, %__nv_fabsf.exit1.i19 ], [ 0x3F755ABD40000000, %87 ], !dbg !23
  %94 = phi float [ 0xBF3EAC1720000000, %__nv_fabsf.exit1.i19 ], [ 0xBF4AE9A400000000, %87 ], !dbg !23
  %95 = phi float [ 0x3EF1394780000000, %__nv_fabsf.exit1.i19 ], [ 0x3F163D2D40000000, %87 ], !dbg !23
  %96 = phi float [ %.01.i21, %__nv_fabsf.exit1.i19 ], [ %88, %87 ], !dbg !23
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not2.i4 = icmp eq i32 %97, 0, !dbg !23
  %98 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %95, float %96, float %94) #3, !dbg !23
  %99 = tail call float @llvm.nvvm.fma.rn.f(float %95, float %96, float %94) #3, !dbg !23
  %.02.i5 = select i1 %.not2.i4, float %99, float %98, !dbg !23
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not3.i6 = icmp eq i32 %100, 0, !dbg !23
  %101 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i5, float %96, float %93) #3, !dbg !23
  %102 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i5, float %96, float %93) #3, !dbg !23
  %.03.i7 = select i1 %.not3.i6, float %102, float %101, !dbg !23
  %103 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not4.i8 = icmp eq i32 %103, 0, !dbg !23
  %104 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.03.i7, float %96, float %92) #3, !dbg !23
  %105 = tail call float @llvm.nvvm.fma.rn.f(float %.03.i7, float %96, float %92) #3, !dbg !23
  %.04.i9 = select i1 %.not4.i8, float %105, float %104, !dbg !23
  %106 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not5.i10 = icmp eq i32 %106, 0, !dbg !23
  %107 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i9, float %96, float %91) #3, !dbg !23
  %108 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i9, float %96, float %91) #3, !dbg !23
  %.05.i11 = select i1 %.not5.i10, float %108, float %107, !dbg !23
  %109 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not6.i12 = icmp eq i32 %109, 0, !dbg !23
  %110 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i11, float %96, float %90) #3, !dbg !23
  %111 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i11, float %96, float %90) #3, !dbg !23
  %.06.i13 = select i1 %.not6.i12, float %111, float %110, !dbg !23
  %112 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not7.i14 = icmp eq i32 %112, 0, !dbg !23
  %113 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i13, float %96, float %89) #3, !dbg !23
  %114 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i13, float %96, float %89) #3, !dbg !23
  %.07.i15 = select i1 %.not7.i14, float %114, float %113, !dbg !23
  %115 = fneg float %96, !dbg !23
  %116 = select i1 %85, float %115, float %35, !dbg !23
  %117 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not8.i16 = icmp eq i32 %117, 0, !dbg !23
  %118 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i15, float %116, float %116) #3, !dbg !23
  %119 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i15, float %116, float %116) #3, !dbg !23
  %.08.i17 = select i1 %.not8.i16, float %119, float %118, !dbg !23
  br i1 %85, label %120, label %__nv_erff.exit22, !dbg !23

120:                                              ; preds = %__internal_fmad.exit.i3
  %121 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %.08.i17) #3, !dbg !23
  %122 = fsub float 1.000000e+00, %121, !dbg !23
  %123 = bitcast float %122 to i32, !dbg !23
  %124 = bitcast float %35 to i32, !dbg !23
  %125 = and i32 %124, -2147483648, !dbg !23
  %126 = or i32 %125, %123, !dbg !23
  %127 = bitcast i32 %126 to float, !dbg !23
  br label %__nv_erff.exit22, !dbg !23

__nv_erff.exit22:                                 ; preds = %__internal_fmad.exit.i3, %120
  %r.0.i18 = phi float [ %127, %120 ], [ %.08.i17, %__internal_fmad.exit.i3 ], !dbg !23
  %128 = fmul float %33, 5.000000e-01, !dbg !24
  %129 = fmul float %32, 5.000000e-01, !dbg !24
  %130 = fadd float %r.0.i, 1.000000e+00, !dbg !25
  %131 = fadd float %r.0.i18, 1.000000e+00, !dbg !25
  %132 = fmul float %129, %130, !dbg !26
  %133 = fmul float %128, %131, !dbg !26
  %134 = bitcast float %32 to i32, !dbg !27
  %135 = bitcast float %33 to i32, !dbg !27
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %134, i32 %135, ptr addrspace(1) %18, i1 %12) #3, !dbg !27
  %136 = getelementptr float, ptr addrspace(1) %2, i64 %17, !dbg !28
  %137 = bitcast float %132 to i32, !dbg !29
  %138 = bitcast float %133 to i32, !dbg !29
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %137, i32 %138, ptr addrspace(1) %136, i1 %12) #3, !dbg !29
  ret void, !dbg !30
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cbogxpzdfxgbd27w6cjoucvzwi4xvt5fqp7y47glb4krq6vlev4p.py", directory: "inductor_cache/bo")
!4 = !{ptr @triton_poi_fused_convolution_gelu_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_gelu_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_gelu_0", linkageName: "triton_poi_fused_convolution_gelu_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 21, scope: !7)
!16 = !DILocation(line: 25, column: 27, scope: !7)
!17 = !DILocation(line: 26, column: 34, scope: !7)
!18 = !DILocation(line: 26, column: 39, scope: !7)
!19 = !DILocation(line: 27, column: 30, scope: !7)
!20 = !DILocation(line: 27, column: 35, scope: !7)
!21 = !DILocation(line: 28, column: 18, scope: !7)
!22 = !DILocation(line: 32, column: 18, scope: !7)
!23 = !DILocation(line: 33, column: 25, scope: !7)
!24 = !DILocation(line: 30, column: 18, scope: !7)
!25 = !DILocation(line: 35, column: 18, scope: !7)
!26 = !DILocation(line: 36, column: 19, scope: !7)
!27 = !DILocation(line: 37, column: 39, scope: !7)
!28 = !DILocation(line: 38, column: 25, scope: !7)
!29 = !DILocation(line: 38, column: 37, scope: !7)
!30 = !DILocation(line: 38, column: 4, scope: !7)
