Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sat Dec 10 14:57:33 2016
| Host         : DESKTOP-CBA5RBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Fourier_Func_Gen_timing_summary_routed.rpt -rpx Fourier_Func_Gen_timing_summary_routed.rpx
| Design       : Fourier_Func_Gen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: DAC_Clk_Gen/Toggle_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Display_Clk_Gen/Toggle_reg/Q (HIGH)

 There are 1042 register/latch pins with no clock driven by root clock pin: Initial_Theta_Clock_Gen/Toggle_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1592 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 28 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.513        0.000                      0                  348        0.174        0.000                      0                  348        4.500        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.513        0.000                      0                  348        0.174        0.000                      0                  348        4.500        0.000                       0                   256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 DAC_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 2.481ns (41.339%)  route 3.521ns (58.661%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    DAC_Clk_Gen/CLK
    SLICE_X29Y36         FDRE                                         r  DAC_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  DAC_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.088    DAC_Clk_Gen/counter_reg[0]
    SLICE_X28Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.668 r  DAC_Clk_Gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.668    DAC_Clk_Gen/counter_reg[0]_i_13__0_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  DAC_Clk_Gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    DAC_Clk_Gen/counter_reg[0]_i_14__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  DAC_Clk_Gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    DAC_Clk_Gen/counter_reg[0]_i_15__0_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  DAC_Clk_Gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    DAC_Clk_Gen/counter_reg[0]_i_16__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  DAC_Clk_Gen/counter_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    DAC_Clk_Gen/counter_reg[0]_i_17__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  DAC_Clk_Gen/counter_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     7.238    DAC_Clk_Gen/counter_reg[0]_i_18__0_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  DAC_Clk_Gen/counter_reg[0]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.352    DAC_Clk_Gen/counter_reg[0]_i_19__0_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 f  DAC_Clk_Gen/counter_reg[0]_i_20__0/O[1]
                         net (fo=1, routed)           0.850     8.536    DAC_Clk_Gen/counter_reg[0]_i_20__0_n_6
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.303     8.839 r  DAC_Clk_Gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           1.010     9.849    DAC_Clk_Gen/counter[0]_i_8__0_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.973 r  DAC_Clk_Gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          1.111    11.084    DAC_Clk_Gen/counter[0]_i_1__0_n_0
    SLICE_X29Y42         FDRE                                         r  DAC_Clk_Gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.446    14.787    DAC_Clk_Gen/CLK
    SLICE_X29Y42         FDRE                                         r  DAC_Clk_Gen/counter_reg[24]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y42         FDRE (Setup_fdre_C_R)       -0.429    14.597    DAC_Clk_Gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 DAC_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 2.481ns (41.339%)  route 3.521ns (58.661%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    DAC_Clk_Gen/CLK
    SLICE_X29Y36         FDRE                                         r  DAC_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  DAC_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.088    DAC_Clk_Gen/counter_reg[0]
    SLICE_X28Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.668 r  DAC_Clk_Gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.668    DAC_Clk_Gen/counter_reg[0]_i_13__0_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  DAC_Clk_Gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    DAC_Clk_Gen/counter_reg[0]_i_14__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  DAC_Clk_Gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    DAC_Clk_Gen/counter_reg[0]_i_15__0_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  DAC_Clk_Gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    DAC_Clk_Gen/counter_reg[0]_i_16__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  DAC_Clk_Gen/counter_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    DAC_Clk_Gen/counter_reg[0]_i_17__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  DAC_Clk_Gen/counter_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     7.238    DAC_Clk_Gen/counter_reg[0]_i_18__0_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  DAC_Clk_Gen/counter_reg[0]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.352    DAC_Clk_Gen/counter_reg[0]_i_19__0_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 f  DAC_Clk_Gen/counter_reg[0]_i_20__0/O[1]
                         net (fo=1, routed)           0.850     8.536    DAC_Clk_Gen/counter_reg[0]_i_20__0_n_6
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.303     8.839 r  DAC_Clk_Gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           1.010     9.849    DAC_Clk_Gen/counter[0]_i_8__0_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.973 r  DAC_Clk_Gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          1.111    11.084    DAC_Clk_Gen/counter[0]_i_1__0_n_0
    SLICE_X29Y42         FDRE                                         r  DAC_Clk_Gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.446    14.787    DAC_Clk_Gen/CLK
    SLICE_X29Y42         FDRE                                         r  DAC_Clk_Gen/counter_reg[25]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y42         FDRE (Setup_fdre_C_R)       -0.429    14.597    DAC_Clk_Gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 DAC_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 2.481ns (41.339%)  route 3.521ns (58.661%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    DAC_Clk_Gen/CLK
    SLICE_X29Y36         FDRE                                         r  DAC_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  DAC_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.088    DAC_Clk_Gen/counter_reg[0]
    SLICE_X28Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.668 r  DAC_Clk_Gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.668    DAC_Clk_Gen/counter_reg[0]_i_13__0_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  DAC_Clk_Gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    DAC_Clk_Gen/counter_reg[0]_i_14__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  DAC_Clk_Gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    DAC_Clk_Gen/counter_reg[0]_i_15__0_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  DAC_Clk_Gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    DAC_Clk_Gen/counter_reg[0]_i_16__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  DAC_Clk_Gen/counter_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    DAC_Clk_Gen/counter_reg[0]_i_17__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  DAC_Clk_Gen/counter_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     7.238    DAC_Clk_Gen/counter_reg[0]_i_18__0_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  DAC_Clk_Gen/counter_reg[0]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.352    DAC_Clk_Gen/counter_reg[0]_i_19__0_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 f  DAC_Clk_Gen/counter_reg[0]_i_20__0/O[1]
                         net (fo=1, routed)           0.850     8.536    DAC_Clk_Gen/counter_reg[0]_i_20__0_n_6
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.303     8.839 r  DAC_Clk_Gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           1.010     9.849    DAC_Clk_Gen/counter[0]_i_8__0_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.973 r  DAC_Clk_Gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          1.111    11.084    DAC_Clk_Gen/counter[0]_i_1__0_n_0
    SLICE_X29Y42         FDRE                                         r  DAC_Clk_Gen/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.446    14.787    DAC_Clk_Gen/CLK
    SLICE_X29Y42         FDRE                                         r  DAC_Clk_Gen/counter_reg[26]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y42         FDRE (Setup_fdre_C_R)       -0.429    14.597    DAC_Clk_Gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 DAC_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 2.481ns (41.339%)  route 3.521ns (58.661%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    DAC_Clk_Gen/CLK
    SLICE_X29Y36         FDRE                                         r  DAC_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  DAC_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.088    DAC_Clk_Gen/counter_reg[0]
    SLICE_X28Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.668 r  DAC_Clk_Gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.668    DAC_Clk_Gen/counter_reg[0]_i_13__0_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  DAC_Clk_Gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    DAC_Clk_Gen/counter_reg[0]_i_14__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  DAC_Clk_Gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    DAC_Clk_Gen/counter_reg[0]_i_15__0_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  DAC_Clk_Gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    DAC_Clk_Gen/counter_reg[0]_i_16__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  DAC_Clk_Gen/counter_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    DAC_Clk_Gen/counter_reg[0]_i_17__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  DAC_Clk_Gen/counter_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     7.238    DAC_Clk_Gen/counter_reg[0]_i_18__0_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  DAC_Clk_Gen/counter_reg[0]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.352    DAC_Clk_Gen/counter_reg[0]_i_19__0_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 f  DAC_Clk_Gen/counter_reg[0]_i_20__0/O[1]
                         net (fo=1, routed)           0.850     8.536    DAC_Clk_Gen/counter_reg[0]_i_20__0_n_6
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.303     8.839 r  DAC_Clk_Gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           1.010     9.849    DAC_Clk_Gen/counter[0]_i_8__0_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.973 r  DAC_Clk_Gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          1.111    11.084    DAC_Clk_Gen/counter[0]_i_1__0_n_0
    SLICE_X29Y42         FDRE                                         r  DAC_Clk_Gen/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.446    14.787    DAC_Clk_Gen/CLK
    SLICE_X29Y42         FDRE                                         r  DAC_Clk_Gen/counter_reg[27]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y42         FDRE (Setup_fdre_C_R)       -0.429    14.597    DAC_Clk_Gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 DAC_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.481ns (42.340%)  route 3.379ns (57.660%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    DAC_Clk_Gen/CLK
    SLICE_X29Y36         FDRE                                         r  DAC_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  DAC_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.088    DAC_Clk_Gen/counter_reg[0]
    SLICE_X28Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.668 r  DAC_Clk_Gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.668    DAC_Clk_Gen/counter_reg[0]_i_13__0_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  DAC_Clk_Gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    DAC_Clk_Gen/counter_reg[0]_i_14__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  DAC_Clk_Gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    DAC_Clk_Gen/counter_reg[0]_i_15__0_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  DAC_Clk_Gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    DAC_Clk_Gen/counter_reg[0]_i_16__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  DAC_Clk_Gen/counter_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    DAC_Clk_Gen/counter_reg[0]_i_17__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  DAC_Clk_Gen/counter_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     7.238    DAC_Clk_Gen/counter_reg[0]_i_18__0_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  DAC_Clk_Gen/counter_reg[0]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.352    DAC_Clk_Gen/counter_reg[0]_i_19__0_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 f  DAC_Clk_Gen/counter_reg[0]_i_20__0/O[1]
                         net (fo=1, routed)           0.850     8.536    DAC_Clk_Gen/counter_reg[0]_i_20__0_n_6
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.303     8.839 r  DAC_Clk_Gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           1.010     9.849    DAC_Clk_Gen/counter[0]_i_8__0_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.973 r  DAC_Clk_Gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          0.969    10.942    DAC_Clk_Gen/counter[0]_i_1__0_n_0
    SLICE_X29Y41         FDRE                                         r  DAC_Clk_Gen/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.446    14.787    DAC_Clk_Gen/CLK
    SLICE_X29Y41         FDRE                                         r  DAC_Clk_Gen/counter_reg[20]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y41         FDRE (Setup_fdre_C_R)       -0.429    14.597    DAC_Clk_Gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 DAC_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.481ns (42.340%)  route 3.379ns (57.660%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    DAC_Clk_Gen/CLK
    SLICE_X29Y36         FDRE                                         r  DAC_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  DAC_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.088    DAC_Clk_Gen/counter_reg[0]
    SLICE_X28Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.668 r  DAC_Clk_Gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.668    DAC_Clk_Gen/counter_reg[0]_i_13__0_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  DAC_Clk_Gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    DAC_Clk_Gen/counter_reg[0]_i_14__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  DAC_Clk_Gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    DAC_Clk_Gen/counter_reg[0]_i_15__0_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  DAC_Clk_Gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    DAC_Clk_Gen/counter_reg[0]_i_16__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  DAC_Clk_Gen/counter_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    DAC_Clk_Gen/counter_reg[0]_i_17__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  DAC_Clk_Gen/counter_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     7.238    DAC_Clk_Gen/counter_reg[0]_i_18__0_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  DAC_Clk_Gen/counter_reg[0]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.352    DAC_Clk_Gen/counter_reg[0]_i_19__0_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 f  DAC_Clk_Gen/counter_reg[0]_i_20__0/O[1]
                         net (fo=1, routed)           0.850     8.536    DAC_Clk_Gen/counter_reg[0]_i_20__0_n_6
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.303     8.839 r  DAC_Clk_Gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           1.010     9.849    DAC_Clk_Gen/counter[0]_i_8__0_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.973 r  DAC_Clk_Gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          0.969    10.942    DAC_Clk_Gen/counter[0]_i_1__0_n_0
    SLICE_X29Y41         FDRE                                         r  DAC_Clk_Gen/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.446    14.787    DAC_Clk_Gen/CLK
    SLICE_X29Y41         FDRE                                         r  DAC_Clk_Gen/counter_reg[21]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y41         FDRE (Setup_fdre_C_R)       -0.429    14.597    DAC_Clk_Gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 DAC_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.481ns (42.340%)  route 3.379ns (57.660%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    DAC_Clk_Gen/CLK
    SLICE_X29Y36         FDRE                                         r  DAC_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  DAC_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.088    DAC_Clk_Gen/counter_reg[0]
    SLICE_X28Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.668 r  DAC_Clk_Gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.668    DAC_Clk_Gen/counter_reg[0]_i_13__0_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  DAC_Clk_Gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    DAC_Clk_Gen/counter_reg[0]_i_14__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  DAC_Clk_Gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    DAC_Clk_Gen/counter_reg[0]_i_15__0_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  DAC_Clk_Gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    DAC_Clk_Gen/counter_reg[0]_i_16__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  DAC_Clk_Gen/counter_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    DAC_Clk_Gen/counter_reg[0]_i_17__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  DAC_Clk_Gen/counter_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     7.238    DAC_Clk_Gen/counter_reg[0]_i_18__0_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  DAC_Clk_Gen/counter_reg[0]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.352    DAC_Clk_Gen/counter_reg[0]_i_19__0_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 f  DAC_Clk_Gen/counter_reg[0]_i_20__0/O[1]
                         net (fo=1, routed)           0.850     8.536    DAC_Clk_Gen/counter_reg[0]_i_20__0_n_6
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.303     8.839 r  DAC_Clk_Gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           1.010     9.849    DAC_Clk_Gen/counter[0]_i_8__0_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.973 r  DAC_Clk_Gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          0.969    10.942    DAC_Clk_Gen/counter[0]_i_1__0_n_0
    SLICE_X29Y41         FDRE                                         r  DAC_Clk_Gen/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.446    14.787    DAC_Clk_Gen/CLK
    SLICE_X29Y41         FDRE                                         r  DAC_Clk_Gen/counter_reg[22]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y41         FDRE (Setup_fdre_C_R)       -0.429    14.597    DAC_Clk_Gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 DAC_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.481ns (42.340%)  route 3.379ns (57.660%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    DAC_Clk_Gen/CLK
    SLICE_X29Y36         FDRE                                         r  DAC_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  DAC_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.088    DAC_Clk_Gen/counter_reg[0]
    SLICE_X28Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.668 r  DAC_Clk_Gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.668    DAC_Clk_Gen/counter_reg[0]_i_13__0_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  DAC_Clk_Gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    DAC_Clk_Gen/counter_reg[0]_i_14__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  DAC_Clk_Gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    DAC_Clk_Gen/counter_reg[0]_i_15__0_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  DAC_Clk_Gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    DAC_Clk_Gen/counter_reg[0]_i_16__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  DAC_Clk_Gen/counter_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    DAC_Clk_Gen/counter_reg[0]_i_17__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  DAC_Clk_Gen/counter_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     7.238    DAC_Clk_Gen/counter_reg[0]_i_18__0_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  DAC_Clk_Gen/counter_reg[0]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.352    DAC_Clk_Gen/counter_reg[0]_i_19__0_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 f  DAC_Clk_Gen/counter_reg[0]_i_20__0/O[1]
                         net (fo=1, routed)           0.850     8.536    DAC_Clk_Gen/counter_reg[0]_i_20__0_n_6
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.303     8.839 r  DAC_Clk_Gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           1.010     9.849    DAC_Clk_Gen/counter[0]_i_8__0_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.973 r  DAC_Clk_Gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          0.969    10.942    DAC_Clk_Gen/counter[0]_i_1__0_n_0
    SLICE_X29Y41         FDRE                                         r  DAC_Clk_Gen/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.446    14.787    DAC_Clk_Gen/CLK
    SLICE_X29Y41         FDRE                                         r  DAC_Clk_Gen/counter_reg[23]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y41         FDRE (Setup_fdre_C_R)       -0.429    14.597    DAC_Clk_Gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 2.316ns (40.130%)  route 3.455ns (59.870%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.558     5.079    Initial_Theta_Clock_Gen/CLK
    SLICE_X31Y34         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Initial_Theta_Clock_Gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.132    Initial_Theta_Clock_Gen/counter_reg[5]
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.769 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.769    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.886    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.003    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.120 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.120    Initial_Theta_Clock_Gen/counter_reg[0]_i_17_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.237 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.237    Initial_Theta_Clock_Gen/counter_reg[0]_i_18_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.354    Initial_Theta_Clock_Gen/counter_reg[0]_i_19_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.573 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_20/O[0]
                         net (fo=1, routed)           0.951     8.524    Initial_Theta_Clock_Gen/plusOp[29]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.295     8.819 r  Initial_Theta_Clock_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.815     9.635    Initial_Theta_Clock_Gen/counter[0]_i_8_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.759 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.092    10.850    Initial_Theta_Clock_Gen/clear
    SLICE_X31Y33         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.438    14.779    Initial_Theta_Clock_Gen/CLK
    SLICE_X31Y33         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[0]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X31Y33         FDRE (Setup_fdre_C_R)       -0.429    14.590    Initial_Theta_Clock_Gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 2.316ns (40.130%)  route 3.455ns (59.870%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.558     5.079    Initial_Theta_Clock_Gen/CLK
    SLICE_X31Y34         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Initial_Theta_Clock_Gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.132    Initial_Theta_Clock_Gen/counter_reg[5]
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.769 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.769    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.886    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.003    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.120 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.120    Initial_Theta_Clock_Gen/counter_reg[0]_i_17_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.237 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.237    Initial_Theta_Clock_Gen/counter_reg[0]_i_18_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.354    Initial_Theta_Clock_Gen/counter_reg[0]_i_19_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.573 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_20/O[0]
                         net (fo=1, routed)           0.951     8.524    Initial_Theta_Clock_Gen/plusOp[29]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.295     8.819 r  Initial_Theta_Clock_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.815     9.635    Initial_Theta_Clock_Gen/counter[0]_i_8_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.759 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.092    10.850    Initial_Theta_Clock_Gen/clear
    SLICE_X31Y33         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.438    14.779    Initial_Theta_Clock_Gen/CLK
    SLICE_X31Y33         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X31Y33         FDRE (Setup_fdre_C_R)       -0.429    14.590    Initial_Theta_Clock_Gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  3.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Store_Amplitude/L_Press_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.098%)  route 0.376ns (66.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.559     1.442    Store_Amplitude/CLK
    SLICE_X28Y35         FDRE                                         r  Store_Amplitude/L_Press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Store_Amplitude/L_Press_reg/Q
                         net (fo=3, routed)           0.376     1.959    Store_Amplitude/L_Press
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.045     2.004 r  Store_Amplitude/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     2.004    Store_Amplitude/FSM_sequential_PS[0]_i_1_n_0
    SLICE_X42Y40         FDCE                                         r  Store_Amplitude/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    Store_Amplitude/CLK
    SLICE_X42Y40         FDCE                                         r  Store_Amplitude/FSM_sequential_PS_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X42Y40         FDCE (Hold_fdce_C_D)         0.120     1.830    Store_Amplitude/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Store_Amplitude/L_Press_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.864%)  route 0.380ns (67.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.559     1.442    Store_Amplitude/CLK
    SLICE_X28Y35         FDRE                                         r  Store_Amplitude/L_Press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Store_Amplitude/L_Press_reg/Q
                         net (fo=3, routed)           0.380     1.963    Store_Amplitude/L_Press
    SLICE_X42Y40         LUT4 (Prop_lut4_I2_O)        0.045     2.008 r  Store_Amplitude/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     2.008    Store_Amplitude/FSM_sequential_PS[1]_i_1_n_0
    SLICE_X42Y40         FDCE                                         r  Store_Amplitude/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    Store_Amplitude/CLK
    SLICE_X42Y40         FDCE                                         r  Store_Amplitude/FSM_sequential_PS_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X42Y40         FDCE (Hold_fdce_C_D)         0.121     1.831    Store_Amplitude/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Store_Amplitude/L_Prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/L_Press_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.559     1.442    Store_Amplitude/CLK
    SLICE_X29Y35         FDRE                                         r  Store_Amplitude/L_Prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Store_Amplitude/L_Prev_reg/Q
                         net (fo=1, routed)           0.097     1.680    Store_Amplitude/L_Prev
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.725 r  Store_Amplitude/L_Press_i_1/O
                         net (fo=1, routed)           0.000     1.725    Store_Amplitude/L_Press_i_1_n_0
    SLICE_X28Y35         FDRE                                         r  Store_Amplitude/L_Press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.828     1.955    Store_Amplitude/CLK
    SLICE_X28Y35         FDRE                                         r  Store_Amplitude/L_Press_reg/C
                         clock pessimism             -0.500     1.455    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.091     1.546    Store_Amplitude/L_Press_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Store_Amplitude/R_Press_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/FSM_sequential_PS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.241%)  route 0.391ns (67.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.559     1.442    Store_Amplitude/CLK
    SLICE_X28Y35         FDRE                                         r  Store_Amplitude/R_Press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Store_Amplitude/R_Press_reg/Q
                         net (fo=3, routed)           0.391     1.974    Store_Amplitude/R_Press
    SLICE_X42Y40         LUT5 (Prop_lut5_I3_O)        0.045     2.019 r  Store_Amplitude/FSM_sequential_PS[2]_i_1/O
                         net (fo=1, routed)           0.000     2.019    Store_Amplitude/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X42Y40         FDCE                                         r  Store_Amplitude/FSM_sequential_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    Store_Amplitude/CLK
    SLICE_X42Y40         FDCE                                         r  Store_Amplitude/FSM_sequential_PS_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X42Y40         FDCE (Hold_fdce_C_D)         0.121     1.831    Store_Amplitude/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Store_Amplitude/s_reg5_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/current_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.250ns (71.298%)  route 0.101ns (28.702%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    Store_Amplitude/CLK
    SLICE_X47Y44         FDCE                                         r  Store_Amplitude/s_reg5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  Store_Amplitude/s_reg5_reg[4]/Q
                         net (fo=4, routed)           0.101     1.689    Store_Amplitude/Reg5[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.734 r  Store_Amplitude/current_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     1.734    Store_Amplitude/current_reg[4]_i_3_n_0
    SLICE_X46Y44         MUXF7 (Prop_muxf7_I1_O)      0.064     1.798 r  Store_Amplitude/current_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    Store_Amplitude/current_reg_reg[4]_i_1_n_0
    SLICE_X46Y44         FDRE                                         r  Store_Amplitude/current_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.834     1.961    Store_Amplitude/CLK
    SLICE_X46Y44         FDRE                                         r  Store_Amplitude/current_reg_reg[4]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.134     1.594    Store_Amplitude/current_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Store_Amplitude/M_Prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/M_Press_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.559     1.442    Store_Amplitude/CLK
    SLICE_X29Y35         FDRE                                         r  Store_Amplitude/M_Prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Store_Amplitude/M_Prev_reg/Q
                         net (fo=1, routed)           0.137     1.720    Store_Amplitude/M_Prev
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.765 r  Store_Amplitude/M_Press_i_1/O
                         net (fo=1, routed)           0.000     1.765    Store_Amplitude/M_Press_i_1_n_0
    SLICE_X28Y35         FDRE                                         r  Store_Amplitude/M_Press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.828     1.955    Store_Amplitude/CLK
    SLICE_X28Y35         FDRE                                         r  Store_Amplitude/M_Press_reg/C
                         clock pessimism             -0.500     1.455    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.092     1.547    Store_Amplitude/M_Press_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Store_Amplitude/s_reg5_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/current_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.283ns (82.210%)  route 0.061ns (17.790%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.566     1.449    Store_Amplitude/CLK
    SLICE_X50Y43         FDCE                                         r  Store_Amplitude/s_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  Store_Amplitude/s_reg5_reg[3]/Q
                         net (fo=4, routed)           0.061     1.674    Store_Amplitude/Reg5[3]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.719 r  Store_Amplitude/current_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.719    Store_Amplitude/current_reg[3]_i_3_n_0
    SLICE_X51Y43         MUXF7 (Prop_muxf7_I1_O)      0.074     1.793 r  Store_Amplitude/current_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.793    Store_Amplitude/current_reg_reg[3]_i_1_n_0
    SLICE_X51Y43         FDRE                                         r  Store_Amplitude/current_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.837     1.964    Store_Amplitude/CLK
    SLICE_X51Y43         FDRE                                         r  Store_Amplitude/current_reg_reg[3]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.105     1.567    Store_Amplitude/current_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Store_Amplitude/s_reg6_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/current_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.274ns (77.914%)  route 0.078ns (22.086%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.565     1.448    Store_Amplitude/CLK
    SLICE_X54Y42         FDCE                                         r  Store_Amplitude/s_reg6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  Store_Amplitude/s_reg6_reg[6]/Q
                         net (fo=4, routed)           0.078     1.690    Store_Amplitude/Reg6[6]
    SLICE_X55Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.735 r  Store_Amplitude/current_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     1.735    Store_Amplitude/current_reg[6]_i_3_n_0
    SLICE_X55Y42         MUXF7 (Prop_muxf7_I1_O)      0.065     1.800 r  Store_Amplitude/current_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.800    Store_Amplitude/current_reg_reg[6]_i_1_n_0
    SLICE_X55Y42         FDRE                                         r  Store_Amplitude/current_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.836     1.963    Store_Amplitude/CLK
    SLICE_X55Y42         FDRE                                         r  Store_Amplitude/current_reg_reg[6]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X55Y42         FDRE (Hold_fdre_C_D)         0.105     1.566    Store_Amplitude/current_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Display_Clk_Gen/Toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/Toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.791%)  route 0.147ns (44.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.590     1.473    Display_Clk_Gen/Clk
    SLICE_X63Y33         FDRE                                         r  Display_Clk_Gen/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Display_Clk_Gen/Toggle_reg/Q
                         net (fo=21, routed)          0.147     1.762    Display_Clk_Gen/CLK
    SLICE_X63Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  Display_Clk_Gen/Toggle_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    Display_Clk_Gen/Toggle_i_1__0_n_0
    SLICE_X63Y33         FDRE                                         r  Display_Clk_Gen/Toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.859     1.986    Display_Clk_Gen/Clk
    SLICE_X63Y33         FDRE                                         r  Display_Clk_Gen/Toggle_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.092     1.565    Display_Clk_Gen/Toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Store_Amplitude/s_reg1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/current_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.271ns (68.136%)  route 0.127ns (31.864%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.567     1.450    Store_Amplitude/CLK
    SLICE_X50Y48         FDCE                                         r  Store_Amplitude/s_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  Store_Amplitude/s_reg1_reg[10]/Q
                         net (fo=4, routed)           0.127     1.741    Store_Amplitude/Reg1[10]
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  Store_Amplitude/current_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     1.786    Store_Amplitude/current_reg[10]_i_2_n_0
    SLICE_X52Y48         MUXF7 (Prop_muxf7_I0_O)      0.062     1.848 r  Store_Amplitude/current_reg_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.848    Store_Amplitude/current_reg_reg[10]_i_1_n_0
    SLICE_X52Y48         FDRE                                         r  Store_Amplitude/current_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.838     1.965    Store_Amplitude/CLK
    SLICE_X52Y48         FDRE                                         r  Store_Amplitude/current_reg_reg[10]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.134     1.600    Store_Amplitude/current_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y40   Store_Amplitude/FSM_sequential_PS_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y40   Store_Amplitude/FSM_sequential_PS_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y40   Store_Amplitude/FSM_sequential_PS_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y35   Store_Amplitude/L_Press_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y35   Store_Amplitude/L_Prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y35   Store_Amplitude/M_Press_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y35   Store_Amplitude/M_Prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y35   Store_Amplitude/R_Press_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y35   Store_Amplitude/R_Prev_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   Store_Amplitude/s_reg0_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   Store_Amplitude/s_reg0_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   Store_Amplitude/s_reg0_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   Store_Amplitude/s_reg0_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   Store_Amplitude/s_reg0_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   Store_Amplitude/s_reg0_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   Store_Amplitude/s_reg0_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   Store_Amplitude/s_reg0_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y41   DAC_Clk_Gen/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y41   DAC_Clk_Gen/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y35   Store_Amplitude/L_Press_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   Store_Amplitude/L_Prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y35   Store_Amplitude/M_Press_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   Store_Amplitude/M_Prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y35   Store_Amplitude/R_Press_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y35   Store_Amplitude/R_Prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y40   Store_Amplitude/State_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y40   Store_Amplitude/State_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y41   Store_Amplitude/current_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y41   Store_Amplitude/current_reg_reg[2]/C



