// Seed: 2193537976
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input logic id_2,
    output id_3,
    inout logic id_4
);
  always @(1'b0 or 1) id_3 = id_2;
endmodule
