###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       283299   # Number of WRITE/WRITEP commands
num_reads_done                 =      1858846   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1476065   # Number of read row buffer hits
num_read_cmds                  =      1858836   # Number of READ/READP commands
num_writes_done                =       283319   # Number of read requests issued
num_write_row_hits             =       204926   # Number of write row buffer hits
num_act_cmds                   =       465888   # Number of ACT commands
num_pre_cmds                   =       465859   # Number of PRE commands
num_ondemand_pres              =       438822   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645524   # Cyles of rank active rank.0
rank_active_cycles.1           =      9610211   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354476   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       389789   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2045149   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        45979   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11511   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7142   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5529   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3709   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2830   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2152   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1692   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1342   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15140   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =           97   # Write cmd latency (cycles)
write_latency[40-59]           =          129   # Write cmd latency (cycles)
write_latency[60-79]           =          229   # Write cmd latency (cycles)
write_latency[80-99]           =          380   # Write cmd latency (cycles)
write_latency[100-119]         =          542   # Write cmd latency (cycles)
write_latency[120-139]         =          686   # Write cmd latency (cycles)
write_latency[140-159]         =          911   # Write cmd latency (cycles)
write_latency[160-179]         =         1129   # Write cmd latency (cycles)
write_latency[180-199]         =         1356   # Write cmd latency (cycles)
write_latency[200-]            =       277829   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       316568   # Read request latency (cycles)
read_latency[40-59]            =       147521   # Read request latency (cycles)
read_latency[60-79]            =       151921   # Read request latency (cycles)
read_latency[80-99]            =       107495   # Read request latency (cycles)
read_latency[100-119]          =        90876   # Read request latency (cycles)
read_latency[120-139]          =        80729   # Read request latency (cycles)
read_latency[140-159]          =        68837   # Read request latency (cycles)
read_latency[160-179]          =        60435   # Read request latency (cycles)
read_latency[180-199]          =        54112   # Read request latency (cycles)
read_latency[200-]             =       780338   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.41423e+09   # Write energy
read_energy                    =  7.49483e+09   # Read energy
act_energy                     =  1.27467e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70148e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.87099e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01881e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99677e+09   # Active standby energy rank.1
average_read_latency           =      308.357   # Average read request latency (cycles)
average_interarrival           =      4.66815   # Average request interarrival latency (cycles)
total_energy                   =  2.32612e+10   # Total energy (pJ)
average_power                  =      2326.12   # Average power (mW)
average_bandwidth              =      18.2798   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       283413   # Number of WRITE/WRITEP commands
num_reads_done                 =      1883485   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1545450   # Number of read row buffer hits
num_read_cmds                  =      1883480   # Number of READ/READP commands
num_writes_done                =       283441   # Number of read requests issued
num_write_row_hits             =       201344   # Number of write row buffer hits
num_act_cmds                   =       424462   # Number of ACT commands
num_pre_cmds                   =       424436   # Number of PRE commands
num_ondemand_pres              =       396394   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641128   # Cyles of rank active rank.0
rank_active_cycles.1           =      9631683   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358872   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       368317   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2071096   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        46436   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10423   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6530   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5301   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3935   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2873   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2250   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1632   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1363   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15141   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =           96   # Write cmd latency (cycles)
write_latency[40-59]           =          120   # Write cmd latency (cycles)
write_latency[60-79]           =          229   # Write cmd latency (cycles)
write_latency[80-99]           =          365   # Write cmd latency (cycles)
write_latency[100-119]         =          518   # Write cmd latency (cycles)
write_latency[120-139]         =          689   # Write cmd latency (cycles)
write_latency[140-159]         =          956   # Write cmd latency (cycles)
write_latency[160-179]         =         1251   # Write cmd latency (cycles)
write_latency[180-199]         =         1545   # Write cmd latency (cycles)
write_latency[200-]            =       277620   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       314824   # Read request latency (cycles)
read_latency[40-59]            =       139896   # Read request latency (cycles)
read_latency[60-79]            =       139512   # Read request latency (cycles)
read_latency[80-99]            =       100686   # Read request latency (cycles)
read_latency[100-119]          =        86056   # Read request latency (cycles)
read_latency[120-139]          =        77932   # Read request latency (cycles)
read_latency[140-159]          =        67290   # Read request latency (cycles)
read_latency[160-179]          =        60360   # Read request latency (cycles)
read_latency[180-199]          =        54571   # Read request latency (cycles)
read_latency[200-]             =       842348   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.4148e+09   # Write energy
read_energy                    =  7.59419e+09   # Read energy
act_energy                     =  1.16133e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72259e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.76792e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01606e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01017e+09   # Active standby energy rank.1
average_read_latency           =      323.077   # Average read request latency (cycles)
average_interarrival           =      4.61472   # Average request interarrival latency (cycles)
total_energy                   =  2.32503e+10   # Total energy (pJ)
average_power                  =      2325.03   # Average power (mW)
average_bandwidth              =      18.4911   # Average bandwidth
