Analysis & Synthesis report for Peters_kok
Thu Apr 21 14:18:33 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |TOP_MODULE|FSM:fsm0|current_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Parameter Settings for User Entity Instance: CE:ce0|adderip:add|lpm_add_sub:LPM_ADD_SUB_component
 14. Parameter Settings for User Entity Instance: CE:ce0|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component
 15. Parameter Settings for User Entity Instance: CE:ce1|adderip:add|lpm_add_sub:LPM_ADD_SUB_component
 16. Parameter Settings for User Entity Instance: CE:ce1|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component
 17. Port Connectivity Checks: "CE:ce1"
 18. Port Connectivity Checks: "CE:ce0"
 19. Port Connectivity Checks: "FSM:fsm0"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 21 14:18:33 2022       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; Peters_kok                                  ;
; Top-level Entity Name           ; TOP_MODULE                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 13                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; TOP_module         ; Peters_kok         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CE.vhd                           ; yes             ; User VHDL File               ; C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd                 ;         ;
; MUX3.vhd                         ; yes             ; User VHDL File               ; C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/MUX3.vhd               ;         ;
; TOP_module.vhd                   ; yes             ; User VHDL File               ; C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd         ;         ;
; MUX2.vhd                         ; yes             ; User VHDL File               ; C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/MUX2.vhd               ;         ;
; adderip.vhd                      ; yes             ; User Wizard-Generated File   ; C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/adderip.vhd            ;         ;
; shifterIP.vhd                    ; yes             ; User Wizard-Generated File   ; C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/shifterIP.vhd          ;         ;
; FSM.vhd                          ; yes             ; User VHDL File               ; C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/FSM.vhd                ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/addcore.inc                                                                                             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/look_add.inc                                                                                            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                                                            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                                            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                 ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                                          ;         ;
; db/add_sub_n9g.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/db/add_sub_n9g.tdf     ;         ;
; lpm_clshift.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf                                                                                         ;         ;
; db/lpm_clshift_buc.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/db/lpm_clshift_buc.tdf ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 0        ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 0        ;
;     -- 7 input functions                    ; 0        ;
;     -- 6 input functions                    ; 0        ;
;     -- 5 input functions                    ; 0        ;
;     -- 4 input functions                    ; 0        ;
;     -- <=3 input functions                  ; 0        ;
;                                             ;          ;
; Dedicated logic registers                   ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 13       ;
;                                             ;          ;
; Total DSP Blocks                            ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; theta[0] ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 13       ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |TOP_MODULE                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 13   ; 0            ; |TOP_MODULE         ; TOP_MODULE  ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Altera ; LPM_ADD_SUB  ; 19.1    ; N/A          ; N/A          ; |TOP_MODULE|CE:ce0|adderip:add          ; adderip.vhd     ;
; Altera ; LPM_CLSHIFT  ; 19.1    ; N/A          ; N/A          ; |TOP_MODULE|CE:ce0|shifterIP:bitshifter ; shifterIP.vhd   ;
; Altera ; LPM_ADD_SUB  ; 19.1    ; N/A          ; N/A          ; |TOP_MODULE|CE:ce1|adderip:add          ; adderip.vhd     ;
; Altera ; LPM_CLSHIFT  ; 19.1    ; N/A          ; N/A          ; |TOP_MODULE|CE:ce1|shifterIP:bitshifter ; shifterIP.vhd   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |TOP_MODULE|FSM:fsm0|current_state                        ;
+------------------+------------------+------------------+------------------+
; Name             ; current_state.S3 ; current_state.S2 ; current_state.S1 ;
+------------------+------------------+------------------+------------------+
; current_state.S1 ; 0                ; 0                ; 0                ;
; current_state.S2 ; 0                ; 1                ; 1                ;
; current_state.S3 ; 1                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; z_1[11]                                ; Lost fanout        ;
; CE:ce1|reg1_out[11]                    ; Lost fanout        ;
; CE:ce1|reg2_out[11]                    ; Lost fanout        ;
; z_1[10]                                ; Lost fanout        ;
; CE:ce1|reg1_out[10]                    ; Lost fanout        ;
; CE:ce1|reg2_out[10]                    ; Lost fanout        ;
; z_1[9]                                 ; Lost fanout        ;
; CE:ce1|reg1_out[9]                     ; Lost fanout        ;
; CE:ce1|reg2_out[9]                     ; Lost fanout        ;
; x_1[11]                                ; Lost fanout        ;
; y_1[11]                                ; Lost fanout        ;
; z_zero[11]                             ; Lost fanout        ;
; CE:ce0|reg1_out[11]                    ; Lost fanout        ;
; CE:ce0|reg2_out[11]                    ; Lost fanout        ;
; z_1[8]                                 ; Lost fanout        ;
; CE:ce1|reg1_out[8]                     ; Lost fanout        ;
; CE:ce1|reg2_out[8]                     ; Lost fanout        ;
; x_1[10]                                ; Lost fanout        ;
; y_1[10]                                ; Lost fanout        ;
; z_zero[10]                             ; Lost fanout        ;
; CE:ce0|reg1_out[10]                    ; Lost fanout        ;
; CE:ce0|reg2_out[10]                    ; Lost fanout        ;
; z_1[7]                                 ; Lost fanout        ;
; CE:ce1|reg1_out[7]                     ; Lost fanout        ;
; CE:ce1|reg2_out[7]                     ; Lost fanout        ;
; x_1[9]                                 ; Lost fanout        ;
; y_1[9]                                 ; Lost fanout        ;
; z_zero[9]                              ; Lost fanout        ;
; CE:ce0|reg1_out[9]                     ; Lost fanout        ;
; CE:ce0|reg2_out[9]                     ; Lost fanout        ;
; z_1[6]                                 ; Lost fanout        ;
; CE:ce1|reg1_out[6]                     ; Lost fanout        ;
; CE:ce1|reg2_out[6]                     ; Lost fanout        ;
; x_1[8]                                 ; Lost fanout        ;
; y_1[8]                                 ; Lost fanout        ;
; z_zero[8]                              ; Lost fanout        ;
; CE:ce0|reg1_out[8]                     ; Lost fanout        ;
; CE:ce0|reg2_out[8]                     ; Lost fanout        ;
; z_1[5]                                 ; Lost fanout        ;
; CE:ce1|reg1_out[5]                     ; Lost fanout        ;
; CE:ce1|reg2_out[5]                     ; Lost fanout        ;
; x_1[7]                                 ; Lost fanout        ;
; y_1[7]                                 ; Lost fanout        ;
; z_zero[7]                              ; Lost fanout        ;
; CE:ce0|reg1_out[7]                     ; Lost fanout        ;
; CE:ce0|reg2_out[7]                     ; Lost fanout        ;
; z_1[4]                                 ; Lost fanout        ;
; CE:ce1|reg1_out[4]                     ; Lost fanout        ;
; CE:ce1|reg2_out[4]                     ; Lost fanout        ;
; x_1[6]                                 ; Lost fanout        ;
; y_1[6]                                 ; Lost fanout        ;
; z_zero[6]                              ; Lost fanout        ;
; CE:ce0|reg1_out[6]                     ; Lost fanout        ;
; CE:ce0|reg2_out[6]                     ; Lost fanout        ;
; z_1[3]                                 ; Lost fanout        ;
; CE:ce1|reg1_out[3]                     ; Lost fanout        ;
; CE:ce1|reg2_out[3]                     ; Lost fanout        ;
; x_1[5]                                 ; Lost fanout        ;
; y_1[5]                                 ; Lost fanout        ;
; z_zero[5]                              ; Lost fanout        ;
; CE:ce0|reg1_out[5]                     ; Lost fanout        ;
; CE:ce0|reg2_out[5]                     ; Lost fanout        ;
; z_1[2]                                 ; Lost fanout        ;
; CE:ce1|reg1_out[2]                     ; Lost fanout        ;
; CE:ce1|reg2_out[2]                     ; Lost fanout        ;
; x_1[4]                                 ; Lost fanout        ;
; y_1[4]                                 ; Lost fanout        ;
; z_zero[4]                              ; Lost fanout        ;
; CE:ce0|reg1_out[4]                     ; Lost fanout        ;
; CE:ce0|reg2_out[4]                     ; Lost fanout        ;
; x_1[1]                                 ; Lost fanout        ;
; y_1[1]                                 ; Lost fanout        ;
; z_1[1]                                 ; Lost fanout        ;
; CE:ce1|reg1_out[1]                     ; Lost fanout        ;
; CE:ce1|reg2_out[1]                     ; Lost fanout        ;
; x_1[3]                                 ; Lost fanout        ;
; y_1[3]                                 ; Lost fanout        ;
; z_zero[3]                              ; Lost fanout        ;
; CE:ce0|reg1_out[3]                     ; Lost fanout        ;
; CE:ce0|reg2_out[3]                     ; Lost fanout        ;
; x_1[0]                                 ; Lost fanout        ;
; y_1[0]                                 ; Lost fanout        ;
; z_1[0]                                 ; Lost fanout        ;
; CE:ce1|reg1_out[0]                     ; Lost fanout        ;
; CE:ce1|reg2_out[0]                     ; Lost fanout        ;
; x_1[2]                                 ; Lost fanout        ;
; y_1[2]                                 ; Lost fanout        ;
; z_zero[2]                              ; Lost fanout        ;
; CE:ce0|reg1_out[2]                     ; Lost fanout        ;
; CE:ce0|reg2_out[2]                     ; Lost fanout        ;
; z_zero[1]                              ; Lost fanout        ;
; CE:ce0|reg1_out[1]                     ; Lost fanout        ;
; CE:ce0|reg2_out[1]                     ; Lost fanout        ;
; z_zero[0]                              ; Lost fanout        ;
; CE:ce0|reg1_out[0]                     ; Lost fanout        ;
; CE:ce0|reg2_out[0]                     ; Lost fanout        ;
; FSM:fsm0|current_state.S1              ; Lost fanout        ;
; FSM:fsm0|current_state.S2              ; Lost fanout        ;
; FSM:fsm0|current_state.S3              ; Lost fanout        ;
; Total Number of Removed Registers = 99 ;                    ;
+----------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                           ;
+---------------------------+--------------------+------------------------------------------------------+
; Register name             ; Reason for Removal ; Registers Removed due to This Register               ;
+---------------------------+--------------------+------------------------------------------------------+
; z_1[11]                   ; Lost Fanouts       ; z_zero[11], CE:ce0|reg1_out[11], CE:ce0|reg2_out[11] ;
; z_1[10]                   ; Lost Fanouts       ; z_zero[10], CE:ce0|reg1_out[10], CE:ce0|reg2_out[10] ;
; z_1[9]                    ; Lost Fanouts       ; z_zero[9], CE:ce0|reg1_out[9], CE:ce0|reg2_out[9]    ;
; z_1[8]                    ; Lost Fanouts       ; z_zero[8], CE:ce0|reg1_out[8], CE:ce0|reg2_out[8]    ;
; z_1[7]                    ; Lost Fanouts       ; z_zero[7], CE:ce0|reg1_out[7], CE:ce0|reg2_out[7]    ;
; z_1[6]                    ; Lost Fanouts       ; z_zero[6], CE:ce0|reg1_out[6], CE:ce0|reg2_out[6]    ;
; z_1[5]                    ; Lost Fanouts       ; z_zero[5], CE:ce0|reg1_out[5], CE:ce0|reg2_out[5]    ;
; z_1[4]                    ; Lost Fanouts       ; z_zero[4], CE:ce0|reg1_out[4], CE:ce0|reg2_out[4]    ;
; z_1[3]                    ; Lost Fanouts       ; z_zero[3], CE:ce0|reg1_out[3], CE:ce0|reg2_out[3]    ;
; z_1[2]                    ; Lost Fanouts       ; z_zero[2], CE:ce0|reg1_out[2], CE:ce0|reg2_out[2]    ;
; x_1[1]                    ; Lost Fanouts       ; z_zero[1], CE:ce0|reg1_out[1], CE:ce0|reg2_out[1]    ;
; x_1[0]                    ; Lost Fanouts       ; z_zero[0], CE:ce0|reg1_out[0], CE:ce0|reg2_out[0]    ;
; CE:ce1|reg1_out[11]       ; Lost Fanouts       ; x_1[11], y_1[11]                                     ;
; CE:ce1|reg1_out[8]        ; Lost Fanouts       ; x_1[10], y_1[10]                                     ;
; CE:ce1|reg1_out[7]        ; Lost Fanouts       ; x_1[9], y_1[9]                                       ;
; CE:ce1|reg1_out[6]        ; Lost Fanouts       ; x_1[8], y_1[8]                                       ;
; CE:ce1|reg1_out[5]        ; Lost Fanouts       ; x_1[7], y_1[7]                                       ;
; CE:ce1|reg1_out[4]        ; Lost Fanouts       ; x_1[6], y_1[6]                                       ;
; CE:ce1|reg1_out[3]        ; Lost Fanouts       ; x_1[5], y_1[5]                                       ;
; CE:ce1|reg1_out[2]        ; Lost Fanouts       ; x_1[4], y_1[4]                                       ;
; CE:ce1|reg1_out[1]        ; Lost Fanouts       ; x_1[3], y_1[3]                                       ;
; CE:ce1|reg1_out[0]        ; Lost Fanouts       ; x_1[2], y_1[2]                                       ;
; FSM:fsm0|current_state.S1 ; Lost Fanouts       ; FSM:fsm0|current_state.S3                            ;
+---------------------------+--------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CE:ce0|adderip:add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                    ;
; STYLE                  ; FAST        ; Untyped                                                    ;
; CBXI_PARAMETER         ; add_sub_n9g ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CE:ce0|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+-------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                    ;
+----------------+-----------------+-------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                 ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                                                 ;
; LPM_WIDTH      ; 12              ; Signed Integer                                                          ;
; LPM_WIDTHDIST  ; 4               ; Signed Integer                                                          ;
; CBXI_PARAMETER ; lpm_clshift_buc ; Untyped                                                                 ;
+----------------+-----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CE:ce1|adderip:add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                    ;
; STYLE                  ; FAST        ; Untyped                                                    ;
; CBXI_PARAMETER         ; add_sub_n9g ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CE:ce1|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+-------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                    ;
+----------------+-----------------+-------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                 ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                                                 ;
; LPM_WIDTH      ; 12              ; Signed Integer                                                          ;
; LPM_WIDTHDIST  ; 4               ; Signed Integer                                                          ;
; CBXI_PARAMETER ; lpm_clshift_buc ; Untyped                                                                 ;
+----------------+-----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CE:ce1"                                                                                            ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; cs_shift_dist[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cs_shift_dist[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cs_shift_dist[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; output              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "CE:ce0"                    ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; x_in[11..1]         ; Input ; Info     ; Stuck at GND ;
; x_in[0]             ; Input ; Info     ; Stuck at VCC ;
; y_in                ; Input ; Info     ; Stuck at GND ;
; cs_shift_dist[3..1] ; Input ; Info     ; Stuck at GND ;
; cs_shift_dist[0]    ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "FSM:fsm0"   ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; z_in ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 13                              ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Apr 21 14:18:07 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Peters_kok -c Peters_kok
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ce.vhd
    Info (12022): Found design unit 1: CE-Behavioral File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd Line: 25
    Info (12023): Found entity 1: CE File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux3.vhd
    Info (12022): Found design unit 1: MUX3-Behavioral File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/MUX3.vhd Line: 18
    Info (12023): Found entity 1: MUX3 File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/MUX3.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file top_module.vhd
    Info (12022): Found design unit 1: TOP_MODULE-Behavioral File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 12
    Info (12023): Found entity 1: TOP_MODULE File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: MUX2-Behavioral File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/MUX2.vhd Line: 17
    Info (12023): Found entity 1: MUX2 File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/MUX2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file bit_shifter.vhd
    Info (12022): Found design unit 1: BIT_SHIFTER-Behavioral File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/BIT_SHIFTER.vhd Line: 15
    Info (12023): Found entity 1: BIT_SHIFTER File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/BIT_SHIFTER.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file adderip.vhd
    Info (12022): Found design unit 1: adderip-SYN File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/adderip.vhd Line: 54
    Info (12023): Found entity 1: adderip File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/adderip.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file shifterip.vhd
    Info (12022): Found design unit 1: shifterip-SYN File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/shifterIP.vhd Line: 53
    Info (12023): Found entity 1: shifterIP File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/shifterIP.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: FSM-Behavioral File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/FSM.vhd Line: 27
    Info (12023): Found entity 1: FSM File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/FSM.vhd Line: 7
Info (12127): Elaborating entity "TOP_module" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at TOP_module.vhd(45): used explicit default value for signal "Z_in_sig" because signal was never assigned a value File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 45
Warning (10540): VHDL Signal Declaration warning at TOP_module.vhd(54): used explicit default value for signal "cs_shift_dist_sig_CE0" because signal was never assigned a value File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 54
Warning (10540): VHDL Signal Declaration warning at TOP_module.vhd(55): used explicit default value for signal "cs_shift_dist_sig_CE1" because signal was never assigned a value File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 55
Warning (10541): VHDL Signal Declaration warning at TOP_module.vhd(62): used implicit default value for signal "const_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 62
Warning (10036): Verilog HDL or VHDL warning at TOP_module.vhd(66): object "output_sig_CE1" assigned a value but never read File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at TOP_module.vhd(68): used explicit default value for signal "x_zero" because signal was never assigned a value File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at TOP_module.vhd(69): used explicit default value for signal "y_zero" because signal was never assigned a value File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 69
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:fsm0" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 82
Warning (10492): VHDL Process Statement warning at FSM.vhd(65): signal "Z_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/FSM.vhd Line: 65
Warning (10492): VHDL Process Statement warning at FSM.vhd(81): signal "Z_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/FSM.vhd Line: 81
Warning (10492): VHDL Process Statement warning at FSM.vhd(97): signal "Z_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/FSM.vhd Line: 97
Info (12128): Elaborating entity "CE" for hierarchy "CE:ce0" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 88
Info (12128): Elaborating entity "MUX3" for hierarchy "CE:ce0|MUX3:MUX3_1" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd Line: 75
Info (12128): Elaborating entity "MUX2" for hierarchy "CE:ce0|MUX2:MUX2_2" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd Line: 76
Info (12128): Elaborating entity "adderip" for hierarchy "CE:ce0|adderip:add" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd Line: 78
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CE:ce0|adderip:add|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/adderip.vhd Line: 79
Info (12130): Elaborated megafunction instantiation "CE:ce0|adderip:add|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/adderip.vhd Line: 79
Info (12133): Instantiated megafunction "CE:ce0|adderip:add|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/adderip.vhd Line: 79
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_n9g.tdf
    Info (12023): Found entity 1: add_sub_n9g File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/db/add_sub_n9g.tdf Line: 26
Info (12128): Elaborating entity "add_sub_n9g" for hierarchy "CE:ce0|adderip:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_n9g:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "shifterIP" for hierarchy "CE:ce0|shifterIP:bitshifter" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd Line: 82
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "CE:ce0|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/shifterIP.vhd Line: 79
Info (12130): Elaborated megafunction instantiation "CE:ce0|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/shifterIP.vhd Line: 79
Info (12133): Instantiated megafunction "CE:ce0|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component" with the following parameter: File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/shifterIP.vhd Line: 79
    Info (12134): Parameter "lpm_shifttype" = "ARITHMETIC"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthdist" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_buc.tdf
    Info (12023): Found entity 1: lpm_clshift_buc File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/db/lpm_clshift_buc.tdf Line: 23
Info (12128): Elaborating entity "lpm_clshift_buc" for hierarchy "CE:ce0|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 54
Info (17049): 99 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "theta[0]" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 9
    Warning (15610): No output dependent on input pin "theta[1]" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 9
    Warning (15610): No output dependent on input pin "theta[2]" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 9
    Warning (15610): No output dependent on input pin "theta[3]" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 9
    Warning (15610): No output dependent on input pin "theta[4]" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 9
    Warning (15610): No output dependent on input pin "theta[5]" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 9
    Warning (15610): No output dependent on input pin "theta[6]" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 9
    Warning (15610): No output dependent on input pin "theta[7]" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 9
    Warning (15610): No output dependent on input pin "theta[8]" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 9
    Warning (15610): No output dependent on input pin "theta[9]" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 9
    Warning (15610): No output dependent on input pin "theta[10]" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 9
    Warning (15610): No output dependent on input pin "theta[11]" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 9
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd Line: 8
Info (21057): Implemented 13 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Thu Apr 21 14:18:33 2022
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:52


