--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Oct 25 09:37:56 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     topContador
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets oscdiv0_c]
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 995.757ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \REG00/salida_69__i1  (from oscdiv0_c +)
   Destination:    FD1S3AX    D              \REG00/salida_69__i4  (to oscdiv0_c +)

   Delay:                   4.097ns  (31.7% logic, 68.3% route), 3 logic levels.

 Constraint Details:

      4.097ns data_path \REG00/salida_69__i1 to \REG00/salida_69__i4 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 995.757ns

 Path Details: \REG00/salida_69__i1 to \REG00/salida_69__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \REG00/salida_69__i1 (from oscdiv0_c)
Route         5   e 1.222                                  salida0_c_0
LUT4        ---     0.448              B to Z              \REG00/i807_4_lut_3_lut_rep_12
Route         1   e 0.788                                  \REG00/n1104
LUT4        ---     0.448              D to Z              \REG00/salida0_c_3_bdd_4_lut
Route         1   e 0.788                                  \REG00/n1097
                  --------
                    4.097  (31.7% logic, 68.3% route), 3 logic levels.


Passed:  The following path meets requirements by 995.811ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \REG00/salida_69__i2  (from oscdiv0_c +)
   Destination:    FD1S3AX    D              \REG00/salida_69__i4  (to oscdiv0_c +)

   Delay:                   4.043ns  (32.1% logic, 67.9% route), 3 logic levels.

 Constraint Details:

      4.043ns data_path \REG00/salida_69__i2 to \REG00/salida_69__i4 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 995.811ns

 Path Details: \REG00/salida_69__i2 to \REG00/salida_69__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \REG00/salida_69__i2 (from oscdiv0_c)
Route         4   e 1.168                                  salida0_c_1
LUT4        ---     0.448              A to Z              \REG00/i807_4_lut_3_lut_rep_12
Route         1   e 0.788                                  \REG00/n1104
LUT4        ---     0.448              D to Z              \REG00/salida0_c_3_bdd_4_lut
Route         1   e 0.788                                  \REG00/n1097
                  --------
                    4.043  (32.1% logic, 67.9% route), 3 logic levels.


Passed:  The following path meets requirements by 996.993ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \REG00/salida_69__i1  (from oscdiv0_c +)
   Destination:    FD1S3AX    D              \REG00/salida_69__i3  (to oscdiv0_c +)

   Delay:                   2.861ns  (29.7% logic, 70.3% route), 2 logic levels.

 Constraint Details:

      2.861ns data_path \REG00/salida_69__i1 to \REG00/salida_69__i3 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 996.993ns

 Path Details: \REG00/salida_69__i1 to \REG00/salida_69__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \REG00/salida_69__i1 (from oscdiv0_c)
Route         5   e 1.222                                  salida0_c_0
LUT4        ---     0.448              B to Z              \REG00/i2_3_lut_4_lut
Route         1   e 0.788                                  \REG00/n950
                  --------
                    2.861  (29.7% logic, 70.3% route), 2 logic levels.

Report: 4.243 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets oscraw0_c]
            810 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 990.798ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_68__i20  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_68__i17  (to oscraw0_c -)

   Delay:                   9.056ns  (29.2% logic, 70.8% route), 6 logic levels.

 Constraint Details:

      9.056ns data_path \OS00/OS01/sdiv_68__i20 to \OS00/OS01/sdiv_68__i17 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.798ns

 Path Details: \OS00/OS01/sdiv_68__i20 to \OS00/OS01/sdiv_68__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \OS00/OS01/sdiv_68__i20 (from oscraw0_c)
Route         7   e 1.303                                  \OS00/OS01/sdiv[20]
LUT4        ---     0.448              B to Z              \OS00/OS01/i1_2_lut_rep_11
Route         3   e 1.051                                  \OS00/OS01/n1103
LUT4        ---     0.448              D to Z              \OS00/OS01/i5_4_lut
Route         2   e 0.954                                  \OS00/OS01/n67
LUT4        ---     0.448              A to Z              \OS00/OS01/i2_4_lut_adj_10
Route         1   e 0.788                                  \OS00/OS01/n1032
LUT4        ---     0.448              A to Z              \OS00/OS01/i1_4_lut_adj_8
Route         1   e 0.788                                  \OS00/OS01/n4_adj_216
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_4_lut
Route        21   e 1.529                                  \OS00/OS01/n401
                  --------
                    9.056  (29.2% logic, 70.8% route), 6 logic levels.


Passed:  The following path meets requirements by 990.798ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_68__i20  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_68__i18  (to oscraw0_c -)

   Delay:                   9.056ns  (29.2% logic, 70.8% route), 6 logic levels.

 Constraint Details:

      9.056ns data_path \OS00/OS01/sdiv_68__i20 to \OS00/OS01/sdiv_68__i18 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.798ns

 Path Details: \OS00/OS01/sdiv_68__i20 to \OS00/OS01/sdiv_68__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \OS00/OS01/sdiv_68__i20 (from oscraw0_c)
Route         7   e 1.303                                  \OS00/OS01/sdiv[20]
LUT4        ---     0.448              B to Z              \OS00/OS01/i1_2_lut_rep_11
Route         3   e 1.051                                  \OS00/OS01/n1103
LUT4        ---     0.448              D to Z              \OS00/OS01/i5_4_lut
Route         2   e 0.954                                  \OS00/OS01/n67
LUT4        ---     0.448              A to Z              \OS00/OS01/i2_4_lut_adj_10
Route         1   e 0.788                                  \OS00/OS01/n1032
LUT4        ---     0.448              A to Z              \OS00/OS01/i1_4_lut_adj_8
Route         1   e 0.788                                  \OS00/OS01/n4_adj_216
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_4_lut
Route        21   e 1.529                                  \OS00/OS01/n401
                  --------
                    9.056  (29.2% logic, 70.8% route), 6 logic levels.


Passed:  The following path meets requirements by 990.798ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_68__i20  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_68__i1  (to oscraw0_c -)

   Delay:                   9.056ns  (29.2% logic, 70.8% route), 6 logic levels.

 Constraint Details:

      9.056ns data_path \OS00/OS01/sdiv_68__i20 to \OS00/OS01/sdiv_68__i1 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.798ns

 Path Details: \OS00/OS01/sdiv_68__i20 to \OS00/OS01/sdiv_68__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \OS00/OS01/sdiv_68__i20 (from oscraw0_c)
Route         7   e 1.303                                  \OS00/OS01/sdiv[20]
LUT4        ---     0.448              B to Z              \OS00/OS01/i1_2_lut_rep_11
Route         3   e 1.051                                  \OS00/OS01/n1103
LUT4        ---     0.448              D to Z              \OS00/OS01/i5_4_lut
Route         2   e 0.954                                  \OS00/OS01/n67
LUT4        ---     0.448              A to Z              \OS00/OS01/i2_4_lut_adj_10
Route         1   e 0.788                                  \OS00/OS01/n1032
LUT4        ---     0.448              A to Z              \OS00/OS01/i1_4_lut_adj_8
Route         1   e 0.788                                  \OS00/OS01/n4_adj_216
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_4_lut
Route        21   e 1.529                                  \OS00/OS01/n401
                  --------
                    9.056  (29.2% logic, 70.8% route), 6 logic levels.

Report: 9.202 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets oscdiv0_c]               |  1000.000 ns|     4.243 ns|     3  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets oscraw0_c]               |  1000.000 ns|     9.202 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  820 paths, 86 nets, and 177 connections (73.4% coverage)


Peak memory: 58413056 bytes, TRCE: 376832 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
