// Seed: 1176418362
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    output tri1 id_3,
    output tri id_4
);
  uwire id_6 = 1'b0;
  assign id_4 = 1;
  wire id_7;
  assign id_4 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    output wire id_2,
    input wand id_3,
    input supply1 id_4,
    output tri0 id_5,
    input uwire id_6,
    output wand id_7,
    output wand id_8,
    output wor id_9,
    input wire id_10,
    input tri0 id_11,
    output wire id_12,
    input tri0 id_13,
    input tri1 id_14,
    output wor id_15,
    output tri0 id_16,
    input uwire id_17,
    output wand id_18,
    output tri id_19
);
  assign id_12 = id_10;
  module_0(
      id_14, id_11, id_6, id_0, id_18
  );
  initial begin
    wait (id_11);
  end
endmodule
