# digital_phase_locked_loop

This is the 4th year project PLL code. Design, simulation and postprocessing is all in here.
