Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Sep  6 17:01:34 2025
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logic_gate_timing_summary_routed.rpt -pb logic_gate_timing_summary_routed.pb -rpx logic_gate_timing_summary_routed.rpx -warn_on_violation
| Design       : logic_gate
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_xor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 5.420ns (54.164%)  route 4.587ns (45.836%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  a_IBUF_inst/O
                         net (fo=7, routed)           1.854     3.364    a_IBUF
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.150     3.514 r  y_xor_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.733     6.247    y_xor_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.760    10.007 r  y_xor_OBUF_inst/O
                         net (fo=0)                   0.000    10.007    y_xor
    V17                                                               r  y_xor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_xnor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.403ns  (logic 5.189ns (55.188%)  route 4.214ns (44.812%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  a_IBUF_inst/O
                         net (fo=7, routed)           1.488     2.999    a_IBUF
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.124     3.123 r  y_xnor_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.725     5.848    y_xnor_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.555     9.403 r  y_xnor_OBUF_inst/O
                         net (fo=0)                   0.000     9.403    y_xnor
    U17                                                               r  y_xnor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_nor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.157ns  (logic 5.414ns (59.124%)  route 3.743ns (40.876%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  a_IBUF_inst/O
                         net (fo=7, routed)           1.865     3.375    a_IBUF
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.150     3.525 r  y_nor_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.878     5.403    y_nor_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.754     9.157 r  y_nor_OBUF_inst/O
                         net (fo=0)                   0.000     9.157    y_nor
    R18                                                               r  y_nor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_and
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.142ns  (logic 5.383ns (58.876%)  route 3.760ns (41.124%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  a_IBUF_inst/O
                         net (fo=7, routed)           1.488     2.999    a_IBUF
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.150     3.149 r  y_and_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.271     5.420    y_and_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.722     9.142 r  y_and_OBUF_inst/O
                         net (fo=0)                   0.000     9.142    y_and
    H17                                                               r  y_and (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_nand
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 5.185ns (57.742%)  route 3.794ns (42.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  a_IBUF_inst/O
                         net (fo=7, routed)           1.865     3.375    a_IBUF
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124     3.499 r  y_nand_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.929     5.429    y_nand_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.551     8.979 r  y_nand_OBUF_inst/O
                         net (fo=0)                   0.000     8.979    y_nand
    N14                                                               r  y_nand (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_or
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.942ns  (logic 5.169ns (57.814%)  route 3.772ns (42.186%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  a_IBUF_inst/O
                         net (fo=7, routed)           1.854     3.364    a_IBUF
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  y_or_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.918     5.406    y_or_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.942 r  y_or_OBUF_inst/O
                         net (fo=0)                   0.000     8.942    y_or
    K15                                                               r  y_or (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_not
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.126ns  (logic 5.187ns (63.833%)  route 2.939ns (36.167%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  a_IBUF_inst/O
                         net (fo=7, routed)           1.271     2.781    a_IBUF
    SLICE_X0Y114         LUT1 (Prop_lut1_I0_O)        0.124     2.905 r  y_not_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     4.573    y_not_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.126 r  y_not_OBUF_inst/O
                         net (fo=0)                   0.000     8.126    y_not
    J13                                                               r  y_not (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_not
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.576ns (65.894%)  route 0.816ns (34.106%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 f  a_IBUF_inst/O
                         net (fo=7, routed)           0.497     0.775    a_IBUF
    SLICE_X0Y114         LUT1 (Prop_lut1_I0_O)        0.045     0.820 r  y_not_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     1.138    y_not_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.392 r  y_not_OBUF_inst/O
                         net (fo=0)                   0.000     2.392    y_not
    J13                                                               r  y_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y_or
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.549ns (57.473%)  route 1.146ns (42.527%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.714     0.982    b_IBUF
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.045     1.027 r  y_or_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.432     1.459    y_or_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.696 r  y_or_OBUF_inst/O
                         net (fo=0)                   0.000     2.696    y_or
    K15                                                               r  y_or (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y_and
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.599ns (59.277%)  route 1.099ns (40.723%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.515     0.783    b_IBUF
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.048     0.831 r  y_and_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.584     1.415    y_and_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.283     2.698 r  y_and_OBUF_inst/O
                         net (fo=0)                   0.000     2.698    y_and
    H17                                                               r  y_and (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y_nand
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.564ns (57.680%)  route 1.148ns (42.320%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  b_IBUF_inst/O
                         net (fo=6, routed)           0.710     0.978    b_IBUF
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.045     1.023 r  y_nand_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.437     1.461    y_nand_OBUF
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.712 r  y_nand_OBUF_inst/O
                         net (fo=0)                   0.000     2.712    y_nand
    N14                                                               r  y_nand (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y_nor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.626ns (59.086%)  route 1.126ns (40.914%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  b_IBUF_inst/O
                         net (fo=6, routed)           0.710     0.978    b_IBUF
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.044     1.022 r  y_nor_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.416     1.438    y_nor_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.314     2.753 r  y_nor_OBUF_inst/O
                         net (fo=0)                   0.000     2.753    y_nor
    R18                                                               r  y_nor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y_xnor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.883ns  (logic 1.569ns (54.422%)  route 1.314ns (45.578%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.515     0.783    b_IBUF
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  y_xnor_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.799     1.627    y_xnor_OBUF
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.883 r  y_xnor_OBUF_inst/O
                         net (fo=0)                   0.000     2.883    y_xnor
    U17                                                               r  y_xnor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y_xor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.156ns  (logic 1.631ns (51.673%)  route 1.525ns (48.327%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.714     0.982    b_IBUF
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.043     1.025 r  y_xor_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.811     1.836    y_xor_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.319     3.156 r  y_xor_OBUF_inst/O
                         net (fo=0)                   0.000     3.156    y_xor
    V17                                                               r  y_xor (OUT)
  -------------------------------------------------------------------    -------------------





