0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/full_adder_st_no_0004/full_adder_st_no_0004.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/full_adder_st_no_0004/full_adder_st_no_0004.srcs/sim_1/new/full_adder_st_tb_no_0004.v,1707301210,verilog,,,,full_adder_st_tb_no_0004,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/full_adder_st_no_0004/full_adder_st_no_0004.srcs/sources_1/new/full_adder_st_no_0004.v,1707301302,verilog,,C:/Users/user/Documents/Github Projects/Verilog-in-Depth/full_adder_st_no_0004/full_adder_st_no_0004.srcs/sim_1/new/full_adder_st_tb_no_0004.v,,full_adder_st_no_0004,,,,,,,,
