# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do tl_cntr_w_left_struct_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment6-3 {C:/intelFPGA_lite/18.1/Assignment6-3/gates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:35 on Oct 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment6-3" C:/intelFPGA_lite/18.1/Assignment6-3/gates.v 
# -- Compiling module _inv
# -- Compiling module _nand2
# -- Compiling module _and2
# -- Compiling module _or2
# -- Compiling module _xor2
# -- Compiling module _and3
# -- Compiling module _and4
# -- Compiling module _and5
# -- Compiling module _or3
# -- Compiling module _or4
# -- Compiling module _or5
# -- Compiling module _inv_4bits
# -- Compiling module _and2_4bits
# -- Compiling module _or2_4bits
# -- Compiling module _xor2_4bits
# -- Compiling module _xnor2_4bits
# -- Compiling module _inv_32bits
# -- Compiling module _and2_32bits
# -- Compiling module _or2_32bits
# -- Compiling module _xor2_32bits
# -- Compiling module _xnor2_32bits
# 
# Top level modules:
# 	_nand2
# 	_and3
# 	_and4
# 	_and5
# 	_or3
# 	_or4
# 	_or5
# 	_and2_4bits
# 	_or2_4bits
# 	_inv_32bits
# 	_and2_32bits
# 	_or2_32bits
# 	_xor2_32bits
# 	_xnor2_32bits
# End time: 21:07:35 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment6-3 {C:/intelFPGA_lite/18.1/Assignment6-3/_dff_r_async.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:35 on Oct 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment6-3" C:/intelFPGA_lite/18.1/Assignment6-3/_dff_r_async.v 
# -- Compiling module _dff_r_async
# 
# Top level modules:
# 	_dff_r_async
# End time: 21:07:35 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment6-3 {C:/intelFPGA_lite/18.1/Assignment6-3/tl_cntr_w_left_struct.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:35 on Oct 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment6-3" C:/intelFPGA_lite/18.1/Assignment6-3/tl_cntr_w_left_struct.v 
# -- Compiling module tl_cntr_w_left_struct
# 
# Top level modules:
# 	tl_cntr_w_left_struct
# End time: 21:07:35 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment6-3 {C:/intelFPGA_lite/18.1/Assignment6-3/_register3_r.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:35 on Oct 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment6-3" C:/intelFPGA_lite/18.1/Assignment6-3/_register3_r.v 
# -- Compiling module _register3_r
# 
# Top level modules:
# 	_register3_r
# End time: 21:07:35 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment6-3 {C:/intelFPGA_lite/18.1/Assignment6-3/o_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:35 on Oct 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment6-3" C:/intelFPGA_lite/18.1/Assignment6-3/o_logic.v 
# -- Compiling module o_logic
# 
# Top level modules:
# 	o_logic
# End time: 21:07:36 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment6-3 {C:/intelFPGA_lite/18.1/Assignment6-3/ns_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:36 on Oct 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment6-3" C:/intelFPGA_lite/18.1/Assignment6-3/ns_logic.v 
# -- Compiling module ns_logic
# 
# Top level modules:
# 	ns_logic
# End time: 21:07:36 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment6-3 {C:/intelFPGA_lite/18.1/Assignment6-3/tb_tl_cntr_w_left_struct.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:36 on Oct 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment6-3" C:/intelFPGA_lite/18.1/Assignment6-3/tb_tl_cntr_w_left_struct.v 
# -- Compiling module tb_tl_cntr_w_left_struct
# 
# Top level modules:
# 	tb_tl_cntr_w_left_struct
# End time: 21:07:36 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_tl_cntr_w_left_struct
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_tl_cntr_w_left_struct 
# Start time: 21:07:36 on Oct 18,2023
# Loading work.tb_tl_cntr_w_left_struct
# Loading work.tl_cntr_w_left_struct
# Loading work._register3_r
# Loading work._dff_r_async
# Loading work.ns_logic
# Loading work._inv
# Loading work._and3
# Loading work._and2
# Loading work._or3
# Loading work._xor2
# Loading work._or2
# Loading work._and4
# Loading work._or4
# Loading work.o_logic
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module tb_tl_cntr_w_left_struct at C:/intelFPGA_lite/18.1/Assignment6-3/tb_tl_cntr_w_left_struct.v line 12
# End time: 21:08:26 on Oct 18,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
