$date
	Sun Oct 23 01:36:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#231589
b1000 !
1"
#231590
b1000 &
b1000 %
1$
#231591
0"
#231594
b100 &
b100 %
#231598
b10 &
b10 %
#231602
b1 &
b1 %
1#
#231606
b0 &
0#
b0 %
0$
#1253927
b101 !
1"
#1253930
b101 &
b101 %
1$
#1253931
0"
#1253934
b10000 &
b10000 %
#1253938
b1000 &
b1000 %
#1253942
b100 &
b100 %
#1253946
b10 &
b10 %
#1253950
b1 &
1#
b1 %
#1253954
b0 &
b0 %
0#
0$
#2198588
b10111 !
1"
#2198590
b10111 &
b10111 %
1$
#2198591
0"
#2198594
b1000110 &
b1000110 %
#2198598
b100011 &
b100011 %
#2198602
b1101010 &
b1101010 %
#2198606
b110101 &
b110101 %
#2198610
b10100000 &
b10100000 %
#2198614
b1010000 &
b1010000 %
#2198618
b101000 &
b101000 %
#2198622
b10100 &
b10100 %
#2198626
b1010 &
b1010 %
#2198630
b101 &
b101 %
#2198634
b10000 &
b10000 %
#2198638
b1000 &
b1000 %
#2198642
b100 &
b100 %
#2198646
b10 &
b10 %
#2198650
b1 &
b1 %
1#
#2198654
b0 &
0#
b0 %
0$
#4500012
