{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575067515648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575067515649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 19:45:15 2019 " "Processing started: Fri Nov 29 19:45:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575067515649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067515649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067515649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575067515923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575067515923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_final-arq_projeto_final " "Found design unit 1: projeto_final-arq_projeto_final" {  } { { "projeto_final.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532349 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_final " "Found entity 1: projeto_final" {  } { { "projeto_final.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_operacoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada_operacoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_operacoes-arq_entrada_operacoes " "Found design unit 1: entrada_operacoes-arq_entrada_operacoes" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532350 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada_operacoes " "Found entity 1: entrada_operacoes" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-arq_saida " "Found design unit 1: saida-arq_saida" {  } { { "saida.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/saida.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532351 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/saida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arq_ula " "Found design unit 1: ula-arq_ula" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532351 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_arch " "Found design unit 1: ram-ram_arch" {  } { { "ram.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532352 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acesso_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acesso_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acesso_ram-arq_acesso_ram " "Found design unit 1: acesso_ram-arq_acesso_ram" {  } { { "acesso_ram.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532354 ""} { "Info" "ISGN_ENTITY_NAME" "1 acesso_ram " "Found entity 1: acesso_ram" {  } { { "acesso_ram.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arq_display " "Found design unit 1: display-arq_display" {  } { { "display.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532354 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arq_decodificador " "Found design unit 1: decodificador-arq_decodificador" {  } { { "decodificador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/decodificador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532355 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_regs-arq_banco_regs " "Found design unit 1: banco_regs-arq_banco_regs" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532356 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_regs " "Found entity 1: banco_regs" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-arq_regs " "Found design unit 1: registrador-arq_regs" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532357 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067532357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_final " "Elaborating entity \"projeto_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575067532439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acesso_ram acesso_ram:acesso " "Elaborating entity \"acesso_ram\" for hierarchy \"acesso_ram:acesso\"" {  } { { "projeto_final.vhd" "acesso" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575067532442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram acesso_ram:acesso\|ram:map_ram " "Elaborating entity \"ram\" for hierarchy \"acesso_ram:acesso\|ram:map_ram\"" {  } { { "acesso_ram.vhd" "map_ram" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575067532516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula acesso_ram:acesso\|ula:map_ula " "Elaborating entity \"ula\" for hierarchy \"acesso_ram:acesso\|ula:map_ula\"" {  } { { "acesso_ram.vhd" "map_ula" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575067532518 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s ula.vhd(17) " "VHDL Process Statement warning at ula.vhd(17): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575067532519 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] ula.vhd(17) " "Inferred latch for \"s\[0\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532519 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] ula.vhd(17) " "Inferred latch for \"s\[1\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532519 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] ula.vhd(17) " "Inferred latch for \"s\[2\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] ula.vhd(17) " "Inferred latch for \"s\[3\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] ula.vhd(17) " "Inferred latch for \"s\[4\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] ula.vhd(17) " "Inferred latch for \"s\[5\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] ula.vhd(17) " "Inferred latch for \"s\[6\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] ula.vhd(17) " "Inferred latch for \"s\[7\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] ula.vhd(17) " "Inferred latch for \"s\[8\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] ula.vhd(17) " "Inferred latch for \"s\[9\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[10\] ula.vhd(17) " "Inferred latch for \"s\[10\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[11\] ula.vhd(17) " "Inferred latch for \"s\[11\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[12\] ula.vhd(17) " "Inferred latch for \"s\[12\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[13\] ula.vhd(17) " "Inferred latch for \"s\[13\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[14\] ula.vhd(17) " "Inferred latch for \"s\[14\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[15\] ula.vhd(17) " "Inferred latch for \"s\[15\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532520 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_operacoes acesso_ram:acesso\|entrada_operacoes:map_eop " "Elaborating entity \"entrada_operacoes\" for hierarchy \"acesso_ram:acesso\|entrada_operacoes:map_eop\"" {  } { { "acesso_ram.vhd" "map_eop" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575067532521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_regs acesso_ram:acesso\|banco_regs:map_banco_regs " "Elaborating entity \"banco_regs\" for hierarchy \"acesso_ram:acesso\|banco_regs:map_banco_regs\"" {  } { { "acesso_ram.vhd" "map_banco_regs" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575067532523 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1 banco_regs.vhd(56) " "VHDL Process Statement warning at banco_regs.vhd(56): signal \"reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532524 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg2 banco_regs.vhd(62) " "VHDL Process Statement warning at banco_regs.vhd(62): signal \"reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532524 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg3 banco_regs.vhd(68) " "VHDL Process Statement warning at banco_regs.vhd(68): signal \"reg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532524 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg4 banco_regs.vhd(74) " "VHDL Process Statement warning at banco_regs.vhd(74): signal \"reg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532524 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg5 banco_regs.vhd(80) " "VHDL Process Statement warning at banco_regs.vhd(80): signal \"reg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532524 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg6 banco_regs.vhd(86) " "VHDL Process Statement warning at banco_regs.vhd(86): signal \"reg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532524 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg7 banco_regs.vhd(92) " "VHDL Process Statement warning at banco_regs.vhd(92): signal \"reg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532524 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg8 banco_regs.vhd(98) " "VHDL Process Statement warning at banco_regs.vhd(98): signal \"reg8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532524 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registrador_escolhido banco_regs.vhd(45) " "VHDL Process Statement warning at banco_regs.vhd(45): inferring latch(es) for signal or variable \"registrador_escolhido\", which holds its previous value in one or more paths through the process" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575067532524 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida banco_regs.vhd(45) " "VHDL Process Statement warning at banco_regs.vhd(45): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575067532524 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] banco_regs.vhd(45) " "Inferred latch for \"saida\[0\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532524 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] banco_regs.vhd(45) " "Inferred latch for \"saida\[1\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] banco_regs.vhd(45) " "Inferred latch for \"saida\[2\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] banco_regs.vhd(45) " "Inferred latch for \"saida\[3\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] banco_regs.vhd(45) " "Inferred latch for \"saida\[4\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] banco_regs.vhd(45) " "Inferred latch for \"saida\[5\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] banco_regs.vhd(45) " "Inferred latch for \"saida\[6\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] banco_regs.vhd(45) " "Inferred latch for \"saida\[7\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] banco_regs.vhd(45) " "Inferred latch for \"saida\[8\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] banco_regs.vhd(45) " "Inferred latch for \"saida\[9\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] banco_regs.vhd(45) " "Inferred latch for \"saida\[10\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] banco_regs.vhd(45) " "Inferred latch for \"saida\[11\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] banco_regs.vhd(45) " "Inferred latch for \"saida\[12\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] banco_regs.vhd(45) " "Inferred latch for \"saida\[13\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] banco_regs.vhd(45) " "Inferred latch for \"saida\[14\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] banco_regs.vhd(45) " "Inferred latch for \"saida\[15\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[0\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[0\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[1\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[1\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[2\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[2\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[3\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[3\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[4\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[4\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[5\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[5\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532525 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[6\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[6\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532526 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[7\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[7\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532526 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador acesso_ram:acesso\|banco_regs:map_banco_regs\|registrador:r1 " "Elaborating entity \"registrador\" for hierarchy \"acesso_ram:acesso\|banco_regs:map_banco_regs\|registrador:r1\"" {  } { { "banco_regs.vhd" "r1" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575067532526 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q registrador.vhd(14) " "VHDL Process Statement warning at registrador.vhd(14): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] registrador.vhd(14) " "Inferred latch for \"q\[0\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] registrador.vhd(14) " "Inferred latch for \"q\[1\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] registrador.vhd(14) " "Inferred latch for \"q\[2\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] registrador.vhd(14) " "Inferred latch for \"q\[3\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] registrador.vhd(14) " "Inferred latch for \"q\[4\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] registrador.vhd(14) " "Inferred latch for \"q\[5\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] registrador.vhd(14) " "Inferred latch for \"q\[6\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] registrador.vhd(14) " "Inferred latch for \"q\[7\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] registrador.vhd(14) " "Inferred latch for \"q\[8\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] registrador.vhd(14) " "Inferred latch for \"q\[9\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] registrador.vhd(14) " "Inferred latch for \"q\[10\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] registrador.vhd(14) " "Inferred latch for \"q\[11\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] registrador.vhd(14) " "Inferred latch for \"q\[12\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] registrador.vhd(14) " "Inferred latch for \"q\[13\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] registrador.vhd(14) " "Inferred latch for \"q\[14\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] registrador.vhd(14) " "Inferred latch for \"q\[15\]\" at registrador.vhd(14)" {  } { { "registrador.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067532527 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida saida:s " "Elaborating entity \"saida\" for hierarchy \"saida:s\"" {  } { { "projeto_final.vhd" "s" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575067532532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador saida:s\|decodificador:decod " "Elaborating entity \"decodificador\" for hierarchy \"saida:s\|decodificador:decod\"" {  } { { "saida.vhd" "decod" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/saida.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575067532533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display saida:s\|decodificador:decod\|display:display1 " "Elaborating entity \"display\" for hierarchy \"saida:s\|decodificador:decod\|display:display1\"" {  } { { "decodificador.vhd" "display1" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/decodificador.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575067532534 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(54) " "VHDL Process Statement warning at display.vhd(54): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532534 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(55) " "VHDL Process Statement warning at display.vhd(55): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532534 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(56) " "VHDL Process Statement warning at display.vhd(56): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532534 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(57) " "VHDL Process Statement warning at display.vhd(57): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532534 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(58) " "VHDL Process Statement warning at display.vhd(58): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532535 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(59) " "VHDL Process Statement warning at display.vhd(59): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532535 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(60) " "VHDL Process Statement warning at display.vhd(60): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575067532535 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "acesso_ram:acesso\|ram:map_ram\|ram_image_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"acesso_ram:acesso\|ram:map_ram\|ram_image_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575067533352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575067533352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575067533352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575067533352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575067533352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575067533352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575067533352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575067533352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575067533352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575067533352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/projeto_final.ram0_ram_ee9e295a.hdl.mif " "Parameter INIT_FILE set to db/projeto_final.ram0_ram_ee9e295a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575067533352 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575067533352 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575067533352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "acesso_ram:acesso\|ram:map_ram\|altsyncram:ram_image_rtl_0 " "Elaborated megafunction instantiation \"acesso_ram:acesso\|ram:map_ram\|altsyncram:ram_image_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575067533442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "acesso_ram:acesso\|ram:map_ram\|altsyncram:ram_image_rtl_0 " "Instantiated megafunction \"acesso_ram:acesso\|ram:map_ram\|altsyncram:ram_image_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575067533442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575067533442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575067533442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575067533442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575067533442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575067533442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575067533442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575067533442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575067533442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575067533442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/projeto_final.ram0_ram_ee9e295a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/projeto_final.ram0_ram_ee9e295a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575067533442 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575067533442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2fd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2fd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2fd1 " "Found entity 1: altsyncram_2fd1" {  } { { "db/altsyncram_2fd1.tdf" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/db/altsyncram_2fd1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067533538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067533538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067533602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067533602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067533657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067533657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575067533717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067533717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[0\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534258 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[1\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534258 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[2\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534259 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[3\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534259 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[4\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534259 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[5\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534259 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[6\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534259 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[7\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534259 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[8\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534259 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[9\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534259 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[10\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534260 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[11\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534260 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[12\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534260 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[13\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534260 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[14\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534260 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[15\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575067534260 ""}  } { { "ula.vhd" "" { Text "/home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575067534260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575067535058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575067538094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575067538094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1042 " "Implemented 1042 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575067538256 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575067538256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "846 " "Implemented 846 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575067538256 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575067538256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575067538256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1046 " "Peak virtual memory: 1046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575067538273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 19:45:38 2019 " "Processing ended: Fri Nov 29 19:45:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575067538273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575067538273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575067538273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575067538273 ""}
