/* Generated by Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "top.sv:280.1-324.10" *)
module lunarlander(hz100, reset, in, ss7, ss6, ss5, ss3, ss2, ss1, ss0, red, green);
  (* src = "top.sv:295.16-295.21" *)
  wire [15:0] alt_n;
  (* hdlname = "cl0 clk" *)
  (* src = "top.sv:466.16-466.19" *)
  wire \cl0.clk ;
  (* hdlname = "cl0 hzX" *)
  (* src = "top.sv:468.16-468.19" *)
  wire \cl0.hzX ;
  (* hdlname = "cl0 lim" *)
  (* src = "top.sv:467.22-467.25" *)
  wire [7:0] \cl0.lim ;
  (* hdlname = "cl0 next_hzX" *)
  (* src = "top.sv:472.9-472.17" *)
  wire \cl0.next_hzX ;
  wire \cl0.next_hzX_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \cl0.next_hzX_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I3 ;
  wire [7:0] \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_2_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_3_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_4_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* hdlname = "cl0 rst" *)
  (* src = "top.sv:466.21-466.24" *)
  wire \cl0.rst ;
  (* src = "top.sv:293.9-293.12" *)
  wire clk;
  (* hdlname = "cont alt_calc op" *)
  (* src = "top.sv:214.11-214.13" *)
  wire \cont.alt_calc.op ;
  (* hdlname = "cont alt_calc u_adder1 add0 adder bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_adder1.add0.adder.bit40.ci ;
  (* hdlname = "cont alt_calc u_adder1 add0 adder ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \cont.alt_calc.u_adder1.add0.adder.ci ;
  (* hdlname = "cont alt_calc u_adder1 add0 ci" *)
  (* src = "top.sv:139.17-139.19" *)
  wire \cont.alt_calc.u_adder1.add0.ci ;
  (* hdlname = "cont alt_calc u_adder1 add0 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \cont.alt_calc.u_adder1.add0.result.Cout0 ;
  (* hdlname = "cont alt_calc u_adder1 add0 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.alt_calc.u_adder1.add0.result.b ;
  (* hdlname = "cont alt_calc u_adder1 add0 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \cont.alt_calc.u_adder1.add0.result.bit40.b ;
  (* hdlname = "cont alt_calc u_adder1 add0 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_adder1.add0.result.bit40.ci ;
  (* hdlname = "cont alt_calc u_adder1 add0 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \cont.alt_calc.u_adder1.add0.result.bit40.co ;
  (* hdlname = "cont alt_calc u_adder1 add0 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_adder1.add0.result.bit41.ci ;
  (* hdlname = "cont alt_calc u_adder1 add0 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \cont.alt_calc.u_adder1.add0.result.bit43.b ;
  (* hdlname = "cont alt_calc u_adder1 add0 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \cont.alt_calc.u_adder1.add0.result.ci ;
  (* hdlname = "cont alt_calc u_adder1 add0 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.alt_calc.u_adder1.add0.tempB ;
  (* hdlname = "cont alt_calc u_adder1 add1 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \cont.alt_calc.u_adder1.add1.result.Cout0 ;
  (* hdlname = "cont alt_calc u_adder1 add1 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.alt_calc.u_adder1.add1.result.b ;
  (* hdlname = "cont alt_calc u_adder1 add1 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \cont.alt_calc.u_adder1.add1.result.bit40.b ;
  (* hdlname = "cont alt_calc u_adder1 add1 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_adder1.add1.result.bit40.ci ;
  (* hdlname = "cont alt_calc u_adder1 add1 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \cont.alt_calc.u_adder1.add1.result.bit40.co ;
  (* hdlname = "cont alt_calc u_adder1 add1 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_adder1.add1.result.bit41.ci ;
  (* hdlname = "cont alt_calc u_adder1 add1 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \cont.alt_calc.u_adder1.add1.result.bit43.b ;
  (* hdlname = "cont alt_calc u_adder1 add1 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \cont.alt_calc.u_adder1.add1.result.ci ;
  (* hdlname = "cont alt_calc u_adder1 add1 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.alt_calc.u_adder1.add1.tempB ;
  (* hdlname = "cont alt_calc u_adder1 add2 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \cont.alt_calc.u_adder1.add2.result.Cout0 ;
  (* hdlname = "cont alt_calc u_adder1 add2 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.alt_calc.u_adder1.add2.result.b ;
  (* hdlname = "cont alt_calc u_adder1 add2 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \cont.alt_calc.u_adder1.add2.result.bit40.b ;
  (* hdlname = "cont alt_calc u_adder1 add2 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_adder1.add2.result.bit40.ci ;
  (* hdlname = "cont alt_calc u_adder1 add2 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \cont.alt_calc.u_adder1.add2.result.bit40.co ;
  (* hdlname = "cont alt_calc u_adder1 add2 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_adder1.add2.result.bit41.ci ;
  (* hdlname = "cont alt_calc u_adder1 add2 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \cont.alt_calc.u_adder1.add2.result.bit43.b ;
  (* hdlname = "cont alt_calc u_adder1 add2 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \cont.alt_calc.u_adder1.add2.result.ci ;
  (* hdlname = "cont alt_calc u_adder1 add2 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.alt_calc.u_adder1.add2.tempB ;
  (* hdlname = "cont alt_calc u_adder1 add3 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \cont.alt_calc.u_adder1.add3.result.Cout0 ;
  (* hdlname = "cont alt_calc u_adder1 add3 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.alt_calc.u_adder1.add3.result.b ;
  (* hdlname = "cont alt_calc u_adder1 add3 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \cont.alt_calc.u_adder1.add3.result.bit40.b ;
  (* hdlname = "cont alt_calc u_adder1 add3 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_adder1.add3.result.bit40.ci ;
  (* hdlname = "cont alt_calc u_adder1 add3 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \cont.alt_calc.u_adder1.add3.result.bit40.co ;
  (* hdlname = "cont alt_calc u_adder1 add3 result bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \cont.alt_calc.u_adder1.add3.result.bit41.b ;
  (* hdlname = "cont alt_calc u_adder1 add3 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_adder1.add3.result.bit41.ci ;
  (* hdlname = "cont alt_calc u_adder1 add3 result bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \cont.alt_calc.u_adder1.add3.result.bit42.b ;
  (* hdlname = "cont alt_calc u_adder1 add3 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \cont.alt_calc.u_adder1.add3.result.bit43.b ;
  (* hdlname = "cont alt_calc u_adder1 add3 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \cont.alt_calc.u_adder1.add3.result.ci ;
  (* hdlname = "cont alt_calc u_adder1 add3 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.alt_calc.u_adder1.add3.tempB ;
  (* hdlname = "cont alt_calc u_adder1 ci" *)
  (* src = "top.sv:163.17-163.19" *)
  wire \cont.alt_calc.u_adder1.ci ;
  (* hdlname = "cont alt_calc u_subtract2 add0 adder bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_subtract2.add0.adder.bit40.ci ;
  (* hdlname = "cont alt_calc u_subtract2 add0 adder ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \cont.alt_calc.u_subtract2.add0.adder.ci ;
  (* hdlname = "cont alt_calc u_subtract2 add0 ci" *)
  (* src = "top.sv:139.17-139.19" *)
  wire \cont.alt_calc.u_subtract2.add0.ci ;
  (* hdlname = "cont alt_calc u_subtract2 add0 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_subtract2.add0.result.bit40.ci ;
  (* hdlname = "cont alt_calc u_subtract2 add0 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \cont.alt_calc.u_subtract2.add0.result.ci ;
  (* hdlname = "cont alt_calc u_subtract2 add1 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_subtract2.add1.result.bit40.ci ;
  (* hdlname = "cont alt_calc u_subtract2 add1 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \cont.alt_calc.u_subtract2.add1.result.ci ;
  (* hdlname = "cont alt_calc u_subtract2 add2 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_subtract2.add2.result.bit40.ci ;
  (* hdlname = "cont alt_calc u_subtract2 add2 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \cont.alt_calc.u_subtract2.add2.result.ci ;
  (* hdlname = "cont alt_calc u_subtract2 add3 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \cont.alt_calc.u_subtract2.add3.result.bit40.ci ;
  (* hdlname = "cont alt_calc u_subtract2 add3 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \cont.alt_calc.u_subtract2.add3.result.ci ;
  (* hdlname = "cont alt_calc u_subtract2 ci" *)
  (* src = "top.sv:163.17-163.19" *)
  wire \cont.alt_calc.u_subtract2.ci ;
  (* hdlname = "cont clk" *)
  (* src = "top.sv:404.17-404.20" *)
  wire \cont.clk ;
  (* hdlname = "cont crash" *)
  (* src = "top.sv:406.24-406.29" *)
  wire \cont.crash ;
  (* hdlname = "cont land" *)
  (* src = "top.sv:406.18-406.22" *)
  wire \cont.land ;
  (* hdlname = "cont rst" *)
  (* src = "top.sv:404.22-404.25" *)
  wire \cont.rst ;
  (* hdlname = "cont wen" *)
  (* src = "top.sv:406.31-406.34" *)
  wire \cont.wen ;
  wire \cont.wen_SB_DFFER_Q_D ;
  (* src = "top.sv:293.29-293.34" *)
  wire crash;
  (* hdlname = "disp ALT_MSG" *)
  (* src = "top.sv:38.16-38.23" *)
  wire [23:0] \disp.ALT_MSG ;
  (* hdlname = "disp GAS_MSG" *)
  (* src = "top.sv:40.16-40.23" *)
  wire [23:0] \disp.GAS_MSG ;
  (* hdlname = "disp THR_MSG" *)
  (* src = "top.sv:41.16-41.23" *)
  wire [23:0] \disp.THR_MSG ;
  (* hdlname = "disp VEL_MSG" *)
  (* src = "top.sv:39.16-39.23" *)
  wire [23:0] \disp.VEL_MSG ;
  (* hdlname = "disp bas4_1 a" *)
  (* src = "top.sv:213.18-213.19" *)
  wire [15:0] \disp.bas4_1.a ;
  (* hdlname = "disp bas4_1 op" *)
  (* src = "top.sv:214.11-214.13" *)
  wire \disp.bas4_1.op ;
  (* hdlname = "disp bas4_1 u_adder1 a" *)
  (* src = "top.sv:162.24-162.25" *)
  wire [15:0] \disp.bas4_1.u_adder1.a ;
  (* hdlname = "disp bas4_1 u_adder1 add0 a" *)
  (* src = "top.sv:138.23-138.24" *)
  wire [3:0] \disp.bas4_1.u_adder1.add0.a ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \disp.bas4_1.u_adder1.add0.adder.Cout0 ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder Cout1" *)
  (* src = "top.sv:129.16-129.21" *)
  wire \disp.bas4_1.u_adder1.add0.adder.Cout1 ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder Cout2" *)
  (* src = "top.sv:129.23-129.28" *)
  wire \disp.bas4_1.u_adder1.add0.adder.Cout2 ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder a" *)
  (* src = "top.sv:123.23-123.24" *)
  wire [3:0] \disp.bas4_1.u_adder1.add0.adder.a ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder bit40 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add0.adder.bit40.a ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_adder1.add0.adder.bit40.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \disp.bas4_1.u_adder1.add0.adder.bit40.co ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder bit41 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add0.adder.bit41.a ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_adder1.add0.adder.bit41.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder bit41 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \disp.bas4_1.u_adder1.add0.adder.bit41.co ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder bit42 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add0.adder.bit42.a ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder bit42 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_adder1.add0.adder.bit42.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder bit42 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \disp.bas4_1.u_adder1.add0.adder.bit42.co ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder bit43 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add0.adder.bit43.a ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder bit43 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_adder1.add0.adder.bit43.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder bit43 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \disp.bas4_1.u_adder1.add0.adder.bit43.co ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \disp.bas4_1.u_adder1.add0.adder.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add0 adder co" *)
  (* src = "top.sv:126.18-126.20" *)
  wire \disp.bas4_1.u_adder1.add0.adder.co ;
  (* hdlname = "disp bas4_1 u_adder1 add0 carry" *)
  (* src = "top.sv:143.9-143.14" *)
  wire \disp.bas4_1.u_adder1.add0.carry ;
  (* hdlname = "disp bas4_1 u_adder1 add0 ci" *)
  (* src = "top.sv:139.17-139.19" *)
  wire \disp.bas4_1.u_adder1.add0.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add0 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_adder1.add0.result.bit40.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add0 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \disp.bas4_1.u_adder1.add0.result.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add1 a" *)
  (* src = "top.sv:138.23-138.24" *)
  wire [3:0] \disp.bas4_1.u_adder1.add1.a ;
  (* hdlname = "disp bas4_1 u_adder1 add1 adder a" *)
  (* src = "top.sv:123.23-123.24" *)
  wire [3:0] \disp.bas4_1.u_adder1.add1.adder.a ;
  (* hdlname = "disp bas4_1 u_adder1 add1 adder bit40 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add1.adder.bit40.a ;
  (* hdlname = "disp bas4_1 u_adder1 add1 adder bit41 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add1.adder.bit41.a ;
  (* hdlname = "disp bas4_1 u_adder1 add1 adder bit42 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add1.adder.bit42.a ;
  (* hdlname = "disp bas4_1 u_adder1 add1 adder bit43 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add1.adder.bit43.a ;
  (* hdlname = "disp bas4_1 u_adder1 add1 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_adder1.add1.result.bit40.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add1 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \disp.bas4_1.u_adder1.add1.result.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add2 a" *)
  (* src = "top.sv:138.23-138.24" *)
  wire [3:0] \disp.bas4_1.u_adder1.add2.a ;
  (* hdlname = "disp bas4_1 u_adder1 add2 adder a" *)
  (* src = "top.sv:123.23-123.24" *)
  wire [3:0] \disp.bas4_1.u_adder1.add2.adder.a ;
  (* hdlname = "disp bas4_1 u_adder1 add2 adder bit40 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add2.adder.bit40.a ;
  (* hdlname = "disp bas4_1 u_adder1 add2 adder bit41 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add2.adder.bit41.a ;
  (* hdlname = "disp bas4_1 u_adder1 add2 adder bit42 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add2.adder.bit42.a ;
  (* hdlname = "disp bas4_1 u_adder1 add2 adder bit43 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add2.adder.bit43.a ;
  (* hdlname = "disp bas4_1 u_adder1 add2 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_adder1.add2.result.bit40.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add2 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \disp.bas4_1.u_adder1.add2.result.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add3 a" *)
  (* src = "top.sv:138.23-138.24" *)
  wire [3:0] \disp.bas4_1.u_adder1.add3.a ;
  (* hdlname = "disp bas4_1 u_adder1 add3 adder a" *)
  (* src = "top.sv:123.23-123.24" *)
  wire [3:0] \disp.bas4_1.u_adder1.add3.adder.a ;
  (* hdlname = "disp bas4_1 u_adder1 add3 adder bit40 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add3.adder.bit40.a ;
  (* hdlname = "disp bas4_1 u_adder1 add3 adder bit41 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add3.adder.bit41.a ;
  (* hdlname = "disp bas4_1 u_adder1 add3 adder bit42 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add3.adder.bit42.a ;
  (* hdlname = "disp bas4_1 u_adder1 add3 adder bit43 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_adder1.add3.adder.bit43.a ;
  (* hdlname = "disp bas4_1 u_adder1 add3 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_adder1.add3.result.bit40.ci ;
  (* hdlname = "disp bas4_1 u_adder1 add3 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \disp.bas4_1.u_adder1.add3.result.ci ;
  (* hdlname = "disp bas4_1 u_adder1 ci" *)
  (* src = "top.sv:163.17-163.19" *)
  wire \disp.bas4_1.u_adder1.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 a" *)
  (* src = "top.sv:162.24-162.25" *)
  wire [15:0] \disp.bas4_1.u_subtract2.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 a" *)
  (* src = "top.sv:138.23-138.24" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add0.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 adder a" *)
  (* src = "top.sv:123.23-123.24" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add0.adder.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 adder bit40 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add0.adder.bit40.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 adder bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_subtract2.add0.adder.bit40.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 adder bit41 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add0.adder.bit41.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 adder bit42 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add0.adder.bit42.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 adder bit43 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add0.adder.bit43.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 adder ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \disp.bas4_1.u_subtract2.add0.adder.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 ci" *)
  (* src = "top.sv:139.17-139.19" *)
  wire \disp.bas4_1.u_subtract2.add0.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \disp.bas4_1.u_subtract2.add0.result.Cout0 ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add0.result.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \disp.bas4_1.u_subtract2.add0.result.bit40.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_subtract2.add0.result.bit40.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \disp.bas4_1.u_subtract2.add0.result.bit40.co ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_subtract2.add0.result.bit41.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \disp.bas4_1.u_subtract2.add0.result.bit43.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \disp.bas4_1.u_subtract2.add0.result.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add0 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add0.tempB ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 a" *)
  (* src = "top.sv:138.23-138.24" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add1.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 adder a" *)
  (* src = "top.sv:123.23-123.24" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add1.adder.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 adder bit40 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add1.adder.bit40.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 adder bit41 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add1.adder.bit41.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 adder bit42 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add1.adder.bit42.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 adder bit43 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add1.adder.bit43.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \disp.bas4_1.u_subtract2.add1.result.Cout0 ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add1.result.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \disp.bas4_1.u_subtract2.add1.result.bit40.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_subtract2.add1.result.bit40.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \disp.bas4_1.u_subtract2.add1.result.bit40.co ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_subtract2.add1.result.bit41.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \disp.bas4_1.u_subtract2.add1.result.bit43.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \disp.bas4_1.u_subtract2.add1.result.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add1 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add1.tempB ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 a" *)
  (* src = "top.sv:138.23-138.24" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add2.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 adder a" *)
  (* src = "top.sv:123.23-123.24" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add2.adder.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 adder bit40 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add2.adder.bit40.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 adder bit41 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add2.adder.bit41.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 adder bit42 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add2.adder.bit42.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 adder bit43 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add2.adder.bit43.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \disp.bas4_1.u_subtract2.add2.result.Cout0 ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add2.result.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \disp.bas4_1.u_subtract2.add2.result.bit40.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_subtract2.add2.result.bit40.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \disp.bas4_1.u_subtract2.add2.result.bit40.co ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_subtract2.add2.result.bit41.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \disp.bas4_1.u_subtract2.add2.result.bit43.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \disp.bas4_1.u_subtract2.add2.result.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add2 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add2.tempB ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 a" *)
  (* src = "top.sv:138.23-138.24" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add3.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 adder a" *)
  (* src = "top.sv:123.23-123.24" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add3.adder.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 adder bit40 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add3.adder.bit40.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 adder bit41 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add3.adder.bit41.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 adder bit42 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add3.adder.bit42.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 adder bit43 a" *)
  (* src = "top.sv:113.17-113.18" *)
  wire \disp.bas4_1.u_subtract2.add3.adder.bit43.a ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \disp.bas4_1.u_subtract2.add3.result.Cout0 ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add3.result.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \disp.bas4_1.u_subtract2.add3.result.bit40.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_subtract2.add3.result.bit40.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \disp.bas4_1.u_subtract2.add3.result.bit40.co ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 result bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \disp.bas4_1.u_subtract2.add3.result.bit41.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \disp.bas4_1.u_subtract2.add3.result.bit41.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 result bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \disp.bas4_1.u_subtract2.add3.result.bit42.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \disp.bas4_1.u_subtract2.add3.result.bit43.b ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \disp.bas4_1.u_subtract2.add3.result.ci ;
  (* hdlname = "disp bas4_1 u_subtract2 add3 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \disp.bas4_1.u_subtract2.add3.tempB ;
  (* hdlname = "disp bas4_1 u_subtract2 ci" *)
  (* src = "top.sv:163.17-163.19" *)
  wire \disp.bas4_1.u_subtract2.ci ;
  (* hdlname = "disp clk" *)
  (* src = "top.sv:30.15-30.18" *)
  wire \disp.clk ;
  (* hdlname = "disp crash" *)
  (* src = "top.sv:30.31-30.36" *)
  wire \disp.crash ;
  (* hdlname = "disp dec0 enable" *)
  (* src = "top.sv:249.15-249.21" *)
  wire \disp.dec0.enable ;
  (* hdlname = "disp dec0 out" *)
  (* src = "top.sv:250.21-250.24" *)
  wire [6:0] \disp.dec0.out ;
  (* hdlname = "disp dec1 out" *)
  (* src = "top.sv:250.21-250.24" *)
  wire [6:0] \disp.dec1.out ;
  (* hdlname = "disp dec2 out" *)
  (* src = "top.sv:250.21-250.24" *)
  wire [6:0] \disp.dec2.out ;
  (* onehot = 32'd1 *)
  (* unused_bits = "0 2 3" *)
  wire [3:0] \disp.disp_mode ;
  (* hdlname = "disp dummy" *)
  (* src = "top.sv:46.15-46.20" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] \disp.dummy ;
  (* hdlname = "disp green" *)
  (* src = "top.sv:35.21-35.26" *)
  wire \disp.green ;
  (* hdlname = "disp land" *)
  (* src = "top.sv:30.25-30.29" *)
  wire \disp.land ;
  (* hdlname = "disp red" *)
  (* src = "top.sv:35.16-35.19" *)
  wire \disp.red ;
  (* hdlname = "disp rst" *)
  (* src = "top.sv:30.20-30.23" *)
  wire \disp.rst ;
  (* hdlname = "disp ss0" *)
  (* src = "top.sv:34.37-34.40" *)
  wire [7:0] \disp.ss0 ;
  (* hdlname = "disp ss1" *)
  (* src = "top.sv:34.32-34.35" *)
  wire [7:0] \disp.ss1 ;
  (* hdlname = "disp ss2" *)
  (* src = "top.sv:34.27-34.30" *)
  wire [7:0] \disp.ss2 ;
  (* hdlname = "disp ss3" *)
  (* src = "top.sv:34.22-34.25" *)
  wire [7:0] \disp.ss3 ;
  (* hdlname = "disp ss5" *)
  (* src = "top.sv:33.32-33.35" *)
  wire [7:0] \disp.ss5 ;
  (* hdlname = "disp ss6" *)
  (* src = "top.sv:33.27-33.30" *)
  wire [7:0] \disp.ss6 ;
  (* hdlname = "disp ss7" *)
  (* src = "top.sv:33.22-33.25" *)
  wire [7:0] \disp.ss7 ;
  (* hdlname = "disp thrust" *)
  (* src = "top.sv:32.38-32.44" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \disp.thrust ;
  (* src = "top.sv:295.30-295.36" *)
  wire [15:0] fuel_n;
  (* src = "top.sv:291.21-291.26" *)
  output green;
  wire green;
  wire green_SB_DFFER_Q_D;
  (* src = "top.sv:287.15-287.20" *)
  input hz100;
  wire hz100;
  (* src = "top.sv:288.22-288.24" *)
  input [19:0] in;
  wire [19:0] in;
  (* src = "top.sv:293.14-293.21" *)
  wire key_clk;
  (* src = "top.sv:294.15-294.22" *)
  (* unused_bits = "4" *)
  wire [4:0] key_out;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] key_out_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] key_out_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] key_out_SB_LUT4_O_I2;
  (* hdlname = "key_sync Q1" *)
  (* src = "top.sv:495.9-495.11" *)
  wire \key_sync.Q1 ;
  wire \key_sync.Q1_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \key_sync.Q1_SB_DFFR_Q_D_SB_LUT4_O_I0 ;
  (* hdlname = "key_sync clk" *)
  (* src = "top.sv:490.11-490.14" *)
  wire \key_sync.clk ;
  (* hdlname = "key_sync keyclk" *)
  (* src = "top.sv:493.18-493.24" *)
  wire \key_sync.keyclk ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \key_sync.keyclk_SB_DFFR_C_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \key_sync.keyclk_SB_DFFS_C_Q ;
  (* hdlname = "key_sync keyin" *)
  (* src = "top.sv:491.24-491.29" *)
  wire [19:0] \key_sync.keyin ;
  (* hdlname = "key_sync keyout" *)
  (* src = "top.sv:492.24-492.30" *)
  (* unused_bits = "4" *)
  wire [4:0] \key_sync.keyout ;
  (* hdlname = "key_sync rst" *)
  (* src = "top.sv:490.16-490.19" *)
  wire \key_sync.rst ;
  (* src = "top.sv:293.23-293.27" *)
  wire land;
  (* hdlname = "mem alt_n" *)
  (* src = "top.sv:333.24-333.29" *)
  wire [15:0] \mem.alt_n ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_10_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_6_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_8_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O ;
  (* hdlname = "mem clk" *)
  (* src = "top.sv:332.17-332.20" *)
  wire \mem.clk ;
  (* hdlname = "mem fuel_n" *)
  (* src = "top.sv:333.38-333.44" *)
  wire [15:0] \mem.fuel_n ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_12_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_12_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_6_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_8_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I2 ;
  (* hdlname = "mem rst" *)
  (* src = "top.sv:332.22-332.25" *)
  wire \mem.rst ;
  (* hdlname = "mem thrust" *)
  (* src = "top.sv:334.41-334.47" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \mem.thrust ;
  (* hdlname = "mem thrust_n" *)
  (* src = "top.sv:333.46-333.54" *)
  wire [15:0] \mem.thrust_n ;
  (* hdlname = "mem thrust_reg" *)
  (* src = "top.sv:336.44-336.54" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \mem.thrust_reg ;
  (* hdlname = "mem vel_n" *)
  (* src = "top.sv:333.31-333.36" *)
  wire [15:0] \mem.vel_n ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_DFFER_D_6_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_10_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_11_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_12_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_13_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_14_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_15_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_4_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_6_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_7_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_9_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  (* hdlname = "mem wen" *)
  (* src = "top.sv:332.27-332.30" *)
  wire \mem.wen ;
  (* src = "top.sv:291.16-291.19" *)
  output red;
  wire red;
  wire red_SB_DFFER_Q_D;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I0;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* defaultvalue = 1'h1 *)
  (* src = "top.sv:413.3-423.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire red_SB_DFFER_Q_E;
  (* src = "top.sv:287.22-287.27" *)
  input reset;
  wire reset;
  (* src = "top.sv:290.37-290.40" *)
  output [7:0] ss0;
  wire [7:0] ss0;
  (* src = "top.sv:290.32-290.35" *)
  output [7:0] ss1;
  wire [7:0] ss1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss1_SB_LUT4_O_I3;
  (* src = "top.sv:290.27-290.30" *)
  output [7:0] ss2;
  wire [7:0] ss2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss2_SB_LUT4_O_6_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss2_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss2_SB_LUT4_O_I3;
  (* src = "top.sv:290.22-290.25" *)
  output [7:0] ss3;
  wire [7:0] ss3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_5_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_I3;
  (* src = "top.sv:289.32-289.35" *)
  output [7:0] ss5;
  wire [7:0] ss5;
  (* unused_bits = "1" *)
  wire [3:0] ss5_SB_DFFR_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss5_SB_DFFR_Q_D_SB_LUT4_O_I3;
  (* src = "top.sv:289.27-289.30" *)
  output [7:0] ss6;
  wire [7:0] ss6;
  (* src = "top.sv:289.22-289.25" *)
  output [7:0] ss7;
  wire [7:0] ss7;
  (* src = "top.sv:296.32-296.38" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] thrust;
  wire [3:0] thrust_n;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFER_D_1_Q;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] thrust_n_SB_DFFER_D_Q;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] thrust_n_SB_DFFES_D_1_Q;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] thrust_n_SB_DFFES_D_Q;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFES_Q_E;
  (* hdlname = "u0 alt_calc op" *)
  (* src = "top.sv:214.11-214.13" *)
  wire \u0.alt_calc.op ;
  (* hdlname = "u0 alt_calc u_adder1 add0 adder bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_adder1.add0.adder.bit40.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add0 adder ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.alt_calc.u_adder1.add0.adder.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add0 ci" *)
  (* src = "top.sv:139.17-139.19" *)
  wire \u0.alt_calc.u_adder1.add0.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add0 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.alt_calc.u_adder1.add0.result.Cout0 ;
  (* hdlname = "u0 alt_calc u_adder1 add0 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.alt_calc.u_adder1.add0.result.b ;
  (* hdlname = "u0 alt_calc u_adder1 add0 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.alt_calc.u_adder1.add0.result.bit40.b ;
  (* hdlname = "u0 alt_calc u_adder1 add0 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_adder1.add0.result.bit40.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add0 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.alt_calc.u_adder1.add0.result.bit40.co ;
  (* hdlname = "u0 alt_calc u_adder1 add0 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_adder1.add0.result.bit41.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add0 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.alt_calc.u_adder1.add0.result.bit43.b ;
  (* hdlname = "u0 alt_calc u_adder1 add0 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.alt_calc.u_adder1.add0.result.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add0 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.alt_calc.u_adder1.add0.tempB ;
  (* hdlname = "u0 alt_calc u_adder1 add1 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.alt_calc.u_adder1.add1.result.Cout0 ;
  (* hdlname = "u0 alt_calc u_adder1 add1 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.alt_calc.u_adder1.add1.result.b ;
  (* hdlname = "u0 alt_calc u_adder1 add1 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.alt_calc.u_adder1.add1.result.bit40.b ;
  (* hdlname = "u0 alt_calc u_adder1 add1 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_adder1.add1.result.bit40.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add1 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.alt_calc.u_adder1.add1.result.bit40.co ;
  (* hdlname = "u0 alt_calc u_adder1 add1 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_adder1.add1.result.bit41.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add1 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.alt_calc.u_adder1.add1.result.bit43.b ;
  (* hdlname = "u0 alt_calc u_adder1 add1 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.alt_calc.u_adder1.add1.result.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add1 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.alt_calc.u_adder1.add1.tempB ;
  (* hdlname = "u0 alt_calc u_adder1 add2 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.alt_calc.u_adder1.add2.result.Cout0 ;
  (* hdlname = "u0 alt_calc u_adder1 add2 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.alt_calc.u_adder1.add2.result.b ;
  (* hdlname = "u0 alt_calc u_adder1 add2 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.alt_calc.u_adder1.add2.result.bit40.b ;
  (* hdlname = "u0 alt_calc u_adder1 add2 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_adder1.add2.result.bit40.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add2 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.alt_calc.u_adder1.add2.result.bit40.co ;
  (* hdlname = "u0 alt_calc u_adder1 add2 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_adder1.add2.result.bit41.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add2 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.alt_calc.u_adder1.add2.result.bit43.b ;
  (* hdlname = "u0 alt_calc u_adder1 add2 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.alt_calc.u_adder1.add2.result.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add2 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.alt_calc.u_adder1.add2.tempB ;
  (* hdlname = "u0 alt_calc u_adder1 add3 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.alt_calc.u_adder1.add3.result.Cout0 ;
  (* hdlname = "u0 alt_calc u_adder1 add3 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.alt_calc.u_adder1.add3.result.b ;
  (* hdlname = "u0 alt_calc u_adder1 add3 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.alt_calc.u_adder1.add3.result.bit40.b ;
  (* hdlname = "u0 alt_calc u_adder1 add3 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_adder1.add3.result.bit40.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add3 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.alt_calc.u_adder1.add3.result.bit40.co ;
  (* hdlname = "u0 alt_calc u_adder1 add3 result bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.alt_calc.u_adder1.add3.result.bit41.b ;
  (* hdlname = "u0 alt_calc u_adder1 add3 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_adder1.add3.result.bit41.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add3 result bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.alt_calc.u_adder1.add3.result.bit42.b ;
  (* hdlname = "u0 alt_calc u_adder1 add3 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.alt_calc.u_adder1.add3.result.bit43.b ;
  (* hdlname = "u0 alt_calc u_adder1 add3 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.alt_calc.u_adder1.add3.result.ci ;
  (* hdlname = "u0 alt_calc u_adder1 add3 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.alt_calc.u_adder1.add3.tempB ;
  (* hdlname = "u0 alt_calc u_adder1 ci" *)
  (* src = "top.sv:163.17-163.19" *)
  wire \u0.alt_calc.u_adder1.ci ;
  (* hdlname = "u0 alt_calc u_subtract2 add0 adder bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_subtract2.add0.adder.bit40.ci ;
  (* hdlname = "u0 alt_calc u_subtract2 add0 adder ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.alt_calc.u_subtract2.add0.adder.ci ;
  (* hdlname = "u0 alt_calc u_subtract2 add0 ci" *)
  (* src = "top.sv:139.17-139.19" *)
  wire \u0.alt_calc.u_subtract2.add0.ci ;
  (* hdlname = "u0 alt_calc u_subtract2 add0 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_subtract2.add0.result.bit40.ci ;
  (* hdlname = "u0 alt_calc u_subtract2 add0 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.alt_calc.u_subtract2.add0.result.ci ;
  (* hdlname = "u0 alt_calc u_subtract2 add1 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_subtract2.add1.result.bit40.ci ;
  (* hdlname = "u0 alt_calc u_subtract2 add1 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.alt_calc.u_subtract2.add1.result.ci ;
  (* hdlname = "u0 alt_calc u_subtract2 add2 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_subtract2.add2.result.bit40.ci ;
  (* hdlname = "u0 alt_calc u_subtract2 add2 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.alt_calc.u_subtract2.add2.result.ci ;
  (* hdlname = "u0 alt_calc u_subtract2 add3 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.alt_calc.u_subtract2.add3.result.bit40.ci ;
  (* hdlname = "u0 alt_calc u_subtract2 add3 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.alt_calc.u_subtract2.add3.result.ci ;
  (* hdlname = "u0 alt_calc u_subtract2 ci" *)
  (* src = "top.sv:163.17-163.19" *)
  wire \u0.alt_calc.u_subtract2.ci ;
  (* hdlname = "u0 alt_n" *)
  (* src = "top.sv:362.25-362.30" *)
  wire [15:0] \u0.alt_n ;
  (* hdlname = "u0 fuel_calc b" *)
  (* src = "top.sv:213.21-213.22" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.fuel_calc.b ;
  (* hdlname = "u0 fuel_calc bcd9_0_inst in" *)
  (* src = "top.sv:191.23-191.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \u0.fuel_calc.bcd9_0_inst.in ;
  (* hdlname = "u0 fuel_calc bcd9_1" *)
  (* src = "top.sv:218.23-218.29" *)
  wire [3:0] \u0.fuel_calc.bcd9_1 ;
  (* hdlname = "u0 fuel_calc bcd9_1_inst in" *)
  (* src = "top.sv:191.23-191.25" *)
  wire [3:0] \u0.fuel_calc.bcd9_1_inst.in ;
  (* hdlname = "u0 fuel_calc bcd9_1_inst out" *)
  (* src = "top.sv:192.24-192.27" *)
  wire [3:0] \u0.fuel_calc.bcd9_1_inst.out ;
  (* hdlname = "u0 fuel_calc bcd9_2" *)
  (* src = "top.sv:218.31-218.37" *)
  wire [3:0] \u0.fuel_calc.bcd9_2 ;
  (* hdlname = "u0 fuel_calc bcd9_2_inst in" *)
  (* src = "top.sv:191.23-191.25" *)
  wire [3:0] \u0.fuel_calc.bcd9_2_inst.in ;
  (* hdlname = "u0 fuel_calc bcd9_2_inst out" *)
  (* src = "top.sv:192.24-192.27" *)
  wire [3:0] \u0.fuel_calc.bcd9_2_inst.out ;
  (* hdlname = "u0 fuel_calc bcd9_3" *)
  (* src = "top.sv:218.39-218.45" *)
  wire [3:0] \u0.fuel_calc.bcd9_3 ;
  (* hdlname = "u0 fuel_calc bcd9_3_inst in" *)
  (* src = "top.sv:191.23-191.25" *)
  wire [3:0] \u0.fuel_calc.bcd9_3_inst.in ;
  (* hdlname = "u0 fuel_calc bcd9_3_inst out" *)
  (* src = "top.sv:192.24-192.27" *)
  wire [3:0] \u0.fuel_calc.bcd9_3_inst.out ;
  (* hdlname = "u0 fuel_calc op" *)
  (* src = "top.sv:214.11-214.13" *)
  wire \u0.fuel_calc.op ;
  (* hdlname = "u0 fuel_calc u_adder1 add0 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \u0.fuel_calc.u_adder1.add0.adder.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add0 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.fuel_calc.u_adder1.add0.adder.bit40.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add0 adder bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_adder1.add0.adder.bit40.ci ;
  (* hdlname = "u0 fuel_calc u_adder1 add0 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.fuel_calc.u_adder1.add0.adder.bit41.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add0 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.fuel_calc.u_adder1.add0.adder.bit42.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add0 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.fuel_calc.u_adder1.add0.adder.bit43.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add0 adder ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.fuel_calc.u_adder1.add0.adder.ci ;
  (* hdlname = "u0 fuel_calc u_adder1 add0 b" *)
  (* src = "top.sv:138.26-138.27" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \u0.fuel_calc.u_adder1.add0.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add0 ci" *)
  (* src = "top.sv:139.17-139.19" *)
  wire \u0.fuel_calc.u_adder1.add0.ci ;
  (* hdlname = "u0 fuel_calc u_adder1 add0 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_adder1.add0.result.bit40.ci ;
  (* hdlname = "u0 fuel_calc u_adder1 add0 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.fuel_calc.u_adder1.add0.result.ci ;
  (* hdlname = "u0 fuel_calc u_adder1 add1 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.fuel_calc.u_adder1.add1.adder.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add1 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_adder1.add1.adder.bit40.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add1 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_adder1.add1.adder.bit41.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add1 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_adder1.add1.adder.bit42.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add1 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_adder1.add1.adder.bit43.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add1 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.fuel_calc.u_adder1.add1.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add1 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_adder1.add1.result.bit40.ci ;
  (* hdlname = "u0 fuel_calc u_adder1 add1 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.fuel_calc.u_adder1.add1.result.ci ;
  (* hdlname = "u0 fuel_calc u_adder1 add2 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.fuel_calc.u_adder1.add2.adder.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add2 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_adder1.add2.adder.bit40.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add2 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_adder1.add2.adder.bit41.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add2 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_adder1.add2.adder.bit42.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add2 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_adder1.add2.adder.bit43.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add2 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.fuel_calc.u_adder1.add2.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add2 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_adder1.add2.result.bit40.ci ;
  (* hdlname = "u0 fuel_calc u_adder1 add2 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.fuel_calc.u_adder1.add2.result.ci ;
  (* hdlname = "u0 fuel_calc u_adder1 add3 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.fuel_calc.u_adder1.add3.adder.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add3 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_adder1.add3.adder.bit40.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add3 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_adder1.add3.adder.bit41.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add3 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_adder1.add3.adder.bit42.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add3 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_adder1.add3.adder.bit43.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add3 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.fuel_calc.u_adder1.add3.b ;
  (* hdlname = "u0 fuel_calc u_adder1 add3 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_adder1.add3.result.bit40.ci ;
  (* hdlname = "u0 fuel_calc u_adder1 add3 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.fuel_calc.u_adder1.add3.result.ci ;
  (* hdlname = "u0 fuel_calc u_adder1 b" *)
  (* src = "top.sv:162.27-162.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.fuel_calc.u_adder1.b ;
  (* hdlname = "u0 fuel_calc u_adder1 ci" *)
  (* src = "top.sv:163.17-163.19" *)
  wire \u0.fuel_calc.u_adder1.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add0 adder bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_subtract2.add0.adder.bit40.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add0 adder ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.fuel_calc.u_subtract2.add0.adder.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add0 ci" *)
  (* src = "top.sv:139.17-139.19" *)
  wire \u0.fuel_calc.u_subtract2.add0.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add0 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.fuel_calc.u_subtract2.add0.result.Cout0 ;
  (* hdlname = "u0 fuel_calc u_subtract2 add0 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add0.result.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add0 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add0.result.bit40.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add0 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_subtract2.add0.result.bit40.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add0 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.fuel_calc.u_subtract2.add0.result.bit40.co ;
  (* hdlname = "u0 fuel_calc u_subtract2 add0 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_subtract2.add0.result.bit41.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add0 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add0.result.bit43.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add0 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.fuel_calc.u_subtract2.add0.result.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add0 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add0.tempB ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add1.adder.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add1.adder.bit40.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add1.adder.bit41.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add1.adder.bit42.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add1.adder.bit43.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add1.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.fuel_calc.u_subtract2.add1.result.Cout0 ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add1.result.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add1.result.bit40.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_subtract2.add1.result.bit40.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.fuel_calc.u_subtract2.add1.result.bit40.co ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_subtract2.add1.result.bit41.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add1.result.bit43.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.fuel_calc.u_subtract2.add1.result.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add1 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add1.tempB ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add2.adder.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add2.adder.bit40.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add2.adder.bit41.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add2.adder.bit42.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add2.adder.bit43.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add2.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.fuel_calc.u_subtract2.add2.result.Cout0 ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add2.result.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add2.result.bit40.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_subtract2.add2.result.bit40.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.fuel_calc.u_subtract2.add2.result.bit40.co ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_subtract2.add2.result.bit41.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add2.result.bit43.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.fuel_calc.u_subtract2.add2.result.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add2 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add2.tempB ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add3.adder.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add3.adder.bit40.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add3.adder.bit41.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add3.adder.bit42.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add3.adder.bit43.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add3.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.fuel_calc.u_subtract2.add3.result.Cout0 ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add3.result.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add3.result.bit40.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_subtract2.add3.result.bit40.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.fuel_calc.u_subtract2.add3.result.bit40.co ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 result bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.fuel_calc.u_subtract2.add3.result.bit41.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.fuel_calc.u_subtract2.add3.result.bit41.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 result bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.fuel_calc.u_subtract2.add3.result.bit42.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.fuel_calc.u_subtract2.add3.result.bit43.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.fuel_calc.u_subtract2.add3.result.ci ;
  (* hdlname = "u0 fuel_calc u_subtract2 add3 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.fuel_calc.u_subtract2.add3.tempB ;
  (* hdlname = "u0 fuel_calc u_subtract2 b" *)
  (* src = "top.sv:162.27-162.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.fuel_calc.u_subtract2.b ;
  (* hdlname = "u0 fuel_calc u_subtract2 ci" *)
  (* src = "top.sv:163.17-163.19" *)
  wire \u0.fuel_calc.u_subtract2.ci ;
  (* hdlname = "u0 fuel_n" *)
  (* src = "top.sv:362.39-362.45" *)
  wire [15:0] \u0.fuel_n ;
  (* hdlname = "u0 thrust" *)
  (* src = "top.sv:361.40-361.46" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.thrust ;
  (* hdlname = "u0 thrust_temp" *)
  (* src = "top.sv:367.39-367.50" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.thrust_temp ;
  (* hdlname = "u0 vel_calc1 b" *)
  (* src = "top.sv:213.21-213.22" *)
  wire [15:0] \u0.vel_calc1.b ;
  (* hdlname = "u0 vel_calc1 bcd9_0" *)
  (* src = "top.sv:218.15-218.21" *)
  wire [3:0] \u0.vel_calc1.bcd9_0 ;
  (* hdlname = "u0 vel_calc1 bcd9_0_inst in" *)
  (* src = "top.sv:191.23-191.25" *)
  wire [3:0] \u0.vel_calc1.bcd9_0_inst.in ;
  (* hdlname = "u0 vel_calc1 bcd9_0_inst out" *)
  (* src = "top.sv:192.24-192.27" *)
  wire [3:0] \u0.vel_calc1.bcd9_0_inst.out ;
  (* hdlname = "u0 vel_calc1 bcd9_1" *)
  (* src = "top.sv:218.23-218.29" *)
  wire [3:0] \u0.vel_calc1.bcd9_1 ;
  (* hdlname = "u0 vel_calc1 bcd9_1_inst in" *)
  (* src = "top.sv:191.23-191.25" *)
  wire [3:0] \u0.vel_calc1.bcd9_1_inst.in ;
  (* hdlname = "u0 vel_calc1 bcd9_1_inst out" *)
  (* src = "top.sv:192.24-192.27" *)
  wire [3:0] \u0.vel_calc1.bcd9_1_inst.out ;
  (* hdlname = "u0 vel_calc1 bcd9_2" *)
  (* src = "top.sv:218.31-218.37" *)
  wire [3:0] \u0.vel_calc1.bcd9_2 ;
  (* hdlname = "u0 vel_calc1 bcd9_2_inst in" *)
  (* src = "top.sv:191.23-191.25" *)
  wire [3:0] \u0.vel_calc1.bcd9_2_inst.in ;
  (* hdlname = "u0 vel_calc1 bcd9_2_inst out" *)
  (* src = "top.sv:192.24-192.27" *)
  wire [3:0] \u0.vel_calc1.bcd9_2_inst.out ;
  (* hdlname = "u0 vel_calc1 bcd9_3" *)
  (* src = "top.sv:218.39-218.45" *)
  wire [3:0] \u0.vel_calc1.bcd9_3 ;
  (* hdlname = "u0 vel_calc1 bcd9_3_inst in" *)
  (* src = "top.sv:191.23-191.25" *)
  wire [3:0] \u0.vel_calc1.bcd9_3_inst.in ;
  (* hdlname = "u0 vel_calc1 bcd9_3_inst out" *)
  (* src = "top.sv:192.24-192.27" *)
  wire [3:0] \u0.vel_calc1.bcd9_3_inst.out ;
  (* hdlname = "u0 vel_calc1 op" *)
  (* src = "top.sv:214.11-214.13" *)
  wire \u0.vel_calc1.op ;
  (* hdlname = "u0 vel_calc1 u_adder1 add0 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.vel_calc1.u_adder1.add0.adder.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add0 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add0.adder.bit40.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add0 adder bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_adder1.add0.adder.bit40.ci ;
  (* hdlname = "u0 vel_calc1 u_adder1 add0 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add0.adder.bit41.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add0 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add0.adder.bit42.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add0 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add0.adder.bit43.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add0 adder ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc1.u_adder1.add0.adder.ci ;
  (* hdlname = "u0 vel_calc1 u_adder1 add0 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.vel_calc1.u_adder1.add0.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add0 ci" *)
  (* src = "top.sv:139.17-139.19" *)
  wire \u0.vel_calc1.u_adder1.add0.ci ;
  (* hdlname = "u0 vel_calc1 u_adder1 add0 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_adder1.add0.result.bit40.ci ;
  (* hdlname = "u0 vel_calc1 u_adder1 add0 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc1.u_adder1.add0.result.ci ;
  (* hdlname = "u0 vel_calc1 u_adder1 add1 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.vel_calc1.u_adder1.add1.adder.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add1 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add1.adder.bit40.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add1 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add1.adder.bit41.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add1 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add1.adder.bit42.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add1 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add1.adder.bit43.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add1 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.vel_calc1.u_adder1.add1.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add1 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_adder1.add1.result.bit40.ci ;
  (* hdlname = "u0 vel_calc1 u_adder1 add1 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc1.u_adder1.add1.result.ci ;
  (* hdlname = "u0 vel_calc1 u_adder1 add2 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.vel_calc1.u_adder1.add2.adder.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add2 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add2.adder.bit40.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add2 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add2.adder.bit41.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add2 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add2.adder.bit42.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add2 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add2.adder.bit43.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add2 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.vel_calc1.u_adder1.add2.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add2 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_adder1.add2.result.bit40.ci ;
  (* hdlname = "u0 vel_calc1 u_adder1 add2 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc1.u_adder1.add2.result.ci ;
  (* hdlname = "u0 vel_calc1 u_adder1 add3 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.vel_calc1.u_adder1.add3.adder.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add3 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add3.adder.bit40.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add3 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add3.adder.bit41.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add3 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add3.adder.bit42.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add3 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_adder1.add3.adder.bit43.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add3 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.vel_calc1.u_adder1.add3.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 add3 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_adder1.add3.result.bit40.ci ;
  (* hdlname = "u0 vel_calc1 u_adder1 add3 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc1.u_adder1.add3.result.ci ;
  (* hdlname = "u0 vel_calc1 u_adder1 b" *)
  (* src = "top.sv:162.27-162.28" *)
  wire [15:0] \u0.vel_calc1.u_adder1.b ;
  (* hdlname = "u0 vel_calc1 u_adder1 ci" *)
  (* src = "top.sv:163.17-163.19" *)
  wire \u0.vel_calc1.u_adder1.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add0.adder.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add0.adder.bit40.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 adder bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_subtract2.add0.adder.bit40.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add0.adder.bit41.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add0.adder.bit42.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add0.adder.bit43.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 adder ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc1.u_subtract2.add0.adder.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add0.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 ci" *)
  (* src = "top.sv:139.17-139.19" *)
  wire \u0.vel_calc1.u_subtract2.add0.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.vel_calc1.u_subtract2.add0.result.Cout0 ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add0.result.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add0.result.bit40.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_subtract2.add0.result.bit40.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.vel_calc1.u_subtract2.add0.result.bit40.co ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_subtract2.add0.result.bit41.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add0.result.bit43.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc1.u_subtract2.add0.result.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add0 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add0.tempB ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add1.adder.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add1.adder.bit40.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add1.adder.bit41.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add1.adder.bit42.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add1.adder.bit43.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add1.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.vel_calc1.u_subtract2.add1.result.Cout0 ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add1.result.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add1.result.bit40.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_subtract2.add1.result.bit40.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.vel_calc1.u_subtract2.add1.result.bit40.co ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_subtract2.add1.result.bit41.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add1.result.bit43.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc1.u_subtract2.add1.result.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add1 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add1.tempB ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add2.adder.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add2.adder.bit40.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add2.adder.bit41.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add2.adder.bit42.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add2.adder.bit43.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add2.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.vel_calc1.u_subtract2.add2.result.Cout0 ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add2.result.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add2.result.bit40.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_subtract2.add2.result.bit40.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.vel_calc1.u_subtract2.add2.result.bit40.co ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_subtract2.add2.result.bit41.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add2.result.bit43.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc1.u_subtract2.add2.result.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add2 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add2.tempB ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add3.adder.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add3.adder.bit40.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add3.adder.bit41.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add3.adder.bit42.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add3.adder.bit43.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add3.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.vel_calc1.u_subtract2.add3.result.Cout0 ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add3.result.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add3.result.bit40.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_subtract2.add3.result.bit40.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.vel_calc1.u_subtract2.add3.result.bit40.co ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 result bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.vel_calc1.u_subtract2.add3.result.bit41.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc1.u_subtract2.add3.result.bit41.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 result bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.vel_calc1.u_subtract2.add3.result.bit42.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc1.u_subtract2.add3.result.bit43.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc1.u_subtract2.add3.result.ci ;
  (* hdlname = "u0 vel_calc1 u_subtract2 add3 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc1.u_subtract2.add3.tempB ;
  (* hdlname = "u0 vel_calc1 u_subtract2 b" *)
  (* src = "top.sv:162.27-162.28" *)
  wire [15:0] \u0.vel_calc1.u_subtract2.b ;
  (* hdlname = "u0 vel_calc1 u_subtract2 ci" *)
  (* src = "top.sv:163.17-163.19" *)
  wire \u0.vel_calc1.u_subtract2.ci ;
  (* hdlname = "u0 vel_calc2 b" *)
  (* src = "top.sv:213.21-213.22" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.vel_calc2.b ;
  (* hdlname = "u0 vel_calc2 bcd9_0_inst in" *)
  (* src = "top.sv:191.23-191.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \u0.vel_calc2.bcd9_0_inst.in ;
  (* hdlname = "u0 vel_calc2 bcd9_1_inst in" *)
  (* src = "top.sv:191.23-191.25" *)
  wire [3:0] \u0.vel_calc2.bcd9_1_inst.in ;
  (* hdlname = "u0 vel_calc2 bcd9_2_inst in" *)
  (* src = "top.sv:191.23-191.25" *)
  wire [3:0] \u0.vel_calc2.bcd9_2_inst.in ;
  (* hdlname = "u0 vel_calc2 bcd9_3_inst in" *)
  (* src = "top.sv:191.23-191.25" *)
  wire [3:0] \u0.vel_calc2.bcd9_3_inst.in ;
  (* hdlname = "u0 vel_calc2 op" *)
  (* src = "top.sv:214.11-214.13" *)
  wire \u0.vel_calc2.op ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add0.adder.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.vel_calc2.u_adder1.add0.adder.bit40.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 adder bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_adder1.add0.adder.bit40.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.vel_calc2.u_adder1.add0.adder.bit41.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.vel_calc2.u_adder1.add0.adder.bit42.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.vel_calc2.u_adder1.add0.adder.bit43.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 adder ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc2.u_adder1.add0.adder.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 b" *)
  (* src = "top.sv:138.26-138.27" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add0.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 ci" *)
  (* src = "top.sv:139.17-139.19" *)
  wire \u0.vel_calc2.u_adder1.add0.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.vel_calc2.u_adder1.add0.result.Cout0 ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add0.result.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add0.result.bit40.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_adder1.add0.result.bit40.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.vel_calc2.u_adder1.add0.result.bit40.co ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_adder1.add0.result.bit41.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add0.result.bit43.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc2.u_adder1.add0.result.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add0 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add0.tempB ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add1.adder.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add1.adder.bit40.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add1.adder.bit41.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add1.adder.bit42.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add1.adder.bit43.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add1.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.vel_calc2.u_adder1.add1.result.Cout0 ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add1.result.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add1.result.bit40.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_adder1.add1.result.bit40.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.vel_calc2.u_adder1.add1.result.bit40.co ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_adder1.add1.result.bit41.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add1.result.bit43.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc2.u_adder1.add1.result.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add1 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add1.tempB ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add2.adder.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add2.adder.bit40.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add2.adder.bit41.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add2.adder.bit42.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add2.adder.bit43.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add2.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.vel_calc2.u_adder1.add2.result.Cout0 ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add2.result.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add2.result.bit40.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_adder1.add2.result.bit40.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.vel_calc2.u_adder1.add2.result.bit40.co ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_adder1.add2.result.bit41.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add2.result.bit43.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc2.u_adder1.add2.result.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add2 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add2.tempB ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 adder b" *)
  (* src = "top.sv:123.26-123.27" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add3.adder.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 adder bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add3.adder.bit40.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 adder bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add3.adder.bit41.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 adder bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add3.adder.bit42.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 adder bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add3.adder.bit43.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 b" *)
  (* src = "top.sv:138.26-138.27" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add3.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 result Cout0" *)
  (* src = "top.sv:129.9-129.14" *)
  wire \u0.vel_calc2.u_adder1.add3.result.Cout0 ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 result b" *)
  (* src = "top.sv:123.26-123.27" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add3.result.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 result bit40 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add3.result.bit40.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_adder1.add3.result.bit40.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 result bit40 co" *)
  (* src = "top.sv:114.18-114.20" *)
  wire \u0.vel_calc2.u_adder1.add3.result.bit40.co ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 result bit41 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.vel_calc2.u_adder1.add3.result.bit41.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 result bit41 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_adder1.add3.result.bit41.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 result bit42 b" *)
  (* src = "top.sv:113.20-113.21" *)
  (* unused_bits = "0" *)
  wire \u0.vel_calc2.u_adder1.add3.result.bit42.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 result bit43 b" *)
  (* src = "top.sv:113.20-113.21" *)
  wire \u0.vel_calc2.u_adder1.add3.result.bit43.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc2.u_adder1.add3.result.ci ;
  (* hdlname = "u0 vel_calc2 u_adder1 add3 tempB" *)
  (* src = "top.sv:144.24-144.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.vel_calc2.u_adder1.add3.tempB ;
  (* hdlname = "u0 vel_calc2 u_adder1 b" *)
  (* src = "top.sv:162.27-162.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.vel_calc2.u_adder1.b ;
  (* hdlname = "u0 vel_calc2 u_adder1 ci" *)
  (* src = "top.sv:163.17-163.19" *)
  wire \u0.vel_calc2.u_adder1.ci ;
  (* hdlname = "u0 vel_calc2 u_subtract2 add0 adder bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_subtract2.add0.adder.bit40.ci ;
  (* hdlname = "u0 vel_calc2 u_subtract2 add0 adder ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc2.u_subtract2.add0.adder.ci ;
  (* hdlname = "u0 vel_calc2 u_subtract2 add0 ci" *)
  (* src = "top.sv:139.17-139.19" *)
  wire \u0.vel_calc2.u_subtract2.add0.ci ;
  (* hdlname = "u0 vel_calc2 u_subtract2 add0 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_subtract2.add0.result.bit40.ci ;
  (* hdlname = "u0 vel_calc2 u_subtract2 add0 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc2.u_subtract2.add0.result.ci ;
  (* hdlname = "u0 vel_calc2 u_subtract2 add1 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_subtract2.add1.result.bit40.ci ;
  (* hdlname = "u0 vel_calc2 u_subtract2 add1 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc2.u_subtract2.add1.result.ci ;
  (* hdlname = "u0 vel_calc2 u_subtract2 add2 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_subtract2.add2.result.bit40.ci ;
  (* hdlname = "u0 vel_calc2 u_subtract2 add2 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc2.u_subtract2.add2.result.ci ;
  (* hdlname = "u0 vel_calc2 u_subtract2 add3 result bit40 ci" *)
  (* src = "top.sv:113.23-113.25" *)
  wire \u0.vel_calc2.u_subtract2.add3.result.bit40.ci ;
  (* hdlname = "u0 vel_calc2 u_subtract2 add3 result ci" *)
  (* src = "top.sv:124.17-124.19" *)
  wire \u0.vel_calc2.u_subtract2.add3.result.ci ;
  (* hdlname = "u0 vel_calc2 u_subtract2 ci" *)
  (* src = "top.sv:163.17-163.19" *)
  wire \u0.vel_calc2.u_subtract2.ci ;
  (* hdlname = "u0 vel_n" *)
  (* src = "top.sv:362.32-362.37" *)
  wire [15:0] \u0.vel_n ;
  (* src = "top.sv:295.23-295.28" *)
  wire [15:0] vel_n;
  (* src = "top.sv:293.36-293.44" *)
  wire write_en;
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:474.3-484.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \cl0.next_hzX_SB_DFFER_Q  (
    .C(hz100),
    .D(\cl0.next_hzX_SB_DFFER_Q_D ),
    .E(\cl0.next_hzX_SB_DFFER_Q_E [1]),
    .Q(\cl0.next_hzX ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \cl0.next_hzX_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\cl0.next_hzX ),
    .O(\cl0.next_hzX_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0  (
    .I0(\cl0.next_hzX_SB_DFFER_Q_E [1]),
    .I1(1'h0),
    .I2(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [0]),
    .I3(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I3 ),
    .O(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1  (
    .I0(\cl0.next_hzX_SB_DFFER_Q_E [1]),
    .I1(1'h0),
    .I2(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [3]),
    .I3(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I3 ),
    .O(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [4])
  );
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I3_SB_CARRY_CO  (
    .CI(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I3 ),
    .CO(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I3 ),
    .I0(1'h0),
    .I1(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [0])
  );
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I3_SB_CARRY_CO  (
    .CI(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_2_I3 ),
    .CO(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I3 ),
    .I0(1'h0),
    .I1(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 ),
    .I3(\cl0.next_hzX_SB_DFFER_Q_E [1]),
    .O(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [0]),
    .I3(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .O(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [3]),
    .I3(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 ),
    .O(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [1]),
    .I3(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_2_I3 ),
    .O(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [2])
  );
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO  (
    .CI(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 ),
    .CO(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_2_I3 ),
    .I0(1'h0),
    .I1(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [2]),
    .I3(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_3_I3 ),
    .O(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [5])
  );
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_CARRY_CO  (
    .CI(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I3 ),
    .CO(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_3_I3 ),
    .I0(1'h0),
    .I1(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [1]),
    .I3(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_4_I3 ),
    .O(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [6])
  );
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_CARRY_CO  (
    .CI(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_3_I3 ),
    .CO(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_4_I3 ),
    .I0(1'h0),
    .I1(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [2])
  );
  (* src = "top.sv:482.16-482.25|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_4_I3 ),
    .CO(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .I0(1'h0),
    .I1(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 [0]),
    .I3(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 [1]),
    .O(\cl0.next_hzX_SB_DFFER_Q_E [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [0]),
    .I1(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [1]),
    .I2(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 ),
    .I3(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [3]),
    .O(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [0]),
    .I1(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [1]),
    .I2(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [2]),
    .I3(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [3]),
    .O(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:474.3-484.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFR_Q  (
    .C(hz100),
    .D(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [0]),
    .Q(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:413.3-423.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \cont.wen_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\cont.wen_SB_DFFER_Q_D ),
    .E(red_SB_DFFER_Q_E),
    .Q(\cont.wen ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0333)
  ) \cont.wen_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\cont.wen_SB_DFFER_Q_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:413.3-423.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER green_SB_DFFER_Q (
    .C(\cl0.next_hzX ),
    .D(green_SB_DFFER_Q_D),
    .E(red_SB_DFFER_Q_E),
    .Q(green),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha888)
  ) green_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(red_SB_DFFER_Q_D_SB_LUT4_O_I0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(green_SB_DFFER_Q_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:474.3-484.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C (
    .C(hz100),
    .D(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [7]),
    .Q(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:474.3-484.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_1 (
    .C(hz100),
    .D(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [6]),
    .Q(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:474.3-484.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_2 (
    .C(hz100),
    .D(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [5]),
    .Q(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:474.3-484.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_3 (
    .C(hz100),
    .D(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [4]),
    .Q(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_1_I2 [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:474.3-484.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_4 (
    .C(hz100),
    .D(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [3]),
    .Q(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:474.3-484.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_5 (
    .C(hz100),
    .D(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [2]),
    .Q(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:474.3-484.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_6 (
    .C(hz100),
    .D(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I3_O [1]),
    .Q(\cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [3]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) key_out_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(key_out_SB_LUT4_O_I2[0]),
    .I3(key_out_SB_LUT4_O_I2[1]),
    .O(key_out[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) key_out_SB_LUT4_O_1 (
    .I0(in[3]),
    .I1(in[1]),
    .I2(key_out_SB_LUT4_O_1_I2[2]),
    .I3(key_out_SB_LUT4_O_1_I2[3]),
    .O(key_out[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) key_out_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(in[19]),
    .I1(in[17]),
    .I2(in[7]),
    .I3(in[5]),
    .O(key_out_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) key_out_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(in[15]),
    .I1(in[13]),
    .I2(in[11]),
    .I3(in[9]),
    .O(key_out_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) key_out_SB_LUT4_O_2 (
    .I0(in[3]),
    .I1(in[2]),
    .I2(key_out_SB_LUT4_O_2_I2[2]),
    .I3(key_out_SB_LUT4_O_2_I2[3]),
    .O(key_out[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) key_out_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(in[11]),
    .I1(in[10]),
    .I2(in[7]),
    .I3(in[6]),
    .O(key_out_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) key_out_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(in[19]),
    .I1(in[18]),
    .I2(in[15]),
    .I3(in[14]),
    .O(key_out_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) key_out_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(key_out_SB_LUT4_O_I2[1]),
    .I3(thrust_n_SB_DFFES_Q_E[1]),
    .O(key_out[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) key_out_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(in[11]),
    .I1(in[10]),
    .I2(in[9]),
    .I3(in[8]),
    .O(key_out_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) key_out_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(in[15]),
    .I1(in[14]),
    .I2(in[13]),
    .I3(in[12]),
    .O(key_out_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:496.3-501.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \key_sync.Q1_SB_DFFR_Q  (
    .C(hz100),
    .D(\key_sync.Q1_SB_DFFR_Q_D ),
    .Q(\key_sync.Q1 ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff7f)
  ) \key_sync.Q1_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\key_sync.Q1_SB_DFFR_Q_D_SB_LUT4_O_I0 [0]),
    .I1(thrust_n_SB_DFFES_Q_E[0]),
    .I2(thrust_n_SB_DFFES_Q_E[1]),
    .I3(key_out[3]),
    .O(\key_sync.Q1_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \key_sync.Q1_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(in[3]),
    .I1(in[2]),
    .I2(in[1]),
    .I3(in[0]),
    .O(\key_sync.Q1_SB_DFFR_Q_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \key_sync.keyclk_SB_DFFR_C  (
    .C(\key_sync.keyclk ),
    .D(ss5_SB_DFFR_Q_D[2]),
    .Q(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \key_sync.keyclk_SB_DFFR_C_Q_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [15]),
    .E(\cont.wen ),
    .Q(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \key_sync.keyclk_SB_DFFR_C_Q_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .I3(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:503.3-508.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \key_sync.keyclk_SB_DFFR_Q  (
    .C(hz100),
    .D(\key_sync.Q1 ),
    .Q(\key_sync.keyclk ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \key_sync.keyclk_SB_DFFS_C  (
    .C(\key_sync.keyclk ),
    .D(ss5_SB_DFFR_Q_D[0]),
    .Q(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \key_sync.keyclk_SB_DFFS_C_Q_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [11]),
    .E(\cont.wen ),
    .Q(\key_sync.keyclk_SB_DFFS_C_Q [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \key_sync.keyclk_SB_DFFS_C_Q_SB_LUT4_I1  (
    .I0(\mem.fuel_n_SB_LUT4_O_12_I0 [0]),
    .I1(\key_sync.keyclk_SB_DFFS_C_Q [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.alt_n_SB_LUT4_O  (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.alt_n_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0 [2]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c3)
  ) \mem.alt_n_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .O(\mem.alt_n [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O  (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7110)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0 [1]),
    .I1(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(1'h0),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f03)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2 [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1  (
    .I0(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_O_1_I3 [2]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_12_I0 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0 [1]),
    .I3(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1117)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5501)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [3]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1117)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8160)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h080e)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [3]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 [1]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [13]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f03)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 [1]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7110)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\key_sync.keyclk_SB_DFFS_C_Q [1]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2 [1]),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_DFFES_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [14]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.alt_n_SB_LUT4_O_11  (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.alt_n_SB_LUT4_O_12  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O [3]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.alt_n_SB_LUT4_O_13  (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.alt_n_SB_LUT4_O_14  (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.alt_n_SB_LUT4_O_2  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0 [2]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4c6e)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c0c)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [3]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1117)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8160)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2 [1]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0fc)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\key_sync.keyclk_SB_DFFS_C_Q [1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [2]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h87e1)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_I2_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_8_I0 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0 [2]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3c0)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [3]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5510)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [3]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee8)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8160)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [6]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h080e)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcc0)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [2]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h781e)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [7]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_DFFES_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [8]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h080e)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2 [1]),
    .I3(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f03)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I3(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I3(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I3(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1117)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2 [1]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [1]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1701)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2 [1]),
    .I3(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [9]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.alt_n_SB_LUT4_O_3  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.alt_n_SB_LUT4_O_4  (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.alt_n_SB_LUT4_O_5  (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0 [2]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.alt_n_SB_LUT4_O_6  (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c0c)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O [2]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [4]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f03)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [3]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O [2]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(ss3_SB_LUT4_O_2_I0[3]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0057)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I2(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I3(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[2]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa2a)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O [2]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa20)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aaa)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf030)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb33)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [2]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [4]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [0]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.alt_n_SB_LUT4_O_7  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I0 [2]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.alt_n_SB_LUT4_O_8  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0 [2]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O [2]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3 [2]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2 [2]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he187)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcc0)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]),
    .I2(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1071)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I2  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [1]),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6081)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [1]),
    .I3(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5501)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O [2]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1117)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h888e)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [1]),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [3]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0107)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]),
    .I3(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]),
    .I3(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he8c0)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0069)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [1]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]),
    .I3(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [5]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [2]),
    .I1(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.alt_n_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .O(\mem.alt_n [14])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [14]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_12_I0 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D_1  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [13]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_12_I0 [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D_10  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [3]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_1_I0 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D_2  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [12]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_12_I0 [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D_3  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [10]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_1_I0 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D_4  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [9]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_1_I0 [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D_5  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [8]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_1_I0 [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D_6  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [7]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D_7  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [6]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D_8  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [5]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D_9  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [4]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \mem.fuel_n_SB_DFFES_D  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [11]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_12_I0 [0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \mem.fuel_n_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0060)
  ) \mem.fuel_n_SB_LUT4_O_1  (
    .I0(\mem.fuel_n_SB_LUT4_O_1_I0 [3]),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \mem.fuel_n_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0060)
  ) \mem.fuel_n_SB_LUT4_O_11  (
    .I0(\mem.fuel_n_SB_LUT4_O_12_I0 [3]),
    .I1(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0060)
  ) \mem.fuel_n_SB_LUT4_O_12  (
    .I0(\mem.fuel_n_SB_LUT4_O_12_I0 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_12_I1 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I0 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_12_I0 [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I0 [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I0 [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c33)
  ) \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[0]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I0 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_1_I0 [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_1_I0 [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_1_I0 [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_12_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) \mem.fuel_n_SB_LUT4_O_13  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.fuel_n_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_8_I1 [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.fuel_n_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c33)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5655)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\mem.fuel_n_SB_LUT4_O_1_I0 [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_1_I0 [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_1_I0 [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h009a)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(\mem.fuel_n_SB_LUT4_O_1_I0 [2]),
    .I1(\mem.fuel_n_SB_LUT4_O_1_I0 [3]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_12_I0 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_12_I0 [3]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I1 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I1 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_1_I0 [3]),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I1 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_8_I1 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3276)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb44b)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(thrust_n_SB_DFFER_D_1_Q[0]),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0e)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(thrust_n_SB_DFFES_D_1_Q[0]),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f03)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_1_I0 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf0b)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(thrust_n_SB_DFFER_D_1_Q[0]),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_Q[0]),
    .I2(thrust_n_SB_DFFES_D_Q[0]),
    .I3(thrust_n_SB_DFFER_D_1_Q[0]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7110)
  ) \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_1_I0 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) \mem.fuel_n_SB_LUT4_O_3  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \mem.fuel_n_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.fuel_n_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I1 [3]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \mem.fuel_n_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I1 [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6986)
  ) \mem.fuel_n_SB_LUT4_O_6_I1_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_1_I0 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.fuel_n_SB_LUT4_O_6_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.fuel_n_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.fuel_n_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_8_I1 [3]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_8_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3e1)
  ) \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1  (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(thrust_n_SB_DFFES_D_1_Q[0]),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_8_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [2]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_DFFER_Q_1  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [1]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_DFFER_Q_2  (
    .C(\cl0.next_hzX ),
    .D(\mem.fuel_n [0]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_1_I0 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_1_I0 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_1_I0 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_1_I0 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFER_D_Q[0]),
    .I3(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f03)
  ) \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFES_D_Q[0]),
    .I3(thrust_n_SB_DFFER_D_1_Q[0]),
    .O(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) \mem.fuel_n_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf30f)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[0]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I0 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ef0)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_2  (
    .I0(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[0]),
    .I1(\mem.fuel_n_SB_LUT4_O_12_I0 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I0 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_DFFER_D  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [14]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_DFFER_D_1  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [13]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_DFFER_D_10  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [0]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_DFFER_D_2  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [12]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_DFFER_D_3  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [11]),
    .E(\cont.wen ),
    .Q(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_DFFER_D_4  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [10]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_DFFER_D_5  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [9]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_DFFER_D_6  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [8]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_DFFER_D_7  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [3]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_DFFER_D_8  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [2]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_DFFER_D_9  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [1]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.vel_n_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.vel_n_SB_LUT4_O_1  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.vel_n_SB_LUT4_O_10  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_10_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9ea)
  ) \mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_10_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \mem.vel_n_SB_LUT4_O_11  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_11_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c43)
  ) \mem.vel_n_SB_LUT4_O_11_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_11_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \mem.vel_n_SB_LUT4_O_12  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_12_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f03)
  ) \mem.vel_n_SB_LUT4_O_12_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_12_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.vel_n_SB_LUT4_O_13  (
    .I0(\mem.vel_n_SB_LUT4_O_13_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0402)
  ) \mem.vel_n_SB_LUT4_O_13_I0_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\mem.vel_n_SB_LUT4_O_13_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.vel_n_SB_LUT4_O_14  (
    .I0(\mem.vel_n_SB_LUT4_O_14_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb954)
  ) \mem.vel_n_SB_LUT4_O_14_I0_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\mem.vel_n_SB_LUT4_O_14_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.vel_n_SB_LUT4_O_15  (
    .I0(\mem.vel_n_SB_LUT4_O_15_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.vel_n_SB_LUT4_O_15_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .I3(thrust_n_SB_DFFER_D_1_Q[2]),
    .O(\mem.vel_n_SB_LUT4_O_15_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3d33)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf10f)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [1]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_DFFER_Q  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [7]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_DFFER_Q_1  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [6]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_DFFER_Q_2  (
    .C(\cl0.next_hzX ),
    .D(\mem.vel_n [5]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3303)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I2(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I3(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f07)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf10f)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3d33)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3  (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [3]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3d33)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf10f)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_1  (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9aa)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_2  (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c33)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [3]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h90f0)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [1]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.vel_n_SB_LUT4_O_2  (
    .I0(\mem.vel_n_SB_LUT4_O_2_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1008)
  ) \mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.vel_n_SB_LUT4_O_3  (
    .I0(\mem.vel_n_SB_LUT4_O_3_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6551)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.vel_n_SB_LUT4_O_4  (
    .I0(\mem.vel_n_SB_LUT4_O_4_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ccb)
  ) \mem.vel_n_SB_LUT4_O_4_I0_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_4_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.vel_n_SB_LUT4_O_5  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.vel_n_SB_LUT4_O_6  (
    .I0(\mem.vel_n_SB_LUT4_O_6_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6986)
  ) \mem.vel_n_SB_LUT4_O_6_I0_SB_LUT4_O  (
    .I0(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[0]),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[1]),
    .I2(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[2]),
    .I3(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[3]),
    .O(\mem.vel_n_SB_LUT4_O_6_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.vel_n_SB_LUT4_O_7  (
    .I0(\mem.vel_n_SB_LUT4_O_7_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31b9)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I1 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_7_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f03)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[0]),
    .I2(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[1]),
    .I3(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[2]),
    .O(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O[2]),
    .O(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0111)
  ) \mem.vel_n_SB_LUT4_O_8  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30c0)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [1]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O[2]),
    .O(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O[0]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O[1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[0]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha600)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(thrust_n_SB_DFFER_D_1_Q[0]),
    .I1(thrust_n_SB_DFFES_D_1_Q[0]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .I3(thrust_n_SB_DFFES_D_1_Q[1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30c0)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1 [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hba99)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h781e)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h87e1)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6986)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0 [1]),
    .I1(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7110)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[0]),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[1]),
    .I2(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[2]),
    .I3(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \mem.vel_n_SB_LUT4_O_9  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_9_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0180)
  ) \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_9_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h303f)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h690f)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0600)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:413.3-423.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER red_SB_DFFER_Q (
    .C(\cl0.next_hzX ),
    .D(red_SB_DFFER_Q_D),
    .E(red_SB_DFFER_Q_E),
    .Q(red),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5444)
  ) red_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(red_SB_DFFER_Q_D_SB_LUT4_O_I0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(red_SB_DFFER_Q_D)
  );
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I0),
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I1(1'h0)
  );
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI),
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1]),
    .I1(1'h1)
  );
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .I1(1'h1)
  );
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [3]),
    .I1(1'h0)
  );
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(1'h0)
  );
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .I1(1'h1)
  );
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I1(1'h1)
  );
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .I1(1'h0)
  );
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I1(1'h1)
  );
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1]),
    .I1(1'h0)
  );
  (* src = "top.sv:443.13-443.27|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I1(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) red_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(green),
    .I3(red),
    .O(red_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdff4)
  ) ss0_SB_LUT4_O (
    .I0(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[0]),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[1]),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[2]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[3]),
    .O(ss0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb96e)
  ) ss0_SB_LUT4_O_1 (
    .I0(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[0]),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[1]),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[2]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[3]),
    .O(ss0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hab2f)
  ) ss0_SB_LUT4_O_2 (
    .I0(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[0]),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[1]),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[2]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[3]),
    .O(ss0[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8feb)
  ) ss0_SB_LUT4_O_3 (
    .I0(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[0]),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[1]),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[2]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[3]),
    .O(ss0[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fe7)
  ) ss0_SB_LUT4_O_4 (
    .I0(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[0]),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[1]),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[2]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[3]),
    .O(ss0[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe94)
  ) ss0_SB_LUT4_O_5 (
    .I0(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[0]),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[1]),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[2]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[3]),
    .O(ss0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbe7b)
  ) ss0_SB_LUT4_O_6 (
    .I0(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[0]),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[1]),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[2]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[3]),
    .O(ss0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdf07)
  ) ss1_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .I3(ss1_SB_LUT4_O_I3[3]),
    .O(ss1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ef7)
  ) ss1_SB_LUT4_O_1 (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(ss1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_2_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7104)
  ) ss1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(ss1_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss1_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_3_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4961)
  ) ss1_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(ss1_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss1_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_4_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h200b)
  ) ss1_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(ss1_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_5_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf9e4)
  ) ss1_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(ss1_SB_LUT4_O_5_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_6_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb7eb)
  ) ss1_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(ss1_SB_LUT4_O_6_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) ss1_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .I2(ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I2[2]),
    .I3(ss2_SB_LUT4_O_6_I3[3]),
    .O(ss1_SB_LUT4_O_6_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff13)
  ) ss2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]),
    .I3(ss2_SB_LUT4_O_I3[3]),
    .O(ss2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fe7)
  ) ss2_SB_LUT4_O_1 (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]),
    .O(ss2[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_2_I2[0]),
    .I3(ss2_SB_LUT4_O_6_I3[3]),
    .O(ss2[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8feb)
  ) ss2_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]),
    .O(ss2_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss2_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_3_I2[0]),
    .I3(ss2_SB_LUT4_O_6_I3[3]),
    .O(ss2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4691)
  ) ss2_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]),
    .O(ss2_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss2_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_4_I2[0]),
    .I3(ss2_SB_LUT4_O_6_I3[3]),
    .O(ss2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h200b)
  ) ss2_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]),
    .O(ss2_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss2_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_5_I2[0]),
    .I3(ss2_SB_LUT4_O_5_I2[1]),
    .O(ss2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) ss2_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .I2(ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]),
    .I3(ss2_SB_LUT4_O_6_I3[3]),
    .O(ss2_SB_LUT4_O_5_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h010b)
  ) ss2_SB_LUT4_O_5_I2_SB_LUT4_O_1 (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]),
    .O(ss2_SB_LUT4_O_5_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .O(ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [2]),
    .O(ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]),
    .O(ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) ss2_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(ss2_SB_LUT4_O_6_I1[0]),
    .I2(ss2_SB_LUT4_O_6_I1[1]),
    .I3(ss2_SB_LUT4_O_6_I3[3]),
    .O(ss2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4080)
  ) ss2_SB_LUT4_O_6_I1_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]),
    .O(ss2_SB_LUT4_O_6_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0104)
  ) ss2_SB_LUT4_O_6_I1_SB_LUT4_O_1 (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]),
    .O(ss2_SB_LUT4_O_6_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) ss2_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]),
    .I3(ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]),
    .O(ss2_SB_LUT4_O_6_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00a2)
  ) ss2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]),
    .I3(ss2_SB_LUT4_O_6_I3[3]),
    .O(ss2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h45ff)
  ) ss3_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [2]),
    .I3(ss3_SB_LUT4_O_I3[3]),
    .O(ss3[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I0[3]),
    .I3(ss3_SB_LUT4_O_1_I3[1]),
    .O(ss3[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h889a)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .O(ss3_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0105)
  ) ss3_SB_LUT4_O_2 (
    .I0(ss3_SB_LUT4_O_2_I0[3]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1]),
    .I2(ss3_SB_LUT4_O_2_I2[2]),
    .I3(ss3_SB_LUT4_O_2_I2[3]),
    .O(ss3[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .I3(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .O(ss3_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) ss3_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [0]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .O(ss3_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss3_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .O(ss3_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss3_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_3_I2[0]),
    .I3(ss3_SB_LUT4_O_3_I2[1]),
    .O(ss3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) ss3_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1]),
    .I1(ss3_SB_LUT4_O_2_I2[2]),
    .I2(ss3_SB_LUT4_O_2_I2[3]),
    .I3(ss3_SB_LUT4_O_6_I3[3]),
    .O(ss3_SB_LUT4_O_3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0441)
  ) ss3_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .O(ss3_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss3_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_4_I2[0]),
    .I3(ss3_SB_LUT4_O_6_I3[3]),
    .O(ss3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1901)
  ) ss3_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .O(ss3_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3100)
  ) ss3_SB_LUT4_O_5 (
    .I0(ss3_SB_LUT4_O_5_I0[2]),
    .I1(ss3_SB_LUT4_O_5_I1[1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [2]),
    .I3(ss3_SB_LUT4_O_6_I3[3]),
    .O(ss3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [0]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2[2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1]),
    .O(ss3_SB_LUT4_O_5_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2220)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_1 (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .O(ss3_SB_LUT4_O_5_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70f0)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(ss3_SB_LUT4_O_2_I0[3]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1[2]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_12_I0 [3]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0057)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_1 (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [12]),
    .E(\cont.wen ),
    .Q(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 [1]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 [1]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O [3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8c9d)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 [0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 [1]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_I2_O [3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc4cc)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc4c)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_1_I0 [2]),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2 [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb040)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I3(ss3_SB_LUT4_O_2_I0[3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_1_I0 [1]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha088)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .I3(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aaa)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [10]),
    .E(\cont.wen ),
    .Q(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_1_I0 [3]),
    .I1(\mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee4)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heefe)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .I1(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heefe)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0057)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(\mem.vel_n_SB_DFFER_D_6_Q [1]),
    .I2(\mem.vel_n_SB_DFFER_D_6_Q [2]),
    .I3(\mem.vel_n_SB_DFFER_D_6_Q [3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1 [1]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4cc4)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .I1(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1[2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_12_I0 [2]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1105)
  ) ss3_SB_LUT4_O_5_I1_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .O(ss3_SB_LUT4_O_5_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_6_I2[0]),
    .I3(ss3_SB_LUT4_O_6_I3[3]),
    .O(ss3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdf6b)
  ) ss3_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .O(ss3_SB_LUT4_O_6_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss3_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I0[3]),
    .I3(ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]),
    .O(ss3_SB_LUT4_O_6_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_2_I0[3]),
    .I2(ss3_SB_LUT4_O_5_I0[1]),
    .I3(ss3_SB_LUT4_O_5_I0[2]),
    .O(ss3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR ss5_SB_DFFR_Q (
    .C(\key_sync.keyclk ),
    .D(ss5_SB_DFFR_Q_D[3]),
    .Q(ss5[2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0aa)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O (
    .I0(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I1(key_out[1]),
    .I2(key_out[0]),
    .I3(ss5_SB_DFFR_Q_D_SB_LUT4_O_I3[3]),
    .O(ss5_SB_DFFR_Q_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0caa)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O_1 (
    .I0(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .I1(key_out[1]),
    .I2(key_out[0]),
    .I3(ss5_SB_DFFR_Q_D_SB_LUT4_O_I3[3]),
    .O(ss5_SB_DFFR_Q_D[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30aa)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O_2 (
    .I0(ss5[2]),
    .I1(key_out[1]),
    .I2(key_out[0]),
    .I3(ss5_SB_DFFR_Q_D_SB_LUT4_O_I3[3]),
    .O(ss5_SB_DFFR_Q_D[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_Q_E[0]),
    .I2(thrust_n_SB_DFFES_Q_E[1]),
    .I3(key_out[3]),
    .O(ss5_SB_DFFR_Q_D_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) ss5_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5[2]),
    .I3(ss6[3]),
    .O(ss5[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0f)
  ) ss5_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5[2]),
    .I3(ss6[3]),
    .O(ss5[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0f)
  ) ss5_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .I3(ss7[0]),
    .O(ss5[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) ss6_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5[2]),
    .I3(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .O(ss6[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) ss6_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .O(ss6[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0f)
  ) ss6_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss6[0]),
    .O(ss6[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) ss6_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5[2]),
    .I3(ss6[3]),
    .O(ss6[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) ss7_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(ss7[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_D (
    .C(\cl0.next_hzX ),
    .D(thrust_n[3]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFER_D_Q[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_D_1 (
    .C(\cl0.next_hzX ),
    .D(thrust_n[1]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFER_D_1_Q[0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) thrust_n_SB_DFFER_D_1_Q_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFES_D_1_Q[0]),
    .I3(thrust_n_SB_DFFES_D_1_Q[1]),
    .O(thrust_n_SB_DFFER_D_1_Q[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) thrust_n_SB_DFFER_D_Q_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFER_D_Q[0]),
    .I3(thrust_n_SB_DFFES_D_1_Q[1]),
    .O(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9884)
  ) thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .O(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .O(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:302.3-309.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_Q (
    .C(\key_sync.keyclk ),
    .D(key_out[3]),
    .E(thrust_n_SB_DFFES_Q_E[0]),
    .Q(thrust_n[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:302.3-309.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_Q_1 (
    .C(\key_sync.keyclk ),
    .D(key_out[1]),
    .E(thrust_n_SB_DFFES_Q_E[0]),
    .Q(thrust_n[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_D (
    .C(\cl0.next_hzX ),
    .D(thrust_n[2]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFES_D_Q[0]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_D_1 (
    .C(\cl0.next_hzX ),
    .D(thrust_n[0]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFES_D_1_Q[0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1555)
  ) thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O (
    .I0(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[0]),
    .I1(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[1]),
    .I2(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[2]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[3]),
    .O(thrust_n_SB_DFFES_D_1_Q[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(\cl0.next_hzX ),
    .D(1'h0),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [3]),
    .O(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [3]),
    .O(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\mem.fuel_n_SB_LUT4_O_12_I0 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_12_I0 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I0 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I0 [3]),
    .O(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c4)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0 (
    .I0(thrust_n_SB_DFFES_D_Q[0]),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1[1]),
    .I2(ss5[5]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1[3]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O (
    .I0(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1040)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1 (
    .I0(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(ss3_SB_LUT4_O_2_I0[3]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I2(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_2_I0[3]),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5007)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_1_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:338.3-350.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(\cl0.next_hzX ),
    .D(\mem.alt_n [2]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [2]),
    .I2(ss5[2]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_Q[0]),
    .I2(ss5[5]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c4)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(thrust_n_SB_DFFES_D_1_Q[0]),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]),
    .I2(ss5[5]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[2]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0c0)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .I2(\key_sync.keyclk_SB_DFFR_C_Q [0]),
    .I3(\key_sync.keyclk_SB_DFFR_C_Q [1]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f15)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(thrust_n_SB_DFFER_D_1_Q[0]),
    .I1(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .I2(ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(ss5[5]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(\mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0 [1]),
    .I2(\key_sync.keyclk_SB_DFFS_C_Q [2]),
    .I3(ss5[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdf00)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I0[3]),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[2]),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFES_D_Q[0]),
    .I3(thrust_n_SB_DFFES_D_1_Q[1]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf0c)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O[0]),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O[1]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O[2]),
    .O(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[0]),
    .I2(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[1]),
    .I3(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdcc6)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_1_Q[0]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .I3(thrust_n_SB_DFFER_D_1_Q[2]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h51ff)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(thrust_n_SB_DFFER_D_1_Q[0]),
    .I1(thrust_n_SB_DFFES_D_1_Q[0]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .I3(thrust_n_SB_DFFES_D_1_Q[1]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1ee5)
  ) thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1]),
    .O(thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:302.3-309.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_Q (
    .C(\key_sync.keyclk ),
    .D(key_out[2]),
    .E(thrust_n_SB_DFFES_Q_E[0]),
    .Q(thrust_n[2]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:302.3-309.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_Q_1 (
    .C(\key_sync.keyclk ),
    .D(key_out[0]),
    .E(thrust_n_SB_DFFES_Q_E[0]),
    .Q(thrust_n[0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) thrust_n_SB_DFFES_Q_E_SB_LUT4_O (
    .I0(in[19]),
    .I1(in[18]),
    .I2(in[17]),
    .I3(in[16]),
    .O(thrust_n_SB_DFFES_Q_E[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) thrust_n_SB_DFFES_Q_E_SB_LUT4_O_1 (
    .I0(in[7]),
    .I1(in[6]),
    .I2(in[5]),
    .I3(in[4]),
    .O(thrust_n_SB_DFFES_Q_E[1])
  );
  assign key_out_SB_LUT4_O_2_I2[1:0] = { in[2], in[3] };
  assign thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1:0] = thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1:0];
  assign \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1:0] = { \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2 [2] };
  assign ss1_SB_LUT4_O_2_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign { \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [3:2], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1] };
  assign \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3 [1:0] = { \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [2], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O [2] };
  assign { \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [3:2], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0] };
  assign ss1_SB_LUT4_O_3_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign ss3_SB_LUT4_O_5_I0[0] = ss3_SB_LUT4_O_2_I0[3];
  assign thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1:0] = thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[2:1];
  assign ss1_SB_LUT4_O_4_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign \mem.fuel_n_SB_LUT4_O_8_I1 [1:0] = { \mem.fuel_n_SB_LUT4_O_1_I0 [3], \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0] };
  assign ss3_SB_LUT4_O_I3[2:0] = \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O ;
  assign { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3:2], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_1_I0 [1] };
  assign ss1_SB_LUT4_O_5_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign { thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1[2], thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1[0] } = { ss5[5], thrust_n_SB_DFFES_D_Q[0] };
  assign ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1:0] = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1], \mem.vel_n_SB_DFFER_D_6_Q [2] };
  assign \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [0] = \key_sync.keyclk_SB_DFFR_C_Q [0];
  assign ss1_SB_LUT4_O_6_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign \mem.fuel_n_SB_LUT4_O_6_I1 [1:0] = { \mem.fuel_n_SB_LUT4_O_12_I0 [3], \mem.fuel_n_SB_LUT4_O_12_I0 [0] };
  assign \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I0 [3:1] = { \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [2:1], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O [2] };
  assign { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1:0] } = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3], \mem.vel_n_SB_DFFER_D_6_Q [2], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] };
  assign ss2_SB_LUT4_O_2_I2[1] = ss2_SB_LUT4_O_6_I3[3];
  assign thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_I0[3:1] = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1], \key_sync.keyclk_SB_DFFS_C_Q [2], thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1] };
  assign ss3_SB_LUT4_O_2_I0[2:0] = { \mem.vel_n_SB_DFFER_D_6_Q [2:1], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] };
  assign \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [1:0] = { \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1] };
  assign ss2_SB_LUT4_O_3_I2[1] = ss2_SB_LUT4_O_6_I3[3];
  assign \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O [1:0] = { \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1] };
  assign { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[3], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[1:0] } = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1], \key_sync.keyclk_SB_DFFR_C_Q  };
  assign ss2_SB_LUT4_O_4_I2[1] = ss2_SB_LUT4_O_6_I3[3];
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2 [0] = \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [3];
  assign \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O [1:0] = { \mem.fuel_n_SB_LUT4_O_12_I0 [1], thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[0] };
  assign \key_sync.Q1_SB_DFFR_Q_D_SB_LUT4_O_I0 [3:1] = { key_out[3], thrust_n_SB_DFFES_Q_E[1:0] };
  assign { ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3], ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1:0] } = { ss2_SB_LUT4_O_6_I3[3], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2], ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0] };
  assign \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O [1:0] = \mem.fuel_n_SB_LUT4_O_12_I0 [3:2];
  assign { \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2 [3:2], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2 [0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_1_I0 [2] };
  assign \mem.fuel_n_SB_LUT4_O_12_I1 [0] = \mem.fuel_n_SB_LUT4_O_12_I0 [0];
  assign { \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0 [3:2], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0 [0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1] };
  assign \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2:0] = \mem.fuel_n_SB_LUT4_O_1_I0 [3:1];
  assign { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0] } = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3], \key_sync.keyclk_SB_DFFR_C_Q [0] };
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [3:2] = { \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [3], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2 [2] };
  assign ss2_SB_LUT4_O_6_I1[2] = ss2_SB_LUT4_O_6_I3[3];
  assign \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3 [1:0] = \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1:0];
  assign { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[3:2], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_12_I0 [3] };
  assign \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [2];
  assign ss3_SB_LUT4_O_1_I3[0] = ss3_SB_LUT4_O_2_I0[3];
  assign \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [1:0] = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1], \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0] };
  assign \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [3];
  assign \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1:0] = { thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1], thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_I0[0] };
  assign \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] = \mem.fuel_n_SB_LUT4_O_1_I0 [0];
  assign \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [0] = \key_sync.keyclk_SB_DFFR_C_Q [1];
  assign ss3_SB_LUT4_O_2_I2[1:0] = { \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1], ss3_SB_LUT4_O_2_I0[3] };
  assign \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [2] = \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 [2];
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_1_O [3:1] = { \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2 [2:1], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [3] };
  assign { \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [3:2], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_1_I0 [3] };
  assign ss3_SB_LUT4_O_6_I3[2:0] = { ss3_SB_LUT4_O_2_I2[3:2], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1] };
  assign { \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 [3:2], \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 [0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [0] };
  assign ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] = \key_sync.keyclk_SB_DFFR_C_Q [0];
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1:0] = { \mem.vel_n_SB_DFFER_D_6_Q [2], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2 [1] };
  assign { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1[3], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] } = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[3], \key_sync.keyclk_SB_DFFR_C_Q [0] };
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_I2_O [1:0] = { \mem.vel_n_SB_DFFER_D_6_Q [1], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1] };
  assign \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2 [1:0] = { \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0 [1] };
  assign ss3_SB_LUT4_O_4_I2[1] = ss3_SB_LUT4_O_6_I3[3];
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [0] = \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [3];
  assign ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[0] = \key_sync.keyclk_SB_DFFR_C_Q [1];
  assign { ss3_SB_LUT4_O_5_I1[3:2], ss3_SB_LUT4_O_5_I1[0] } = { ss3_SB_LUT4_O_6_I3[3], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [2], ss3_SB_LUT4_O_5_I0[2] };
  assign \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O [1:0] = { thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [1] };
  assign \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 [0] = \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [2];
  assign { \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [3:2], \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [3] };
  assign ss3_SB_LUT4_O_6_I2[1] = ss3_SB_LUT4_O_6_I3[3];
  assign { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3:2], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0] } = { \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 [1], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [2], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 [0] };
  assign \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [0] = \mem.vel_n_SB_DFFER_D_6_Q [3];
  assign { \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 [3:2], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 [0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_12_I0 [2] };
  assign \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3 [1:0] = \mem.vel_n_SB_DFFER_D_6_Q [2:1];
  assign \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O [1:0] = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [3] };
  assign thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O[1:0] = { ss5[2], \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [2] };
  assign \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O [2:0] = { \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2:1], \key_sync.keyclk_SB_DFFR_C_Q [1] };
  assign \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [2:0] = { \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1], thrust_n_SB_DFFER_D_1_Q[0], thrust_n_SB_DFFER_D_Q[0] };
  assign \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3 [1:0] = { \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 , \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [1] };
  assign { \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 [1:0] } = { \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I3 [1], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [3], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1] };
  assign \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I3 [2:0] = { \mem.fuel_n_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [0], thrust_n_SB_DFFES_D_1_Q[0], thrust_n_SB_DFFER_D_Q[0] };
  assign ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[2:0] = { \mem.vel_n_SB_DFFER_D_6_Q [2:1], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] };
  assign ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2] };
  assign \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1:0] = { \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1] };
  assign \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [1], \mem.vel_n_SB_DFFER_D_6_Q [3] };
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1:0] = { \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [1], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1] };
  assign \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [1], \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2  };
  assign \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O [1:0] = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1], \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2  };
  assign \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3 [1:0] = { \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 [1] };
  assign \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2 [1:0] = { \key_sync.keyclk_SB_DFFR_C_Q [1], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0 [1] };
  assign ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2:0] = \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2:0];
  assign { \mem.vel_n_SB_LUT4_O_9_I1 [3:2], \mem.vel_n_SB_LUT4_O_9_I1 [0] } = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [2] = thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O[2];
  assign { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2[3], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2[1:0] } = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[1], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1[2], ss3_SB_LUT4_O_2_I0[3] };
  assign \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0] = thrust_n_SB_DFFES_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[0];
  assign thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = { ss5[5], thrust_n_SB_DFFER_D_Q[0] };
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [1:0] = { \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1] };
  assign { \mem.vel_n_SB_LUT4_O_10_I1 [3:2], \mem.vel_n_SB_LUT4_O_10_I1 [0] } = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [1:0] = { \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1] };
  assign thrust_n_SB_DFFER_D_Q[1] = thrust_n_SB_DFFES_D_1_Q[1];
  assign \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0 [3:1] = { \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [2:1], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [3] };
  assign \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O [2:0] = { \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1 , ss3_SB_LUT4_O_2_I0[3] };
  assign { \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0 [3:2], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0 [0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[0] };
  assign { thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[2], thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[0] } = { thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2], ss3_SB_LUT4_O_2_I0[3] };
  assign { \mem.vel_n_SB_LUT4_O_11_I1 [3:2], \mem.vel_n_SB_LUT4_O_11_I1 [0] } = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1:0] = { \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [2], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1 [1] };
  assign \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [1:0] = { \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1] };
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [1:0] = { \mem.vel_n_SB_DFFER_D_6_Q [3], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1] };
  assign \mem.vel_n_SB_DFFER_D_6_Q [0] = ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0];
  assign { \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [3:2], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_12_I0 [1] };
  assign \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [1] = \mem.alt_n_SB_LUT4_O_10_I1 [0];
  assign \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3], \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1] };
  assign thrust_n_SB_DFFES_D_Q[1] = thrust_n_SB_DFFES_D_1_Q[1];
  assign { \mem.vel_n_SB_LUT4_O_12_I1 [3:2], \mem.vel_n_SB_LUT4_O_12_I1 [0] } = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [1:0] = { \mem.vel_n_SB_DFFER_D_6_Q [1], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1] };
  assign { \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [3:2], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [2] };
  assign \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_O_1_I3 [1:0] = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1], \mem.alt_n_SB_LUT4_O_10_I1_SB_LUT4_O_2_I2 [1] };
  assign { \key_sync.keyclk_SB_DFFS_C_Q [3], \key_sync.keyclk_SB_DFFS_C_Q [0] } = { ss5[2], \mem.fuel_n_SB_LUT4_O_12_I0 [0] };
  assign thrust_n_SB_DFFER_D_1_Q[1] = \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [1];
  assign \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1:0] = { \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2], \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] };
  assign thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1:0] = { thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[2], ss3_SB_LUT4_O_2_I0[3] };
  assign \mem.vel_n_SB_LUT4_O_13_I0 [3:1] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign \mem.vel_n_SB_LUT4_O_6_I0 [3:1] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O [1:0] = { \mem.vel_n_SB_DFFER_D_6_Q [2], \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2 [1] };
  assign \mem.vel_n_SB_LUT4_O_14_I0 [3:1] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1:0] = { \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3], \mem.fuel_n_SB_LUT4_O_1_I0 [3] };
  assign \mem.alt_n_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [1:0] = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0], \key_sync.keyclk_SB_DFFS_C_Q [1] };
  assign { \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I1 [3], \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I1 [0] } = { \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [2], \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [1] };
  assign \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O [1:0] = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1], \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [2] };
  assign { \mem.vel_n_SB_LUT4_O_I1 [3:2], \mem.vel_n_SB_LUT4_O_I1 [0] } = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign \mem.vel_n_SB_LUT4_O_7_I0 [3:1] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O [2:0] = { \mem.fuel_n_SB_LUT4_O_12_I0 [2:1], thrust_n_SB_DFFES_D_1_Q_SB_LUT4_O_I0[0] };
  assign \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0] = \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O [0];
  assign ss2_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2:1] = ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3:2];
  assign \mem.vel_n_SB_LUT4_O_8_I0 [3:1] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign ss2_SB_LUT4_O_6_I3[2:0] = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3], ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1:0] };
  assign \mem.vel_n_SB_LUT4_O_2_I0 [3:1] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = { ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1], thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0] };
  assign \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [0] = \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2 ;
  assign ss2_SB_LUT4_O_I3[2:0] = ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3:1];
  assign \mem.vel_n_SB_LUT4_O_1_I0 [3:1] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_I0_I2 [2] = \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  assign { \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [1:0] } = { \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2 [3], \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_I3 [0], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0 [1] };
  assign \mem.fuel_n_SB_LUT4_O_2_I1 [2:1] = \mem.fuel_n_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3:2];
  assign ss5_SB_DFFR_Q_D_SB_LUT4_O_I3[2:0] = { key_out[0], key_out[1], ss5[2] };
  assign \mem.vel_n_SB_LUT4_O_3_I0 [3:1] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign \cl0.next_hzX_SB_DFFER_Q_E [0] = \cl0.next_hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  assign { thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2], thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0] } = { ss5[5], thrust_n_SB_DFFES_D_1_Q[0] };
  assign thrust_n_SB_DFFES_Q_E[2] = key_out[3];
  assign { \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [3:2], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [0] } = { ss5[2], \key_sync.keyclk_SB_DFFS_C_Q [2], \mem.fuel_n_SB_LUT4_O_1_I0 [0] };
  assign \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2 [1:0] = { thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[0], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [1] };
  assign { ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3], ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I2[1:0] } = { ss2_SB_LUT4_O_6_I3[3], \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3:2] };
  assign ss1_SB_LUT4_O_6_I3[0] = \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \mem.vel_n_SB_LUT4_O_15_I0 [3:1] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign { \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2 [3], \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2 [1:0] } = { \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2], thrust_n_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I0[1], thrust_n_SB_DFFES_D_Q_SB_LUT4_I0_I1_SB_LUT4_O_I0[0] };
  assign \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [0] = \mem.alt_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O [2];
  assign key_out_SB_LUT4_O_1_I2[1:0] = { in[1], in[3] };
  assign ss1_SB_LUT4_O_I3[2:0] = \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3:1];
  assign \mem.vel_n_SB_LUT4_O_4_I0 [3:1] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_I3_O [3:1];
  assign ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1:0] = { \mem.vel_n_SB_DFFER_D_6_Q [1], \key_sync.keyclk_SB_DFFR_C_Q [0] };
  assign \mem.alt_n_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [3] = ss3_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1];
  assign { \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1 [3], \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1 [0] } = { \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [1], \mem.fuel_n_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [1] };
  assign alt_n = { 1'h0, \mem.alt_n [14:0] };
  assign \cl0.clk  = hz100;
  assign \cl0.hzX  = \cl0.next_hzX ;
  assign \cl0.lim  = 8'h18;
  assign \cl0.rst  = reset;
  assign clk = \cl0.next_hzX ;
  assign \cont.alt_calc.op  = 1'h0;
  assign \cont.alt_calc.u_adder1.add0.adder.bit40.ci  = 1'h0;
  assign \cont.alt_calc.u_adder1.add0.adder.ci  = 1'h0;
  assign \cont.alt_calc.u_adder1.add0.ci  = 1'h0;
  assign \cont.alt_calc.u_adder1.add0.result.Cout0  = 1'h0;
  assign { \cont.alt_calc.u_adder1.add0.result.b [3], \cont.alt_calc.u_adder1.add0.result.b [0] } = 2'h0;
  assign \cont.alt_calc.u_adder1.add0.result.bit40.b  = 1'h0;
  assign \cont.alt_calc.u_adder1.add0.result.bit40.ci  = 1'h0;
  assign \cont.alt_calc.u_adder1.add0.result.bit40.co  = 1'h0;
  assign \cont.alt_calc.u_adder1.add0.result.bit41.ci  = 1'h0;
  assign \cont.alt_calc.u_adder1.add0.result.bit43.b  = 1'h0;
  assign \cont.alt_calc.u_adder1.add0.result.ci  = 1'h0;
  assign { \cont.alt_calc.u_adder1.add0.tempB [3], \cont.alt_calc.u_adder1.add0.tempB [0] } = 2'h0;
  assign \cont.alt_calc.u_adder1.add1.result.Cout0  = 1'h0;
  assign { \cont.alt_calc.u_adder1.add1.result.b [3], \cont.alt_calc.u_adder1.add1.result.b [0] } = 2'h0;
  assign \cont.alt_calc.u_adder1.add1.result.bit40.b  = 1'h0;
  assign \cont.alt_calc.u_adder1.add1.result.bit40.ci  = 1'h0;
  assign \cont.alt_calc.u_adder1.add1.result.bit40.co  = 1'h0;
  assign \cont.alt_calc.u_adder1.add1.result.bit41.ci  = 1'h0;
  assign \cont.alt_calc.u_adder1.add1.result.bit43.b  = 1'h0;
  assign \cont.alt_calc.u_adder1.add1.result.ci  = 1'h0;
  assign { \cont.alt_calc.u_adder1.add1.tempB [3], \cont.alt_calc.u_adder1.add1.tempB [0] } = 2'h0;
  assign \cont.alt_calc.u_adder1.add2.result.Cout0  = 1'h0;
  assign { \cont.alt_calc.u_adder1.add2.result.b [3], \cont.alt_calc.u_adder1.add2.result.b [0] } = 2'h0;
  assign \cont.alt_calc.u_adder1.add2.result.bit40.b  = 1'h0;
  assign \cont.alt_calc.u_adder1.add2.result.bit40.ci  = 1'h0;
  assign \cont.alt_calc.u_adder1.add2.result.bit40.co  = 1'h0;
  assign \cont.alt_calc.u_adder1.add2.result.bit41.ci  = 1'h0;
  assign \cont.alt_calc.u_adder1.add2.result.bit43.b  = 1'h0;
  assign \cont.alt_calc.u_adder1.add2.result.ci  = 1'h0;
  assign { \cont.alt_calc.u_adder1.add2.tempB [3], \cont.alt_calc.u_adder1.add2.tempB [0] } = 2'h0;
  assign \cont.alt_calc.u_adder1.add3.result.Cout0  = 1'h0;
  assign { \cont.alt_calc.u_adder1.add3.result.b [3], \cont.alt_calc.u_adder1.add3.result.b [1:0] } = { 1'h0, \cont.alt_calc.u_adder1.add3.result.b [2], 1'h0 };
  assign \cont.alt_calc.u_adder1.add3.result.bit40.b  = 1'h0;
  assign \cont.alt_calc.u_adder1.add3.result.bit40.ci  = 1'h0;
  assign \cont.alt_calc.u_adder1.add3.result.bit40.co  = 1'h0;
  assign \cont.alt_calc.u_adder1.add3.result.bit41.b  = \cont.alt_calc.u_adder1.add3.result.b [2];
  assign \cont.alt_calc.u_adder1.add3.result.bit41.ci  = 1'h0;
  assign \cont.alt_calc.u_adder1.add3.result.bit42.b  = \cont.alt_calc.u_adder1.add3.result.b [2];
  assign \cont.alt_calc.u_adder1.add3.result.bit43.b  = 1'h0;
  assign \cont.alt_calc.u_adder1.add3.result.ci  = 1'h0;
  assign \cont.alt_calc.u_adder1.add3.tempB  = { 1'h0, \cont.alt_calc.u_adder1.add3.result.b [2], \cont.alt_calc.u_adder1.add3.result.b [2], 1'h0 };
  assign \cont.alt_calc.u_adder1.ci  = 1'h0;
  assign \cont.alt_calc.u_subtract2.add0.adder.bit40.ci  = 1'h1;
  assign \cont.alt_calc.u_subtract2.add0.adder.ci  = 1'h1;
  assign \cont.alt_calc.u_subtract2.add0.ci  = 1'h1;
  assign \cont.alt_calc.u_subtract2.add0.result.bit40.ci  = 1'h0;
  assign \cont.alt_calc.u_subtract2.add0.result.ci  = 1'h0;
  assign \cont.alt_calc.u_subtract2.add1.result.bit40.ci  = 1'h0;
  assign \cont.alt_calc.u_subtract2.add1.result.ci  = 1'h0;
  assign \cont.alt_calc.u_subtract2.add2.result.bit40.ci  = 1'h0;
  assign \cont.alt_calc.u_subtract2.add2.result.ci  = 1'h0;
  assign \cont.alt_calc.u_subtract2.add3.result.bit40.ci  = 1'h0;
  assign \cont.alt_calc.u_subtract2.add3.result.ci  = 1'h0;
  assign \cont.alt_calc.u_subtract2.ci  = 1'h1;
  assign \cont.clk  = \cl0.next_hzX ;
  assign \cont.crash  = red;
  assign \cont.land  = green;
  assign \cont.rst  = reset;
  assign crash = red;
  assign \disp.ALT_MSG  = 24'h773878;
  assign \disp.GAS_MSG  = 24'h6f776d;
  assign \disp.THR_MSG  = 24'h787650;
  assign \disp.VEL_MSG  = 24'h3e7938;
  assign \disp.bas4_1.a  = 16'h0000;
  assign \disp.bas4_1.op  = 1'h1;
  assign \disp.bas4_1.u_adder1.a  = 16'h0000;
  assign \disp.bas4_1.u_adder1.add0.a  = 4'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.Cout0  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.Cout1  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.Cout2  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.a  = 4'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.bit40.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.bit40.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.bit40.co  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.bit41.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.bit41.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.bit41.co  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.bit42.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.bit42.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.bit42.co  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.bit43.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.bit43.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.bit43.co  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.adder.co  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.carry  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.result.bit40.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add0.result.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add1.a  = 4'h0;
  assign \disp.bas4_1.u_adder1.add1.adder.a  = 4'h0;
  assign \disp.bas4_1.u_adder1.add1.adder.bit40.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add1.adder.bit41.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add1.adder.bit42.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add1.adder.bit43.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add1.result.bit40.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add1.result.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add2.a  = 4'h0;
  assign \disp.bas4_1.u_adder1.add2.adder.a  = 4'h0;
  assign \disp.bas4_1.u_adder1.add2.adder.bit40.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add2.adder.bit41.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add2.adder.bit42.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add2.adder.bit43.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add2.result.bit40.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add2.result.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add3.a  = 4'h0;
  assign \disp.bas4_1.u_adder1.add3.adder.a  = 4'h0;
  assign \disp.bas4_1.u_adder1.add3.adder.bit40.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add3.adder.bit41.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add3.adder.bit42.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add3.adder.bit43.a  = 1'h0;
  assign \disp.bas4_1.u_adder1.add3.result.bit40.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.add3.result.ci  = 1'h0;
  assign \disp.bas4_1.u_adder1.ci  = 1'h0;
  assign \disp.bas4_1.u_subtract2.a  = 16'h0000;
  assign \disp.bas4_1.u_subtract2.add0.a  = 4'h0;
  assign \disp.bas4_1.u_subtract2.add0.adder.a  = 4'h0;
  assign \disp.bas4_1.u_subtract2.add0.adder.bit40.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add0.adder.bit40.ci  = 1'h1;
  assign \disp.bas4_1.u_subtract2.add0.adder.bit41.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add0.adder.bit42.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add0.adder.bit43.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add0.adder.ci  = 1'h1;
  assign \disp.bas4_1.u_subtract2.add0.ci  = 1'h1;
  assign \disp.bas4_1.u_subtract2.add0.result.Cout0  = 1'h0;
  assign { \disp.bas4_1.u_subtract2.add0.result.b [3], \disp.bas4_1.u_subtract2.add0.result.b [0] } = 2'h0;
  assign \disp.bas4_1.u_subtract2.add0.result.bit40.b  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add0.result.bit40.ci  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add0.result.bit40.co  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add0.result.bit41.ci  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add0.result.bit43.b  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add0.result.ci  = 1'h0;
  assign { \disp.bas4_1.u_subtract2.add0.tempB [3], \disp.bas4_1.u_subtract2.add0.tempB [0] } = 2'h0;
  assign \disp.bas4_1.u_subtract2.add1.a  = 4'h0;
  assign \disp.bas4_1.u_subtract2.add1.adder.a  = 4'h0;
  assign \disp.bas4_1.u_subtract2.add1.adder.bit40.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add1.adder.bit41.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add1.adder.bit42.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add1.adder.bit43.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add1.result.Cout0  = 1'h0;
  assign { \disp.bas4_1.u_subtract2.add1.result.b [3], \disp.bas4_1.u_subtract2.add1.result.b [0] } = 2'h0;
  assign \disp.bas4_1.u_subtract2.add1.result.bit40.b  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add1.result.bit40.ci  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add1.result.bit40.co  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add1.result.bit41.ci  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add1.result.bit43.b  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add1.result.ci  = 1'h0;
  assign { \disp.bas4_1.u_subtract2.add1.tempB [3], \disp.bas4_1.u_subtract2.add1.tempB [0] } = 2'h0;
  assign \disp.bas4_1.u_subtract2.add2.a  = 4'h0;
  assign \disp.bas4_1.u_subtract2.add2.adder.a  = 4'h0;
  assign \disp.bas4_1.u_subtract2.add2.adder.bit40.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add2.adder.bit41.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add2.adder.bit42.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add2.adder.bit43.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add2.result.Cout0  = 1'h0;
  assign { \disp.bas4_1.u_subtract2.add2.result.b [3], \disp.bas4_1.u_subtract2.add2.result.b [0] } = 2'h0;
  assign \disp.bas4_1.u_subtract2.add2.result.bit40.b  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add2.result.bit40.ci  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add2.result.bit40.co  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add2.result.bit41.ci  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add2.result.bit43.b  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add2.result.ci  = 1'h0;
  assign { \disp.bas4_1.u_subtract2.add2.tempB [3], \disp.bas4_1.u_subtract2.add2.tempB [0] } = 2'h0;
  assign \disp.bas4_1.u_subtract2.add3.a  = 4'h0;
  assign \disp.bas4_1.u_subtract2.add3.adder.a  = 4'h0;
  assign \disp.bas4_1.u_subtract2.add3.adder.bit40.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add3.adder.bit41.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add3.adder.bit42.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add3.adder.bit43.a  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add3.result.Cout0  = 1'h0;
  assign { \disp.bas4_1.u_subtract2.add3.result.b [3], \disp.bas4_1.u_subtract2.add3.result.b [1:0] } = { 1'h0, \disp.bas4_1.u_subtract2.add3.result.b [2], 1'h0 };
  assign \disp.bas4_1.u_subtract2.add3.result.bit40.b  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add3.result.bit40.ci  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add3.result.bit40.co  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add3.result.bit41.b  = \disp.bas4_1.u_subtract2.add3.result.b [2];
  assign \disp.bas4_1.u_subtract2.add3.result.bit41.ci  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add3.result.bit42.b  = \disp.bas4_1.u_subtract2.add3.result.b [2];
  assign \disp.bas4_1.u_subtract2.add3.result.bit43.b  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add3.result.ci  = 1'h0;
  assign \disp.bas4_1.u_subtract2.add3.tempB  = { 1'h0, \disp.bas4_1.u_subtract2.add3.result.b [2], \disp.bas4_1.u_subtract2.add3.result.b [2], 1'h0 };
  assign \disp.bas4_1.u_subtract2.ci  = 1'h1;
  assign \disp.clk  = \key_sync.keyclk ;
  assign \disp.crash  = red;
  assign \disp.dec0.enable  = 1'h1;
  assign \disp.dec0.out  = ss0[6:0];
  assign \disp.dec1.out  = ss1[6:0];
  assign \disp.dec2.out  = ss2[6:0];
  assign \disp.disp_mode [1] = 1'hx;
  assign \disp.dummy [7] = 1'hx;
  assign \disp.green  = green;
  assign \disp.land  = green;
  assign \disp.red  = red;
  assign \disp.rst  = reset;
  assign \disp.ss0  = { 1'h0, ss0[6:0] };
  assign \disp.ss1  = { 1'h0, ss1[6:0] };
  assign \disp.ss2  = { 1'h0, ss2[6:0] };
  assign \disp.ss3  = { 1'h0, ss3[6:0] };
  assign \disp.ss5  = { 1'h0, ss5[6:4], ss5[5], ss5[2], 1'h0, ss5[2] };
  assign \disp.ss6  = { 1'h0, ss6[6], 2'h3, ss6[3:2], ss6[2], ss6[0] };
  assign \disp.ss7  = { 1'h0, ss5[6], 1'h1, ss5[4], ss6[6], ss5[5], ss5[5], ss7[0] };
  assign \disp.thrust [15:4] = 12'h000;
  assign fuel_n = { 1'h0, \mem.fuel_n [14:0] };
  assign key_clk = \key_sync.keyclk ;
  assign \key_sync.clk  = hz100;
  assign \key_sync.keyin  = in;
  assign \key_sync.keyout  = key_out;
  assign \key_sync.rst  = reset;
  assign land = green;
  assign \mem.alt_n [15] = 1'h0;
  assign \mem.clk  = \cl0.next_hzX ;
  assign \mem.fuel_n [15] = 1'h0;
  assign \mem.rst  = reset;
  assign \mem.thrust  = { 12'h000, \disp.thrust [3:0] };
  assign \mem.thrust_n  = { 12'h000, thrust_n };
  assign \mem.thrust_reg  = { 12'h000, \disp.thrust [3:0] };
  assign \mem.wen  = \cont.wen ;
  assign ss0[7] = 1'h0;
  assign ss1[7] = 1'h0;
  assign ss2[7] = 1'h0;
  assign ss3[7] = 1'h0;
  assign { ss5[7], ss5[3], ss5[1:0] } = { 1'h0, ss5[5], 1'h0, ss5[2] };
  assign { ss6[7], ss6[5:4], ss6[1] } = { 3'h3, ss6[2] };
  assign ss7[7:1] = { 1'h0, ss5[6], 1'h1, ss5[4], ss6[6], ss5[5], ss5[5] };
  assign thrust = { 12'h000, \disp.thrust [3:0] };
  assign \u0.alt_calc.op  = 1'h0;
  assign \u0.alt_calc.u_adder1.add0.adder.bit40.ci  = 1'h0;
  assign \u0.alt_calc.u_adder1.add0.adder.ci  = 1'h0;
  assign \u0.alt_calc.u_adder1.add0.ci  = 1'h0;
  assign \u0.alt_calc.u_adder1.add0.result.Cout0  = 1'h0;
  assign { \u0.alt_calc.u_adder1.add0.result.b [3], \u0.alt_calc.u_adder1.add0.result.b [0] } = 2'h0;
  assign \u0.alt_calc.u_adder1.add0.result.bit40.b  = 1'h0;
  assign \u0.alt_calc.u_adder1.add0.result.bit40.ci  = 1'h0;
  assign \u0.alt_calc.u_adder1.add0.result.bit40.co  = 1'h0;
  assign \u0.alt_calc.u_adder1.add0.result.bit41.ci  = 1'h0;
  assign \u0.alt_calc.u_adder1.add0.result.bit43.b  = 1'h0;
  assign \u0.alt_calc.u_adder1.add0.result.ci  = 1'h0;
  assign { \u0.alt_calc.u_adder1.add0.tempB [3], \u0.alt_calc.u_adder1.add0.tempB [0] } = 2'h0;
  assign \u0.alt_calc.u_adder1.add1.result.Cout0  = 1'h0;
  assign { \u0.alt_calc.u_adder1.add1.result.b [3], \u0.alt_calc.u_adder1.add1.result.b [0] } = 2'h0;
  assign \u0.alt_calc.u_adder1.add1.result.bit40.b  = 1'h0;
  assign \u0.alt_calc.u_adder1.add1.result.bit40.ci  = 1'h0;
  assign \u0.alt_calc.u_adder1.add1.result.bit40.co  = 1'h0;
  assign \u0.alt_calc.u_adder1.add1.result.bit41.ci  = 1'h0;
  assign \u0.alt_calc.u_adder1.add1.result.bit43.b  = 1'h0;
  assign \u0.alt_calc.u_adder1.add1.result.ci  = 1'h0;
  assign { \u0.alt_calc.u_adder1.add1.tempB [3], \u0.alt_calc.u_adder1.add1.tempB [0] } = 2'h0;
  assign \u0.alt_calc.u_adder1.add2.result.Cout0  = 1'h0;
  assign { \u0.alt_calc.u_adder1.add2.result.b [3], \u0.alt_calc.u_adder1.add2.result.b [0] } = 2'h0;
  assign \u0.alt_calc.u_adder1.add2.result.bit40.b  = 1'h0;
  assign \u0.alt_calc.u_adder1.add2.result.bit40.ci  = 1'h0;
  assign \u0.alt_calc.u_adder1.add2.result.bit40.co  = 1'h0;
  assign \u0.alt_calc.u_adder1.add2.result.bit41.ci  = 1'h0;
  assign \u0.alt_calc.u_adder1.add2.result.bit43.b  = 1'h0;
  assign \u0.alt_calc.u_adder1.add2.result.ci  = 1'h0;
  assign { \u0.alt_calc.u_adder1.add2.tempB [3], \u0.alt_calc.u_adder1.add2.tempB [0] } = 2'h0;
  assign \u0.alt_calc.u_adder1.add3.result.Cout0  = 1'h0;
  assign \u0.alt_calc.u_adder1.add3.result.b  = { 1'h0, \cont.alt_calc.u_adder1.add3.result.b [2], \cont.alt_calc.u_adder1.add3.result.b [2], 1'h0 };
  assign \u0.alt_calc.u_adder1.add3.result.bit40.b  = 1'h0;
  assign \u0.alt_calc.u_adder1.add3.result.bit40.ci  = 1'h0;
  assign \u0.alt_calc.u_adder1.add3.result.bit40.co  = 1'h0;
  assign \u0.alt_calc.u_adder1.add3.result.bit41.b  = \cont.alt_calc.u_adder1.add3.result.b [2];
  assign \u0.alt_calc.u_adder1.add3.result.bit41.ci  = 1'h0;
  assign \u0.alt_calc.u_adder1.add3.result.bit42.b  = \cont.alt_calc.u_adder1.add3.result.b [2];
  assign \u0.alt_calc.u_adder1.add3.result.bit43.b  = 1'h0;
  assign \u0.alt_calc.u_adder1.add3.result.ci  = 1'h0;
  assign \u0.alt_calc.u_adder1.add3.tempB  = { 1'h0, \cont.alt_calc.u_adder1.add3.result.b [2], \cont.alt_calc.u_adder1.add3.result.b [2], 1'h0 };
  assign \u0.alt_calc.u_adder1.ci  = 1'h0;
  assign \u0.alt_calc.u_subtract2.add0.adder.bit40.ci  = 1'h1;
  assign \u0.alt_calc.u_subtract2.add0.adder.ci  = 1'h1;
  assign \u0.alt_calc.u_subtract2.add0.ci  = 1'h1;
  assign \u0.alt_calc.u_subtract2.add0.result.bit40.ci  = 1'h0;
  assign \u0.alt_calc.u_subtract2.add0.result.ci  = 1'h0;
  assign \u0.alt_calc.u_subtract2.add1.result.bit40.ci  = 1'h0;
  assign \u0.alt_calc.u_subtract2.add1.result.ci  = 1'h0;
  assign \u0.alt_calc.u_subtract2.add2.result.bit40.ci  = 1'h0;
  assign \u0.alt_calc.u_subtract2.add2.result.ci  = 1'h0;
  assign \u0.alt_calc.u_subtract2.add3.result.bit40.ci  = 1'h0;
  assign \u0.alt_calc.u_subtract2.add3.result.ci  = 1'h0;
  assign \u0.alt_calc.u_subtract2.ci  = 1'h1;
  assign \u0.alt_n  = { 1'h0, \mem.alt_n [14:0] };
  assign \u0.fuel_calc.b  = { 12'h000, \disp.thrust [3:0] };
  assign \u0.fuel_calc.bcd9_0_inst.in  = \disp.thrust [3:0];
  assign \u0.fuel_calc.bcd9_1  = 4'h9;
  assign \u0.fuel_calc.bcd9_1_inst.in  = 4'h0;
  assign \u0.fuel_calc.bcd9_1_inst.out  = 4'h9;
  assign \u0.fuel_calc.bcd9_2  = 4'h9;
  assign \u0.fuel_calc.bcd9_2_inst.in  = 4'h0;
  assign \u0.fuel_calc.bcd9_2_inst.out  = 4'h9;
  assign \u0.fuel_calc.bcd9_3  = 4'h9;
  assign \u0.fuel_calc.bcd9_3_inst.in  = 4'h0;
  assign \u0.fuel_calc.bcd9_3_inst.out  = 4'h9;
  assign \u0.fuel_calc.op  = 1'h1;
  assign \u0.fuel_calc.u_adder1.add0.adder.b  = \disp.thrust [3:0];
  assign \u0.fuel_calc.u_adder1.add0.adder.bit40.b  = \disp.thrust [0];
  assign \u0.fuel_calc.u_adder1.add0.adder.bit40.ci  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add0.adder.bit41.b  = \disp.thrust [1];
  assign \u0.fuel_calc.u_adder1.add0.adder.bit42.b  = \disp.thrust [2];
  assign \u0.fuel_calc.u_adder1.add0.adder.bit43.b  = \disp.thrust [3];
  assign \u0.fuel_calc.u_adder1.add0.adder.ci  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add0.b  = \disp.thrust [3:0];
  assign \u0.fuel_calc.u_adder1.add0.ci  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add0.result.bit40.ci  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add0.result.ci  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add1.adder.b  = 4'h0;
  assign \u0.fuel_calc.u_adder1.add1.adder.bit40.b  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add1.adder.bit41.b  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add1.adder.bit42.b  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add1.adder.bit43.b  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add1.b  = 4'h0;
  assign \u0.fuel_calc.u_adder1.add1.result.bit40.ci  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add1.result.ci  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add2.adder.b  = 4'h0;
  assign \u0.fuel_calc.u_adder1.add2.adder.bit40.b  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add2.adder.bit41.b  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add2.adder.bit42.b  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add2.adder.bit43.b  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add2.b  = 4'h0;
  assign \u0.fuel_calc.u_adder1.add2.result.bit40.ci  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add2.result.ci  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add3.adder.b  = 4'h0;
  assign \u0.fuel_calc.u_adder1.add3.adder.bit40.b  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add3.adder.bit41.b  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add3.adder.bit42.b  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add3.adder.bit43.b  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add3.b  = 4'h0;
  assign \u0.fuel_calc.u_adder1.add3.result.bit40.ci  = 1'h0;
  assign \u0.fuel_calc.u_adder1.add3.result.ci  = 1'h0;
  assign \u0.fuel_calc.u_adder1.b  = { 12'h000, \disp.thrust [3:0] };
  assign \u0.fuel_calc.u_adder1.ci  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add0.adder.bit40.ci  = 1'h1;
  assign \u0.fuel_calc.u_subtract2.add0.adder.ci  = 1'h1;
  assign \u0.fuel_calc.u_subtract2.add0.ci  = 1'h1;
  assign \u0.fuel_calc.u_subtract2.add0.result.Cout0  = 1'h0;
  assign { \u0.fuel_calc.u_subtract2.add0.result.b [3], \u0.fuel_calc.u_subtract2.add0.result.b [0] } = 2'h0;
  assign \u0.fuel_calc.u_subtract2.add0.result.bit40.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add0.result.bit40.ci  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add0.result.bit40.co  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add0.result.bit41.ci  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add0.result.bit43.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add0.result.ci  = 1'h0;
  assign { \u0.fuel_calc.u_subtract2.add0.tempB [3], \u0.fuel_calc.u_subtract2.add0.tempB [0] } = 2'h0;
  assign \u0.fuel_calc.u_subtract2.add1.adder.b  = 4'h9;
  assign \u0.fuel_calc.u_subtract2.add1.adder.bit40.b  = 1'h1;
  assign \u0.fuel_calc.u_subtract2.add1.adder.bit41.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add1.adder.bit42.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add1.adder.bit43.b  = 1'h1;
  assign \u0.fuel_calc.u_subtract2.add1.b  = 4'h9;
  assign \u0.fuel_calc.u_subtract2.add1.result.Cout0  = 1'h0;
  assign { \u0.fuel_calc.u_subtract2.add1.result.b [3], \u0.fuel_calc.u_subtract2.add1.result.b [0] } = 2'h0;
  assign \u0.fuel_calc.u_subtract2.add1.result.bit40.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add1.result.bit40.ci  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add1.result.bit40.co  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add1.result.bit41.ci  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add1.result.bit43.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add1.result.ci  = 1'h0;
  assign { \u0.fuel_calc.u_subtract2.add1.tempB [3], \u0.fuel_calc.u_subtract2.add1.tempB [0] } = 2'h0;
  assign \u0.fuel_calc.u_subtract2.add2.adder.b  = 4'h9;
  assign \u0.fuel_calc.u_subtract2.add2.adder.bit40.b  = 1'h1;
  assign \u0.fuel_calc.u_subtract2.add2.adder.bit41.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add2.adder.bit42.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add2.adder.bit43.b  = 1'h1;
  assign \u0.fuel_calc.u_subtract2.add2.b  = 4'h9;
  assign \u0.fuel_calc.u_subtract2.add2.result.Cout0  = 1'h0;
  assign { \u0.fuel_calc.u_subtract2.add2.result.b [3], \u0.fuel_calc.u_subtract2.add2.result.b [0] } = 2'h0;
  assign \u0.fuel_calc.u_subtract2.add2.result.bit40.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add2.result.bit40.ci  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add2.result.bit40.co  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add2.result.bit41.ci  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add2.result.bit43.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add2.result.ci  = 1'h0;
  assign { \u0.fuel_calc.u_subtract2.add2.tempB [3], \u0.fuel_calc.u_subtract2.add2.tempB [0] } = 2'h0;
  assign \u0.fuel_calc.u_subtract2.add3.adder.b  = 4'h9;
  assign \u0.fuel_calc.u_subtract2.add3.adder.bit40.b  = 1'h1;
  assign \u0.fuel_calc.u_subtract2.add3.adder.bit41.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add3.adder.bit42.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add3.adder.bit43.b  = 1'h1;
  assign \u0.fuel_calc.u_subtract2.add3.b  = 4'h9;
  assign \u0.fuel_calc.u_subtract2.add3.result.Cout0  = 1'h0;
  assign { \u0.fuel_calc.u_subtract2.add3.result.b [3], \u0.fuel_calc.u_subtract2.add3.result.b [1:0] } = { 1'h0, \u0.fuel_calc.u_subtract2.add3.result.b [2], 1'h0 };
  assign \u0.fuel_calc.u_subtract2.add3.result.bit40.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add3.result.bit40.ci  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add3.result.bit40.co  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add3.result.bit41.b  = \u0.fuel_calc.u_subtract2.add3.result.b [2];
  assign \u0.fuel_calc.u_subtract2.add3.result.bit41.ci  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add3.result.bit42.b  = \u0.fuel_calc.u_subtract2.add3.result.b [2];
  assign \u0.fuel_calc.u_subtract2.add3.result.bit43.b  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add3.result.ci  = 1'h0;
  assign \u0.fuel_calc.u_subtract2.add3.tempB  = { 1'h0, \u0.fuel_calc.u_subtract2.add3.result.b [2], \u0.fuel_calc.u_subtract2.add3.result.b [2], 1'h0 };
  assign \u0.fuel_calc.u_subtract2.b [15:4] = 12'h999;
  assign \u0.fuel_calc.u_subtract2.ci  = 1'h1;
  assign \u0.fuel_n  = { 1'h0, \mem.fuel_n [14:0] };
  assign \u0.thrust  = { 12'h000, \disp.thrust [3:0] };
  assign \u0.thrust_temp [15:4] = 12'h000;
  assign \u0.vel_calc1.b  = 16'h0005;
  assign \u0.vel_calc1.bcd9_0  = 4'h4;
  assign \u0.vel_calc1.bcd9_0_inst.in  = 4'h5;
  assign \u0.vel_calc1.bcd9_0_inst.out  = 4'h4;
  assign \u0.vel_calc1.bcd9_1  = 4'h9;
  assign \u0.vel_calc1.bcd9_1_inst.in  = 4'h0;
  assign \u0.vel_calc1.bcd9_1_inst.out  = 4'h9;
  assign \u0.vel_calc1.bcd9_2  = 4'h9;
  assign \u0.vel_calc1.bcd9_2_inst.in  = 4'h0;
  assign \u0.vel_calc1.bcd9_2_inst.out  = 4'h9;
  assign \u0.vel_calc1.bcd9_3  = 4'h9;
  assign \u0.vel_calc1.bcd9_3_inst.in  = 4'h0;
  assign \u0.vel_calc1.bcd9_3_inst.out  = 4'h9;
  assign \u0.vel_calc1.op  = 1'h1;
  assign \u0.vel_calc1.u_adder1.add0.adder.b  = 4'h5;
  assign \u0.vel_calc1.u_adder1.add0.adder.bit40.b  = 1'h1;
  assign \u0.vel_calc1.u_adder1.add0.adder.bit40.ci  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add0.adder.bit41.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add0.adder.bit42.b  = 1'h1;
  assign \u0.vel_calc1.u_adder1.add0.adder.bit43.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add0.adder.ci  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add0.b  = 4'h5;
  assign \u0.vel_calc1.u_adder1.add0.ci  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add0.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add0.result.ci  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add1.adder.b  = 4'h0;
  assign \u0.vel_calc1.u_adder1.add1.adder.bit40.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add1.adder.bit41.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add1.adder.bit42.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add1.adder.bit43.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add1.b  = 4'h0;
  assign \u0.vel_calc1.u_adder1.add1.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add1.result.ci  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add2.adder.b  = 4'h0;
  assign \u0.vel_calc1.u_adder1.add2.adder.bit40.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add2.adder.bit41.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add2.adder.bit42.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add2.adder.bit43.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add2.b  = 4'h0;
  assign \u0.vel_calc1.u_adder1.add2.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add2.result.ci  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add3.adder.b  = 4'h0;
  assign \u0.vel_calc1.u_adder1.add3.adder.bit40.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add3.adder.bit41.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add3.adder.bit42.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add3.adder.bit43.b  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add3.b  = 4'h0;
  assign \u0.vel_calc1.u_adder1.add3.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc1.u_adder1.add3.result.ci  = 1'h0;
  assign \u0.vel_calc1.u_adder1.b  = 16'h0005;
  assign \u0.vel_calc1.u_adder1.ci  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add0.adder.b  = 4'h4;
  assign \u0.vel_calc1.u_subtract2.add0.adder.bit40.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add0.adder.bit40.ci  = 1'h1;
  assign \u0.vel_calc1.u_subtract2.add0.adder.bit41.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add0.adder.bit42.b  = 1'h1;
  assign \u0.vel_calc1.u_subtract2.add0.adder.bit43.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add0.adder.ci  = 1'h1;
  assign \u0.vel_calc1.u_subtract2.add0.b  = 4'h4;
  assign \u0.vel_calc1.u_subtract2.add0.ci  = 1'h1;
  assign \u0.vel_calc1.u_subtract2.add0.result.Cout0  = 1'h0;
  assign { \u0.vel_calc1.u_subtract2.add0.result.b [3], \u0.vel_calc1.u_subtract2.add0.result.b [0] } = 2'h0;
  assign \u0.vel_calc1.u_subtract2.add0.result.bit40.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add0.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add0.result.bit40.co  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add0.result.bit41.ci  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add0.result.bit43.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add0.result.ci  = 1'h0;
  assign { \u0.vel_calc1.u_subtract2.add0.tempB [3], \u0.vel_calc1.u_subtract2.add0.tempB [0] } = 2'h0;
  assign \u0.vel_calc1.u_subtract2.add1.adder.b  = 4'h9;
  assign \u0.vel_calc1.u_subtract2.add1.adder.bit40.b  = 1'h1;
  assign \u0.vel_calc1.u_subtract2.add1.adder.bit41.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add1.adder.bit42.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add1.adder.bit43.b  = 1'h1;
  assign \u0.vel_calc1.u_subtract2.add1.b  = 4'h9;
  assign \u0.vel_calc1.u_subtract2.add1.result.Cout0  = 1'h0;
  assign { \u0.vel_calc1.u_subtract2.add1.result.b [3], \u0.vel_calc1.u_subtract2.add1.result.b [0] } = 2'h0;
  assign \u0.vel_calc1.u_subtract2.add1.result.bit40.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add1.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add1.result.bit40.co  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add1.result.bit41.ci  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add1.result.bit43.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add1.result.ci  = 1'h0;
  assign { \u0.vel_calc1.u_subtract2.add1.tempB [3], \u0.vel_calc1.u_subtract2.add1.tempB [0] } = 2'h0;
  assign \u0.vel_calc1.u_subtract2.add2.adder.b  = 4'h9;
  assign \u0.vel_calc1.u_subtract2.add2.adder.bit40.b  = 1'h1;
  assign \u0.vel_calc1.u_subtract2.add2.adder.bit41.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add2.adder.bit42.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add2.adder.bit43.b  = 1'h1;
  assign \u0.vel_calc1.u_subtract2.add2.b  = 4'h9;
  assign \u0.vel_calc1.u_subtract2.add2.result.Cout0  = 1'h0;
  assign { \u0.vel_calc1.u_subtract2.add2.result.b [3], \u0.vel_calc1.u_subtract2.add2.result.b [0] } = 2'h0;
  assign \u0.vel_calc1.u_subtract2.add2.result.bit40.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add2.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add2.result.bit40.co  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add2.result.bit41.ci  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add2.result.bit43.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add2.result.ci  = 1'h0;
  assign { \u0.vel_calc1.u_subtract2.add2.tempB [3], \u0.vel_calc1.u_subtract2.add2.tempB [0] } = 2'h0;
  assign \u0.vel_calc1.u_subtract2.add3.adder.b  = 4'h9;
  assign \u0.vel_calc1.u_subtract2.add3.adder.bit40.b  = 1'h1;
  assign \u0.vel_calc1.u_subtract2.add3.adder.bit41.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add3.adder.bit42.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add3.adder.bit43.b  = 1'h1;
  assign \u0.vel_calc1.u_subtract2.add3.b  = 4'h9;
  assign \u0.vel_calc1.u_subtract2.add3.result.Cout0  = 1'h0;
  assign { \u0.vel_calc1.u_subtract2.add3.result.b [3], \u0.vel_calc1.u_subtract2.add3.result.b [1:0] } = { 1'h0, \u0.vel_calc1.u_subtract2.add3.result.b [2], 1'h0 };
  assign \u0.vel_calc1.u_subtract2.add3.result.bit40.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add3.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add3.result.bit40.co  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add3.result.bit41.b  = \u0.vel_calc1.u_subtract2.add3.result.b [2];
  assign \u0.vel_calc1.u_subtract2.add3.result.bit41.ci  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add3.result.bit42.b  = \u0.vel_calc1.u_subtract2.add3.result.b [2];
  assign \u0.vel_calc1.u_subtract2.add3.result.bit43.b  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add3.result.ci  = 1'h0;
  assign \u0.vel_calc1.u_subtract2.add3.tempB  = { 1'h0, \u0.vel_calc1.u_subtract2.add3.result.b [2], \u0.vel_calc1.u_subtract2.add3.result.b [2], 1'h0 };
  assign \u0.vel_calc1.u_subtract2.b  = 16'h9994;
  assign \u0.vel_calc1.u_subtract2.ci  = 1'h1;
  assign \u0.vel_calc2.b  = { 12'h000, \u0.thrust_temp [3:0] };
  assign \u0.vel_calc2.bcd9_0_inst.in  = \u0.thrust_temp [3:0];
  assign \u0.vel_calc2.bcd9_1_inst.in  = 4'h0;
  assign \u0.vel_calc2.bcd9_2_inst.in  = 4'h0;
  assign \u0.vel_calc2.bcd9_3_inst.in  = 4'h0;
  assign \u0.vel_calc2.op  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add0.adder.b  = \u0.thrust_temp [3:0];
  assign \u0.vel_calc2.u_adder1.add0.adder.bit40.b  = \u0.thrust_temp [0];
  assign \u0.vel_calc2.u_adder1.add0.adder.bit40.ci  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add0.adder.bit41.b  = \u0.thrust_temp [1];
  assign \u0.vel_calc2.u_adder1.add0.adder.bit42.b  = \u0.thrust_temp [2];
  assign \u0.vel_calc2.u_adder1.add0.adder.bit43.b  = \u0.thrust_temp [3];
  assign \u0.vel_calc2.u_adder1.add0.adder.ci  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add0.b  = \u0.thrust_temp [3:0];
  assign \u0.vel_calc2.u_adder1.add0.ci  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add0.result.Cout0  = 1'h0;
  assign { \u0.vel_calc2.u_adder1.add0.result.b [3], \u0.vel_calc2.u_adder1.add0.result.b [0] } = 2'h0;
  assign \u0.vel_calc2.u_adder1.add0.result.bit40.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add0.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add0.result.bit40.co  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add0.result.bit41.ci  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add0.result.bit43.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add0.result.ci  = 1'h0;
  assign { \u0.vel_calc2.u_adder1.add0.tempB [3], \u0.vel_calc2.u_adder1.add0.tempB [0] } = 2'h0;
  assign \u0.vel_calc2.u_adder1.add1.adder.b  = 4'h0;
  assign \u0.vel_calc2.u_adder1.add1.adder.bit40.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add1.adder.bit41.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add1.adder.bit42.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add1.adder.bit43.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add1.b  = 4'h0;
  assign \u0.vel_calc2.u_adder1.add1.result.Cout0  = 1'h0;
  assign { \u0.vel_calc2.u_adder1.add1.result.b [3], \u0.vel_calc2.u_adder1.add1.result.b [0] } = 2'h0;
  assign \u0.vel_calc2.u_adder1.add1.result.bit40.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add1.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add1.result.bit40.co  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add1.result.bit41.ci  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add1.result.bit43.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add1.result.ci  = 1'h0;
  assign { \u0.vel_calc2.u_adder1.add1.tempB [3], \u0.vel_calc2.u_adder1.add1.tempB [0] } = 2'h0;
  assign \u0.vel_calc2.u_adder1.add2.adder.b  = 4'h0;
  assign \u0.vel_calc2.u_adder1.add2.adder.bit40.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add2.adder.bit41.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add2.adder.bit42.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add2.adder.bit43.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add2.b  = 4'h0;
  assign \u0.vel_calc2.u_adder1.add2.result.Cout0  = 1'h0;
  assign { \u0.vel_calc2.u_adder1.add2.result.b [3], \u0.vel_calc2.u_adder1.add2.result.b [0] } = 2'h0;
  assign \u0.vel_calc2.u_adder1.add2.result.bit40.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add2.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add2.result.bit40.co  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add2.result.bit41.ci  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add2.result.bit43.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add2.result.ci  = 1'h0;
  assign { \u0.vel_calc2.u_adder1.add2.tempB [3], \u0.vel_calc2.u_adder1.add2.tempB [0] } = 2'h0;
  assign \u0.vel_calc2.u_adder1.add3.adder.b  = 4'h0;
  assign \u0.vel_calc2.u_adder1.add3.adder.bit40.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add3.adder.bit41.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add3.adder.bit42.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add3.adder.bit43.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add3.b  = 4'h0;
  assign \u0.vel_calc2.u_adder1.add3.result.Cout0  = 1'h0;
  assign { \u0.vel_calc2.u_adder1.add3.result.b [3], \u0.vel_calc2.u_adder1.add3.result.b [1:0] } = { 1'h0, \u0.vel_calc2.u_adder1.add3.result.b [2], 1'h0 };
  assign \u0.vel_calc2.u_adder1.add3.result.bit40.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add3.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add3.result.bit40.co  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add3.result.bit41.b  = \u0.vel_calc2.u_adder1.add3.result.b [2];
  assign \u0.vel_calc2.u_adder1.add3.result.bit41.ci  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add3.result.bit42.b  = \u0.vel_calc2.u_adder1.add3.result.b [2];
  assign \u0.vel_calc2.u_adder1.add3.result.bit43.b  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add3.result.ci  = 1'h0;
  assign \u0.vel_calc2.u_adder1.add3.tempB  = { 1'h0, \u0.vel_calc2.u_adder1.add3.result.b [2], \u0.vel_calc2.u_adder1.add3.result.b [2], 1'h0 };
  assign \u0.vel_calc2.u_adder1.b  = { 12'h000, \u0.thrust_temp [3:0] };
  assign \u0.vel_calc2.u_adder1.ci  = 1'h0;
  assign \u0.vel_calc2.u_subtract2.add0.adder.bit40.ci  = 1'h1;
  assign \u0.vel_calc2.u_subtract2.add0.adder.ci  = 1'h1;
  assign \u0.vel_calc2.u_subtract2.add0.ci  = 1'h1;
  assign \u0.vel_calc2.u_subtract2.add0.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc2.u_subtract2.add0.result.ci  = 1'h0;
  assign \u0.vel_calc2.u_subtract2.add1.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc2.u_subtract2.add1.result.ci  = 1'h0;
  assign \u0.vel_calc2.u_subtract2.add2.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc2.u_subtract2.add2.result.ci  = 1'h0;
  assign \u0.vel_calc2.u_subtract2.add3.result.bit40.ci  = 1'h0;
  assign \u0.vel_calc2.u_subtract2.add3.result.ci  = 1'h0;
  assign \u0.vel_calc2.u_subtract2.ci  = 1'h1;
  assign \u0.vel_n  = \mem.vel_n ;
  assign vel_n = \mem.vel_n ;
  assign write_en = \cont.wen ;
endmodule
