Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 13.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
**ERROR: (ENCOAX-142):	Could not open shared library libfeoax22.so : /home/buet/cadence/EDI/tools/lib/libfeoax22.so: undefined symbol: _ZN12OpenAccess_48oaAppDef9getAppDefILj237EEEPS0_RKNS_8oaStringEjjNS_8oaDomainEiiijPKvPKNS_14oaAppObjectDefE

**ERROR: (ENCOAX-142):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.10-p003_1 (32bit) 04/17/2013 15:43 (Linux 2.6)
@(#)CDS: NanoRoute v13.10-p002 NR130329-0035/13_10-UB (database version 2.30, 190.4.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.10-p007_1 (32bit) 04/10/2013 11:52:21 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.10-p003 (32bit) 04/17/2013 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.10-p009_1 (32bit) Apr 10 2013 05:45:06 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.10-p010
@(#)CDS: IQRC/TQRC 12.1.0-s388 (32bit) Fri Mar 29 14:17:34 PDT 2013 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.10-p003_1" on Wed Dec  4 16:10:28 2024 (mem=56.2M) ---
--- Running on cadence (i686 w/Linux 2.6.32-431.3.1.el6.i686) ---
This version was compiled on Wed Apr 17 15:43:05 PDT 2013.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {lef/gsclib090_translated_ref.lef lef/gsclib090_tech.lef lef/gsclib090_macro.lef lef/gsclib090_translated.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog mac_netlist.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> create_library_set -name max_timing -timing {lib/90/slow.lib}
<CMD> create_library_set -name min_timing -timing {lib/90/fast.lib}
<CMD> create_constraint_mode -name mac_constrains -sdc_files {mac_sdc.sdc}
<CMD> create_delay_corner -name min_delay -library_set {min_timing}
<CMD> create_delay_corner -name max_delay -library_set {max_timing}
<CMD> create_analysis_view -name worst_case -constraint_mode {mac_constrains} -delay_corner {max_delay}
<CMD> create_analysis_view -name best_case -constraint_mode {mac_constrains} -delay_corner {min_delay}
<CMD> set_analysis_view -setup {worst_case} -hold {best_case}
<CMD> init_design
**ERROR: (ENCOAX-820):	The OA features are disabled in the current session of Encounter because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Encounter either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (ENCOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file lef/gsclib090_translated_ref.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
**WARN: (ENCLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (ENCLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
Set DBUPerIGU to M2 pitch 580.

Loading LEF file lef/gsclib090_tech.lef...
**ERROR: (ENCLF-223):	The via 'VIA1X' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA1V' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA1H' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA1XR90' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA1_2CUT_E' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA1_2CUT_W' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA1_2CUT_N' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA1_2CUT_S' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA1_2X2CUT' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA2X' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA2H' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA2V' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA2XR90' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA2TOS' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA2TOS_S' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA2TOS_N' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA2_2CUT_N' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA2_2CUT_S' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA2_2CUT_E' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA2_2CUT_W' has been defined and will be ignored.
The via name cannot be the same if the via geometry is different. Make sure
different via definitions have different via names. Otherwise, it may cause
incorrect and undesired result.
**WARN: (EMS-63):	Message <ENCLF-223> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
**WARN: (ENCLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.

Loading LEF file lef/gsclib090_macro.lef...
**WARN: (ENCLF-58):	Cell 'XOR3XL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR3X1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2XL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2X4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2X2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2X1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR3XL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR3X1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2XL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2X4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2X2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2X1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATXL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATX4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATX2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATX1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRXL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRX4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRX2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRX1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (EMS-63):	Message <ENCLF-58> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.

Loading LEF file lef/gsclib090_translated.lef...
**WARN: (ENCLF-119):	The layer 'Oxide' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Poly' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Nhvt' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Nimp' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Phvt' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Pimp' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Nzvt' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'SiProt' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Cont' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Metal1' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Via1' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Metal2' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Via2' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Metal3' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Via3' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Metal4' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Via4' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Metal5' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Via5' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	The layer 'Metal6' has been defined, the content other than the antenna data will be ignored.
**WARN: (EMS-63):	Message <ENCLF-119> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
**WARN: (ENCLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
**WARN: (ENCLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
**WARN: (EMS-63):	Message <ENCLF-151> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
**WARN: (ENCLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (ENCLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.

viaInitial starts at Wed Dec  4 16:31:02 2024
viaInitial ends at Wed Dec  4 16:31:02 2024
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mac_netlist.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v#7 (Current mem = 254.879M, initial mem = 56.219M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=254.9M) ***
Top level cell is hybrid_mac.
Reading max_timing timing library '/home/buet/exchange/mac/lib/90/slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ACHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ACHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ACHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHXL' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 479 cells in library 'slow' 
Reading min_timing timing library '/home/buet/exchange/mac/lib/90/fast.lib' ...
Read 479 cells in library 'fast' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=2.60min, fe_real=20.62min, fe_mem=276.5M) ***

{DETAILMESSAGE}Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell hybrid_mac ...
*** Netlist is unique.
** info: there are 977 modules.
** info: there are 555 stdCell insts.

*** Memory Usage v#7 (Current mem = 278.508M, initial mem = 56.219M) ***
*info - Done with setDoAssign with 42 assigns removed and 0 assigns could not be removed.
**WARN: (ENCFP-3961):	techSite 'pad' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
best_case worst_case
best_case worst_case
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4 Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M6 and M7 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M7 and M8 is not defined in the cap table. LEF value 0.35 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M8 and M9 is not defined in the cap table. LEF value 0.35 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.08 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.02 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in the cap table. LEF value 0.02 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: worst_case
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: best_case
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
best_case worst_case
WARN: No Power Domain Created at this stage, default max voltage is 0
CTE reading timing constraint file 'mac_sdc.sdc' ...
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
hybrid_mac
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9, 10 of File mac_sdc.sdc : Skipped unsupported command: set_units


**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 0.956178667042 0.700003 10 10 10 10
Adjusting Core to Left to: 10.1500. Core to Bottom to: 10.1500.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -stacked_via_top_layer Metal9 -around core -jog_distance 0.435 -threshold 0.435 -nets {VDD VSS} -stacked_via_bottom_layer Metal1 -layer {bottom Metal5 top Metal5 right Metal9 left Metal9} -width 2 -spacing 2 -offset 0.435

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 285.4M) ***
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -block_ring_top_layer_limit Metal7 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit Metal5 -set_to_set_distance 100 -stacked_via_top_layer Metal9 -padcore_ring_top_layer_limit Metal7 -spacing 2 -merge_stripes_value 0.435 -layer Metal6 -block_ring_bottom_layer_limit Metal5 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer Metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 287.1M) ***
<CMD> undo
<CMD> addStripe -block_ring_top_layer_limit Metal7 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit Metal5 -number_of_sets 3 -stacked_via_top_layer Metal9 -padcore_ring_top_layer_limit Metal7 -spacing 2 -merge_stripes_value 0.435 -layer Metal6 -block_ring_bottom_layer_limit Metal5 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer Metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 80.12 either because the stripe merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by non-samenet geometry.
Stripe generation is complete; vias are now being generated.
The power planner created 5 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 287.2M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -stripeSCpinTarget { blockring padring ring stripe ringpin blockpin } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer Metal1 -allowLayerChange 1 -targetViaTopLayer Metal9 -crossoverViaTopLayer Metal9 -targetViaBottomLayer Metal1 -nets { VDD VSS }
**WARN: (ENCSR-4054):	Option "-checkAlignedSecondaryPin" is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "-checkAlignedSecondaryPin" from your script.
**WARN: (ENCSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
**WARN: (ENCSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
*** Begin SPECIAL ROUTE on Wed Dec  4 16:47:30 2024 ***
SPECIAL ROUTE ran on directory: /home/buet/exchange/mac
SPECIAL ROUTE ran on machine: cadence (Linux 2.6.32-431.3.1.el6.i686 i686 2.37Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLefConvention"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to true
srouteJogControl set to "preferWithChanges differentLayer"
srouteLevelShifterMaxGap set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteStopBlockPin set to "nearestTarget"
srouteStripeCoreTarget set to "blockring padring ring stripe ringpin blockpin"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 577.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 27 layers, 9 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 43 used
Read in 42 components
  42 core components: 42 unplaced, 0 placed, 0 fixed
Read in 50 logical pins
Read in 50 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-554):	Top target layer specified by option: 'targetViaTopLayer' is beyond top routing layer. Set top target layer to 6.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net VDD to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net VSS to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-486):	Ring/Stripe at (7.715, 7.715) (9.715, 80.445) on layer Metal9 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 54
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 27
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 625.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 163 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Wed Dec  4 16:47:30 2024
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Wed Dec  4 16:47:30 2024

sroute post-processing starts at Wed Dec  4 16:47:30 2024
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Wed Dec  4 16:47:30 2024
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 6.45 megs
sroute: Total Peak Memory used = 294.26 megs
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.11586 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 309.4M, InitMEM = 309.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=330.727 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 330.7M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#14 (mem=331.6M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:03.5 mem=343.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.8 mem=348.0M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
hybrid_mac
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
***Info:set default view from current views (1 active views)****
best_case worst_case
best_case worst_case
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4 Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M6 and M7 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M7 and M8 is not defined in the cap table. LEF value 0.35 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M8 and M9 is not defined in the cap table. LEF value 0.35 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.08 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.02 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in the cap table. LEF value 0.02 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: worst_case
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: best_case
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
best_case worst_case
WARN: No Power Domain Created at this stage, default max voltage is 0
CTE reading timing constraint file 'mac_sdc.sdc' ...
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
hybrid_mac
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9, 10 of File mac_sdc.sdc : Skipped unsupported command: set_units


**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#std cell=555 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=635 #term=1942 #term/net=3.06, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=50
stdCell: 555 single + 0 double + 0 multi
Total standard cell length = 1.2917 (mm), area = 0.0034 (mm^2)
Average module density = 0.702.
Density for the design = 0.702.
       = stdcell_area 4454 sites (3371 um^2) / alloc_area 6344 sites (4802 um^2).
Pin Density = 0.436.
            = total # of pins 1942 / total Instance area 4454.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.462e-12 (0.00e+00 1.46e-12)
              Est.  stn bbox = 1.462e-12 (0.00e+00 1.46e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 332.6M
Iteration  2: Total net bbox = 1.462e-12 (0.00e+00 1.46e-12)
              Est.  stn bbox = 1.462e-12 (0.00e+00 1.46e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 332.6M
Iteration  3: Total net bbox = 7.030e+01 (3.22e+01 3.81e+01)
              Est.  stn bbox = 7.030e+01 (3.22e+01 3.81e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 332.6M
Iteration  4: Total net bbox = 1.652e+03 (3.20e+02 1.33e+03)
              Est.  stn bbox = 1.652e+03 (3.20e+02 1.33e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 332.6M
Iteration  5: Total net bbox = 3.411e+03 (1.40e+03 2.01e+03)
              Est.  stn bbox = 3.411e+03 (1.40e+03 2.01e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 332.6M
Iteration  6: Total net bbox = 4.340e+03 (1.82e+03 2.52e+03)
              Est.  stn bbox = 4.340e+03 (1.82e+03 2.52e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 332.7M
Iteration  7: Total net bbox = 4.872e+03 (2.17e+03 2.70e+03)
              Est.  stn bbox = 4.872e+03 (2.17e+03 2.70e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 332.7M
Iteration  8: Total net bbox = 5.165e+03 (2.38e+03 2.79e+03)
              Est.  stn bbox = 5.165e+03 (2.38e+03 2.79e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 332.7M
Iteration  9: Total net bbox = 6.342e+03 (3.16e+03 3.19e+03)
              Est.  stn bbox = 7.081e+03 (3.50e+03 3.59e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 332.6M
Iteration 10: Total net bbox = 6.423e+03 (3.22e+03 3.21e+03)
              Est.  stn bbox = 7.161e+03 (3.56e+03 3.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 332.6M
*** cost = 6.423e+03 (3.22e+03 3.21e+03) (cpu for global=0:00:00.5) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.5 real: 0:00:00.0
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
hybrid_mac
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=314.0MB) @(0:03:49 - 0:03:49).
move report: preRPlace moves 555 insts, mean move: 0.80 um, max move: 3.41 um
	max move on inst (vedic_mult/vm4/g1085): (56.74, 32.31) --> (58.87, 31.03)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 6.076e+03 = 2.855e+03 H + 3.221e+03 V
wire length = 6.023e+03 = 2.808e+03 H + 3.215e+03 V
Placement tweakage ends.
move report: tweak moves 63 insts, mean move: 2.46 um, max move: 8.41 um
	max move on inst (vedic_mult/vm3/g1084): (62.93, 36.25) --> (68.73, 33.64)
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 136 insts, mean move: 3.08 um, max move: 9.57 um
	max move on inst (vedic_mult/vm2/g1040): (55.97, 46.69) --> (57.71, 54.52)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=314.1MB) @(0:03:49 - 0:03:49).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=314.1MB) @(0:03:49 - 0:03:49).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 555 insts, mean move: 1.45 um, max move: 10.08 um
	max move on inst (vedic_mult/vm2/g1040): (56.13, 46.02) --> (57.71, 54.52)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        10.08 um
  inst (vedic_mult/vm2/g1040) with max move: (56.1275, 46.025) -> (57.71, 54.52)
  mean    (X+Y) =         1.45 um
Total instances flipped for WireLenOpt: 298
Total instances moved : 555
*** cpu=0:00:00.1   mem=314.1M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=314.1MB) @(0:03:49 - 0:03:49).
Total net length = 5.841e+03 (2.747e+03 3.094e+03) (ext = 1.902e+03)
*** End of Placement (cpu=0:00:04.7, real=0:00:04.0, mem=314.1M) ***
default core: bins with density >  0.75 = 33.3 % ( 3 / 9 )
*** Free Virtual Timing Model ...(mem=314.1M)
Starting IO pin assignment...
Completed IO pin assignment.
best_case worst_case
best_case worst_case
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4 Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M6 and M7 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M7 and M8 is not defined in the cap table. LEF value 0.35 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M8 and M9 is not defined in the cap table. LEF value 0.35 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.08 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.02 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in the cap table. LEF value 0.02 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: worst_case
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: best_case
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
best_case worst_case
WARN: No Power Domain Created at this stage, default max voltage is 0
CTE reading timing constraint file 'mac_sdc.sdc' ...
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
hybrid_mac
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9, 10 of File mac_sdc.sdc : Skipped unsupported command: set_units


**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
***Info:reseting back to current views is done ****
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=310.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 1.40% V (0:00:00.0 310.6M)

Phase 1e-1f Overflow: 0.00% H + 0.10% V (0:00:00.0 310.6M)

Phase 1l Overflow: 0.00% H + 2.17% V (0:00:00.0 310.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	4	 0.19%
 -2:	0	 0.00%	11	 0.54%
 -1:	0	 0.00%	22	 1.07%
--------------------------------------
  0:	0	 0.00%	55	 2.68%
  1:	0	 0.00%	33	 1.61%
  2:	0	 0.00%	44	 2.14%
  3:	0	 0.00%	13	 0.63%
  4:	0	 0.00%	20	 0.97%
  5:	2052	100.00%	1850	90.16%


Total length: 6.727e+03um, number of vias: 3614
M1(H) length: 1.711e+01um, number of vias: 1892
M2(V) length: 3.095e+03um, number of vias: 1569
M3(H) length: 2.999e+03um, number of vias: 136
M4(V) length: 5.195e+02um, number of vias: 9
M5(H) length: 5.168e+01um, number of vias: 3
M6(V) length: 5.070e+00um, number of vias: 3
M7(H) length: 1.365e+00um, number of vias: 2
M8(V) length: 3.886e+01um, number of vias: 0
M9(H) length: 0.000e+00um

Peak Memory Usage was 310.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=310.6M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 2.167863(V).
Start repairing congestion with level 4.
congAuto 1st round: bin height 4 and width 4
Iteration  5: Total net bbox = 4.684e+03 (2.21e+03 2.48e+03)
              Est.  stn bbox = 4.684e+03 (2.21e+03 2.48e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.6M
Iteration  6: Total net bbox = 5.428e+03 (2.57e+03 2.86e+03)
              Est.  stn bbox = 5.428e+03 (2.57e+03 2.86e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 310.6M
Iteration  7: Total net bbox = 5.852e+03 (2.80e+03 3.05e+03)
              Est.  stn bbox = 5.852e+03 (2.80e+03 3.05e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 310.6M
Iteration  8: Total net bbox = 6.088e+03 (2.92e+03 3.17e+03)
              Est.  stn bbox = 6.088e+03 (2.92e+03 3.17e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 310.6M
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=310.6MB) @(0:03:50 - 0:03:50).
move report: preRPlace moves 188 insts, mean move: 0.69 um, max move: 4.64 um
	max move on inst (vedic_mult/vm2/g1046): (44.95, 49.30) --> (42.92, 51.91)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 6.483e+03 = 3.195e+03 H + 3.288e+03 V
wire length = 5.965e+03 = 2.677e+03 H + 3.288e+03 V
Placement tweakage ends.
move report: tweak moves 98 insts, mean move: 2.19 um, max move: 7.54 um
	max move on inst (vedic_mult/vm3/g1040): (69.89, 41.47) --> (77.43, 41.47)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=310.6MB) @(0:03:50 - 0:03:50).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 232 insts, mean move: 1.26 um, max move: 6.96 um
	max move on inst (vedic_mult/vm3/g1042): (69.60, 41.47) --> (76.56, 41.47)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         6.96 um
  inst (vedic_mult/vm3/g1042) with max move: (69.6, 41.47) -> (76.56, 41.47)
  mean    (X+Y) =         1.26 um
Total instances flipped for WireLenOpt: 12
Total instances flipped, including legalization: 238
Total instances moved : 232
*** cpu=0:00:00.0   mem=310.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=310.6MB) @(0:03:50 - 0:03:50).
Total net length = 5.968e+03 (2.674e+03 3.294e+03) (ext = 1.839e+03)
*** Starting trialRoute (mem=310.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 0.90% V (0:00:00.0 310.6M)

Phase 1e-1f Overflow: 0.00% H + 0.29% V (0:00:00.0 310.6M)

Phase 1l Overflow: 0.00% H + 2.08% V (0:00:00.0 310.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.10%
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	28	 1.36%
--------------------------------------
  0:	0	 0.00%	47	 2.29%
  1:	0	 0.00%	50	 2.44%
  2:	0	 0.00%	48	 2.34%
  3:	0	 0.00%	11	 0.54%
  4:	0	 0.00%	22	 1.07%
  5:	2052	100.00%	1836	89.47%


Total length: 6.906e+03um, number of vias: 3612
M1(H) length: 1.607e+01um, number of vias: 1892
M2(V) length: 3.373e+03um, number of vias: 1526
M3(H) length: 2.908e+03um, number of vias: 172
M4(V) length: 5.511e+02um, number of vias: 12
M5(H) length: 4.298e+01um, number of vias: 5
M6(V) length: 5.650e+00um, number of vias: 3
M7(H) length: 1.365e+00um, number of vias: 2
M8(V) length: 8.120e+00um, number of vias: 0
M9(H) length: 0.000e+00um

Peak Memory Usage was 310.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=310.6M) ***

congAuto2 2nd round: bin height 2 and width 2
Iteration  7: Total net bbox = 5.988e+03 (2.87e+03 3.12e+03)
              Est.  stn bbox = 5.988e+03 (2.87e+03 3.12e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.6M
Iteration  8: Total net bbox = 6.193e+03 (2.99e+03 3.20e+03)
              Est.  stn bbox = 6.193e+03 (2.99e+03 3.20e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 310.6M
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=310.6MB) @(0:03:50 - 0:03:50).
move report: preRPlace moves 210 insts, mean move: 0.67 um, max move: 2.90 um
	max move on inst (acc/add_17_54/g1133): (21.75, 44.08) --> (21.46, 41.47)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 6.493e+03 = 3.222e+03 H + 3.271e+03 V
wire length = 6.000e+03 = 2.729e+03 H + 3.271e+03 V
Placement tweakage ends.
move report: tweak moves 68 insts, mean move: 2.26 um, max move: 5.80 um
	max move on inst (acc/add_17_54/g1260): (12.18, 20.59) --> (17.98, 20.59)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=310.6MB) @(0:03:50 - 0:03:50).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 246 insts, mean move: 1.09 um, max move: 8.12 um
	max move on inst (acc/add_17_54/g1260): (12.47, 23.20) --> (17.98, 20.59)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         8.12 um
  inst (acc/add_17_54/g1260) with max move: (12.47, 23.2) -> (17.98, 20.59)
  mean    (X+Y) =         1.09 um
Total instances flipped for WireLenOpt: 5
Total instances flipped, including legalization: 222
Total instances moved : 246
*** cpu=0:00:00.0   mem=310.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=310.6MB) @(0:03:50 - 0:03:50).
Total net length = 5.992e+03 (2.730e+03 3.263e+03) (ext = 1.844e+03)
*** Starting trialRoute (mem=310.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 1.19% V (0:00:00.0 310.6M)

Phase 1e-1f Overflow: 0.00% H + 0.19% V (0:00:00.0 310.6M)

Phase 1l Overflow: 0.00% H + 2.15% V (0:00:00.0 310.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.05%
 -3:	0	 0.00%	3	 0.15%
 -2:	0	 0.00%	7	 0.34%
 -1:	0	 0.00%	27	 1.32%
--------------------------------------
  0:	0	 0.00%	49	 2.39%
  1:	0	 0.00%	37	 1.80%
  2:	0	 0.00%	54	 2.63%
  3:	0	 0.00%	16	 0.78%
  4:	0	 0.00%	18	 0.88%
  5:	2052	100.00%	1840	89.67%


Total length: 6.938e+03um, number of vias: 3612
M1(H) length: 1.671e+01um, number of vias: 1892
M2(V) length: 3.282e+03um, number of vias: 1561
M3(H) length: 2.991e+03um, number of vias: 139
M4(V) length: 5.906e+02um, number of vias: 10
M5(H) length: 3.863e+01um, number of vias: 5
M6(V) length: 7.100e+00um, number of vias: 3
M7(H) length: 7.850e-01um, number of vias: 2
M8(V) length: 1.044e+01um, number of vias: 0
M9(H) length: 0.000e+00um

Peak Memory Usage was 310.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=310.6M) ***

End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 6, real = 0: 0: 6, mem = 310.6M **
<CMD> fit
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> zoomIn
<CMD> zoomIn
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> fit
<CMD> checkPlace hybrid_mac.checkPlace
Begin checking placement ... (start mem=310.7M, init mem=310.7M)
*info: Placed = 555
*info: Unplaced = 0
Placement Density:70.21%(3371/4802)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=310.7M)
<CMD> setDrawView place
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix hybrid_mac_preCTS -outDir timingReports
*** Starting trialRoute (mem=310.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=310.7M) ***

Extraction called for design 'hybrid_mac' of instances=555 and nets=714 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design hybrid_mac.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 310.707M)
Found active setup analysis view worst_case
Found active hold analysis view best_case
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=338.684 CPU=0:00:00.0 REAL=0:00:01.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.136  | -0.277  | -5.136  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-177.182 | -3.530  |-177.182 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   64    |   23    |   64    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   64    |   32    |   64    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.092   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.208%
Routing Overflow: 0.00% H and 2.15% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.4 sec
Total Real time: 1.0 sec
Total Memory Usage: 340.605469 Mbytes
Found clock pin GN state element TLATNSRXL that already has clock pin RN. Taking RN as the clock pin.
Found clock pin GN state element TLATNSRX2 that already has clock pin RN. Taking RN as the clock pin.
Found clock pin G state element TLATSRX2 that already has clock pin RN. Taking RN as the clock pin.
Found clock pin G state element TLATSRXL that already has clock pin RN. Taking RN as the clock pin.
Found clock pin GN state element TLATNSRX1 that already has clock pin RN. Taking RN as the clock pin.
Found clock pin GN state element TLATNSRX4 that already has clock pin RN. Taking RN as the clock pin.
Found clock pin G state element TLATSRX4 that already has clock pin RN. Taking RN as the clock pin.
Found clock pin G state element TLATSRX1 that already has clock pin RN. Taking RN as the clock pin.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 351.4M, totSessionCpu=0:04:26 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=350.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=350.1M) ***

Found active setup analysis view worst_case
Found active hold analysis view best_case

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.136  |
|           TNS (ns):|-177.182 |
|    Violating Paths:|   64    |
|          All Paths:|   64    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.092   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.208%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 350.4M, totSessionCpu=0:04:26 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 350.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 350.4M) ***
*info: There are 16 candidate Buffer cells
*info: There are 19 candidate Inverter cells
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 353.3M, totSessionCpu=0:04:27 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=351.3M) ***
End: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | -5.14 |  70.21  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -4.92 |  70.26  |   0:00:00.0|     413.0M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=413.0M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 372.9M, totSessionCpu=0:04:27 **
Begin: GigaOpt High fanout net optimization
Info: 1 clock net  excluded from IPO operation.
Iter 1: high fanout nets: 0 density 70.255356
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 103 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -4.916  TNS Slack -145.477 
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -4.916|-145.477|    70.26%|   0:00:00.0|  415.8M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -4.916|-145.477|    70.26%|   0:00:00.0|  416.1M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -4.609|-136.378|    74.81%|   0:00:00.0|  417.2M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -4.528|-133.187|    76.15%|   0:00:00.0|  418.3M|worst_case| default | acc/accumulated_result_reg[30]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=418.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=418.3M) ***
** GigaOpt Global Opt End WNS Slack -4.528  TNS Slack -133.187 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 375.2M, totSessionCpu=0:04:29 **
*** Timing NOT met, worst failing slack is -4.528
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -4.528  TNS Slack -133.187 Density 76.15
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (0.1) : commits = 43
** reclaim pass 2 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -4.518  TNS Slack -132.866 Density 73.19

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 35 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |      35  |       0    |
| Num insts Downsized               |      35  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:00.4) (real = 0:00:01.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 378.0M, totSessionCpu=0:04:29 **
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 555 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 33.3 % ( 3 / 9 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=378.0MB) @(0:04:29 - 0:04:29).
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=378.0MB) @(0:04:29 - 0:04:29).
move report: preRPlace moves 130 insts, mean move: 0.89 um, max move: 4.64 um
	max move on inst (vedic_mult/vm3/g1079): (74.24, 25.81) --> (72.21, 23.20)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 6.085e+03 = 2.814e+03 H + 3.272e+03 V
wire length = 6.047e+03 = 2.776e+03 H + 3.272e+03 V
Placement tweakage ends.
move report: tweak moves 22 insts, mean move: 2.16 um, max move: 7.25 um
	max move on inst (vedic_mult/vm1/g1086): (79.17, 54.52) --> (71.92, 54.52)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=378.0MB) @(0:04:29 - 0:04:29).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 135 insts, mean move: 1.01 um, max move: 6.67 um
	max move on inst (vedic_mult/vm1/g1086): (78.59, 54.52) --> (71.92, 54.52)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         6.67 um
  inst (vedic_mult/vm1/g1086) with max move: (78.59, 54.52) -> (71.92, 54.52)
  mean    (X+Y) =         1.01 um
Total instances flipped for WireLenOpt: 2
Total instances flipped, including legalization: 10
Total instances moved : 135
*** cpu=0:00:00.1   mem=378.0M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=378.0MB) @(0:04:29 - 0:04:29).
Total net length = 6.046e+03 (2.777e+03 3.269e+03) (ext = 1.857e+03)
default core: bins with density >  0.75 = 33.3 % ( 3 / 9 )
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Starting trialRoute (mem=378.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 1.24% V (0:00:00.0 380.7M)

Phase 1e-1f Overflow: 0.00% H + 0.19% V (0:00:00.0 381.3M)

Phase 1l Overflow: 0.00% H + 2.61% V (0:00:00.0 381.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	3	 0.15%
 -3:	0	 0.00%	5	 0.24%
 -2:	0	 0.00%	7	 0.34%
 -1:	0	 0.00%	29	 1.41%
--------------------------------------
  0:	0	 0.00%	48	 2.34%
  1:	0	 0.00%	40	 1.95%
  2:	0	 0.00%	46	 2.24%
  3:	0	 0.00%	19	 0.93%
  4:	0	 0.00%	15	 0.73%
  5:	2052	100.00%	1840	89.67%


Total length: 7.003e+03um, number of vias: 3663
M1(H) length: 1.625e+01um, number of vias: 1892
M2(V) length: 3.313e+03um, number of vias: 1579
M3(H) length: 3.010e+03um, number of vias: 152
M4(V) length: 5.520e+02um, number of vias: 16
M5(H) length: 5.806e+01um, number of vias: 11
M6(V) length: 1.696e+01um, number of vias: 7
M7(H) length: 2.235e+00um, number of vias: 6
M8(V) length: 3.451e+01um, number of vias: 0
M9(H) length: 0.000e+00um

Peak Memory Usage was 384.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=378.2M) ***

Extraction called for design 'hybrid_mac' of instances=555 and nets=714 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design hybrid_mac.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 378.156M)
Trial Route Overflow 0.0(H) 2.61012421903(V)
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 4.
Iteration  5: Total net bbox = 4.719e+03 (2.22e+03 2.50e+03)
              Est.  stn bbox = 4.719e+03 (2.22e+03 2.50e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 378.3M
Iteration  6: Total net bbox = 5.402e+03 (2.53e+03 2.87e+03)
              Est.  stn bbox = 5.402e+03 (2.53e+03 2.87e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 378.3M
Iteration  7: Total net bbox = 5.978e+03 (2.83e+03 3.15e+03)
              Est.  stn bbox = 5.978e+03 (2.83e+03 3.15e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 378.3M
Iteration  8: Total net bbox = 6.179e+03 (2.95e+03 3.23e+03)
              Est.  stn bbox = 6.179e+03 (2.95e+03 3.23e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 378.3M
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 555 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=378.3MB) @(0:04:30 - 0:04:30).
move report: preRPlace moves 208 insts, mean move: 0.64 um, max move: 4.06 um
	max move on inst (vedic_mult/vm2/g1057): (45.24, 57.13) --> (43.79, 59.74)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 6.530e+03 = 3.199e+03 H + 3.331e+03 V
wire length = 6.043e+03 = 2.712e+03 H + 3.331e+03 V
Placement tweakage ends.
move report: tweak moves 89 insts, mean move: 2.16 um, max move: 7.54 um
	max move on inst (vedic_mult/vm1/g1084): (78.30, 57.13) --> (70.76, 57.13)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=378.3MB) @(0:04:30 - 0:04:30).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 242 insts, mean move: 1.15 um, max move: 6.96 um
	max move on inst (vedic_mult/vm1/g1084): (77.72, 57.13) --> (70.76, 57.13)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         6.96 um
  inst (vedic_mult/vm1/g1084) with max move: (77.72, 57.13) -> (70.76, 57.13)
  mean    (X+Y) =         1.15 um
Total instances flipped for WireLenOpt: 7
Total instances flipped, including legalization: 229
Total instances moved : 242
*** cpu=0:00:00.0   mem=378.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=378.3MB) @(0:04:30 - 0:04:30).
Total net length = 6.045e+03 (2.712e+03 3.333e+03) (ext = 1.868e+03)
default core: bins with density >  0.75 = 33.3 % ( 3 / 9 )
*** Starting trialRoute (mem=378.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 1.28% V (0:00:00.0 380.8M)

Phase 1e-1f Overflow: 0.00% H + 0.15% V (0:00:00.0 381.5M)

Phase 1l Overflow: 0.00% H + 2.46% V (0:00:00.0 381.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.15%
 -2:	0	 0.00%	13	 0.63%
 -1:	0	 0.00%	27	 1.32%
--------------------------------------
  0:	0	 0.00%	50	 2.44%
  1:	0	 0.00%	41	 2.00%
  2:	0	 0.00%	44	 2.14%
  3:	0	 0.00%	17	 0.83%
  4:	0	 0.00%	14	 0.68%
  5:	2052	100.00%	1843	89.81%


Total length: 6.971e+03um, number of vias: 3581
M1(H) length: 1.572e+01um, number of vias: 1892
M2(V) length: 3.385e+03um, number of vias: 1519
M3(H) length: 2.923e+03um, number of vias: 159
M4(V) length: 5.755e+02um, number of vias: 7
M5(H) length: 6.937e+01um, number of vias: 3
M6(V) length: 1.880e+00um, number of vias: 1
M7(H) length: 2.050e-01um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um

Peak Memory Usage was 384.2M 
*** Finished trialRoute (cpu=0:00:00.1 mem=378.3M) ***

Extraction called for design 'hybrid_mac' of instances=555 and nets=714 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design hybrid_mac.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 378.297M)
Found active setup analysis view worst_case
Found active hold analysis view best_case
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=363.035 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=378.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.516  |
|           TNS (ns):|-132.814 |
|    Violating Paths:|   32    |
|          All Paths:|   64    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.187%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 363.4M, totSessionCpu=0:04:30 **
*** Timing NOT met, worst failing slack is -4.516
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 103 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -4.516 TNS Slack -132.814 Density 73.19
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -4.516|-132.814|    73.19%|   0:00:00.0|  423.6M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -4.444|-130.530|    73.31%|   0:00:00.0|  430.5M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -4.362|-127.903|    73.49%|   0:00:00.0|  430.5M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -4.313|-126.339|    73.57%|   0:00:00.0|  430.5M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -4.236|-123.891|    73.58%|   0:00:00.0|  430.5M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -4.205|-123.017|    73.80%|   0:00:00.0|  430.5M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -4.147|-121.352|    73.98%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.962|-117.673|    74.81%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.907|-115.940|    74.81%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.822|-113.501|    74.91%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.754|-111.650|    75.22%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -3.711|-110.135|    75.30%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.678|-109.052|    75.30%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -3.648|-108.213|    75.50%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.631|-107.642|    75.55%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.598|-106.582|    75.55%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.562|-105.560|    75.46%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.530|-104.977|    75.47%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.529|-104.751|    75.65%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -3.500|-103.797|    75.84%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -3.439|-102.892|    75.88%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -3.433|-102.887|    76.64%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.412|-102.192|    76.51%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -3.386|-101.389|    76.58%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -3.361|-100.865|    76.73%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.359|-100.401|    76.83%|   0:00:01.0|  430.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -3.358|-101.302|    76.83%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.350|-101.164|    76.92%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.335|-100.584|    76.94%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[30]/D
|  -3.299| -99.363|    76.73%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[24]/D
|  -3.262| -98.344|    76.86%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[24]/D
|  -3.204| -97.109|    77.03%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[24]/D
|  -3.176| -96.669|    77.22%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[29]/D
|  -3.172| -96.350|    77.38%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[24]/D
|  -3.161| -96.405|    77.47%|   0:00:00.0|  430.9M|worst_case| default | acc/accumulated_result_reg[24]/D
|  -3.134| -95.814|    77.63%|   0:00:00.0|  432.8M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -3.102| -94.725|    77.84%|   0:00:00.0|  432.8M|worst_case| default | acc/accumulated_result_reg[29]/D
|  -3.067| -93.676|    78.15%|   0:00:00.0|  432.8M|worst_case| default | acc/accumulated_result_reg[29]/D
|  -3.057| -93.519|    78.48%|   0:00:00.0|  432.8M|worst_case| default | acc/accumulated_result_reg[27]/D
|  -3.043| -93.044|    78.64%|   0:00:00.0|  432.8M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -3.032| -92.728|    78.83%|   0:00:00.0|  432.8M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -3.005| -91.851|    79.13%|   0:00:00.0|  432.8M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -3.010| -91.636|    79.56%|   0:00:00.0|  432.8M|worst_case| default | acc/accumulated_result_reg[27]/D
|  -3.006| -91.785|    79.65%|   0:00:00.0|  432.8M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -2.986| -91.275|    79.74%|   0:00:00.0|  432.8M|worst_case| default | acc/accumulated_result_reg[27]/D
|  -2.972| -90.710|    80.67%|   0:00:01.0|  434.9M|worst_case| default | acc/accumulated_result_reg[27]/D
|  -2.950| -90.223|    80.69%|   0:00:00.0|  434.9M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -2.925| -89.433|    80.74%|   0:00:00.0|  434.9M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -2.908| -88.872|    80.78%|   0:00:00.0|  434.9M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -2.888| -88.254|    80.93%|   0:00:00.0|  434.9M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -2.887| -88.210|    81.02%|   0:00:00.0|  434.9M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -2.874| -87.519|    81.18%|   0:00:00.0|  434.9M|worst_case| default | acc/accumulated_result_reg[27]/D
|  -2.856| -87.240|    81.32%|   0:00:00.0|  434.9M|worst_case| default | acc/accumulated_result_reg[27]/D
|  -2.835| -86.585|    81.78%|   0:00:00.0|  434.9M|worst_case| default | acc/accumulated_result_reg[27]/D
|  -2.823| -86.209|    82.05%|   0:00:00.0|  434.9M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -2.822| -86.122|    82.19%|   0:00:00.0|  434.9M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -2.812| -85.880|    82.11%|   0:00:00.0|  434.9M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -2.803| -85.721|    82.85%|   0:00:01.0|  435.0M|worst_case| default | acc/accumulated_result_reg[25]/D
|  -2.786| -85.177|    82.94%|   0:00:00.0|  435.9M|worst_case| default | acc/accumulated_result_reg[9]/D
|  -2.771| -84.711|    82.96%|   0:00:00.0|  435.9M|worst_case| default | acc/accumulated_result_reg[25]/D
|  -2.759| -84.131|    83.40%|   0:00:00.0|  436.9M|worst_case| default | acc/accumulated_result_reg[20]/D
|  -2.749| -83.846|    84.22%|   0:00:00.0|  436.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.733| -83.412|    84.44%|   0:00:00.0|  436.9M|worst_case| default | acc/accumulated_result_reg[20]/D
|  -2.730| -83.249|    85.17%|   0:00:01.0|  438.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.726| -83.224|    85.18%|   0:00:00.0|  438.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.721| -83.076|    85.36%|   0:00:00.0|  438.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.716| -82.903|    85.48%|   0:00:00.0|  438.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.693| -81.546|    85.73%|   0:00:01.0|  438.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.627| -79.617|    85.77%|   0:00:00.0|  438.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.600| -79.037|    85.94%|   0:00:00.0|  438.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.535| -77.037|    85.97%|   0:00:00.0|  438.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.526| -76.756|    86.30%|   0:00:00.0|  438.3M|worst_case| default | acc/accumulated_result_reg[20]/D
|  -2.533| -76.610|    86.35%|   0:00:00.0|  438.3M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -2.527| -76.573|    86.40%|   0:00:01.0|  438.3M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -2.519| -76.570|    86.63%|   0:00:00.0|  438.3M|worst_case| default | acc/accumulated_result_reg[20]/D
|  -2.514| -76.133|    86.90%|   0:00:01.0|  439.3M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -2.481| -75.396|    86.98%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[27]/D
|  -2.468| -74.964|    87.07%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[27]/D
|  -2.457| -74.943|    87.26%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[20]/D
|  -2.458| -74.741|    87.45%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.434| -74.336|    87.67%|   0:00:01.0|  439.3M|worst_case| default | acc/accumulated_result_reg[20]/D
|  -2.432| -73.875|    87.85%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.426| -73.731|    87.89%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.417| -73.585|    88.48%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.411| -73.330|    88.52%|   0:00:01.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.405| -73.224|    88.19%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.396| -73.076|    88.35%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[22]/D
|  -2.385| -72.704|    88.59%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.383| -72.667|    88.89%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.375| -72.368|    88.67%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.369| -72.309|    89.06%|   0:00:01.0|  439.3M|worst_case| default | acc/accumulated_result_reg[21]/D
|  -2.266| -68.920|    89.31%|   0:00:01.0|  439.3M|worst_case| default | acc/accumulated_result_reg[21]/D
|  -2.227| -67.503|    89.36%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.172| -65.892|    89.34%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -2.017| -60.695|    89.33%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.895| -56.898|    89.50%|   0:00:00.0|  439.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.839| -55.136|    89.38%|   0:00:01.0|  442.2M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.818| -54.469|    89.55%|   0:00:03.0|  445.1M|worst_case| default | acc/accumulated_result_reg[21]/D
|  -1.772| -53.228|    89.85%|   0:00:00.0|  445.1M|worst_case| default | acc/accumulated_result_reg[21]/D
|  -1.745| -52.165|    90.18%|   0:00:03.0|  448.0M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.731| -51.516|    90.48%|   0:00:07.0|  448.0M|worst_case| default | acc/accumulated_result_reg[21]/D
|  -1.719| -51.340|    91.55%|   0:00:00.0|  448.0M|worst_case| default | acc/accumulated_result_reg[21]/D
|  -1.695| -50.388|    94.06%|   0:00:00.0|  448.0M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.685| -50.046|    93.92%|   0:00:02.0|  448.0M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.671| -49.799|    93.95%|   0:00:00.0|  448.0M|worst_case| default | acc/accumulated_result_reg[21]/D
|  -1.661| -49.291|    94.59%|   0:00:00.0|  448.1M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.649| -49.009|    94.74%|   0:00:03.0|  448.1M|worst_case| default | acc/accumulated_result_reg[21]/D
|  -1.634| -48.661|    94.81%|   0:00:04.0|  448.1M|worst_case| default | acc/accumulated_result_reg[21]/D
|  -1.626| -48.553|    94.72%|   0:00:00.0|  448.1M|worst_case| default | acc/accumulated_result_reg[21]/D
|  -1.622| -48.291|    95.08%|   0:00:11.0|  452.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.621| -48.257|    95.08%|   0:00:01.0|  452.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.608| -47.841|    95.08%|   0:00:00.0|  452.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.602| -47.720|    95.07%|   0:00:00.0|  452.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.602| -47.702|    95.07%|   0:00:02.0|  452.9M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.612| -48.010|    95.07%|   0:00:03.0|  452.9M|worst_case| default | acc/accumulated_result_reg[18]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:50.7 real=0:00:51.0 mem=452.9M) ***
** GigaOpt Optimizer WNS Slack -1.612 TNS Slack -48.010 Density 95.07
*** Starting refinePlace (0:05:21 mem=452.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 705 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Total net length = 7.702e+03 (3.586e+03 4.116e+03) (ext = 1.917e+03)
....10....20....30....40....50
INFO: #iter = 50, old_wl=1.07053e+08, new_wl=9.26773e+07, |g|=553.353, maxD=50917.00, avgD=10.53
Total net length = 9.996e+03 (4.758e+03 5.239e+03) (ext = 2.173e+03)
[CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=452.9MB) @(0:05:21 - 0:05:21).
move report: CPR moves 107 insts, mean move: 14.69 um, max move: 35.96 um
	max move on inst (acc/add_17_54/g1235): (37.70, 12.76) --> (47.56, 38.86)
default core: bins with density >  0.75 = 66.7 % ( 6 / 9 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.248889, incremental np is triggered.
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
RPlace postIncrNP: Density = 1.248889 -> 1.045556.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 2 (0.22%) -> 0 (0.00%)
[1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[1.00 - 1.05] :	 1 (0.11%) -> 3 (0.33%)
[0.95 - 1.00] :	 1 (0.11%) -> 0 (0.00%)
[0.90 - 0.95] :	 1 (0.11%) -> 3 (0.33%)
[0.85 - 0.90] :	 0 (0.00%) -> 2 (0.22%)
[0.80 - 0.85] :	 2 (0.22%) -> 0 (0.00%)
[CPU] RefinePlace/IncrNP (cpu=0:00:00.3, real=0:00:00.0, mem=453.2MB) @(0:05:21 - 0:05:21).
move report: incrNP moves 692 insts, mean move: 7.57 um, max move: 34.22 um
	max move on inst (vedic_mult/csa_tree_add_83_52_groupi/FE_RC_366_0): (79.17, 54.52) --> (52.78, 46.69)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=453.3MB) @(0:05:21 - 0:05:21).
move report: preRPlace moves 648 insts, mean move: 1.85 um, max move: 10.73 um
	max move on inst (vedic_mult/vm3/FE_RC_197_0): (71.05, 31.03) --> (68.15, 38.86)
wireLenOptFixPriorityInst 110 inst fixed
Placement tweakage begins.
wire length = 8.086e+03 = 3.994e+03 H + 4.092e+03 V
wire length = 7.536e+03 = 3.444e+03 H + 4.092e+03 V
Placement tweakage ends.
move report: tweak moves 182 insts, mean move: 2.04 um, max move: 8.12 um
	max move on inst (vedic_mult/vm1/g1085): (79.46, 57.13) --> (71.34, 57.13)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=453.3MB) @(0:05:21 - 0:05:21).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 654 insts, mean move: 2.03 um, max move: 10.73 um
	max move on inst (vedic_mult/vm3/FE_RC_197_0): (71.05, 31.03) --> (68.15, 38.86)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        43.50 um
  inst (vedic_mult/csa_tree_add_83_52_groupi/FE_RC_153_0) with max move: (69.02, 54.52) -> (38.57, 41.47)
  mean    (X+Y) =         8.41 um
Total instances flipped for WireLenOpt: 44
Total instances flipped, including legalization: 2
Total instances moved : 693
*** cpu=0:00:00.1   mem=453.3M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=453.3MB) @(0:05:21 - 0:05:21).
*** maximum move = 43.5um ***
*** Finished refinePlace (0:05:21 mem=453.3M) ***
*** Finished re-routing un-routed nets (453.3M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=453.3M) ***
** GigaOpt Optimizer WNS Slack -1.585 TNS Slack -47.284 Density 94.33
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -1.585| -47.284|    94.33%|   0:00:00.0|  453.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.565| -46.309|    94.91%|   0:00:00.0|  453.3M|worst_case| default | acc/accumulated_result_reg[17]/D
|  -1.560| -46.159|    95.29%|   0:00:01.0|  453.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.565| -46.301|    95.21%|   0:00:03.0|  453.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.560| -46.159|    95.21%|   0:00:00.0|  453.3M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.579| -46.595|    95.16%|   0:00:01.0|  453.3M|worst_case| default | acc/accumulated_result_reg[17]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:05.4 real=0:00:05.0 mem=453.3M) ***
** GigaOpt Optimizer WNS Slack -1.579 TNS Slack -46.595 Density 95.16
*** Starting refinePlace (0:05:27 mem=453.3M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 711 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Total net length = 1.092e+04 (5.342e+03 5.577e+03) (ext = 2.093e+03)
....10....20....30....40....50
INFO: #iter = 50, old_wl=1.03924e+08, new_wl=8.99097e+07, |g|=700.959, maxD=55996.00, avgD=32.18
Total net length = 1.212e+04 (5.873e+03 6.244e+03) (ext = 2.241e+03)
[CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=453.3MB) @(0:05:27 - 0:05:27).
move report: CPR moves 106 insts, mean move: 9.68 um, max move: 44.66 um
	max move on inst (vedic_mult/vm1/g1069): (62.35, 64.96) --> (80.91, 38.86)
default core: bins with density >  0.75 = 77.8 % ( 7 / 9 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.024444, incremental np is triggered.
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
RPlace postIncrNP: Density = 1.024444 -> 1.004444.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[1.00 - 1.05] :	 2 (0.22%) -> 1 (0.11%)
[0.95 - 1.00] :	 1 (0.11%) -> 3 (0.33%)
[0.90 - 0.95] :	 1 (0.11%) -> 3 (0.33%)
[0.85 - 0.90] :	 4 (0.44%) -> 2 (0.22%)
[0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[CPU] RefinePlace/IncrNP (cpu=0:00:00.3, real=0:00:01.0, mem=453.4MB) @(0:05:27 - 0:05:27).
move report: incrNP moves 698 insts, mean move: 4.66 um, max move: 28.71 um
	max move on inst (vedic_mult/vm4/FE_RC_387_0): (79.17, 38.86) --> (63.51, 25.81)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=453.4MB) @(0:05:27 - 0:05:27).
move report: preRPlace moves 653 insts, mean move: 1.75 um, max move: 8.99 um
	max move on inst (vedic_mult/vm3/g1060): (63.51, 33.64) --> (59.74, 38.86)
wireLenOptFixPriorityInst 108 inst fixed
Placement tweakage begins.
wire length = 8.116e+03 = 3.919e+03 H + 4.196e+03 V
wire length = 7.572e+03 = 3.376e+03 H + 4.196e+03 V
Placement tweakage ends.
move report: tweak moves 173 insts, mean move: 1.88 um, max move: 9.57 um
	max move on inst (vedic_mult/csa_tree_add_83_52_groupi/FE_RC_365_0): (50.46, 54.52) --> (60.03, 54.52)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=453.4MB) @(0:05:27 - 0:05:27).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 655 insts, mean move: 1.92 um, max move: 11.89 um
	max move on inst (vedic_mult/csa_tree_add_83_52_groupi/FE_RC_365_0): (50.75, 51.91) --> (60.03, 54.52)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        32.77 um
  inst (vedic_mult/vm3/FE_RC_317_0) with max move: (66.41, 10.15) -> (67.86, 41.47)
  mean    (X+Y) =         5.05 um
Total instances flipped for WireLenOpt: 57
Total instances flipped, including legalization: 4
Total instances moved : 697
*** cpu=0:00:00.2   mem=453.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=453.4MB) @(0:05:27 - 0:05:27).
*** maximum move = 32.8um ***
*** Finished refinePlace (0:05:27 mem=453.4M) ***
*** Finished re-routing un-routed nets (453.4M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=453.4M) ***
** GigaOpt Optimizer WNS Slack -1.581 TNS Slack -46.906 Density 95.16
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -1.581| -46.906|    95.16%|   0:00:00.0|  453.4M|worst_case| default | acc/accumulated_result_reg[17]/D
|  -1.581| -46.906|    95.16%|   0:00:00.0|  453.4M|worst_case| default | acc/accumulated_result_reg[17]/D
|  -1.583| -46.805|    95.16%|   0:00:01.0|  453.4M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.578| -46.654|    95.16%|   0:00:01.0|  453.4M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.583| -46.805|    95.16%|   0:00:02.0|  453.4M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.578| -46.654|    95.16%|   0:00:01.0|  453.4M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.578| -46.654|    95.16%|   0:00:00.0|  453.4M|worst_case| default | acc/accumulated_result_reg[18]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:05.4 real=0:00:05.0 mem=453.4M) ***
** GigaOpt Optimizer WNS Slack -1.578 TNS Slack -46.654 Density 95.16
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -1.578| -46.654|    95.16%|   0:00:00.0|  453.4M|worst_case| default | acc/accumulated_result_reg[18]/D
|  -1.578| -46.654|    95.16%|   0:00:00.0|  453.4M|worst_case| default | acc/accumulated_result_reg[18]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.1 real=0:00:00.0 mem=453.4M) ***
*** Starting refinePlace (0:05:33 mem=453.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 711 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
[CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=453.4MB) @(0:05:33 - 0:05:33).
move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=453.4MB) @(0:05:33 - 0:05:33).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=453.4MB) @(0:05:33 - 0:05:33).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 104 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=453.4MB) @(0:05:33 - 0:05:33).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=453.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=453.4MB) @(0:05:33 - 0:05:33).
*** maximum move = 0.0um ***
*** Finished refinePlace (0:05:33 mem=453.4M) ***
*** Finished re-routing un-routed nets (453.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=453.4M) ***
** GigaOpt Optimizer WNS Slack -1.578 TNS Slack -46.654 Density 95.16

*** Finish pre-CTS Setup Fixing (cpu=0:01:03 real=0:01:03 mem=453.4M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view worst_case
Found active hold analysis view best_case

------------------------------------------------------------
     Summary (cpu=1.05min real=1.07min mem=390.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.578  |
|           TNS (ns):| -46.655 |
|    Violating Paths:|   32    |
|          All Paths:|   64    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.161%
Routing Overflow: 0.00% H and 2.46% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:07, real = 0:01:08, mem = 390.3M, totSessionCpu=0:05:33 **
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 103 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack -0.079 TNS Slack -0.192 Density 95.16
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -0.079|  -0.192|    95.16%|   0:00:00.0|  434.3M|worst_case| reg2reg | acc/accumulated_result_reg[29]/D
|  -0.079|  -0.192|    95.16%|   0:00:00.0|  440.0M|worst_case| reg2reg | acc/accumulated_result_reg[29]/D
|  -0.070|  -0.191|    95.16%|   0:00:00.0|  442.9M|worst_case| reg2reg | acc/accumulated_result_reg[29]/D
|  -0.080|  -0.200|    95.08%|   0:00:01.0|  443.0M|worst_case| reg2reg | acc/accumulated_result_reg[29]/D
|  -0.070|  -0.191|    95.16%|   0:00:00.0|  442.9M|worst_case| reg2reg | acc/accumulated_result_reg[29]/D
|  -0.070|  -0.191|    95.16%|   0:00:01.0|  442.8M|worst_case| reg2reg | acc/accumulated_result_reg[29]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=442.8M) ***
** GigaOpt Optimizer WNS Slack -0.070 TNS Slack -0.191 Density 95.16
*** Starting refinePlace (0:05:35 mem=442.8M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 711 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Total net length = 1.134e+04 (5.491e+03 5.853e+03) (ext = 2.064e+03)
....10....20....30....40....50
INFO: #iter = 50, old_wl=7.66959e+06, new_wl=1.96775e+06, |g|=3.89578, maxD=38355.00, avgD=148.85
Total net length = 1.280e+04 (6.132e+03 6.667e+03) (ext = 2.229e+03)
[CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=442.9MB) @(0:05:35 - 0:05:35).
move report: CPR moves 99 insts, mean move: 11.79 um, max move: 30.16 um
	max move on inst (vedic_mult/vm3/g1039): (67.86, 15.37) --> (55.97, 33.64)
default core: bins with density >  0.75 = 77.8 % ( 7 / 9 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.115556, incremental np is triggered.
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
RPlace postIncrNP: Density = 1.115556 -> 1.084444.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 1 (0.11%) -> 0 (0.00%)
[1.05 - 1.10] :	 1 (0.11%) -> 1 (0.11%)
[1.00 - 1.05] :	 0 (0.00%) -> 2 (0.22%)
[0.95 - 1.00] :	 1 (0.11%) -> 1 (0.11%)
[0.90 - 0.95] :	 1 (0.11%) -> 1 (0.11%)
[0.85 - 0.90] :	 2 (0.22%) -> 2 (0.22%)
[0.80 - 0.85] :	 1 (0.11%) -> 2 (0.22%)
[CPU] RefinePlace/IncrNP (cpu=0:00:00.3, real=0:00:00.0, mem=443.3MB) @(0:05:35 - 0:05:35).
move report: incrNP moves 700 insts, mean move: 4.32 um, max move: 19.43 um
	max move on inst (vedic_mult/vm3/g1085): (62.06, 31.03) --> (73.66, 38.86)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=443.4MB) @(0:05:35 - 0:05:36).
move report: preRPlace moves 683 insts, mean move: 2.51 um, max move: 8.12 um
	max move on inst (vedic_mult/vm3/FE_RC_315_0): (74.24, 33.64) --> (74.53, 25.81)
wireLenOptFixPriorityInst 100 inst fixed
Placement tweakage begins.
wire length = 8.619e+03 = 4.075e+03 H + 4.544e+03 V
wire length = 8.006e+03 = 3.461e+03 H + 4.544e+03 V
Placement tweakage ends.
move report: tweak moves 180 insts, mean move: 1.95 um, max move: 8.70 um
	max move on inst (vedic_mult/csa_tree_add_83_52_groupi/FE_RC_125_0): (55.10, 54.52) --> (46.40, 54.52)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=443.4MB) @(0:05:36 - 0:05:36).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 687 insts, mean move: 2.65 um, max move: 9.86 um
	max move on inst (vedic_mult/csa_tree_add_83_52_groupi/FE_RC_125_0): (53.65, 51.91) --> (46.40, 54.52)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        23.78 um
  inst (vedic_mult/csa_tree_add_83_52_groupi/FE_RC_341_0) with max move: (52.2, 36.25) -> (36.25, 44.08)
  mean    (X+Y) =         5.40 um
Total instances flipped for WireLenOpt: 65
Total instances flipped, including legalization: 3
Total instances moved : 695
*** cpu=0:00:00.2   mem=443.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=443.4MB) @(0:05:35 - 0:05:36).
*** maximum move = 23.8um ***
*** Finished refinePlace (0:05:36 mem=443.4M) ***
*** Finished re-routing un-routed nets (443.4M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=443.4M) ***
** GigaOpt Optimizer WNS Slack -0.040 TNS Slack -0.191 Density 95.16
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -0.040|  -0.191|    95.16%|   0:00:00.0|  443.4M|worst_case| default | acc/accumulated_result_reg[16]/D
|  -0.040|  -0.191|    95.16%|   0:00:00.0|  443.4M|worst_case| default | acc/accumulated_result_reg[16]/D
|  -0.045|  -0.237|    95.16%|   0:00:03.0|  443.4M|worst_case| default | acc/accumulated_result_reg[16]/D
|  -0.040|  -0.192|    95.16%|   0:00:01.0|  443.4M|worst_case| default | acc/accumulated_result_reg[16]/D
|  -0.040|  -0.192|    95.16%|   0:00:00.0|  443.4M|worst_case| default | acc/accumulated_result_reg[16]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=443.4M) ***
** GigaOpt Optimizer WNS Slack -0.040 TNS Slack -0.192 Density 95.16
*** Starting refinePlace (0:05:40 mem=443.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 711 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Total net length = 1.171e+04 (5.515e+03 6.197e+03) (ext = 2.130e+03)
....10....20....30....40....50
INFO: #iter = 50, old_wl=8.18434e+06, new_wl=1.62611e+06, |g|=55.5592, maxD=41372.00, avgD=152.81
Total net length = 1.390e+04 (6.629e+03 7.273e+03) (ext = 2.226e+03)
[CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=443.4MB) @(0:05:40 - 0:05:40).
move report: CPR moves 141 insts, mean move: 15.07 um, max move: 38.57 um
	max move on inst (acc/accumulated_result_reg[16]): (39.15, 70.18) --> (21.46, 49.30)
default core: bins with density >  0.75 = 77.8 % ( 7 / 9 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.143333, incremental np is triggered.
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
RPlace postIncrNP: Density = 1.143333 -> 1.123333.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 1 (0.11%) -> 1 (0.11%)
[1.05 - 1.10] :	 1 (0.11%) -> 1 (0.11%)
[1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[0.95 - 1.00] :	 0 (0.00%) -> 2 (0.22%)
[0.90 - 0.95] :	 2 (0.22%) -> 2 (0.22%)
[0.85 - 0.90] :	 2 (0.22%) -> 0 (0.00%)
[0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[CPU] RefinePlace/IncrNP (cpu=0:00:00.3, real=0:00:01.0, mem=443.4MB) @(0:05:40 - 0:05:40).
move report: incrNP moves 700 insts, mean move: 7.03 um, max move: 27.55 um
	max move on inst (acc/add_17_54/g1109): (37.12, 70.18) --> (25.23, 54.52)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=443.4MB) @(0:05:40 - 0:05:40).
move report: preRPlace moves 688 insts, mean move: 3.10 um, max move: 7.83 um
	max move on inst (vedic_mult/vm3/FE_RC_130_0): (55.97, 33.64) --> (50.75, 36.25)
wireLenOptFixPriorityInst 144 inst fixed
Placement tweakage begins.
wire length = 8.502e+03 = 3.995e+03 H + 4.507e+03 V
wire length = 8.023e+03 = 3.516e+03 H + 4.507e+03 V
Placement tweakage ends.
move report: tweak moves 159 insts, mean move: 2.30 um, max move: 8.70 um
	max move on inst (vedic_mult/vm1/g1040): (71.05, 62.35) --> (79.75, 62.35)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=443.4MB) @(0:05:40 - 0:05:40).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 690 insts, mean move: 3.29 um, max move: 11.89 um
	max move on inst (vedic_mult/vm1/g1040): (70.47, 59.74) --> (79.75, 62.35)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        37.99 um
  inst (vedic_mult/vm3/g1034) with max move: (73.08, 12.76) -> (50.75, 28.42)
  mean    (X+Y) =         8.40 um
Total instances flipped for WireLenOpt: 65
Total instances flipped, including legalization: 3
Total instances moved : 705
*** cpu=0:00:00.2   mem=443.4M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=443.4MB) @(0:05:40 - 0:05:40).
*** maximum move = 38.0um ***
*** Finished refinePlace (0:05:40 mem=443.4M) ***
*** Finished re-routing un-routed nets (443.4M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=443.4M) ***
** GigaOpt Optimizer WNS Slack -0.084 TNS Slack -0.196 Density 95.16
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -0.084|  -0.196|    95.16%|   0:00:00.0|  443.4M|worst_case| reg2reg | acc/accumulated_result_reg[27]/D
|  -0.083|  -0.196|    95.16%|   0:00:00.0|  443.4M|worst_case| reg2reg | acc/accumulated_result_reg[27]/D
|  -0.027|  -0.053|    95.26%|   0:00:00.0|  443.4M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -0.011|  -0.027|    95.26%|   0:00:00.0|  443.4M|worst_case| default | acc/accumulated_result_reg[19]/D
|  -0.011|  -0.011|    95.27%|   0:00:00.0|  443.4M|worst_case| default | acc/accumulated_result_reg[19]/D
|  -0.007|  -0.007|    95.46%|   0:00:00.0|  443.4M|worst_case| default | acc/accumulated_result_reg[19]/D
|   0.002|   0.000|    95.40%|   0:00:01.0|  443.4M|worst_case| default | acc/accumulated_result_reg[19]/D
|   0.002|   0.000|    95.40%|   0:00:02.0|  445.3M|worst_case| default | acc/accumulated_result_reg[19]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=445.3M) ***
** GigaOpt Optimizer WNS Slack 0.002 TNS Slack 0.000 Density 95.40
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.002|   0.000|    95.40%|   0:00:00.0|  445.3M|worst_case| default | acc/accumulated_result_reg[19]/D
|  -0.008|  -0.025|    95.40%|   0:00:03.0|  445.3M|worst_case| default | acc/accumulated_result_reg[19]/D
|   0.002|   0.000|    95.40%|   0:00:01.0|  445.3M|worst_case| default | acc/accumulated_result_reg[19]/D
|  -0.008|  -0.025|    95.40%|   0:00:01.0|  445.3M|worst_case| default | acc/accumulated_result_reg[19]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:04.7 real=0:00:05.0 mem=445.3M) ***
** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.025 Density 95.40
*** Starting refinePlace (0:05:48 mem=445.3M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 715 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Total net length = 1.128e+04 (5.130e+03 6.150e+03) (ext = 2.076e+03)
....10....20....30....40....50
INFO: #iter = 50, old_wl=8.07908e+06, new_wl=861191, |g|=2.45128, maxD=57968.00, avgD=210.68
Total net length = 1.327e+04 (5.838e+03 7.430e+03) (ext = 2.268e+03)
[CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=445.3MB) @(0:05:48 - 0:05:48).
move report: CPR moves 95 insts, mean move: 18.07 um, max move: 40.31 um
	max move on inst (vedic_mult/vm2/g1081): (64.09, 64.96) --> (80.91, 41.47)
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.268889, incremental np is triggered.
default core: bins with density >  0.75 = 77.8 % ( 7 / 9 )
RPlace postIncrNP: Density = 1.268889 -> 1.101111.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 2 (0.22%) -> 1 (0.11%)
[1.05 - 1.10] :	 0 (0.00%) -> 1 (0.11%)
[1.00 - 1.05] :	 0 (0.00%) -> 2 (0.22%)
[0.95 - 1.00] :	 0 (0.00%) -> 1 (0.11%)
[0.90 - 0.95] :	 2 (0.22%) -> 1 (0.11%)
[0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[0.80 - 0.85] :	 3 (0.33%) -> 2 (0.22%)
[CPU] RefinePlace/IncrNP (cpu=0:00:00.3, real=0:00:00.0, mem=445.3MB) @(0:05:48 - 0:05:49).
move report: incrNP moves 709 insts, mean move: 7.84 um, max move: 35.38 um
	max move on inst (vedic_mult/vm2/g1084): (54.81, 75.40) --> (64.09, 49.30)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=445.4MB) @(0:05:49 - 0:05:49).
move report: preRPlace moves 686 insts, mean move: 3.29 um, max move: 12.47 um
	max move on inst (vedic_mult/csa_tree_add_83_52_groupi/FE_RC_321_0): (43.79, 28.42) --> (41.76, 17.98)
wireLenOptFixPriorityInst 95 inst fixed
Placement tweakage begins.
wire length = 8.458e+03 = 4.005e+03 H + 4.453e+03 V
wire length = 7.846e+03 = 3.392e+03 H + 4.453e+03 V
Placement tweakage ends.
move report: tweak moves 217 insts, mean move: 2.26 um, max move: 15.37 um
	max move on inst (vedic_mult/vm1/g1042): (67.57, 59.74) --> (52.20, 59.74)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=445.4MB) @(0:05:49 - 0:05:49).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 690 insts, mean move: 3.55 um, max move: 17.11 um
	max move on inst (acc/add_17_54/FE_RC_194_0): (39.15, 72.79) --> (53.65, 75.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        37.12 um
  inst (vedic_mult/vm2/FE_RC_55_0) with max move: (39.44, 67.57) -> (55.68, 46.69)
  mean    (X+Y) =         9.60 um
Total instances flipped for WireLenOpt: 36
Total instances flipped, including legalization: 3
Total instances moved : 708
*** cpu=0:00:00.2   mem=445.4M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=445.4MB) @(0:05:48 - 0:05:49).
*** maximum move = 37.1um ***
*** Finished refinePlace (0:05:49 mem=445.4M) ***
*** Finished re-routing un-routed nets (445.4M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=445.4M) ***
** GigaOpt Optimizer WNS Slack -0.016 TNS Slack -0.025 Density 95.40
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -0.016|  -0.025|    95.40%|   0:00:00.0|  445.4M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -0.016|  -0.025|    95.40%|   0:00:00.0|  445.4M|worst_case| default | acc/accumulated_result_reg[31]/D
|  -0.008|  -0.008|    95.52%|   0:00:00.0|  445.4M|worst_case| default | acc/accumulated_result_reg[31]/D
|   0.005|   0.000|    95.52%|   0:00:00.0|  445.4M|worst_case| default | acc/accumulated_result_reg[20]/D
|   0.014|   0.000|    95.62%|   0:00:01.0|  445.4M|worst_case| default | acc/accumulated_result_reg[20]/D
|   0.014|   0.000|    95.62%|   0:00:02.0|  449.3M|worst_case| default | acc/accumulated_result_reg[20]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:03.4 real=0:00:03.0 mem=449.3M) ***
** GigaOpt Optimizer WNS Slack 0.014 TNS Slack 0.000 Density 95.62
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.014|   0.000|    95.62%|   0:00:00.0|  449.3M|worst_case| default | acc/accumulated_result_reg[20]/D
|   0.008|   0.000|    95.62%|   0:00:03.0|  449.3M|worst_case| default | acc/accumulated_result_reg[20]/D
|   0.008|   0.000|    95.62%|   0:00:00.0|  449.3M|worst_case| default | acc/accumulated_result_reg[20]/D
|   0.008|   0.000|    95.62%|   0:00:01.0|  449.3M|worst_case| default | acc/accumulated_result_reg[20]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:04.5 real=0:00:04.0 mem=449.3M) ***
** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 95.62
*** Starting refinePlace (0:05:57 mem=449.3M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 718 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Total net length = 1.102e+04 (4.964e+03 6.059e+03) (ext = 2.034e+03)
....10....20....30....40....50
INFO: #iter = 50, old_wl=5.7763e+06, new_wl=2.15061e+06, |g|=391.783, maxD=30806.00, avgD=47.33
Total net length = 1.146e+04 (5.110e+03 6.352e+03) (ext = 2.070e+03)
[CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=449.3MB) @(0:05:57 - 0:05:57).
move report: CPR moves 121 insts, mean move: 4.33 um, max move: 17.11 um
	max move on inst (acc/add_17_54/g995): (28.71, 67.57) --> (30.16, 51.91)
default core: bins with density >  0.75 =  100 % ( 9 / 9 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.078889, incremental np is triggered.
default core: bins with density >  0.75 = 77.8 % ( 7 / 9 )
RPlace postIncrNP: Density = 1.078889 -> 1.138889.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 0 (0.00%) -> 2 (0.22%)
[1.05 - 1.10] :	 1 (0.11%) -> 0 (0.00%)
[1.00 - 1.05] :	 1 (0.11%) -> 1 (0.11%)
[0.95 - 1.00] :	 2 (0.22%) -> 2 (0.22%)
[0.90 - 0.95] :	 1 (0.11%) -> 0 (0.00%)
[0.85 - 0.90] :	 4 (0.44%) -> 0 (0.00%)
[0.80 - 0.85] :	 0 (0.00%) -> 2 (0.22%)
[CPU] RefinePlace/IncrNP (cpu=0:00:00.3, real=0:00:01.0, mem=449.3MB) @(0:05:57 - 0:05:57).
move report: incrNP moves 710 insts, mean move: 4.95 um, max move: 19.72 um
	max move on inst (acc/add_17_54/FE_RC_77_0): (37.12, 70.18) --> (33.06, 54.52)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=449.4MB) @(0:05:57 - 0:05:57).
move report: preRPlace moves 705 insts, mean move: 3.48 um, max move: 10.15 um
	max move on inst (acc/accumulated_result_reg[2]): (31.03, 15.37) --> (26.10, 10.15)
wireLenOptFixPriorityInst 123 inst fixed
Placement tweakage begins.
wire length = 8.585e+03 = 3.965e+03 H + 4.620e+03 V
wire length = 8.039e+03 = 3.419e+03 H + 4.620e+03 V
Placement tweakage ends.
move report: tweak moves 161 insts, mean move: 2.20 um, max move: 12.18 um
	max move on inst (vedic_mult/vm3/g1080): (77.14, 23.20) --> (64.96, 23.20)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=449.4MB) @(0:05:57 - 0:05:57).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 708 insts, mean move: 3.64 um, max move: 14.21 um
	max move on inst (vedic_mult/vm3/g1080): (76.56, 25.81) --> (64.96, 23.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        29.00 um
  inst (acc/accumulated_result_reg[27]) with max move: (35.09, 75.4) -> (29.58, 51.91)
  mean    (X+Y) =         5.21 um
Total instances flipped for WireLenOpt: 52
Total instances flipped, including legalization: 5
Total instances moved : 700
*** cpu=0:00:00.2   mem=449.4M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=449.4MB) @(0:05:57 - 0:05:57).
*** maximum move = 29.0um ***
*** Finished refinePlace (0:05:57 mem=449.4M) ***
*** Finished re-routing un-routed nets (449.4M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=449.4M) ***
** GigaOpt Optimizer WNS Slack 0.018 TNS Slack 0.000 Density 95.62
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.018|   0.000|    95.62%|   0:00:00.0|  449.4M|worst_case| default | acc/accumulated_result_reg[20]/D
|   0.024|   0.000|    95.62%|   0:00:03.0|  449.4M|worst_case| default | acc/accumulated_result_reg[20]/D
|   0.018|   0.000|    95.62%|   0:00:01.0|  449.4M|worst_case| default | acc/accumulated_result_reg[20]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:04.4 real=0:00:04.0 mem=449.4M) ***
** GigaOpt Optimizer WNS Slack 0.018 TNS Slack 0.000 Density 95.62
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.018|   0.000|    95.62%|   0:00:00.0|  449.4M|worst_case| default | acc/accumulated_result_reg[20]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.1 real=0:00:00.0 mem=449.4M) ***
*** Starting refinePlace (0:06:02 mem=449.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 718 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
[CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=449.4MB) @(0:06:02 - 0:06:02).
move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=449.4MB) @(0:06:02 - 0:06:02).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=449.4MB) @(0:06:02 - 0:06:02).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 129 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=449.4MB) @(0:06:02 - 0:06:02).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=449.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=449.4MB) @(0:06:02 - 0:06:02).
*** maximum move = 0.0um ***
*** Finished refinePlace (0:06:02 mem=449.4M) ***
*** Finished re-routing un-routed nets (449.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=449.4M) ***
** GigaOpt Optimizer WNS Slack 0.024 TNS Slack 0.000 Density 95.62

*** Finish pre-CTS Setup Fixing (cpu=0:00:28.8 real=0:00:29.0 mem=449.4M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view worst_case
Found active hold analysis view best_case

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.48min real=0.48min mem=393.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.024  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   64    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.618%
Routing Overflow: 0.00% H and 2.46% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:37, real = 0:01:37, mem = 393.9M, totSessionCpu=0:06:02 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view worst_case
Found active hold analysis view best_case

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=391.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   64    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.618%
Routing Overflow: 0.00% H and 2.46% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:37, real = 0:01:37, mem = 391.9M, totSessionCpu=0:06:02 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 103 no-driver nets excluded.
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -1.554| -45.788|    95.62%|   0:00:00.0|  437.7M|worst_case| default | acc/accumulated_result_reg[20]/D
|  -1.554| -45.788|    95.62%|   0:00:00.0|  438.0M|worst_case| default | acc/accumulated_result_reg[20]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=437.8M) ***
End: GigaOpt harden opt
*** Timing NOT met, worst failing slack is -1.554
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -1.554  TNS Slack -45.788 Density 95.62
** reclaim pass 0 (0.1) : commits = 9
** reclaim pass 1 (0.1) : commits = 64
** reclaim pass 2 (0.0) : commits = 1
** reclaim pass 3 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -1.546  TNS Slack -45.721 Density 92.67

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 9 Resize = 41 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |      41  |       0    |
| Num insts Downsized               |      41  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 709 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=398.5MB) @(0:06:03 - 0:06:03).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=398.5MB) @(0:06:03 - 0:06:03).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 7.981e+03 = 3.359e+03 H + 4.621e+03 V
wire length = 7.866e+03 = 3.244e+03 H + 4.621e+03 V
Placement tweakage ends.
move report: tweak moves 64 insts, mean move: 2.74 um, max move: 8.12 um
	max move on inst (acc/add_17_54/FE_OCPC5_product_15_): (35.67, 41.47) --> (27.55, 41.47)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=398.5MB) @(0:06:03 - 0:06:03).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 64 insts, mean move: 2.74 um, max move: 8.12 um
	max move on inst (acc/add_17_54/FE_OCPC5_product_15_): (35.67, 41.47) --> (27.55, 41.47)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         8.12 um
  inst (acc/add_17_54/FE_OCPC5_product_15_) with max move: (35.67, 41.47) -> (27.55, 41.47)
  mean    (X+Y) =         2.74 um
Total instances flipped for WireLenOpt: 4
Total instances flipped, including legalization: 13
Total instances moved : 64
*** cpu=0:00:00.0   mem=398.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=398.5MB) @(0:06:03 - 0:06:03).
** Finished Reclaim (cpu = 0:00:00.6) (real = 0:00:01.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=398.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 1.58% V (0:00:00.0 401.1M)

Phase 1e-1f Overflow: 0.00% H + 0.39% V (0:00:00.0 401.7M)

Phase 1l Overflow: 0.00% H + 3.49% V (0:00:00.0 401.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	4	 0.19%
 -3:	0	 0.00%	5	 0.24%
 -2:	0	 0.00%	19	 0.93%
 -1:	0	 0.00%	28	 1.36%
--------------------------------------
  0:	0	 0.00%	46	 2.24%
  1:	0	 0.00%	45	 2.19%
  2:	0	 0.00%	39	 1.90%
  3:	0	 0.00%	17	 0.83%
  4:	0	 0.00%	21	 1.02%
  5:	2052	100.00%	1828	89.08%


Total length: 8.985e+03um, number of vias: 4509
M1(H) length: 2.180e+01um, number of vias: 2296
M2(V) length: 4.262e+03um, number of vias: 1875
M3(H) length: 3.513e+03um, number of vias: 287
M4(V) length: 1.038e+03um, number of vias: 25
M5(H) length: 8.155e+01um, number of vias: 13
M6(V) length: 2.073e+01um, number of vias: 7
M7(H) length: 2.921e+01um, number of vias: 6
M8(V) length: 1.914e+01um, number of vias: 0
M9(H) length: 0.000e+00um

Peak Memory Usage was 404.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=398.5M) ***

Extraction called for design 'hybrid_mac' of instances=709 and nets=871 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design hybrid_mac.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 398.547M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 396.8M, InitMEM = 396.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=383.535 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 383.5M) ***
Found active setup analysis view worst_case
Found active hold analysis view best_case

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=383.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.580  |
|           TNS (ns):| -46.664 |
|    Violating Paths:|   32    |
|          All Paths:|   64    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.670%
Routing Overflow: 0.00% H and 3.49% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:38, real = 0:01:38, mem = 383.5M, totSessionCpu=0:06:03 **
Trial Route Overflow 0.0(H) 3.48588263757(V)
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 3.
Iteration  6: Total net bbox = 5.926e+03 (2.81e+03 3.12e+03)
              Est.  stn bbox = 5.926e+03 (2.81e+03 3.12e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 384.0M
Iteration  7: Total net bbox = 6.229e+03 (2.99e+03 3.23e+03)
              Est.  stn bbox = 6.229e+03 (2.99e+03 3.23e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 384.0M
Iteration  8: Total net bbox = 6.872e+03 (3.30e+03 3.57e+03)
              Est.  stn bbox = 6.872e+03 (3.30e+03 3.57e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 384.0M
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 709 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=383.7MB) @(0:06:03 - 0:06:03).
move report: preRPlace moves 579 insts, mean move: 1.19 um, max move: 5.80 um
	max move on inst (vedic_mult/vm2/g1080): (67.57, 57.13) --> (64.38, 59.74)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 7.547e+03 = 3.751e+03 H + 3.796e+03 V
wire length = 6.933e+03 = 3.137e+03 H + 3.796e+03 V
Placement tweakage ends.
move report: tweak moves 174 insts, mean move: 2.16 um, max move: 8.99 um
	max move on inst (vedic_mult/vm4/g1088): (71.92, 28.42) --> (62.93, 28.42)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=383.7MB) @(0:06:03 - 0:06:03).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 607 insts, mean move: 1.45 um, max move: 12.18 um
	max move on inst (vedic_mult/vm4/g1088): (72.50, 31.03) --> (62.93, 28.42)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        12.18 um
  inst (vedic_mult/vm4/g1088) with max move: (72.5, 31.03) -> (62.93, 28.42)
  mean    (X+Y) =         1.45 um
Total instances flipped for WireLenOpt: 8
Total instances flipped, including legalization: 76
Total instances moved : 607
*** cpu=0:00:00.1   mem=383.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=383.7MB) @(0:06:03 - 0:06:03).
Total net length = 6.952e+03 (3.136e+03 3.815e+03) (ext = 1.855e+03)
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
*** Starting trialRoute (mem=383.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.73% V (0:00:00.0 386.2M)

Phase 1e-1f Overflow: 0.00% H + 0.19% V (0:00:00.0 386.8M)

Phase 1l Overflow: 0.00% H + 2.76% V (0:00:00.0 386.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	6	 0.29%
 -2:	0	 0.00%	3	 0.15%
 -1:	0	 0.00%	42	 2.05%
--------------------------------------
  0:	0	 0.00%	62	 3.02%
  1:	0	 0.00%	51	 2.49%
  2:	0	 0.00%	30	 1.46%
  3:	0	 0.00%	18	 0.88%
  4:	0	 0.00%	16	 0.78%
  5:	2052	100.00%	1824	88.89%


Total length: 8.017e+03um, number of vias: 4461
M1(H) length: 2.237e+01um, number of vias: 2296
M2(V) length: 3.712e+03um, number of vias: 1882
M3(H) length: 3.390e+03um, number of vias: 242
M4(V) length: 7.617e+02um, number of vias: 19
M5(H) length: 8.329e+01um, number of vias: 13
M6(V) length: 3.291e+01um, number of vias: 5
M7(H) length: 3.685e+00um, number of vias: 4
M8(V) length: 1.073e+01um, number of vias: 0
M9(H) length: 0.000e+00um

Peak Memory Usage was 389.6M 
*** Finished trialRoute (cpu=0:00:00.1 mem=383.7M) ***

Extraction called for design 'hybrid_mac' of instances=709 and nets=871 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design hybrid_mac.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 383.656M)
Found active setup analysis view worst_case
Found active hold analysis view best_case
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=383.656 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=383.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.625  |
|           TNS (ns):| -47.253 |
|    Violating Paths:|   32    |
|          All Paths:|   64    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.670%
------------------------------------------------------------
**optDesign ... cpu = 0:01:38, real = 0:01:38, mem = 383.7M, totSessionCpu=0:06:04 **
*** Timing NOT met, worst failing slack is -1.625
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -1.625 TNS Slack -47.253 Density 92.67
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -1.625| -47.253|    92.67%|   0:00:00.0|  443.8M|worst_case| default | acc/accumulated_result_reg[22]/D
|  -1.604| -46.896|    94.92%|   0:00:00.0|  451.6M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.604| -46.857|    95.00%|   0:00:00.0|  451.6M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.639| -47.961|    95.19%|   0:00:03.0|  459.3M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.638| -47.972|    95.19%|   0:00:01.0|  459.3M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.639| -47.972|    95.19%|   0:00:01.0|  459.3M|worst_case| default | acc/accumulated_result_reg[28]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=459.3M) ***
** GigaOpt Optimizer WNS Slack -1.639 TNS Slack -47.972 Density 95.19
*** Starting refinePlace (0:06:09 mem=459.3M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 732 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Total net length = 7.742e+03 (3.547e+03 4.195e+03) (ext = 1.891e+03)
....10....20....30....40....50
INFO: #iter = 50, old_wl=1.08499e+08, new_wl=9.42414e+07, |g|=3064.41, maxD=52749.00, avgD=168.26
Total net length = 1.017e+04 (4.405e+03 5.761e+03) (ext = 2.137e+03)
[CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=459.3MB) @(0:06:09 - 0:06:09).
move report: CPR moves 134 insts, mean move: 13.31 um, max move: 33.64 um
	max move on inst (acc/add_17_54/g1235): (31.03, 15.37) --> (41.18, 38.86)
default core: bins with density >  0.75 = 77.8 % ( 7 / 9 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.197778, incremental np is triggered.
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
RPlace postIncrNP: Density = 1.197778 -> 1.067778.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 2 (0.22%) -> 0 (0.00%)
[1.05 - 1.10] :	 0 (0.00%) -> 2 (0.22%)
[1.00 - 1.05] :	 1 (0.11%) -> 0 (0.00%)
[0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[0.90 - 0.95] :	 1 (0.11%) -> 6 (0.67%)
[0.85 - 0.90] :	 1 (0.11%) -> 0 (0.00%)
[0.80 - 0.85] :	 2 (0.22%) -> 1 (0.11%)
[CPU] RefinePlace/IncrNP (cpu=0:00:00.3, real=0:00:00.0, mem=459.7MB) @(0:06:09 - 0:06:09).
move report: incrNP moves 719 insts, mean move: 5.61 um, max move: 22.62 um
	max move on inst (acc/add_17_54/g1219): (35.67, 36.25) --> (28.71, 20.59)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=459.7MB) @(0:06:09 - 0:06:10).
move report: preRPlace moves 679 insts, mean move: 1.66 um, max move: 7.54 um
	max move on inst (vedic_mult/vm2/g1048): (56.26, 51.91) --> (53.94, 57.13)
wireLenOptFixPriorityInst 135 inst fixed
Placement tweakage begins.
wire length = 8.125e+03 = 4.041e+03 H + 4.085e+03 V
wire length = 7.557e+03 = 3.472e+03 H + 4.085e+03 V
Placement tweakage ends.
move report: tweak moves 190 insts, mean move: 2.08 um, max move: 8.99 um
	max move on inst (vedic_mult/vm3/g1080): (67.28, 31.03) --> (58.29, 31.03)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=459.7MB) @(0:06:10 - 0:06:10).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 682 insts, mean move: 1.94 um, max move: 11.02 um
	max move on inst (vedic_mult/vm1/FE_RC_209_0): (66.99, 75.40) --> (75.40, 72.79)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        21.17 um
  inst (acc/add_17_54/g1078) with max move: (36.54, 15.37) -> (31.03, 31.03)
  mean    (X+Y) =         5.88 um
Total instances flipped for WireLenOpt: 67
Total instances flipped, including legalization: 6
Total instances moved : 720
*** cpu=0:00:00.2   mem=459.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=459.7MB) @(0:06:09 - 0:06:10).
*** maximum move = 21.2um ***
*** Finished refinePlace (0:06:10 mem=459.7M) ***
*** Finished re-routing un-routed nets (459.7M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=459.7M) ***
** GigaOpt Optimizer WNS Slack -1.601 TNS Slack -47.078 Density 95.11
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -1.601| -47.078|    95.11%|   0:00:00.0|  459.7M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.601| -47.078|    95.11%|   0:00:01.0|  459.7M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.580| -46.606|    95.29%|   0:00:02.0|  459.7M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.580| -46.550|    95.29%|   0:00:00.0|  459.7M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.587| -46.837|    95.16%|   0:00:03.0|  459.7M|worst_case| default | acc/accumulated_result_reg[23]/D
|  -1.602| -47.034|    95.03%|   0:00:02.0|  459.7M|worst_case| default | acc/accumulated_result_reg[28]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:07.1 real=0:00:08.0 mem=459.7M) ***
** GigaOpt Optimizer WNS Slack -1.602 TNS Slack -47.034 Density 95.03
*** Starting refinePlace (0:06:17 mem=459.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 730 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Total net length = 1.094e+04 (5.213e+03 5.726e+03) (ext = 2.003e+03)
....10....20....30....40....50
INFO: #iter = 50, old_wl=1.05165e+08, new_wl=9.73949e+07, |g|=116.485, maxD=34314.00, avgD=48.14
Total net length = 1.194e+04 (5.555e+03 6.383e+03) (ext = 2.116e+03)
[CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=459.7MB) @(0:06:17 - 0:06:17).
move report: CPR moves 135 insts, mean move: 8.70 um, max move: 24.07 um
	max move on inst (vedic_mult/vm4/g1082): (64.96, 25.81) --> (70.76, 44.08)
default core: bins with density >  0.75 = 77.8 % ( 7 / 9 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.164444, incremental np is triggered.
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
RPlace postIncrNP: Density = 1.164444 -> 1.032222.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 2 (0.22%) -> 0 (0.00%)
[1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[1.00 - 1.05] :	 0 (0.00%) -> 2 (0.22%)
[0.95 - 1.00] :	 0 (0.00%) -> 1 (0.11%)
[0.90 - 0.95] :	 1 (0.11%) -> 5 (0.56%)
[0.85 - 0.90] :	 4 (0.44%) -> 0 (0.00%)
[0.80 - 0.85] :	 1 (0.11%) -> 1 (0.11%)
[CPU] RefinePlace/IncrNP (cpu=0:00:00.2, real=0:00:00.0, mem=459.8MB) @(0:06:17 - 0:06:17).
move report: incrNP moves 718 insts, mean move: 4.26 um, max move: 17.40 um
	max move on inst (acc/add_17_54/g981): (22.91, 57.13) --> (29.87, 67.57)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=459.8MB) @(0:06:17 - 0:06:17).
move report: preRPlace moves 675 insts, mean move: 1.64 um, max move: 6.96 um
	max move on inst (acc/add_17_54/FE_RC_86_0): (14.79, 70.18) --> (19.14, 72.79)
wireLenOptFixPriorityInst 135 inst fixed
Placement tweakage begins.
wire length = 8.137e+03 = 4.020e+03 H + 4.118e+03 V
wire length = 7.589e+03 = 3.472e+03 H + 4.118e+03 V
Placement tweakage ends.
move report: tweak moves 163 insts, mean move: 2.06 um, max move: 8.70 um
	max move on inst (vedic_mult/vm1/FE_RC_208_0): (74.53, 72.79) --> (65.83, 72.79)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=459.8MB) @(0:06:17 - 0:06:17).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 673 insts, mean move: 1.78 um, max move: 9.57 um
	max move on inst (acc/add_17_54/FE_RC_77_0): (33.35, 54.52) --> (26.39, 51.91)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        15.66 um
  inst (acc/add_17_54/g979) with max move: (32.48, 49.3) -> (27.26, 59.74)
  mean    (X+Y) =         3.94 um
Total instances flipped for WireLenOpt: 60
Total instances flipped, including legalization: 4
Total instances moved : 712
*** cpu=0:00:00.2   mem=459.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=459.8MB) @(0:06:17 - 0:06:17).
*** maximum move = 15.7um ***
*** Finished refinePlace (0:06:17 mem=459.8M) ***
*** Finished re-routing un-routed nets (459.8M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=459.8M) ***
** GigaOpt Optimizer WNS Slack -1.602 TNS Slack -47.044 Density 95.03
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -1.602| -47.044|    95.03%|   0:00:00.0|  459.8M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.602| -47.044|    95.03%|   0:00:00.0|  459.8M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.593| -46.749|    95.13%|   0:00:01.0|  459.8M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.592| -46.746|    95.13%|   0:00:02.0|  459.8M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.592| -46.746|    95.13%|   0:00:03.0|  459.8M|worst_case| default | acc/accumulated_result_reg[28]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:05.9 real=0:00:06.0 mem=459.8M) ***
** GigaOpt Optimizer WNS Slack -1.592 TNS Slack -46.746 Density 95.13
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -1.592| -46.746|    95.13%|   0:00:00.0|  459.8M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.592| -46.746|    95.13%|   0:00:00.0|  459.8M|worst_case| default | acc/accumulated_result_reg[28]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=459.8M) ***
*** Starting refinePlace (0:06:23 mem=459.8M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 731 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
[CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=459.8MB) @(0:06:23 - 0:06:23).
move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.001111, incremental np is triggered.
default core: bins with density >  0.75 = 88.9 % ( 8 / 9 )
RPlace postIncrNP: Density = 1.001111 -> 1.053333.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[1.05 - 1.10] :	 0 (0.00%) -> 1 (0.11%)
[1.00 - 1.05] :	 1 (0.11%) -> 1 (0.11%)
[0.95 - 1.00] :	 3 (0.33%) -> 1 (0.11%)
[0.90 - 0.95] :	 5 (0.56%) -> 4 (0.44%)
[0.85 - 0.90] :	 0 (0.00%) -> 2 (0.22%)
[0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[CPU] RefinePlace/IncrNP (cpu=0:00:00.3, real=0:00:00.0, mem=459.8MB) @(0:06:23 - 0:06:24).
move report: incrNP moves 707 insts, mean move: 2.93 um, max move: 11.31 um
	max move on inst (acc/add_17_54/g1256): (26.97, 17.98) --> (20.88, 23.20)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=459.8MB) @(0:06:24 - 0:06:24).
move report: preRPlace moves 690 insts, mean move: 2.02 um, max move: 8.70 um
	max move on inst (vedic_mult/vm1/FE_RC_208_0): (68.15, 75.40) --> (71.63, 70.18)
wireLenOptFixPriorityInst 146 inst fixed
Placement tweakage begins.
wire length = 8.112e+03 = 3.967e+03 H + 4.145e+03 V
wire length = 7.582e+03 = 3.437e+03 H + 4.145e+03 V
Placement tweakage ends.
move report: tweak moves 180 insts, mean move: 1.98 um, max move: 8.70 um
	max move on inst (vedic_mult/vm1/FE_RC_138_0): (75.69, 72.79) --> (66.99, 72.79)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=459.8MB) @(0:06:24 - 0:06:24).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 691 insts, mean move: 2.16 um, max move: 12.18 um
	max move on inst (vedic_mult/vm1/FE_RC_138_0): (73.95, 67.57) --> (66.99, 72.79)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        15.37 um
  inst (acc/add_17_54/g1256) with max move: (26.97, 17.98) -> (19.43, 25.81)
  mean    (X+Y) =         3.35 um
Total instances flipped for WireLenOpt: 59
Total instances flipped, including legalization: 4
Total instances moved : 682
*** cpu=0:00:00.2   mem=459.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=459.8MB) @(0:06:23 - 0:06:24).
*** maximum move = 15.4um ***
*** Finished refinePlace (0:06:24 mem=459.8M) ***
*** Finished re-routing un-routed nets (459.8M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=459.8M) ***
** GigaOpt Optimizer WNS Slack -1.591 TNS Slack -46.703 Density 95.13

*** Finish pre-CTS Setup Fixing (cpu=0:00:19.8 real=0:00:19.0 mem=459.8M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view worst_case
Found active hold analysis view best_case

------------------------------------------------------------
     Summary (cpu=0.34min real=0.33min mem=403.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.590  |
|           TNS (ns):| -46.703 |
|    Violating Paths:|   32    |
|          All Paths:|   64    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.129%
Routing Overflow: 0.00% H and 2.76% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:58, real = 0:01:59, mem = 403.4M, totSessionCpu=0:06:24 **
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 95.13
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.000|   0.000|    95.13%|   0:00:00.0|  447.2M|worst_case| default | acc/accumulated_result_reg[28]/D
|   0.000|   0.000|    95.13%|   0:00:03.0|  455.0M|worst_case| default | acc/accumulated_result_reg[28]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=455.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=455.0M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view worst_case
Found active hold analysis view best_case

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.06min real=0.05min mem=406.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   64    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.129%
Routing Overflow: 0.00% H and 2.76% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:02, real = 0:02:02, mem = 406.2M, totSessionCpu=0:06:27 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view worst_case
Found active hold analysis view best_case

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=404.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   64    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.129%
Routing Overflow: 0.00% H and 2.76% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:02, real = 0:02:02, mem = 404.2M, totSessionCpu=0:06:27 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -1.591| -46.703|    95.13%|   0:00:00.0|  450.5M|worst_case| default | acc/accumulated_result_reg[28]/D
|  -1.590| -46.703|    95.13%|   0:00:00.0|  450.7M|worst_case| default | acc/accumulated_result_reg[28]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=450.5M) ***
End: GigaOpt harden opt
*** Starting trialRoute (mem=408.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 1.47% V (0:00:00.0 410.7M)

Phase 1e-1f Overflow: 0.00% H + 0.39% V (0:00:00.0 411.3M)

Phase 1l Overflow: 0.00% H + 3.53% V (0:00:00.0 411.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	3	 0.15%
 -3:	0	 0.00%	4	 0.19%
 -2:	0	 0.00%	23	 1.12%
 -1:	0	 0.00%	27	 1.32%
--------------------------------------
  0:	0	 0.00%	54	 2.63%
  1:	0	 0.00%	48	 2.34%
  2:	0	 0.00%	41	 2.00%
  3:	0	 0.00%	16	 0.78%
  4:	0	 0.00%	17	 0.83%
  5:	2052	100.00%	1819	88.65%


Total length: 8.443e+03um, number of vias: 4531
M1(H) length: 2.073e+01um, number of vias: 2361
M2(V) length: 3.959e+03um, number of vias: 1881
M3(H) length: 3.518e+03um, number of vias: 240
M4(V) length: 7.640e+02um, number of vias: 24
M5(H) length: 8.619e+01um, number of vias: 19
M6(V) length: 6.539e+01um, number of vias: 4
M7(H) length: 1.964e+01um, number of vias: 2
M8(V) length: 1.073e+01um, number of vias: 0
M9(H) length: 0.000e+00um

Peak Memory Usage was 414.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=408.4M) ***

Extraction called for design 'hybrid_mac' of instances=731 and nets=891 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design hybrid_mac.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 408.383M)
*** Starting delays update (0:06:28 mem=408.4M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=393.121 CPU=0:00:00.1 REAL=0:00:00.0)
*** Finished delays update (0:06:28 mem=393.1M) ***
Begin: GigaOpt Reclaim Optimization
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -1.559  TNS Slack -46.102 Density 95.13
** reclaim pass 0 (0.1) : commits = 38
** reclaim pass 1 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -1.582  TNS Slack -46.788 Density 93.41

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 31 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |      31  |       0    |
| Num insts Downsized               |      31  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
** Finished Reclaim (cpu = 0:00:00.2) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.55 |  93.41  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.55 |  93.41  |   0:00:00.0|     449.2M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=449.2M) ***

End: GigaOpt DRV Optimization
Design WNS changes after trial route: -1.59049999714 -> -1.55149996281 (bump = -0.03900003433)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -1.552 TNS Slack -45.818 Density 93.41
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -1.552| -45.818|    93.41%|   0:00:00.0|  451.2M|worst_case| default | acc/accumulated_result_reg[23]/D
|  -1.551| -45.818|    93.41%|   0:00:00.0|  456.1M|worst_case| default | acc/accumulated_result_reg[23]/D
|  -1.551| -45.595|    93.71%|   0:00:01.0|  456.3M|worst_case| default | acc/accumulated_result_reg[23]/D
|  -1.539| -45.569|    93.62%|   0:00:00.0|  458.2M|worst_case| default | acc/accumulated_result_reg[29]/D
|  -1.535| -45.534|    93.63%|   0:00:01.0|  458.1M|worst_case| default | acc/accumulated_result_reg[29]/D
|  -1.535| -45.532|    93.68%|   0:00:00.0|  458.2M|worst_case| default | acc/accumulated_result_reg[29]/D
|  -1.535| -45.532|    93.76%|   0:00:02.0|  458.1M|worst_case| default | acc/accumulated_result_reg[29]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:03.6 real=0:00:04.0 mem=458.1M) ***
** GigaOpt Optimizer WNS Slack -1.535 TNS Slack -45.532 Density 93.76
*** Starting refinePlace (0:06:32 mem=458.1M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 733 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=458.1MB) @(0:06:32 - 0:06:32).
move report: rPlace moves 2 insts, mean move: 0.29 um, max move: 0.29 um
	max move on inst (acc/add_17_54/FE_OCPC32_FE_RN_119_0): (28.42, 49.30) --> (28.13, 49.30)
move report: overall moves 2 insts, mean move: 0.29 um, max move: 0.29 um
	max move on inst (acc/add_17_54/FE_OCPC32_FE_RN_119_0): (28.42, 49.30) --> (28.13, 49.30)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.29 um
  inst (acc/add_17_54/FE_OCPC32_FE_RN_119_0) with max move: (28.42, 49.3) -> (28.13, 49.3)
  mean    (X+Y) =         0.29 um
Total instances flipped for legalization: 2
Total instances moved : 2
*** cpu=0:00:00.0   mem=458.1M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=458.1MB) @(0:06:32 - 0:06:32).
*** maximum move = 0.3um ***
*** Finished refinePlace (0:06:32 mem=458.1M) ***
*** Finished re-routing un-routed nets (458.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=458.1M) ***
** GigaOpt Optimizer WNS Slack -1.535 TNS Slack -45.532 Density 93.76

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=458.1M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: -1.59049999714 -> -1.53460001945 (bump = -0.05589997769)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0606
*** Steiner Routed Nets: 1.49068322981%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=410.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=410.3M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'hybrid_mac' of instances=733 and nets=893 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design hybrid_mac.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 410.254M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 408.2M, InitMEM = 408.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=394.992 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 395.0M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:07, real = 0:02:07, mem = 395.0M, totSessionCpu=0:06:32 **
Found active setup analysis view worst_case
Found active hold analysis view best_case

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.534  |  0.117  | -1.534  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -45.532 |  0.000  | -45.532 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   32    |    0    |   32    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   64    |   32    |   64    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.758%
Routing Overflow: 0.00% H and 3.53% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:07, real = 0:02:07, mem = 395.0M, totSessionCpu=0:06:32 **
*** Finished optDesign ***
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix hybrid_mac_preCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Design extraction status is reset when the setExtractRCMode command is called. Either re-generate the parasitic data by calling the extractRC command or run the spefIn command to read the parasitic data.
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=393.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=393.0M) ***

Extraction called for design 'hybrid_mac' of instances=733 and nets=893 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design hybrid_mac.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 392.988M)
Found active setup analysis view worst_case
Found active hold analysis view best_case
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=392.992 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.534  |  0.117  | -1.534  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -45.532 |  0.000  | -45.532 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   32    |    0    |   32    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   64    |   32    |   64    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.758%
Routing Overflow: 0.00% H and 3.53% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.27 sec
Total Real time: 0.0 sec
Total Memory Usage: 392.988281 Mbytes
<CMD> createClockTreeSpec -bufferList {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: best_case worst_case.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
best_case worst_case
best_case worst_case
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4 Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M6 and M7 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M7 and M8 is not defined in the cap table. LEF value 0.35 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M8 and M9 is not defined in the cap table. LEF value 0.35 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.08 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.02 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in the cap table. LEF value 0.02 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: worst_case
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: best_case
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
best_case worst_case
WARN: No Power Domain Created at this stage, default max voltage is 0
CTE reading timing constraint file 'mac_sdc.sdc' ...
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
hybrid_mac
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9, 10 of File mac_sdc.sdc : Skipped unsupported command: set_units


**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View worst_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

RC Information for View best_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View worst_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

RC Information for View best_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 worst_case
#2 best_case
Default Analysis Views is worst_case


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=365.3M) ***
*** End createClockTreeSpec (cpu=0:00:00.4, real=0:00:01.0, mem=364.9M) ***
<CMD> createClockTreeSpec -bufferList {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: best_case worst_case.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
best_case worst_case
best_case worst_case
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4 Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M6 and M7 is not defined in the cap table. LEF value 1.4 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M7 and M8 is not defined in the cap table. LEF value 0.35 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M8 and M9 is not defined in the cap table. LEF value 0.35 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.08 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.06 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.02 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in the cap table. LEF value 0.02 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: worst_case
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: best_case
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
best_case worst_case
WARN: No Power Domain Created at this stage, default max voltage is 0
CTE reading timing constraint file 'mac_sdc.sdc' ...
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
hybrid_mac
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9, 10 of File mac_sdc.sdc : Skipped unsupported command: set_units


**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View worst_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

RC Information for View best_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View worst_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

RC Information for View best_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 worst_case
#2 best_case
Default Analysis Views is worst_case


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=364.9M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:00.0, mem=364.9M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 364.9M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View worst_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

RC Information for View best_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View worst_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

RC Information for View best_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 worst_case
#2 best_case
Default Analysis Views is worst_case


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=364.9M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (32) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=364.9M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: HOLDX1 
List of dont touch cells: 
List of valid cells: CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 364.887M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=364.9M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: HOLDX1 
List of dont touch cells: 
List of valid cells: CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 
***** Allocate Placement Memory Finished (MEM: 364.887M)

Start to trace clock trees ...
*** Begin Tracer (mem=364.9M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=364.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 364.887M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          7.83(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          420.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          32(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          58(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          58(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          420.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          21.5833 Ohm (user set)
   Net length threshold for resistance checks     :          58 um (derived 200*M2 layer pitch)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          32(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          2.200250(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 80(ps)
Max. Sink Transition: 100(ps)
Max. Buf Transition : 100(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX1) (CLKBUFX2) (CLKINVX2) (CLKBUFX3) (CLKINVX3) (CLKBUFX4) (CLKINVX4) (CLKBUFX6) (CLKINVX6) (CLKBUFX8) (CLKINVX8) (CLKBUFX12) (CLKINVX12) (CLKINVX16) (CLKBUFX16) (CLKBUFX20) (CLKINVX20) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 32
Nr.          Rising  Sync Pins  : 32
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (32-leaf) (mem=364.9M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=1[72,73*] N32 B2 G1 A17(17.3) L[3,3] C2/1 score=16388 cpu=0:00:00.0 mem=365M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.3, real=0:00:00.0, mem=364.9M)



**** CK_START: Update Database (mem=364.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=364.9M)
mac_constrains

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 2.200250 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=370.4MB) @(0:07:38 - 0:07:38).
move report: preRPlace moves 482 insts, mean move: 0.78 um, max move: 4.35 um
	max move on inst (vedic_mult/vm2/FE_RC_54_0): (53.94, 46.69) --> (55.68, 44.08)
wireLenOptFixPriorityInst 2 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=370.4MB) @(0:07:38 - 0:07:38).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 482 insts, mean move: 0.78 um, max move: 4.35 um
	max move on inst (vedic_mult/vm2/FE_RC_54_0): (53.94, 46.69) --> (55.68, 44.08)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.35 um
  inst (vedic_mult/vm2/FE_RC_54_0) with max move: (53.94, 46.69) -> (55.68, 44.08)
  mean    (X+Y) =         0.78 um
Total instances moved : 482
*** cpu=0:00:00.1   mem=370.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=370.4MB) @(0:07:38 - 0:07:38).
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 370.406M)
**WARN: (ENCCK-6323):	The placement of vedic_mult/vm2/FE_RC_54_0 was moved by 4.35 microns during refinePlace. Original location : (53.94, 46.69), Refined location : (55.68, 44.08)
**WARN: (ENCCK-6323):	The placement of vedic_mult/csa_tree_add_83_52_groupi/g714 was moved by 4.06 microns during refinePlace. Original location : (31.03, 44.08), Refined location : (32.48, 46.69)
**WARN: (ENCCK-6323):	The placement of vedic_mult/csa_tree_add_83_52_groupi/FE_RC_180_0 was moved by 4.06 microns during refinePlace. Original location : (40.89, 49.3), Refined location : (42.34, 51.91)
**WARN: (ENCCK-6323):	The placement of acc/add_17_54/g1216 was moved by 4.06 microns during refinePlace. Original location : (19.43, 44.08), Refined location : (20.88, 41.47)
**WARN: (ENCCK-6323):	The placement of vedic_mult/csa_tree_add_83_52_groupi/FE_RC_293_0 was moved by 3.77 microns during refinePlace. Original location : (33.35, 46.69), Refined location : (34.51, 49.3)
**WARN: (ENCCK-6323):	The placement of acc/add_17_54/g1189 was moved by 3.48 microns during refinePlace. Original location : (11.89, 44.08), Refined location : (11.02, 41.47)
**WARN: (ENCCK-6323):	The placement of vedic_mult/vm3/FE_RC_392_0 was moved by 3.19 microns during refinePlace. Original location : (60.03, 41.47), Refined location : (63.22, 41.47)
**WARN: (ENCCK-6323):	The placement of vedic_mult/vm3/FE_RC_393_0 was moved by 3.19 microns during refinePlace. Original location : (59.45, 44.08), Refined location : (60.03, 41.47)
**WARN: (ENCCK-6323):	The placement of vedic_mult/vm3/FE_RC_402_0 was moved by 3.19 microns during refinePlace. Original location : (63.8, 41.47), Refined location : (66.99, 41.47)
**WARN: (ENCCK-6323):	The placement of vedic_mult/vm3/FE_RC_396_0 was moved by 2.9 microns during refinePlace. Original location : (55.39, 44.08), Refined location : (58.29, 44.08)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 2.20025 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 31...


Refine place movement check finished, CPU=0:00:00.1 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=32	Sink=32)
Level 2 (Total=1	Sink=0	CLKINVX20=1)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 32

# Analysis View: worst_case
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 32
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): acc/accumulated_result_reg[4]/CK 73.7(ps)
Min trig. edge delay at sink(R): acc/accumulated_result_reg[16]/CK 71.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 71.4~73.7(ps)          0~10(ps)            
Fall Phase Delay               : 70.9~73.2(ps)          0~10(ps)            
Trig. Edge Skew                : 2.3(ps)                80(ps)              
Rise Skew                      : 2.3(ps)                
Fall Skew                      : 2.3(ps)                
Max. Rise Buffer Tran.         : 31.4(ps)               100(ps)             
Max. Fall Buffer Tran.         : 25.5(ps)               100(ps)             
Max. Rise Sink Tran.           : 44.6(ps)               100(ps)             
Max. Fall Sink Tran.           : 38.1(ps)               100(ps)             
Min. Rise Buffer Tran.         : 31.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 44.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 38.1(ps)               0(ps)               

view worst_case : skew = 2.3ps (required = 80ps)
view best_case : skew = 2.4ps (required = 80ps)


Clock Analysis (CPU Time 0:00:00.2)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'worst_case'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'worst_case' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 73.7 (ps)
MinTriggerDelay: 71.4 (ps)
Skew: 2.3 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=388.5M) ***
Reducing the skew of clock tree 'clk' in 'worst_case' view ...

MaxTriggerDelay: 73.7 (ps)
MinTriggerDelay: 71.4 (ps)
Skew: 2.3 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=388.5M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 0 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.1 real=0:00:00.0 mem=388.5M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=32	Sink=32)
Level 2 (Total=1	Sink=0	CLKINVX20=1)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 32

# Analysis View: worst_case
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 32
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): acc/accumulated_result_reg[4]/CK 73.7(ps)
Min trig. edge delay at sink(R): acc/accumulated_result_reg[16]/CK 71.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 71.4~73.7(ps)          0~10(ps)            
Fall Phase Delay               : 70.9~73.2(ps)          0~10(ps)            
Trig. Edge Skew                : 2.3(ps)                80(ps)              
Rise Skew                      : 2.3(ps)                
Fall Skew                      : 2.3(ps)                
Max. Rise Buffer Tran.         : 31.4(ps)               100(ps)             
Max. Fall Buffer Tran.         : 25.5(ps)               100(ps)             
Max. Rise Sink Tran.           : 44.6(ps)               100(ps)             
Max. Fall Sink Tran.           : 38.1(ps)               100(ps)             
Min. Rise Buffer Tran.         : 31.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 44.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 38.1(ps)               0(ps)               

view worst_case : skew = 2.3ps (required = 80ps)
view best_case : skew = 2.4ps (required = 80ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:00.3 real=0:00:01.0 mem=388.5M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=388.5MB) @(0:07:39 - 0:07:39).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 2 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=388.5MB) @(0:07:39 - 0:07:39).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=388.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=388.5MB) @(0:07:39 - 0:07:39).
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 388.527M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=32	Sink=32)
Level 2 (Total=1	Sink=0	CLKINVX20=1)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 32

# Analysis View: worst_case
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 32
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): acc/accumulated_result_reg[4]/CK 73.7(ps)
Min trig. edge delay at sink(R): acc/accumulated_result_reg[16]/CK 71.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 71.4~73.7(ps)          0~10(ps)            
Fall Phase Delay               : 70.9~73.2(ps)          0~10(ps)            
Trig. Edge Skew                : 2.3(ps)                80(ps)              
Rise Skew                      : 2.3(ps)                
Fall Skew                      : 2.3(ps)                
Max. Rise Buffer Tran.         : 31.4(ps)               100(ps)             
Max. Fall Buffer Tran.         : 25.5(ps)               100(ps)             
Max. Rise Sink Tran.           : 44.6(ps)               100(ps)             
Max. Fall Sink Tran.           : 38.1(ps)               100(ps)             
Min. Rise Buffer Tran.         : 31.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 44.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 38.1(ps)               0(ps)               

view worst_case : skew = 2.3ps (required = 80ps)
view best_case : skew = 2.4ps (required = 80ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Wed Dec  4 17:18:38 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 388.00 (Mb)
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 440.00 (Mb)
#NanoRoute Version v13.10-p002 NR130329-0035/13_10-UB
#Start routing data preparation.
#WARNING (NREX-28) The height of the first routing layer Metal1 is 0.000000. It should be larger than 0.000000.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers higher than routing layer Metal1.
# Metal1       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.255
# Metal2       V   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal3       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal4       V   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal5       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal6       V   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal7       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal8       V   Track-Pitch = 0.870    Line-2-Via Pitch = 0.850
# Metal9       H   Track-Pitch = 0.870    Line-2-Via Pitch = 0.850
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.290.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 452.00 (Mb)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Dec  4 17:18:44 2024
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec  4 17:18:44 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         303           0         420    60.24%
#  Metal 2        V         314           0         420     0.00%
#  Metal 3        H         303           0         420     0.00%
#  Metal 4        V         314           0         420     0.00%
#  Metal 5        H         259          44         420     0.00%
#  Metal 6        V         262          52         420     0.00%
#  Metal 7        H         303           0         420     0.00%
#  Metal 8        V         104           0         420     0.00%
#  Metal 9        H         100           0         420    24.76%
#  --------------------------------------------------------------
#  Total                   2262       3.45%  3780     9.44%
#
#  3 nets (0.34%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 452.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 452.00 (Mb)
#
#start global routing iteration 2...
#There are 3 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 452.00 (Mb)
#
#start global routing iteration 3...
#There are 3 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 452.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 265 um.
#Total half perimeter of net bounding box = 147 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 0 um.
#Total wire length on LAYER Metal3 = 183 um.
#Total wire length on LAYER Metal4 = 83 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 90
#Up-Via Summary (total 90):
#           
#-----------------------
#  Metal 1           36
#  Metal 2           34
#  Metal 3           20
#-----------------------
#                    90 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 3 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 452.00 (Mb)
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 12.00 (Mb)
#Total memory = 452.00 (Mb)
#Peak memory = 485.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 66.7% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 472.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 472.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 257 um.
#Total half perimeter of net bounding box = 147 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 23 um.
#Total wire length on LAYER Metal3 = 153 um.
#Total wire length on LAYER Metal4 = 80 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 98
#Up-Via Summary (total 98):
#           
#-----------------------
#  Metal 1           36
#  Metal 2           34
#  Metal 3           28
#-----------------------
#                    98 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.00 (Mb)
#Total memory = 460.00 (Mb)
#Peak memory = 488.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.00 (Mb)
#Total memory = 460.00 (Mb)
#Peak memory = 488.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 460.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 459.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 71.00 (Mb)
#Total memory = 459.00 (Mb)
#Peak memory = 488.00 (Mb)
#Number of warnings = 12
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec  4 17:18:45 2024
#
There are 54 violation left....

globalDetailRoute

#Start globalDetailRoute on Wed Dec  4 17:18:45 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 459.00 (Mb)
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 459.00 (Mb)
#NanoRoute Version v13.10-p002 NR130329-0035/13_10-UB
#Start routing data preparation.
#WARNING (NREX-28) The height of the first routing layer Metal1 is 0.000000. It should be larger than 0.000000.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers higher than routing layer Metal1.
# Metal1       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.255
# Metal2       V   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal3       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal4       V   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal5       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal6       V   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal7       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal8       V   Track-Pitch = 0.870    Line-2-Via Pitch = 0.850
# Metal9       H   Track-Pitch = 0.870    Line-2-Via Pitch = 0.850
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.290.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 459.00 (Mb)
#Merging special wires...
#WARNING (NRGR-21) Selected nets are already detail routed or no nets are selected.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 459.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 459.00 (Mb)
#Peak memory = 488.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 257 um.
#Total half perimeter of net bounding box = 147 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 23 um.
#Total wire length on LAYER Metal3 = 153 um.
#Total wire length on LAYER Metal4 = 80 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 98
#Up-Via Summary (total 98):
#           
#-----------------------
#  Metal 1           36
#  Metal 2           34
#  Metal 3           28
#-----------------------
#                    98 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 459.00 (Mb)
#Peak memory = 488.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 459.00 (Mb)
#Peak memory = 488.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 459.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 459.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 459.00 (Mb)
#Peak memory = 488.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec  4 17:18:45 2024
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 58 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
**WARN: (ENCCK-6350):	Clock net clk__L2_N0 has 33.4438 percent resistance deviation between preRoute resistance (151.156 ohm) and after route resistance (227.11 ohm) values. This may indicate correlation issues like jogging in routing for this net.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=32	Sink=32)
Level 2 (Total=1	Sink=0	CLKINVX20=1)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 32

# Analysis View: worst_case
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 32
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): acc/accumulated_result_reg[2]/CK 74(ps)
Min trig. edge delay at sink(R): acc/accumulated_result_reg[16]/CK 71.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 71.9~74(ps)            0~10(ps)            
Fall Phase Delay               : 71.4~73.5(ps)          0~10(ps)            
Trig. Edge Skew                : 2.1(ps)                80(ps)              
Rise Skew                      : 2.1(ps)                
Fall Skew                      : 2.1(ps)                
Max. Rise Buffer Tran.         : 31(ps)                 100(ps)             
Max. Fall Buffer Tran.         : 25.2(ps)               100(ps)             
Max. Rise Sink Tran.           : 45.2(ps)               100(ps)             
Max. Fall Sink Tran.           : 38.5(ps)               100(ps)             
Min. Rise Buffer Tran.         : 31(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 25.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 45.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 38.5(ps)               0(ps)               

view worst_case : skew = 2.1ps (required = 80ps)
view best_case : skew = 2.2ps (required = 80ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'worst_case'...
setting up for view 'best_case'...
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=459.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=459.8M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'worst_case' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=32	Sink=32)
Level 2 (Total=1	Sink=0	CLKINVX20=1)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 32

# Analysis View: worst_case
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 32
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): acc/accumulated_result_reg[2]/CK 74(ps)
Min trig. edge delay at sink(R): acc/accumulated_result_reg[16]/CK 71.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 71.9~74(ps)            0~10(ps)            
Fall Phase Delay               : 71.4~73.5(ps)          0~10(ps)            
Trig. Edge Skew                : 2.1(ps)                80(ps)              
Rise Skew                      : 2.1(ps)                
Fall Skew                      : 2.1(ps)                
Max. Rise Buffer Tran.         : 31(ps)                 100(ps)             
Max. Fall Buffer Tran.         : 25.2(ps)               100(ps)             
Max. Rise Sink Tran.           : 45.2(ps)               100(ps)             
Max. Fall Sink Tran.           : 38.5(ps)               100(ps)             
Min. Rise Buffer Tran.         : 31(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 25.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 45.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 38.5(ps)               0(ps)               

view worst_case : skew = 2.1ps (required = 80ps)
view best_case : skew = 2.2ps (required = 80ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide hybrid_mac.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          31
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          1

*** End ckSynthesis (cpu=0:00:08.1, real=0:00:08.0, mem=459.8M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: HOLDX1 
List of dont touch cells: 
List of valid cells: CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=459.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3

Phase 1a-1d Overflow: 0.00% H + 1.93% V (0:00:00.0 459.8M)

Phase 1e-1f Overflow: 0.00% H + 0.78% V (0:00:00.0 459.8M)

Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 3.89% V (0:00:00.0 459.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.05%
 -3:	0	 0.00%	9	 0.44%
 -2:	0	 0.00%	20	 0.97%
 -1:	0	 0.00%	34	 1.66%
--------------------------------------
  0:	0	 0.00%	46	 2.24%
  1:	0	 0.00%	44	 2.14%
  2:	0	 0.00%	36	 1.75%
  3:	0	 0.00%	27	 1.32%
  4:	0	 0.00%	21	 1.02%
  5:	2052	100.00%	1814	88.40%


Total length: 8.666e+03um, number of vias: 4640
M1(H) length: 2.060e+01um, number of vias: 2369
M2(V) length: 3.923e+03um, number of vias: 1959
M3(H) length: 3.720e+03um, number of vias: 288
M4(V) length: 9.052e+02um, number of vias: 14
M5(H) length: 7.024e+01um, number of vias: 9
M6(V) length: 2.682e+01um, number of vias: 1
M7(H) length: 2.050e-01um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um

Peak Memory Usage was 459.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=459.8M) ***

Extraction called for design 'hybrid_mac' of instances=735 and nets=895 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design hybrid_mac.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 459.750M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
setting up for view 'worst_case'...
setting up for view 'best_case'...

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=32	Sink=32)
Level 2 (Total=1	Sink=0	CLKINVX20=1)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 32

# Analysis View: worst_case
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 32
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): acc/accumulated_result_reg[0]/CK 71(ps)
Min trig. edge delay at sink(R): acc/accumulated_result_reg[16]/CK 69.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 69.1~71(ps)            0~10(ps)            
Fall Phase Delay               : 69.2~71.1(ps)          0~10(ps)            
Trig. Edge Skew                : 1.9(ps)                80(ps)              
Rise Skew                      : 1.9(ps)                
Fall Skew                      : 1.9(ps)                
Max. Rise Buffer Tran.         : 30.9(ps)               100(ps)             
Max. Fall Buffer Tran.         : 25.4(ps)               100(ps)             
Max. Rise Sink Tran.           : 42.4(ps)               100(ps)             
Max. Fall Sink Tran.           : 36.2(ps)               100(ps)             
Min. Rise Buffer Tran.         : 30.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 42.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 36.1(ps)               0(ps)               

view worst_case : skew = 1.9ps (required = 80ps)
view best_case : skew = 1.9ps (required = 80ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'worst_case' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=463.5M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=463.5M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=463.5M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'worst_case' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=32	Sink=32)
Level 2 (Total=1	Sink=0	CLKINVX20=1)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 32

# Analysis View: worst_case
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 32
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): acc/accumulated_result_reg[0]/CK 71(ps)
Min trig. edge delay at sink(R): acc/accumulated_result_reg[16]/CK 69.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 69.1~71(ps)            0~10(ps)            
Fall Phase Delay               : 69.2~71.1(ps)          0~10(ps)            
Trig. Edge Skew                : 1.9(ps)                80(ps)              
Rise Skew                      : 1.9(ps)                
Fall Skew                      : 1.9(ps)                
Max. Rise Buffer Tran.         : 30.9(ps)               100(ps)             
Max. Fall Buffer Tran.         : 25.4(ps)               100(ps)             
Max. Rise Sink Tran.           : 42.4(ps)               100(ps)             
Max. Fall Sink Tran.           : 36.2(ps)               100(ps)             
Min. Rise Buffer Tran.         : 30.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 42.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 36.1(ps)               0(ps)               

view worst_case : skew = 1.9ps (required = 80ps)
view best_case : skew = 1.9ps (required = 80ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:00.2, real=0:00:00.0, mem=463.5M) ***
**clockDesign ... cpu = 0:00:08, real = 0:00:08, mem = 463.5M **
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 463.5M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View worst_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

RC Information for View best_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View worst_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

RC Information for View best_case :
Est. Cap                : 0.15356(V=0.15356 H=0.15356) (ff/um) [7.67799e-05]
Est. Res                : 0.428571(V=0.428571 H=0.428571)(ohm/um) [0.000214286]
Est. Via Res            : 1.07917(ohm) [2.05139]
Est. Via Cap            : 0.12974(ff)
M1(H) w=0.12(um) s=0.12(um) p=0.29(um) es=0.46(um) cap=0.138(ff/um) res=0.667(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=0.972222(ohm) viaCap=0.129696(ff)
M3(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M7(H) w=0.14(um) s=0.14(um) p=0.29(um) es=0.44(um) cap=0.154(ff/um) res=0.429(ohm/um) viaRes=1.07917(ohm) viaCap=0.12974(ff)
M8(V) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.191(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.336619(ff)
M9(H) w=0.44(um) s=0.4(um) p=0.87(um) es=1.3(um) cap=0.162(ff/um) res=0.0455(ohm/um) viaRes=0.243056(ohm) viaCap=0.345573(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 worst_case
#2 best_case
Default Analysis Views is worst_case


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=463.5M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=463.5M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: HOLDX1 
List of dont touch cells: 
List of valid cells: CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 
**WARN: (ENCCK-767):	Find clock buffer clk__L1_I0 in the clock tree.
Type 'man ENCCK-767' for more detail.
*** 2 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 463.508M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=463.5M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: HOLDX1 
List of dont touch cells: 
List of valid cells: CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 
***** Allocate Placement Memory Finished (MEM: 463.508M)

Start to trace clock trees ...
*** Begin Tracer (mem=463.5M) ***
**WARN: (ENCCK-767):	Find clock buffer clk__L1_I0 in the clock tree.
Type 'man ENCCK-767' for more detail.
**WARN: (ENCCK-209):	Clock clk has been synthesized. Type 'man ENCCK-209' to see extended message about this warning.
Type 'man ENCCK-209' for more detail.
*** End Tracer (mem=463.5M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=463.5M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 463.5M **
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference areaIo -isVisible 0
<CMD> setLayerPreference areaIo -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference block -isVisible 0
<CMD> setLayerPreference block -isVisible 1
<CMD> fit
<CMD> setLayerPreference mGrid -isVisible 1
<CMD> setLayerPreference pGrid -isVisible 1
<CMD> setLayerPreference userGrid -isVisible 1
<CMD> setLayerPreference gcell -isVisible 1
<CMD> setLayerPreference mGrid -isVisible 0
<CMD> setLayerPreference pGrid -isVisible 0
<CMD> setLayerPreference userGrid -isVisible 0
<CMD> setLayerPreference gcell -isVisible 0
<CMD> setLayerPreference trackObj -isVisible 1
<CMD> setLayerPreference nonPrefTrackObj -isVisible 1
<CMD> setLayerPreference trackObj -isVisible 0
<CMD> setLayerPreference nonPrefTrackObj -isVisible 0
<CMD> setLayerPreference blackBox -isVisible 0
<CMD> setLayerPreference blackBox -isVisible 1
<CMD> setLayerPreference blackBox -isSelectable 0
<CMD> setLayerPreference blackBox -isSelectable 1
<CMD> setLayerPreference blackBlob -isVisible 0
<CMD> setLayerPreference blackBlob -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> panPage 1 0
<CMD> panPage -1 0
**ERROR: (ENCSYT-6000):	No Object Selected.
<CMD> selectInst vedic_mult/vm2/FE_RC_415_0
<CMD> deselectAll
<CMD> setLayerPreference pwrdm -isVisible 0
<CMD> setLayerPreference netRect -isVisible 0
<CMD> setLayerPreference substrateNoise -isVisible 0
<CMD> setLayerPreference powerNet -isVisible 0
<CMD> setLayerPreference pwrdm -isVisible 1
<CMD> setLayerPreference netRect -isVisible 1
<CMD> setLayerPreference substrateNoise -isVisible 1
<CMD> setLayerPreference powerNet -isVisible 1
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference block -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 0
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference io -isVisible 0
<CMD> setLayerPreference areaIo -isVisible 0
<CMD> setLayerPreference blackBox -isVisible 0
<CMD> setLayerPreference blackBlob -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference block -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference io -isVisible 1
<CMD> setLayerPreference areaIo -isVisible 1
<CMD> setLayerPreference blackBox -isVisible 1
<CMD> setLayerPreference blackBlob -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference pinObj -isSelectable 1
<CMD> setLayerPreference cellBlkgObj -isSelectable 1
<CMD> setLayerPreference layoutObj -isSelectable 1
<CMD> setLayerPreference pinObj -isSelectable 0
<CMD> setLayerPreference cellBlkgObj -isSelectable 0
<CMD> setLayerPreference layoutObj -isSelectable 0
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference relFPlan -isVisible 0
<CMD> setLayerPreference sdpGroup -isVisible 0
<CMD> setLayerPreference sdpConnect -isVisible 0
<CMD> setLayerPreference sizeBlkg -isVisible 0
<CMD> setLayerPreference resizeFPLine1 -isVisible 0
<CMD> setLayerPreference resizeFPLine2 -isVisible 0
<CMD> setLayerPreference congTag -isVisible 0
<CMD> setLayerPreference ioSlot -isVisible 0
<CMD> setLayerPreference overlapMacro -isVisible 0
<CMD> setLayerPreference overlapGuide -isVisible 0
<CMD> setLayerPreference overlapBlk -isVisible 0
<CMD> setLayerPreference datapath -isVisible 0
<CMD> setLayerPreference relFPlan -isVisible 1
<CMD> setLayerPreference sdpGroup -isVisible 1
<CMD> setLayerPreference sdpConnect -isVisible 1
<CMD> setLayerPreference sizeBlkg -isVisible 1
<CMD> setLayerPreference resizeFPLine1 -isVisible 1
<CMD> setLayerPreference resizeFPLine2 -isVisible 1
<CMD> setLayerPreference congTag -isVisible 1
<CMD> setLayerPreference ioSlot -isVisible 1
<CMD> setLayerPreference overlapMacro -isVisible 1
<CMD> setLayerPreference overlapGuide -isVisible 1
<CMD> setLayerPreference overlapBlk -isVisible 1
<CMD> setLayerPreference datapath -isVisible 1
<CMD> setLayerPreference pwrdm -isVisible 0
<CMD> setLayerPreference netRect -isVisible 0
<CMD> setLayerPreference substrateNoise -isVisible 0
<CMD> setLayerPreference powerNet -isVisible 0
<CMD> setLayerPreference pwrdm -isVisible 1
<CMD> setLayerPreference netRect -isVisible 1
<CMD> setLayerPreference substrateNoise -isVisible 1
<CMD> setLayerPreference powerNet -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference areaIo -isVisible 0
<CMD> setLayerPreference areaIo -isVisible 1
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> uiSetTool stretchWire
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> selectPhyPin 90.5450 45.6050 91.1200 45.7450 7 {weight[1]}
<CMD> fit
<CMD> setLayerPreference obstruct -isVisible 0
<CMD> setLayerPreference screen -isVisible 0
<CMD> setLayerPreference macroOnly -isVisible 0
<CMD> setLayerPreference layerBlk -isVisible 0
<CMD> setLayerPreference blockHalo -isVisible 0
<CMD> setLayerPreference routingHalo -isVisible 0
<CMD> setLayerPreference blkLink -isVisible 0
<CMD> setLayerPreference obstruct -isVisible 1
<CMD> setLayerPreference screen -isVisible 1
<CMD> setLayerPreference macroOnly -isVisible 1
<CMD> setLayerPreference layerBlk -isVisible 1
<CMD> setLayerPreference blockHalo -isVisible 1
<CMD> setLayerPreference routingHalo -isVisible 1
<CMD> setLayerPreference blkLink -isVisible 1
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix hybrid_mac_postCTS -outDir timingReports
*** Starting trialRoute (mem=463.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3

Phase 1a-1d Overflow: 0.00% H + 1.93% V (0:00:00.0 463.8M)

Phase 1e-1f Overflow: 0.00% H + 0.78% V (0:00:00.0 463.8M)

Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 3.89% V (0:00:00.0 463.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.05%
 -3:	0	 0.00%	9	 0.44%
 -2:	0	 0.00%	20	 0.97%
 -1:	0	 0.00%	34	 1.66%
--------------------------------------
  0:	0	 0.00%	46	 2.24%
  1:	0	 0.00%	44	 2.14%
  2:	0	 0.00%	36	 1.75%
  3:	0	 0.00%	27	 1.32%
  4:	0	 0.00%	21	 1.02%
  5:	2052	100.00%	1814	88.40%


Total length: 8.666e+03um, number of vias: 4640
M1(H) length: 2.060e+01um, number of vias: 2369
M2(V) length: 3.923e+03um, number of vias: 1959
M3(H) length: 3.720e+03um, number of vias: 288
M4(V) length: 9.052e+02um, number of vias: 14
M5(H) length: 7.024e+01um, number of vias: 9
M6(V) length: 2.682e+01um, number of vias: 1
M7(H) length: 2.050e-01um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um

Peak Memory Usage was 467.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=463.8M) ***

Extraction called for design 'hybrid_mac' of instances=735 and nets=895 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design hybrid_mac.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 463.758M)
Found active setup analysis view worst_case
Found active hold analysis view best_case
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=467.77 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.484  |  0.120  | -1.484  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -44.077 |  0.000  | -44.077 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   32    |    0    |   32    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   64    |   32    |   64    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.578%
Routing Overflow: 0.00% H and 3.89% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.36 sec
Total Real time: 0.0 sec
Total Memory Usage: 467.765625 Mbytes
<CMD> setLayerPreference blackBox -isSelectable 0
<CMD> setLayerPreference blackBox -isSelectable 1
<CMD> setLayerPreference blackBox -isSelectable 0
<CMD> setLayerPreference blackBox -isSelectable 1
<CMD> setLayerPreference blackBox -isSelectable 0
<CMD> setLayerPreference blackBox -isVisible 0
<CMD> setLayerPreference blackBox -isVisible 1
<CMD> setLayerPreference blackBox -isSelectable 1
<CMD> deselectAll
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeTdrEffort 2
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=467.8M, init mem=467.8M)
*info: Placed = 735
*info: Unplaced = 0
Placement Density:94.58%(4541/4802)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=467.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (3) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=467.8M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Dec  4 17:29:00 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 467.00 (Mb)
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file  ...
#WARNING (NRCM-25) File  does not exist.
#WARNING (NRDB-187) Cannot open file .
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 467.00 (Mb)
#NanoRoute Version v13.10-p002 NR130329-0035/13_10-UB
#Start routing data preparation.
#WARNING (NREX-28) The height of the first routing layer Metal1 is 0.000000. It should be larger than 0.000000.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers higher than routing layer Metal1.
# Metal1       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.255
# Metal2       V   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal3       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal4       V   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal5       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal6       V   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal7       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal8       V   Track-Pitch = 0.870    Line-2-Via Pitch = 0.850
# Metal9       H   Track-Pitch = 0.870    Line-2-Via Pitch = 0.850
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.290.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 467.00 (Mb)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Dec  4 17:29:00 2024
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec  4 17:29:00 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         303           0         420    60.24%
#  Metal 2        V         314           0         420     0.00%
#  Metal 3        H         303           0         420     0.00%
#  Metal 4        V         314           0         420     0.00%
#  Metal 5        H         259          44         420     0.00%
#  Metal 6        V         262          52         420     0.00%
#  Metal 7        H         303           0         420     0.00%
#  Metal 8        V         104           0         420     0.00%
#  Metal 9        H         100           0         420    24.76%
#  --------------------------------------------------------------
#  Total                   2262       3.45%  3780     9.44%
#
#  3 nets (0.34%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 467.00 (Mb)
#
#start global routing iteration 1...
#Start reading timing information from file  ...
#WARNING (NRCM-25) File  does not exist.
#WARNING (NRDB-187) Cannot open file .
#WARNING (NRTM-25) Cannot find timing file .
#WARNING (NRGR-28) Timing file import failed, using non timing driven.
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#
#start global routing iteration 3...
#There are 804 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 469.00 (Mb)
#
#start global routing iteration 4...
#There are 804 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 469.00 (Mb)
#
#start global routing iteration 5...
#There are 804 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 469.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     23(5.48%)      8(1.90%)      6(1.43%)      2(0.48%)   (9.29%)
#   Metal 3      1(0.24%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.24%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     24(0.68%)      8(0.23%)      6(0.17%)      2(0.06%)   (1.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 8617 um.
#Total half perimeter of net bounding box = 9075 um.
#Total wire length on LAYER Metal1 = 39 um.
#Total wire length on LAYER Metal2 = 3746 um.
#Total wire length on LAYER Metal3 = 3806 um.
#Total wire length on LAYER Metal4 = 947 um.
#Total wire length on LAYER Metal5 = 61 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 17 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 3565
#Up-Via Summary (total 3565):
#           
#-----------------------
#  Metal 1         2221
#  Metal 2         1165
#  Metal 3          166
#  Metal 4            9
#  Metal 5            3
#  Metal 6            1
#-----------------------
#                  3565 
#
#Max overcon = 8 tracks.
#Total overcon = 1.13%.
#Worst layer Gcell overcon rate = 0.24%.
#There are 804 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 469.00 (Mb)
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed Dec  4 17:29:00 2024
#
#Start Track Assignment.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 8177 um.
#Total half perimeter of net bounding box = 9075 um.
#Total wire length on LAYER Metal1 = 43 um.
#Total wire length on LAYER Metal2 = 3532 um.
#Total wire length on LAYER Metal3 = 3615 um.
#Total wire length on LAYER Metal4 = 907 um.
#Total wire length on LAYER Metal5 = 62 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 17 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 3565
#Up-Via Summary (total 3565):
#           
#-----------------------
#  Metal 1         2221
#  Metal 2         1165
#  Metal 3          166
#  Metal 4            9
#  Metal 5            3
#  Metal 6            1
#-----------------------
#                  3565 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 468.00 (Mb)
#Peak memory = 488.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2       13       13
#	Totals       13       13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 491.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 10
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2       10       10
#	Totals       10       10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 493.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        9        9
#	Totals        9        9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 493.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        9        9
#	Totals        9        9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 493.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 493.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 493.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 8623 um.
#Total half perimeter of net bounding box = 9075 um.
#Total wire length on LAYER Metal1 = 255 um.
#Total wire length on LAYER Metal2 = 3938 um.
#Total wire length on LAYER Metal3 = 3656 um.
#Total wire length on LAYER Metal4 = 713 um.
#Total wire length on LAYER Metal5 = 44 um.
#Total wire length on LAYER Metal6 = 7 um.
#Total wire length on LAYER Metal7 = 10 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 4598
#Up-Via Summary (total 4598):
#           
#-----------------------
#  Metal 1         2351
#  Metal 2         2044
#  Metal 3          190
#  Metal 4            9
#  Metal 5            3
#  Metal 6            1
#-----------------------
#                  4598 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 12.00 (Mb)
#Total memory = 480.00 (Mb)
#Peak memory = 526.00 (Mb)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 497.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 8623 um.
#Total half perimeter of net bounding box = 9075 um.
#Total wire length on LAYER Metal1 = 255 um.
#Total wire length on LAYER Metal2 = 3938 um.
#Total wire length on LAYER Metal3 = 3656 um.
#Total wire length on LAYER Metal4 = 713 um.
#Total wire length on LAYER Metal5 = 44 um.
#Total wire length on LAYER Metal6 = 7 um.
#Total wire length on LAYER Metal7 = 10 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 4598
#Up-Via Summary (total 4598):
#           
#-----------------------
#  Metal 1         2351
#  Metal 2         2044
#  Metal 3          190
#  Metal 4            9
#  Metal 5            3
#  Metal 6            1
#-----------------------
#                  4598 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 22.00 (Mb)
#Total memory = 490.00 (Mb)
#Peak memory = 526.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 489.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 18.00 (Mb)
#Total memory = 485.00 (Mb)
#Peak memory = 526.00 (Mb)
#Number of warnings = 10
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec  4 17:29:05 2024
#
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=485.4M, init mem=485.4M)
*info: Placed = 735
*info: Unplaced = 0
Placement Density:94.58%(4541/4802)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=485.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=485.4M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Dec  4 17:29:09 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 485.00 (Mb)
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file  ...
#WARNING (NRCM-25) File  does not exist.
#WARNING (NRDB-187) Cannot open file .
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 485.00 (Mb)
#NanoRoute Version v13.10-p002 NR130329-0035/13_10-UB
#Start routing data preparation.
#WARNING (NREX-28) The height of the first routing layer Metal1 is 0.000000. It should be larger than 0.000000.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers higher than routing layer Metal1.
# Metal1       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.255
# Metal2       V   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal3       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal4       V   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal5       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal6       V   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal7       H   Track-Pitch = 0.290    Line-2-Via Pitch = 0.285
# Metal8       V   Track-Pitch = 0.870    Line-2-Via Pitch = 0.850
# Metal9       H   Track-Pitch = 0.870    Line-2-Via Pitch = 0.850
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.290.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 485.00 (Mb)
#Merging special wires...
#WARNING (NRGR-22) Design is already detail routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 485.00 (Mb)
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed Dec  4 17:29:09 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 485.00 (Mb)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 485.00 (Mb)
#Peak memory = 526.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 487.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 487.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 8623 um.
#Total half perimeter of net bounding box = 9075 um.
#Total wire length on LAYER Metal1 = 255 um.
#Total wire length on LAYER Metal2 = 3938 um.
#Total wire length on LAYER Metal3 = 3656 um.
#Total wire length on LAYER Metal4 = 713 um.
#Total wire length on LAYER Metal5 = 44 um.
#Total wire length on LAYER Metal6 = 7 um.
#Total wire length on LAYER Metal7 = 10 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 4598
#Up-Via Summary (total 4598):
#           
#-----------------------
#  Metal 1         2351
#  Metal 2         2044
#  Metal 3          190
#  Metal 4            9
#  Metal 5            3
#  Metal 6            1
#-----------------------
#                  4598 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 487.00 (Mb)
#Peak memory = 526.00 (Mb)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 487.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 8623 um.
#Total half perimeter of net bounding box = 9075 um.
#Total wire length on LAYER Metal1 = 255 um.
#Total wire length on LAYER Metal2 = 3938 um.
#Total wire length on LAYER Metal3 = 3656 um.
#Total wire length on LAYER Metal4 = 713 um.
#Total wire length on LAYER Metal5 = 44 um.
#Total wire length on LAYER Metal6 = 7 um.
#Total wire length on LAYER Metal7 = 10 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 4598
#Up-Via Summary (total 4598):
#           
#-----------------------
#  Metal 1         2351
#  Metal 2         2044
#  Metal 3          190
#  Metal 4            9
#  Metal 5            3
#  Metal 6            1
#-----------------------
#                  4598 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 487.00 (Mb)
#Peak memory = 526.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 487.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 487.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 487.00 (Mb)
#Peak memory = 526.00 (Mb)
#Number of warnings = 7
#Total number of warnings = 34
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec  4 17:29:09 2024
#
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomOut
<CMD> zoomOut
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -warning 50
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 487.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 3840
**WARN: (ENCVFG-47):	Pin of Cell clk__L1_I0 at (14.150, 43.900), (16.150, 44.260) on Layer Metal1 is not connected to any net. Because globalNetConnect or GUI Power->Connect Global Nets is not to specify global net connection rules properly. Use globalNetConnect to connect the pins to nets, Type 'man globalNetConnect' for more information.

VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 2
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 2 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.4  MEM: 5.3M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Dec  4 17:31:22 2024

Design Name: hybrid_mac
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (91.1200, 88.0100)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net VDD: dangling Wire.
Net VSS: dangling Wire.

Begin Summary 
    40 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    40 total info(s) created.
End Summary

End Time: Wed Dec  4 17:31:22 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 40 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: -5.254M)

<CMD> streamOut mac_GDS2 -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
Parse map file...
**WARN: (ENCOGDS-399):	 Less than three layers (SiProt Cont Metal1) of a VIA construct are specified. Add VIA constructs to the map file for the following layer(s): SiProt  .
**WARN: (ENCOGDS-399):	 Less than three layers (SiProt Cont Metal1) of a VIAFILL construct are specified. Add VIAFILL constructs to the map file for the following layer(s): SiProt  .
**WARN: (ENCOGDS-399):	 Less than three layers (SiProt Cont Metal1) of a VIAFILLOPC construct are specified. Add VIAFILLOPC constructs to the map file for the following layer(s): SiProt  .
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    191                             COMP
    192                          DIEAREA
    1                               Cont
    2                               Cont
    5                               Cont
    3                               Cont
    4                               Cont
    6                               Cont
    7                               Cont
    8                             Metal1
    9                             Metal1
    10                            Metal1
    11                            Metal1
    14                            Metal1
    12                            Metal1
    13                            Metal1
    15                            Metal1
    16                            Metal1
    17                            Metal1
    22                              Via1
    23                              Via1
    26                              Via1
    24                              Via1
    25                              Via1
    27                              Via1
    28                              Via1
    29                            Metal2
    30                            Metal2
    31                            Metal2
    32                            Metal2
    35                            Metal2
    33                            Metal2
    34                            Metal2
    36                            Metal2
    37                            Metal2
    38                            Metal2
    43                              Via2
    44                              Via2
    47                              Via2
    45                              Via2
    46                              Via2
    48                              Via2
    49                              Via2
    50                            Metal3
    51                            Metal3
    52                            Metal3
    53                            Metal3
    56                            Metal3
    54                            Metal3
    55                            Metal3
    57                            Metal3
    58                            Metal3
    59                            Metal3
    64                              Via3
    65                              Via3
    68                              Via3
    66                              Via3
    67                              Via3
    69                              Via3
    70                              Via3
    71                            Metal4
    72                            Metal4
    73                            Metal4
    74                            Metal4
    77                            Metal4
    75                            Metal4
    76                            Metal4
    78                            Metal4
    79                            Metal4
    80                            Metal4
    85                              Via4
    86                              Via4
    89                              Via4
    87                              Via4
    88                              Via4
    90                              Via4
    91                              Via4
    92                            Metal5
    93                            Metal5
    94                            Metal5
    95                            Metal5
    98                            Metal5
    96                            Metal5
    97                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    106                             Via5
    107                             Via5
    110                             Via5
    108                             Via5
    109                             Via5
    111                             Via5
    112                             Via5
    113                           Metal6
    114                           Metal6
    115                           Metal6
    116                           Metal6
    119                           Metal6
    117                           Metal6
    118                           Metal6
    120                           Metal6
    121                           Metal6
    122                           Metal6
    127                             Via6
    128                             Via6
    131                             Via6
    129                             Via6
    130                             Via6
    132                             Via6
    133                             Via6
    134                           Metal7
    135                           Metal7
    136                           Metal7
    137                           Metal7
    140                           Metal7
    138                           Metal7
    139                           Metal7
    141                           Metal7
    142                           Metal7
    143                           Metal7
    148                             Via7
    149                             Via7
    152                             Via7
    150                             Via7
    151                             Via7
    153                             Via7
    154                             Via7
    155                           Metal8
    156                           Metal8
    157                           Metal8
    158                           Metal8
    161                           Metal8
    159                           Metal8
    160                           Metal8
    162                           Metal8
    163                           Metal8
    164                           Metal8
    169                             Via8
    170                             Via8
    173                             Via8
    171                             Via8
    172                             Via8
    174                             Via8
    175                             Via8
    176                           Metal9
    177                           Metal9
    178                           Metal9
    179                           Metal9
    182                           Metal9
    180                           Metal9
    181                           Metal9
    183                           Metal9
    184                           Metal9
    185                           Metal9
    18                            Metal1
    19                            Metal1
    20                            Metal1
    21                            Metal1
    39                            Metal2
    40                            Metal2
    41                            Metal2
    42                            Metal2
    60                            Metal3
    61                            Metal3
    62                            Metal3
    63                            Metal3
    81                            Metal4
    82                            Metal4
    83                            Metal4
    84                            Metal4
    102                           Metal5
    103                           Metal5
    104                           Metal5
    105                           Metal5
    123                           Metal6
    124                           Metal6
    125                           Metal6
    126                           Metal6
    144                           Metal7
    145                           Metal7
    146                           Metal7
    147                           Metal7
    165                           Metal8
    166                           Metal8
    167                           Metal8
    168                           Metal8
    186                           Metal9
    187                           Metal9
    188                           Metal9
    189                           Metal9


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                            735

Ports/Pins                            50
    metal layer Metal2                15
    metal layer Metal3                26
    metal layer Metal4                 2
    metal layer Metal5                 4
    metal layer Metal6                 2
    metal layer Metal7                 1

Nets                                4273
    metal layer Metal1               378
    metal layer Metal2              2337
    metal layer Metal3              1435
    metal layer Metal4               110
    metal layer Metal5                10
    metal layer Metal6                 2
    metal layer Metal7                 1

    Via Instances                   4598

Special Nets                          40
    metal layer Metal1                27
    metal layer Metal5                 4
    metal layer Metal6                 5
    metal layer Metal9                 4

    Via Instances                    382

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 859
    metal layer Metal1                97
    metal layer Metal2               549
    metal layer Metal3               197
    metal layer Metal4                 6
    metal layer Metal5                 4
    metal layer Metal6                 4
    metal layer Metal7                 1
    metal layer Metal9                 1


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!

*** Memory Usage v#7 (Current mem = 487.664M, initial mem = 56.219M) ***
--- Ending "Encounter" (totcpu=0:11:33, real=2:09:22, mem=487.7M) ---
