<?xml version="1.0" encoding="UTF-8"?>
<project name="alveo_hls4ml">
  <platform vendor="xilinx" boardid="u250" name="xdma" featureRomTime="1561656294">
    <version major="201830" minor="2"/>
    <description/>
    <board name="xilinx.com:au250:1.0" vendor="xilinx.com" fpga="xcu250-figd2104-2L-e">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="dynamic_region_memory_subsystem_memory_ddr4_mem00" type="ddr4" size="16GB"/>
        <memory name="dynamic_region_memory_subsystem_memory_ddr4_mem01" type="ddr4" size="16GB"/>
        <memory name="dynamic_region_memory_subsystem_memory_ddr4_mem02" type="ddr4" size="16GB"/>
        <memory name="dynamic_region_memory_subsystem_memory_ddr4_mem03" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="au250_image.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor>0x10EE</vendor>
        <device>0x5004</device>
        <subsystem>0x000E</subsystem>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplus:xcu250:figd2104:-2L:e" addrWidth="0">
      <core name="OCL_REGION_0" target="csim" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="alveo_hls4ml" language="c" vlnv="xilinx.com:hls:alveo_hls4ml:1.0" preferredWorkGroupSizeMultiple="1" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_hs">
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="in_r" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512> const *"/>
          <arg name="in_weights1" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="ap_fixed&lt;16, 6, 5, 3, 0> const *"/>
          <arg name="in_weights2" addressQualifier="1" id="2" port="M_AXI_GMEM" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="ap_fixed&lt;16, 6, 5, 3, 0> const *"/>
          <arg name="in_weights3" addressQualifier="1" id="3" port="M_AXI_GMEM" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="ap_fixed&lt;16, 6, 5, 3, 0> const *"/>
          <arg name="in_weights4" addressQualifier="1" id="4" port="M_AXI_GMEM" size="0x8" offset="0x40" hostOffset="0x0" hostSize="0x8" type="ap_fixed&lt;16, 6, 5, 3, 0> const *"/>
          <arg name="out_r" addressQualifier="1" id="5" port="M_AXI_GMEM" size="0x8" offset="0x4C" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="alveo_hls4ml_1">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
      </core>
    </device>
  </platform>
</project>
