// 4-bit synchronous counter with synchronous active-high reset
module counter (
    input  clk,
    input  rst,
    output reg [3:0] count
);

always @(posedge clk) begin
    if (rst)
        count <= 4'd0;
    else
        count <= count + 4'd1;
end

endmodule
