$date
	Sat Jun 01 00:53:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dec_if_tb $end
$var wire 8 ! D [7:0] $end
$var reg 3 " X [2:0] $end
$scope module uut $end
$var wire 3 # X [2:0] $end
$var reg 8 $ D [7:0] $end
$upscope $end
$upscope $end
$scope module dec_tb $end
$var wire 8 % D [7:0] $end
$var reg 1 & x $end
$var reg 1 ' y $end
$var reg 1 ( z $end
$scope module uut $end
$var wire 1 & x $end
$var wire 1 ' y $end
$var wire 1 ( z $end
$var wire 8 ) D [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 )
0(
0'
0&
b1 %
b1 $
b0 #
b0 "
b1 !
$end
#20000
b10 %
b10 )
b10 !
b10 $
1(
b1 "
b1 #
#40000
b100 %
b100 )
b100 !
b100 $
0(
1'
b10 "
b10 #
#60000
b1000 %
b1000 )
b1000 !
b1000 $
1(
b11 "
b11 #
#80000
b10000 %
b10000 )
b10000 !
b10000 $
0(
0'
1&
b100 "
b100 #
#100000
b100000 %
b100000 )
b100000 !
b100000 $
1(
b101 "
b101 #
#120000
b1000000 %
b1000000 )
b1000000 !
b1000000 $
0(
1'
b110 "
b110 #
#140000
b10000000 %
b10000000 )
b10000000 !
b10000000 $
1(
b111 "
b111 #
#160000
