$date
	Sat Jan 17 19:40:15 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 1 ! zero $end
$var wire 32 " result [31:0] $end
$var wire 1 # ovf $end
$var reg 4 $ alu_op [3:0] $end
$var reg 32 % op1 [31:0] $end
$var reg 32 & op2 [31:0] $end
$scope module dut $end
$var wire 4 ' alu_op [3:0] $end
$var wire 32 ( op1 [31:0] $end
$var wire 32 ) op2 [31:0] $end
$var wire 1 ! zero $end
$var reg 1 # ovf $end
$var reg 32 * result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 *
b1010 )
b101 (
b100 '
b1010 &
b101 %
b100 $
0#
b1111 "
0!
$end
#10000
1#
0!
b10000000000000000000000000000000 "
b10000000000000000000000000000000 *
b1 &
b1 )
b1111111111111111111111111111111 %
b1111111111111111111111111111111 (
#20000
0#
0!
b11111111111111111111111111110110 "
b11111111111111111111111111110110 *
b101 $
b101 '
b11110 &
b11110 )
b10100 %
b10100 (
#30000
0!
b1100 "
b1100 *
b110 $
b110 '
b100 &
b100 )
b11 %
b11 (
#40000
0!
b11111111111111111111111111111100 "
b11111111111111111111111111111100 *
b10 $
b10 '
b10 &
b10 )
b11111111111111111111111111110000 %
b11111111111111111111111111110000 (
#50000
0!
b11111111111111111111111111111111 "
b11111111111111111111111111111111 *
b1011 $
b1011 '
b1111000011110000111100001111 &
b1111000011110000111100001111 )
b11110000111100001111000011110000 %
b11110000111100001111000011110000 (
#60000
