<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a50tcsg324-1" LaunchTime="1589754783">
  <File Type="PA-TCL" Name="nexysA7fpga.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="nexysA7fpga_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="nexysA7fpga_reports.tcl"/>
  <File Type="RDS-RDS" Name="nexysA7fpga.vds"/>
  <File Type="RDS-UTIL" Name="nexysA7fpga_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="nexysA7fpga_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="nexysA7fpga.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="nexysA7fpga_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="nexysA7fpga_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/embsys/embsys.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../OneDrive/Documents/School/PSU/Spring2020/ECE544/Projects/Project 0-Getting_Started/project_0/project_0.srcs/sources_1/bd/embsys/embsys.bd"/>
        <Attr Name="ImportTime" Val="1586804152"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hardware/nexysA7fpga.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../OneDrive/Documents/School/PSU/Spring2020/ECE544/Projects/Project 0-Getting_Started/hardware/nexysA7fpga.v"/>
        <Attr Name="ImportTime" Val="1587334213"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="nexysA7fpga"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/A7-50t Constraint Files/Nexys-A7-50T-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../OneDrive/Documents/School/PSU/Spring2020/ECE544/Projects/Project Source Files/A7-50t Constraint Files/Nexys-A7-50T-Master.xdc"/>
        <Attr Name="ImportTime" Val="1586811717"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="bestone" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design">
      <Option Id="Directive">6</Option>
      <Option Id="ReTiming">1</Option>
      <Option Id="RepFanoutThreshold">1000</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="embsys_microblaze_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_microblaze_0_axi_intc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_timer_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_uartlite_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_microblaze_0_xlconcat_1"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_timebase_wdt_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_rst_clk_wiz_1_100M_1"/>
</GenRun>
