# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue May 09 13:21:22 2017
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: ite375pc08, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Batch File Name: pasde.do
# Did File Name: F:/CMPE310/proj/proj1/simfiles/proj1/pcb/specctra.did
# Current time = Tue May 09 13:21:22 2017
# PCB F:/CMPE310/proj/proj1/simfiles/proj1/pcb
# Master Unit set up as: MIL 100
# PCB Limits xlo= 10.0000 ylo=-1180.0000 xhi=12990.0000 yhi=12390.0000
# Total 74 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 1283, Vias Processed 498
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 2
# Components Placed 136, Images Processed 118, Padstacks Processed 27
# Nets Processed 269, Net Terminals 1670
# PCB Area=139240000.000  EIC=99  Area/EIC=1406464.646  SMDs=0
# Total Pin Count: 1390
# Signal Connections Created 27
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 27
# Signal Layers 2 Power Layers 2
# Wire Junctions 237, at vias 144 Total Vias 498
# Percent Connected   96.24
# Manhattan Length 2633494.7000 Horizontal 1428918.4900 Vertical 1204576.2100
# Routed Length 2540457.3000 Horizontal 1287960.2000 Vertical 1252497.1000
# Ratio Actual / Manhattan   0.9647
# Unconnected Length 151913.5000 Horizontal 98693.0000 Vertical 53220.5000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/sabbir1/AppData/Local/Temp/#Taaaaeg13772.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.100000 (direction x) (offset 0.000000)
grid wire 0.100000 (direction y) (offset 0.000000)
grid via 0.100000 (direction x) (offset 0.000000)
grid via 0.100000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Tue May 09 13:21:23 2017
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 27
# Signal Layers 2 Power Layers 2
# Wire Junctions 237, at vias 144 Total Vias 498
# Percent Connected   96.24
# Manhattan Length 2633494.7000 Horizontal 1428918.4900 Vertical 1204576.2100
# Routed Length 2540457.3000 Horizontal 1287960.2000 Vertical 1252497.1000
# Ratio Actual / Manhattan   0.9647
# Unconnected Length 151913.5000 Horizontal 98693.0000 Vertical 53220.5000
# Start Route Pass 1 of 25
# Routing 1292 wires.
# 246 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 73 (Cross: 73, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 941 Successes 929 Failures 12 Vias 552
# Cpu Time = 0:00:03  Elapsed Time = 0:00:01
# End Pass 1 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 38 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 30 Successes 30 Failures 0 Vias 549
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 0 Successes 0 Failures 0 Vias 546
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Cpu Time = 0:00:04  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    73|     0|  12|   14|  552|    0|   0|  0|  0:00:03|  0:00:03|
# Route    |  2|     0|     0|   0|   14|  549|    0|   0|100|  0:00:01|  0:00:04|
# Route    |  3|     0|     0|   0|   14|  546|    0|   0|  0|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 14
# Signal Layers 2 Power Layers 2
# Wire Junctions 239, at vias 148 Total Vias 546
# Percent Connected   98.05
# Manhattan Length 2630040.5000 Horizontal 1427897.2200 Vertical 1202143.2800
# Routed Length 2576227.8795 Horizontal 1304602.0000 Vertical 1271664.6000
# Ratio Actual / Manhattan   0.9795
# Unconnected Length 122866.0000 Horizontal 85789.0000 Vertical 37077.0000
clean 5
# Current time = Tue May 09 13:21:25 2017
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 14
# Signal Layers 2 Power Layers 2
# Wire Junctions 239, at vias 148 Total Vias 546
# Percent Connected   98.05
# Manhattan Length 2630040.5000 Horizontal 1427897.2200 Vertical 1202143.2800
# Routed Length 2576227.8795 Horizontal 1304602.0000 Vertical 1271664.6000
# Ratio Actual / Manhattan   0.9795
# Unconnected Length 122866.0000 Horizontal 85789.0000 Vertical 37077.0000
# Start Clean Pass 1 of 5
# Routing 1343 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 940 Successes 940 Failures 0 Vias 506
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Clean Pass 2 of 5
# Routing 1306 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 946 Successes 945 Failures 1 Vias 504
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 2 of 5
# Start Clean Pass 3 of 5
# Routing 1300 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 947 Successes 947 Failures 0 Vias 501
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Start Clean Pass 4 of 5
# Routing 1297 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 947 Successes 946 Failures 1 Vias 500
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Start Clean Pass 5 of 5
# Routing 1294 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 947 Successes 947 Failures 0 Vias 499
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:07  Elapsed Time = 0:00:04
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    73|     0|  12|   14|  552|    0|   0|  0|  0:00:03|  0:00:03|
# Route    |  2|     0|     0|   0|   14|  549|    0|   0|100|  0:00:01|  0:00:04|
# Route    |  3|     0|     0|   0|   14|  546|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    |  4|     0|     0|   0|   14|  506|    0|   0|   |  0:00:01|  0:00:05|
# Clean    |  5|     0|     0|   1|   14|  504|    0|   0|   |  0:00:02|  0:00:07|
# Clean    |  6|     0|     0|   0|   14|  501|    0|   0|   |  0:00:01|  0:00:08|
# Clean    |  7|     0|     0|   1|   14|  500|    0|   0|   |  0:00:02|  0:00:10|
# Clean    |  8|     0|     0|   0|   14|  499|    0|   0|   |  0:00:01|  0:00:11|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:11
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 14
# Signal Layers 2 Power Layers 2
# Wire Junctions 242, at vias 149 Total Vias 499
# Percent Connected   98.05
# Manhattan Length 2630220.5000 Horizontal 1427481.7500 Vertical 1202738.7500
# Routed Length 2570655.2000 Horizontal 1298797.8000 Vertical 1271857.4000
# Ratio Actual / Manhattan   0.9774
# Unconnected Length 122462.0000 Horizontal 85858.0000 Vertical 36604.0000
write routes (changed_only) (reset_changed) C:/Users/sabbir1/AppData/Local/Temp/#Taaaaeh13772.tmp
# Routing Written to File C:/Users/sabbir1/AppData/Local/Temp/#Taaaaeh13772.tmp
quit
