Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,1275
design__instance__area,24033
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,4
design__max_cap_violation__count__corner:nom_tt_025C_3v30,0
power__internal__total,0.0008899515960365534
power__switching__total,0.0004866425588261336
power__leakage__total,1.117771972758419E-7
power__total,0.0013767059426754713
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.25807443024185434
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.25642774740515895
timing__hold__ws__corner:nom_tt_025C_3v30,1.1312658907613788
timing__setup__ws__corner:nom_tt_025C_3v30,6.778906516887214
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.131266
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,33.570717
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,25
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,4
design__max_cap_violation__count__corner:nom_ss_125C_3v00,0
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.26427979996889156
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.26263278406527935
timing__hold__ws__corner:nom_ss_125C_3v00,2.522678137787341
timing__setup__ws__corner:nom_ss_125C_3v00,-18.657023121172298
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-107.95299537625404
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-18.657023121172298
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.522678
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,6
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,18.805046
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,4
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,0
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2553663741635996
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2542841842397398
timing__hold__ws__corner:nom_ff_n40C_3v60,0.5344940197279976
timing__setup__ws__corner:nom_ff_n40C_3v60,17.46804883515952
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.534494
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,35.871628
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,29
design__max_fanout_violation__count,4
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2544352855976647
clock__skew__worst_setup,0.2536110560008722
timing__hold__ws,0.5311451984129584
timing__setup__ws,-19.381520936752924
timing__hold__tns,0.0
timing__setup__tns,-112.30516212642799
timing__hold__wns,0
timing__setup__wns,-19.381520936752924
timing__hold_vio__count,0
timing__hold_r2r__ws,0.531145
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,18.419436
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1275
design__instance__area__stdcell,24033
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.462468
design__instance__utilization__stdcell,0.462468
design__instance__count__class:tie_cell,16
design__instance__count__class:buffer,2
design__instance__count__class:inverter,42
design__instance__count__class:sequential_cell,51
design__instance__count__class:multi_input_combinational_cell,626
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,26047.9
design__violations,0
design__instance__count__class:timing_repair_buffer,104
design__instance__count__class:clock_buffer,8
design__instance__count__setup_buffer,56
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,865
route__net__special,2
route__drc_errors__iter:1,105
route__wirelength__iter:1,27699
route__drc_errors__iter:2,31
route__wirelength__iter:2,27414
route__drc_errors__iter:3,30
route__wirelength__iter:3,27392
route__drc_errors__iter:4,3
route__wirelength__iter:4,27348
route__drc_errors__iter:5,0
route__wirelength__iter:5,27333
route__drc_errors,0
route__wirelength,27333
route__vias,5349
route__vias__singlecut,5349
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,308.1
design__instance__count__class:fill_cell,1180
timing__unannotated_net__count__corner:nom_tt_025C_3v30,20
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,20
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,20
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,4
design__max_cap_violation__count__corner:min_tt_025C_3v30,0
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.25660682638409565
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.25531885661680176
timing__hold__ws__corner:min_tt_025C_3v30,1.1260074302788248
timing__setup__ws__corner:min_tt_025C_3v30,7.097309607570566
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.126007
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,33.686741
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,20
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,20
design__max_fanout_violation__count__corner:min_ss_125C_3v00,4
design__max_cap_violation__count__corner:min_ss_125C_3v00,0
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.2616016088908439
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.2600959243822636
timing__hold__ws__corner:min_ss_125C_3v00,2.512929269132391
timing__setup__ws__corner:min_ss_125C_3v00,-18.056252115668812
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-104.34627324210335
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-18.056252115668812
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.512929
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,6
timing__setup_r2r__ws__corner:min_ss_125C_3v00,19.130768
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,20
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,4
design__max_cap_violation__count__corner:min_ff_n40C_3v60,0
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.2544352855976647
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2536110560008722
timing__hold__ws__corner:min_ff_n40C_3v60,0.5311451984129584
timing__setup__ws__corner:min_ff_n40C_3v60,17.664693319199454
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.531145
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,35.938156
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,20
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,4
design__max_cap_violation__count__corner:max_tt_025C_3v30,0
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.25979560904560894
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2579940500925982
timing__hold__ws__corner:max_tt_025C_3v30,1.1374048691496657
timing__setup__ws__corner:max_tt_025C_3v30,6.384953191330624
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.137405
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,29.244267
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,20
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,29
design__max_fanout_violation__count__corner:max_ss_125C_3v00,4
design__max_cap_violation__count__corner:max_ss_125C_3v00,0
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.26742706028810953
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.2656250572458763
timing__hold__ws__corner:max_ss_125C_3v00,2.534069470431374
timing__setup__ws__corner:max_ss_125C_3v00,-19.381520936752924
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-112.30516212642799
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-19.381520936752924
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.534070
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,6
timing__setup_r2r__ws__corner:max_ss_125C_3v00,18.419436
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,20
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,4
design__max_cap_violation__count__corner:max_ff_n40C_3v60,0
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.25645561400386513
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2550811578605069
timing__hold__ws__corner:max_ff_n40C_3v60,0.538315018908764
timing__setup__ws__corner:max_ff_n40C_3v60,17.233226888847465
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.538315
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,35.791203
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,20
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29996
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000373177
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000456662
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.00000830444
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000456662
design_powergrid__voltage__worst,0.0000456662
design_powergrid__voltage__worst__net:VPWR,3.29996
design_powergrid__drop__worst,0.0000456662
design_powergrid__drop__worst__net:VPWR,0.0000373177
design_powergrid__voltage__worst__net:VGND,0.0000456662
design_powergrid__drop__worst__net:VGND,0.0000456662
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00000849999999999999993299630574039582597833941690623760223388671875
ir__drop__worst,0.000037299999999999998629741926325920076124020852148532867431640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
