---
layout: post
title: Flat vs Hier Designs!
---

## Introduction
The disadvantages of flat runs are more run times, more memory requirement, limitation of EDA tools to handle designs greater than certain gate count.
