<!DOCTYPE html>
<html lang="en" data-theme="dark">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Projects ‚Äî Md Mudassir Ahmed</title>
  <link rel="stylesheet" href="../css/style.css" />
  <style>
    .project-card[style*="display: none"] { display: none !important; }
  </style>
</head>
<body>
  <div class="grid-bg"></div>

  <nav>
    <a href="../index.html" class="nav-logo">M<span>.</span>Mudassir</a>
    <div class="nav-links">
      <a href="../index.html">Home</a>
      <a href="about.html">About</a>
      <a href="projects.html">Projects</a>
      <a href="blog.html">Blog</a>
      <a href="contact.html">Contact</a>
      <div class="theme-toggle-wrap">
        <span class="theme-icon">üåô</span>
        <button class="theme-toggle" aria-label="Toggle theme"></button>
        <span class="theme-icon">‚òÄÔ∏è</span>
      </div>
      <a href="contact.html" class="nav-cta">Get in Touch</a>
    </div>
    <div class="hamburger"><span></span><span></span><span></span></div>
  </nav>

  <div class="page">

    <div class="page-hero">
      <div class="page-hero-glow"></div>
      <div class="container">
        <div class="section-label fade-up">My Work</div>
        <h1 class="section-title fade-up" style="font-size:clamp(2.5rem,6vw,4.5rem);">
          Projects &<br><span style="color:var(--accent); font-style:italic;">Builds.</span>
        </h1>
        <p class="fade-up" style="color:var(--muted); font-size:0.9rem; max-width:520px; margin-top:1rem;">
          VLSI, digital design, and embedded systems projects ‚Äî from transistor-level circuits to RTL implementations.
        </p>
        <div class="filter-bar fade-up">
          <button class="filter-btn active" data-filter="all">All</button>
          <button class="filter-btn" data-filter="vlsi">VLSI</button>
          <button class="filter-btn" data-filter="digital">Digital Design</button>
          <button class="filter-btn" data-filter="embedded">Embedded</button>
          <button class="filter-btn" data-filter="other">Other</button>
        </div>
      </div>
    </div>

    <section>
      <div class="container">
        <div class="projects-grid" id="projects-grid">

          <div class="project-card fade-up" data-category="vlsi">
            <div class="project-card-img">
              <img src="../assets/images/project-alu.svg" alt="4-bit ALU in CMOS" loading="lazy" />
              <div class="project-card-img-overlay">
                <a href="#" class="overlay-btn">
                  <svg width="12" height="12" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2"><path d="M18 13v6a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2V8a2 2 0 0 1 2-2h6"/><polyline points="15 3 21 3 21 9"/><line x1="10" y1="14" x2="21" y2="3"/></svg>
                  GitHub
                </a>
              </div>
            </div>
            <div class="project-card-body">
              <span class="project-tag">VLSI Design</span>
              <h3 class="project-title">4-bit ALU in CMOS</h3>
              <p class="project-desc">Fully functional 4-bit ALU using CMOS logic gates. Implemented static CMOS, transmission gate, and pass transistor logic styles. Verified through SPICE simulation with power-delay product optimization.</p>
              <div class="project-footer">
                <div class="project-tech">
                  <span class="tech-badge">SPICE</span>
                  <span class="tech-badge">Cadence</span>
                  <span class="tech-badge">CMOS</span>
                </div>
                <a href="#" class="project-link">GitHub ‚Üí</a>
              </div>
            </div>
          </div>

          <div class="project-card fade-up" data-category="digital">
            <div class="project-card-img">
              <img src="../assets/images/project-riscv.svg" alt="RISC-V Processor Core" loading="lazy" />
              <div class="project-card-img-overlay">
                <a href="#" class="overlay-btn">
                  <svg width="12" height="12" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2"><path d="M18 13v6a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2V8a2 2 0 0 1 2-2h6"/><polyline points="15 3 21 3 21 9"/><line x1="10" y1="14" x2="21" y2="3"/></svg>
                  GitHub
                </a>
              </div>
            </div>
            <div class="project-card-body">
              <span class="project-tag">Digital Design</span>
              <h3 class="project-title">RISC-V Processor Core</h3>
              <p class="project-desc">5-stage pipelined RISC-V (RV32I) core in Verilog. Includes hazard detection, data forwarding, branch prediction, and instruction cache. Synthesized on Basys3 FPGA.</p>
              <div class="project-footer">
                <div class="project-tech">
                  <span class="tech-badge">Verilog</span>
                  <span class="tech-badge">Vivado</span>
                  <span class="tech-badge">FPGA</span>
                </div>
                <a href="#" class="project-link">GitHub ‚Üí</a>
              </div>
            </div>
          </div>

          <div class="project-card fade-up" data-category="embedded">
            <div class="project-card-img">
              <img src="../assets/images/project-iot.svg" alt="IoT Sensor Node" loading="lazy" />
              <div class="project-card-img-overlay">
                <a href="#" class="overlay-btn">
                  <svg width="12" height="12" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2"><path d="M18 13v6a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2V8a2 2 0 0 1 2-2h6"/><polyline points="15 3 21 3 21 9"/><line x1="10" y1="14" x2="21" y2="3"/></svg>
                  GitHub
                </a>
              </div>
            </div>
            <div class="project-card-body">
              <span class="project-tag">Embedded Systems</span>
              <h3 class="project-title">IoT Smart Sensor Node</h3>
              <p class="project-desc">Low-power wireless sensor node on ARM Cortex-M0+. Transmits temperature, humidity, and air quality via MQTT over Wi-Fi with aggressive sleep-mode power management achieving &lt;10ŒºA standby.</p>
              <div class="project-footer">
                <div class="project-tech">
                  <span class="tech-badge">ARM</span>
                  <span class="tech-badge">C</span>
                  <span class="tech-badge">MQTT</span>
                </div>
                <a href="#" class="project-link">GitHub ‚Üí</a>
              </div>
            </div>
          </div>

          <div class="project-card fade-up" data-category="vlsi">
            <div class="project-card-img">
              <img src="../assets/images/project-oscillator.svg" alt="Ring Oscillator" loading="lazy" />
              <div class="project-card-img-overlay">
                <a href="#" class="overlay-btn">
                  <svg width="12" height="12" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2"><path d="M18 13v6a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2V8a2 2 0 0 1 2-2h6"/><polyline points="15 3 21 3 21 9"/><line x1="10" y1="14" x2="21" y2="3"/></svg>
                  GitHub
                </a>
              </div>
            </div>
            <div class="project-card-body">
              <span class="project-tag">VLSI Design</span>
              <h3 class="project-title">Ring Oscillator Analysis</h3>
              <p class="project-desc">5-stage and 11-stage ring oscillators in 180nm technology. Extracted propagation delay, power, and frequency vs supply voltage. Corner analysis for PVT variation.</p>
              <div class="project-footer">
                <div class="project-tech">
                  <span class="tech-badge">NGSpice</span>
                  <span class="tech-badge">180nm</span>
                  <span class="tech-badge">CMOS</span>
                </div>
                <a href="#" class="project-link">GitHub ‚Üí</a>
              </div>
            </div>
          </div>

          <div class="project-card fade-up" data-category="digital">
            <div class="project-card-img">
              <img src="../assets/images/project-uart.svg" alt="UART Core" loading="lazy" />
              <div class="project-card-img-overlay">
                <a href="#" class="overlay-btn">
                  <svg width="12" height="12" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2"><path d="M18 13v6a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2V8a2 2 0 0 1 2-2h6"/><polyline points="15 3 21 3 21 9"/><line x1="10" y1="14" x2="21" y2="3"/></svg>
                  GitHub
                </a>
              </div>
            </div>
            <div class="project-card-body">
              <span class="project-tag">Digital Design</span>
              <h3 class="project-title">UART Communication Core</h3>
              <p class="project-desc">Full-duplex UART transceiver in VHDL with configurable baud rate, parity, and stop bits. Includes TX/RX FIFO buffers. Verified with loopback test and logic analyser.</p>
              <div class="project-footer">
                <div class="project-tech">
                  <span class="tech-badge">VHDL</span>
                  <span class="tech-badge">ModelSim</span>
                  <span class="tech-badge">FPGA</span>
                </div>
                <a href="#" class="project-link">GitHub ‚Üí</a>
              </div>
            </div>
          </div>

          <div class="project-card fade-up" data-category="other">
            <div class="project-card-img">
              <img src="../assets/images/project-eye.svg" alt="Eye Diagram Simulator" loading="lazy" />
              <div class="project-card-img-overlay">
                <a href="#" class="overlay-btn">
                  <svg width="12" height="12" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2"><path d="M18 13v6a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2V8a2 2 0 0 1 2-2h6"/><polyline points="15 3 21 3 21 9"/><line x1="10" y1="14" x2="21" y2="3"/></svg>
                  GitHub
                </a>
              </div>
            </div>
            <div class="project-card-body">
              <span class="project-tag">Signal Processing</span>
              <h3 class="project-title">Eye Diagram Simulator</h3>
              <p class="project-desc">Python tool to simulate and visualize eye diagrams for digital signals. Models ISI, noise, and jitter. Analyses BER vs SNR performance across different channel conditions.</p>
              <div class="project-footer">
                <div class="project-tech">
                  <span class="tech-badge">Python</span>
                  <span class="tech-badge">NumPy</span>
                  <span class="tech-badge">Matplotlib</span>
                </div>
                <a href="#" class="project-link">GitHub ‚Üí</a>
              </div>
            </div>
          </div>

        </div>
      </div>
    </section>
  </div>

  <footer>
    <div class="container">
      <div class="footer-inner">
        <div class="footer-brand">M<span>.</span>Mudassir</div>
        <p class="footer-copy">¬© 2025 Md Mudassir Ahmed. Built with passion.</p>
        <div class="footer-socials">
          <a href="#" class="social-link" aria-label="GitHub"><svg width="16" height="16" viewBox="0 0 24 24" fill="currentColor"><path d="M12 0C5.37 0 0 5.37 0 12c0 5.31 3.435 9.795 8.205 11.385.6.105.825-.255.825-.57 0-.285-.015-1.23-.015-2.235-3.015.555-3.795-.735-4.035-1.41-.135-.345-.72-1.41-1.23-1.695-.42-.225-1.02-.78-.015-.795.945-.015 1.62.87 1.845 1.23 1.08 1.815 2.805 1.305 3.495.99.105-.78.42-1.305.765-1.605-2.67-.3-5.46-1.335-5.46-5.925 0-1.305.465-2.385 1.23-3.225-.12-.3-.54-1.53.12-3.18 0 0 1.005-.315 3.3 1.23.96-.27 1.98-.405 3-.405s2.04.135 3 .405c2.295-1.56 3.3-1.23 3.3-1.23.66 1.65.24 2.88.12 3.18.765.84 1.23 1.905 1.23 3.225 0 4.605-2.805 5.625-5.475 5.925.435.375.81 1.095.81 2.22 0 1.605-.015 2.895-.015 3.3 0 .315.225.69.825.57A12.02 12.02 0 0 0 24 12c0-6.63-5.37-12-12-12z"/></svg></a>
          <a href="#" class="social-link" aria-label="LinkedIn"><svg width="16" height="16" viewBox="0 0 24 24" fill="currentColor"><path d="M20.447 20.452h-3.554v-5.569c0-1.328-.027-3.037-1.852-3.037-1.853 0-2.136 1.445-2.136 2.939v5.667H9.351V9h3.414v1.561h.046c.477-.9 1.637-1.85 3.37-1.85 3.601 0 4.267 2.37 4.267 5.455v6.286zM5.337 7.433a2.062 2.062 0 0 1-2.063-2.065 2.064 2.064 0 1 1 2.063 2.065zm1.782 13.019H3.555V9h3.564v11.452zM22.225 0H1.771C.792 0 0 .774 0 1.729v20.542C0 23.227.792 24 1.771 24h20.451C23.2 24 24 23.227 24 22.271V1.729C24 .774 23.2 0 22.222 0h.003z"/></svg></a>
        </div>
      </div>
    </div>
  </footer>

  <script src="../js/main.js"></script>
  <script>
    const filterBtns = document.querySelectorAll('.filter-btn');
    const cards = document.querySelectorAll('.project-card');
    filterBtns.forEach(btn => {
      btn.addEventListener('click', () => {
        filterBtns.forEach(b => b.classList.remove('active'));
        btn.classList.add('active');
        const filter = btn.dataset.filter;
        cards.forEach(card => {
          card.style.display = (filter === 'all' || card.dataset.category === filter) ? '' : 'none';
        });
      });
    });
  </script>
</body>
</html>
