// Seed: 164243124
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2 ^ 1 * 1;
  assign id_3 = id_2;
  assign module_1.id_4 = 0;
  tri id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    input wor id_4
);
  wire id_6;
  assign id_6 = ~id_4;
  wire id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
  wire id_8;
endmodule
