# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dts"
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dtsi"
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi"
# 1 "arch/arm/boot/dts/samsung/msm8916/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 14 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "/home/quan/Kernel/arch/arm/boot/dts/include/dt-bindings/clock/msm-clocks-8916.h" 1
# 15 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "/home/quan/Kernel/arch/arm/boot/dts/include/dt-bindings/clock/msm-clocks-a7.h" 1
# 16 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8916";
 compatible = "qcom,msm8916";
 qcom,msm-id = <206 0>,
   <248 0>,
   <249 0>,
   <250 0>;

 interrupt-parent = <&intc>;

 chosen {
  bootargs = "sched_enable_hmp=1";
 };

 aliases {
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;


  smd0 = &smdtty_ds;
  smd1 = &smdtty_apps_fm;
  smd2 = &smdtty_apps_riva_bt_acl;
  smd3 = &smdtty_apps_riva_bt_cmd;
  smd4 = &smdtty_mbalbridge;
  smd5 = &smdtty_apps_riva_ant_cmd;
  smd6 = &smdtty_apps_riva_ant_data;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;


  i2c0 = &i2c_0;
  i2c1 = &i2c_1;
  i2c5 = &i2c_5;
  i2c6 = &i2c_6;
  i2c4 = &i2c_4;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc0>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_0>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x1>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc1>;
   next-level-cache = <&L2_0>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x2>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc2>;
   next-level-cache = <&L2_0>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x3>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc3>;
   next-level-cache = <&L2_0>;
  };
 };

 soc: soc { };
};

# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-coresight.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-coresight.dtsi"
&soc {
 tmc_etr: tmc@826000 {
  compatible = "arm,coresight-tmc";
  reg = <0x826000 0x1000>,
        <0x884000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x100000>;
  qcom,tmc-flush-powerdown;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpiu: tpiu@820000 {
  compatible = "arm,coresight-tpiu";
  reg = <0x820000 0x1000>,
        <0x1100000 0xb0000>;
  reg-names = "tpiu-base", "nidnt-base";

  coresight-id = <1>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  qcom,nidnthw;
  qcom,nidnt-swduart;
  qcom,nidnt-swdtrc;
  qcom,nidnt-jtag;
  qcom,nidnt-spmi;
  nidnt-gpio = <38>;
  nidnt-gpio-polarity = <1>;

  interrupts = <0 82 0>;
  interrupt-names = "nidnt-irq";

  vdd-supply = <&pm8916_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8916_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@824000 {
  compatible = "qcom,coresight-replicator";
  reg = <0x824000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <2>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@825000 {
  compatible = "arm,coresight-tmc";
  reg = <0x825000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;

  qcom,tmc-flush-powerdown;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@821000 {
  compatible = "arm,coresight-funnel";
  reg = <0x821000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss: funnel@841000 {
  compatible = "arm,coresight-funnel";
  reg = <0x841000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-apss";
  coresight-nr-inports = <4>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;

  qcom,funnel-save-restore;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in2: funnel@869000 {
  compatible = "arm,coresight-funnel";
  reg = <0x869000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-in2";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <6>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in3: funnel@868000 {
  compatible = "arm,coresight-funnel";
  reg = <0x868000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <7>;
  coresight-name = "coresight-funnel-in3";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <7>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@802000 {
  compatible = "arm,coresight-stm";
  reg = <0x802000 0x1000>,
        <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <8>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;
  qcom,data-barrier;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 csr: csr@801000 {
  compatible = "qcom,coresight-csr";
  reg = <0x801000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <9>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;

  qcom,blk-size = <1>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm0: etm@85c000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x85c000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <10>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm1: etm@85d000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x85d000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <11>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU1>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm2: etm@85e000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x85e000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <12>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <2>;
  coresight-etm-cpu = <&CPU2>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm3: etm@85f000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x85f000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <13>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <3>;
  coresight-etm-cpu = <&CPU3>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 rpm_etm0 {
  compatible = "qcom,coresight-rpm-etm";

  coresight-id = <14>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <0>;
 };

 wcn_etm0 {
  compatible = "qcom,coresight-wcn-etm";

  coresight-id = <15>;
  coresight-name = "coresight-wcn-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in3>;
  coresight-child-ports = <0>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-modem-etm";

  coresight-id = <16>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <2>;
 };

 cti0: cti@810000 {
  compatible = "arm,coresight-cti";
  reg = <0x810000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <17>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@811000 {
  compatible = "arm,coresight-cti";
  reg = <0x811000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <18>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@812000 {
  compatible = "arm,coresight-cti";
  reg = <0x812000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <19>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@813000 {
  compatible = "arm,coresight-cti";
  reg = <0x813000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <20>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@814000 {
  compatible = "arm,coresight-cti";
  reg = <0x814000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <21>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@815000 {
  compatible = "arm,coresight-cti";
  reg = <0x815000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <22>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@816000 {
  compatible = "arm,coresight-cti";
  reg = <0x816000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <23>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti7: cti@817000 {
  compatible = "arm,coresight-cti";
  reg = <0x817000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <24>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@818000 {
  compatible = "arm,coresight-cti";
  reg = <0x818000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <25>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@858000 {
  compatible = "arm,coresight-cti";
  reg = <0x858000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <26>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu1: cti@859000 {
  compatible = "arm,coresight-cti";
  reg = <0x859000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <27>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU1>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu2: cti@85a000 {
  compatible = "arm,coresight-cti";
  reg = <0x85a000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <28>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU2>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu3: cti@85b000 {
  compatible = "arm,coresight-cti";
  reg = <0x85b000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <29>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU3>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_video_cpu0: cti@830000 {
  compatible = "arm,coresight-cti";
  reg = <0x830000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <30>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_wcn_cpu0: cti@835000 {
  compatible = "arm,coresight-cti";
  reg = <0x835000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <31>;
  coresight-name = "coresight-cti-wcn-cpu0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@838000 {
  compatible = "arm,coresight-cti";
  reg = <0x838000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <32>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm_cpu0: cti@83c000 {
  compatible = "arm,coresight-cti";
  reg = <0x83c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <33>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 fuse: fuse@5e01c {
  compatible = "arm,coresight-fuse-v2";
  reg = <0x5e01c 0x8>,
        <0x58040 0x4>,
        <0x5e00c 0x4>;
  reg-names = "fuse-base", "nidnt-fuse-base", "qpdi-fuse-base";

  coresight-id = <34>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };

 hwevent: hwevent@86c000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x86c000 0x108>,
        <0x86cfb0 0x4>,
        <0x200c000 0x28>,
        <0x78c5010 0x4>,
        <0x7885010 0x4>;
  reg-names = "wrapper-mux", "wrapper-lockaccess", "spmi-mux",
              "usbbam-mux", "blsp-mux";
  coresight-id = <35>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 qpdi: qpdi@1941000 {
  compatible = "qcom,coresight-qpdi";
  reg = <0x1941000 0x4>;
  reg-names = "qpdi-base";

  coresight-id = <36>;
  coresight-name = "coresight-qpdi";
  coresight-nr-inports = <0>;

  vdd-supply = <&pm8916_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8916_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;
 };
};
# 107 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-smp2p.dtsi" 1
# 12 "arch/arm/boot/dts/samsung/msm8916/msm8916-smp2p.dtsi"
&soc {
 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-wcnss {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_in {
  compatible = "qcom,smp2pgpio_test_smp2p_7_in";
  gpios = <&smp2pgpio_smp2p_7_in 0 0>;
 };

 smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_out {
  compatible = "qcom,smp2pgpio_test_smp2p_7_out";
  gpios = <&smp2pgpio_smp2p_7_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };

 smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 108 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-ipcrouter.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-ipcrouter.dtsi"
&soc {
 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_wcnss_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "wcnss";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

};
# 109 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm-gdsc-8916.dtsi" 1
# 14 "arch/arm/boot/dts/samsung/msm8916/msm-gdsc-8916.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@184c018 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x184c018 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@184d078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x184d078 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@185701c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x185701c 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@1858034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0x1858034 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@185901c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0x185901c 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@184c028 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x184c028 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@184c030 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x184c030 0x4>;
  status = "disabled";
 };
};
# 110 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-iommu.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-iommu.dtsi"
# 1 "arch/arm/boot/dts/samsung/msm8916/msm-iommu-v2.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm-iommu-v2.dtsi"
&soc {
 gfx_iommu: qcom,iommu@1f00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1f00000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "gfx_iommu";
  qcom,iommu-secure-id = <18>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0x59505e55>;
  clock-names = "iface_clk", "core_clk";
  status = "disabled";

  qcom,iommu-ctx@1f09000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f09000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "gfx3d_user";
  };

  qcom,iommu-ctx@1f0a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f0a000 0x1000>;
   interrupts = <0 242 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "gfx3d_priv";
  };
 };

 apps_iommu: qcom,iommu@1e00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1e00000 0x40000
   0x1ef0000 0x3000>;
  reg-names = "iommu_base", "smmu_local_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "apps_iommu";
  qcom,iommu-secure-id = <17>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0xaf56a329>;
  clock-names = "iface_clk", "core_clk";
  qcom,cb-base-offset = <0x20000>;
  status = "disabled";

  qcom,iommu-ctx@1e22000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e22000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x2000>;
   label = "jpeg_enc0";
  };

  qcom,iommu-ctx@1e23000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e23000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x400>;
   label = "vfe";
  };

  qcom,iommu-ctx@1e24000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e24000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0xc00>;
   label = "mdp_0";
  };

  venus_ns: qcom,iommu-ctx@1e25000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e25000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x800 0x801 0x802 0x803
      0x804 0x805 0x807>;
   label = "venus_ns";
   qcom,report-error-on-fault;
  };

  qcom,iommu-ctx@1e26000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e26000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x402>;
   label = "cpp";
  };

  qcom,iommu-ctx@1e27000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e27000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1000>;
   label = "mDSP";
  };

  qcom,iommu-ctx@1e28000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e28000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1400>;
   label = "gss";
  };

  qcom,iommu-ctx@1e29000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e29000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1800>;
   label = "a2";
  };

  qcom,iommu-ctx@1e32000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e32000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0xc01>;
   label = "mdp_1";
  };

  venus_sec_pixel: qcom,iommu-ctx@1e33000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e33000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x885>;
   label = "venus_sec_pixel";
   qcom,report-error-on-fault;
  };

  venus_sec_bitstream: qcom,iommu-ctx@1e34000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e34000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x880 0x881 0x882 0x883 0x884>;
   label = "venus_sec_bitstream";
   qcom,report-error-on-fault;
  };

  venus_sec_non_pixel: qcom,iommu-ctx@1e35000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e35000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x887 0x8a0>;
   label = "venus_sec_non_pixel";
   qcom,report-error-on-fault;
  };

  venus_fw: qcom,iommu-ctx@1e36000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e36000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x8c0 0x8c6>;
   label = "venus_fw";
   qcom,report-error-on-fault;
  };

  periph_rpm: qcom,iommu-ctx@1e37000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e37000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x40>;
   label = "periph_rpm";
  };

  qcom,iommu-ctx@1e38000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e38000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0xC0 0xC4 0xC8 0xCC 0xD0 0xD3
      0xD4 0xD7 0xD8 0xDB 0xDC 0xDF
      0xF0 0xF3 0xF4 0xF7 0xF8 0xFB
      0xFC 0xFF>;
   label = "periph_CE";
  };

  qcom,iommu-ctx@1e39000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e39000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x280 0x283 0x284 0x287 0x288
      0x28B 0x28C 0x28F 0x290 0x293
      0x294 0x297 0x298 0x29B 0x29C
      0x29F>;
   label = "periph_BLSP";
  };

  qcom,iommu-ctx@1e3a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3a000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x100>;
   label = "periph_SDC1";
  };

  qcom,iommu-ctx@1e3b000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3b000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x140>;
   label = "periph_SDC2";
  };

  qcom,iommu-ctx@1e3c000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3c000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1c0>;
   label = "periph_audio";
  };

  qcom,iommu-ctx@1e3d000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3d000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x2c0>;
   label = "periph_USB_HS1";
  };
 };
};
# 14 "arch/arm/boot/dts/samsung/msm8916/msm8916-iommu.dtsi" 2

&gfx_iommu {
 status = "ok";
};

&apps_iommu {
 status = "ok";
};
# 111 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-gpu.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-gpu.dtsi"
&soc {
 msm_gpu: qcom,kgsl-3d0@01c00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  reg = <0x01c00000 0x10000
         0x01c10000 0x10000>;
  reg-names = "kgsl_3d0_reg_memory" , "kgsl_3d0_shader_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x03000600>;

  qcom,initial-pwrlevel = <1>;


  qcom,idle-timeout = <8>;
  qcom,strtstp-sleepwake;





  qcom,clk-map = <0x0000005E>;
  clocks = <&clock_gcc 0x49a51fd9>,
   <&clock_gcc 0xd15c8a00>,
   <&clock_gcc 0x5620913a>,
   <&clock_gcc 0x3edd69ad>,
   <&clock_gcc 0x19922503>,
   <&clock_gcc 0xb432168e>;
  clock-names = "core_clk", "iface_clk", "mem_clk",
    "mem_iface_clk", "alt_mem_iface_clk",
    "gtcu_iface_clk";


  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <26 512 0 0>,
   <26 512 160000 1600000>,
   <26 512 800000 3200000>,
   <26 512 1066000 4264000>;


  vdd-supply = <&gdsc_oxili_gx>;


  iommu = <&gfx_iommu>;


  coresight-id = <67>;
  coresight-name = "coresight-gfx";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <5>;


  qcom,pm-qos-latency = <701>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <3>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <310000000>;
    qcom,bus-freq = <2>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <200000000>;
    qcom,bus-freq = <1>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
   };
  };

 };
};
# 112 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-mdss.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@1a00000 {
  compatible = "qcom,mdss_mdp";
  reg = <0x1a00000 0x90000>,
   <0x1ac8000 0x3000>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 72 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <2 1>;
  qcom,mdss-clk-factor = <105 100>;
  qcom,max-bandwidth-low-kbps = <1100000>;
  qcom,max-bandwidth-high-kbps = <1100000>;


  qcom,mdss-vbif-qos-rt-setting = <2 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;
  qcom,max-mixer-width = <2048>;
  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-clk-rate = <320000000>;
  qcom,mdss-pipe-vig-off = <0x00005000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000>;
  qcom,mdss-pipe-dma-off = <0x00025000>;
  qcom,mdss-pipe-vig-fetch-id = <1>;
  qcom,mdss-pipe-rgb-fetch-id = <7 8>;
  qcom,mdss-pipe-dma-fetch-id = <4>;

  qcom,mdss-pipe-vig-xin-id = <0>;
  qcom,mdss-pipe-rgb-xin-id = <1 5>;
  qcom,mdss-pipe-dma-xin-id = <2>;
  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2ac 4 8>,
            <0x2b4 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 8 12>;

  qcom,mdss-smp-data = <8 8192>;

  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400>;
  qcom,mdss-mixer-intf-off = <0x00045000>;
  qcom,mdss-mixer-wb-off = <0x00048000>;
  qcom,mdss-dspp-off = <0x00055000>;
  qcom,mdss-pingpong-off = <0x00071000>;
  qcom,mdss-wb-off = <0x00065000 0x00065800 0x00066000>;
  qcom,mdss-intf-off = <0x00000000 0x0006b800>;
  qcom,mdss-rot-block-size = <64>;
  qcom,mdss-wfd-mode = "dedicated";
  qcom,mdss-has-non-scalar-rgb;
  qcom,mdss-has-decimation;
  qcom,mdss-traffic-shaper-enabled;
  qcom,mdss-no-hist-vote;

  vdd-cx-supply = <&pm8916_s1_corner>;
  clocks = <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc 0x6dc1f8f1>,
    <&clock_gcc 0x22f3521f>,
    <&clock_gcc 0x32a09f1f>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";
  qcom,mdp-settings = <0x000011e4 0x00000000>,
        <0x00065048 0x00000008>,
        <0x00065848 0x00000008>,
        <0x00066048 0x00000008>;


  qcom,mdss-prefill-outstanding-buffer-bytes = <1024>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <0>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <4096>;
  qcom,mdss-prefill-fbc-lines = <0>;

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
    linux,contiguous-region = <&cont_splash_mem>;
   };
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi0: qcom,mdss_dsi@1a98000 {
  compatible = "qcom,mdss-dsi-ctrl";
  label = "MDSS DSI CTRL->0";
  cell-index = <0>;
  reg = <0x1a98000 0x25c>,
        <0x1a98500 0x2b0>,
        <0x193e000 0x30>;
  reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
  qcom,mdss-fb-map = <&mdss_fb0>;
  qcom,mdss-mdp = <&mdss_mdp>;
  clocks = <&clock_gcc 0x22f3521f>,
                         <&clock_gcc 0xbfb92ed3>,
                         <&clock_gcc 0x668f51de>,
                         <&clock_gcc_mdss 0x35da7862>,
                         <&clock_gcc_mdss 0xcc5c5c77>,
                         <&clock_gcc 0xaec5cb25>;
                clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
                                "byte_clk", "pixel_clk", "core_clk";
  qcom,platform-strength-ctrl = [ff 06];
  qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
  qcom,platform-regulator-settings = [03 08 07 00 20 07 01];
  qcom,platform-lane-config = [00 00 00 00 00 00 00 01 97
   00 00 00 00 05 00 00 01 97
   00 00 00 00 0a 00 00 01 97
   00 00 00 00 0f 00 00 01 97
   00 c0 00 00 00 00 00 01 bb];

  qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
  qcom,mmss-phyreset-ctrl-offset = <0x24>;


   };
  qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <1280 720>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };
  };
# 113 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-mdss-pll.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@1a98300 {
  compatible = "qcom,mdss_dsi_pll_8916";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x1a98300 0xd4>, <0x0184d074 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8916_l6>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
};
# 114 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-iommu-domains.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";





  venus_domain_ns: qcom,iommu-domain1 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
        0xdcc00000 0x1000000>;
  };




  venus_domain_sec_bitstream: qcom,iommu-domain2 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };




  venus_domain_sec_pixel: qcom,iommu-domain3 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };




  venus_domain_sec_non_pixel: qcom,iommu-domain4 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };

 };
};
# 115 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-bus.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-bus.dtsi"
# 1 "/home/quan/Kernel/arch/arm/boot/dts/include/dt-bindings/msm/msm-bus-rule-ops.h" 1
# 14 "arch/arm/boot/dts/samsung/msm8916/msm8916-bus.dtsi" 2

&soc {
 ad_hoc_bus: ad-hoc-bus { };

 static-rules {
  compatible = "qcom,msm-bus-static-bw-rules";

  rule0 {
   qcom,src-nodes = <&mas_apss>;
   qcom,src-field = <0>;
   qcom,src-op = <0>;
   qcom,thresh = <1600000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_apss>;
   qcom,dest-bw = <600000>;
  };


  rule1 {
   qcom,src-nodes = <&mas_apss>;
   qcom,src-field = <0>;
   qcom,src-op = <0>;
   qcom,thresh = <3200000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_apss>;
   qcom,dest-bw = <1200000>;
  };

  rule2 {
   qcom,src-nodes = <&mas_apss>;
   qcom,src-field = <0>;
   qcom,src-op = <3>;
   qcom,thresh = <3200000>;
   qcom,mode = <1>;
   qcom,dest-node = <&mas_apss>;
  };

  rule3 {
   qcom,src-nodes = <&mas_gfx>;
   qcom,src-field = <0>;
   qcom,src-op = <0>;
   qcom,thresh = <1600000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_gfx>;
   qcom,dest-bw = <600000>;
  };

  rule4 {
   qcom,src-nodes = <&mas_gfx>;
   qcom,src-field = <0>;
   qcom,src-op = <0>;
   qcom,thresh = <3200000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_gfx>;
   qcom,dest-bw = <1200000>;
  };

  rule5 {
   qcom,src-nodes = <&mas_gfx>;
   qcom,src-field = <0>;
   qcom,src-op = <3>;
   qcom,thresh = <3200000>;
   qcom,mode = <1>;
   qcom,dest-node = <&mas_gfx>;
  };

  rule6 {
   qcom,src-nodes = <&mas_vfe>;
   qcom,src-field = <0>;
   qcom,src-op = <3>;
   qcom,thresh = <100000>;
   qcom,mode = <2>;
   qcom,dest-node = <&mas_apss>;
  };

  rule7 {
   qcom,src-nodes = <&mas_vfe>;
   qcom,src-field = <0>;
   qcom,src-op = <3>;
   qcom,thresh = <100000>;
   qcom,mode = <2>;
   qcom,dest-node = <&mas_gfx>;
  };
 };
};

&ad_hoc_bus {
 compatible = "qcom,msm-bus-device";
 reg = <0x580000 0x14000>,
  <0x400000 0x62000>,
  <0x500000 0x11000>;
 reg-names = "snoc-base", "bimc-base", "pnoc-base";

 fab_snoc: fab-snoc {
  cell-id = <1024>;
  label = "fab-snoc";
  qcom,fab-dev;
  qcom,base-name = "snoc-base";
  qcom,base-offset = <0x7000>;
  qcom,qos-off = <0x1000>;
  qcom,bus-type = <1>;
  clock-names = "bus_clk", "bus_a_clk";
  clocks = <&clock_rpm 0xe6900bb6>,
                      <&clock_rpm 0x5d4683bd>;

  coresight-id = <50>;
  coresight-name = "coresight-snoc";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <5>;
 };

 fab_bimc: fab-bimc {
  cell-id = <0>;
  label = "fab-bimc";
  qcom,fab-dev;
  qcom,base-name = "bimc-base";
  qcom,bus-type = <2>;
  clock-names = "bus_clk", "bus_a_clk";
  clocks = <&clock_rpm 0xd212feea>,
                      <&clock_rpm 0x71d1a499>;

  coresight-id = <55>;
  coresight-name = "coresight-bimc";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <3>;
 };

 fab_pnoc: fab-pnoc {
  cell-id = <4096>;
  label = "fab-pnoc";
  qcom,fab-dev;
  qcom,base-name = "pnoc-base";
  qcom,base-offset = <0x7000>;
  qcom,qos-delta = <0x1000>;
  qcom,bus-type = <1>;
  clock-names = "bus_clk", "bus_a_clk";
  clocks = <&clock_rpm 0x2b53b688>,
                      <&clock_rpm 0x9753a54f>;

  coresight-id = <54>;
  coresight-name = "coresight-pnoc";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <6>;
 };


 mas_video: mas-video {
  cell-id = <63>;
  label = "mas-video";
  qcom,qport = <8>;
  qcom,ap-owned;
  qcom,connections = <&mm_int_0 &mm_int_2>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,qos-mode = "bypass";
  qcom,buswidth = <16>;
 };

 mas_jpeg: mas-jpeg {
  cell-id = <62>;
  label = "mas-jpeg";
  qcom,ap-owned;
  qcom,qport = <6>;
  qcom,connections = <&mm_int_0 &mm_int_2>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,qos-mode = "bypass";
  qcom,buswidth = <16>;
 };

 mas_vfe: mas-vfe {
  cell-id = <29>;
  label = "mas-vfe";
  qcom,ap-owned;
  qcom,qport = <9>;
  qcom,connections = <&mm_int_1 &mm_int_2>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,qos-mode = "bypass";
  qcom,buswidth = <16>;
 };

 mas_mdp: mas-mdp {
  cell-id = <22>;
  label = "mas-mdp";
  qcom,ap-owned;
  qcom,connections = <&mm_int_0 &mm_int_2>;
  qcom,qport = <7>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,qos-mode = "bypass";
  qcom,buswidth = <16>;
 };

 mas_qdss_bam: mas-qdss-bam {
  cell-id = <53>;
  label = "mas-qdss-bam";
  qcom,connections = <&qdss_int>;
  qcom,qport = <11>;
  qcom,bus-dev = <&fab_snoc>;
  qom,buswidth = <4>;
  qcom,ap-owned;
  qcom,qos-mode = "fixed";
  qcom,prio1 = <1>;
  qcom,prio0 = <1>;
 };

 mas_snoc_cfg: mas-snoc-cfg {
  cell-id = <54>;
  label = "mas-snoc-cfg";
  qcom,connections = <&qdss_int>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,qos-mode = "bypass";
  qom,buswidth = <4>;
  qcom,mas-rpm-id = <20>;
 };

 mas_qdss_etr: mas-qdss-etr {
  cell-id = <60>;
  label = "mas-qdss-etr";
  qcom,connections = <&qdss_int>;
  qcom,qport = <10>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,qos-mode = "fixed";
  qcom,prio1 = <1>;
  qcom,prio0 = <1>;
  qom,buswidth = <8>;
  qcom,ap-owned;
 };

 mm_int_0: mm-int-0 {
  cell-id = <10000>;
  label = "mm-int-0";
  qcom,ap-owned;
  qcom,connections = <&mm_int_bimc>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <16>;
 };

 mm_int_1: mm-int-1 {
  cell-id = <10001>;
  label = "mm-int1";
  qcom,ap-owned;
  qcom,connections = <&mm_int_bimc>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <16>;
 };

 mm_int_2: mm-int-2 {
  cell-id = <10002>;
  label = "mm-int2";
  qcom,ap-owned;
  qcom,connections = <&snoc_int_0>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <16>;
 };

 mm_int_bimc: mm-int-bimc {
  cell-id = <10003>;
  label = "mm-int-bimc";
  qcom,ap-owned;
  qcom,connections = <&snoc_bimc_1_mas>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <16>;
 };

 snoc_int_0: snoc-int-0 {
  cell-id = <10004>;
  label = "snoc-int-0";
  qcom,connections = <&slv_qdss_stm &slv_imem &snoc_pnoc_mas>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,mas-rpm-id = <99>;
  qcom,slv-rpm-id = <130>;
  qcom,buswidth = <8>;
 };

 snoc_int_1: snoc-int-1 {
  cell-id = <10005>;
  label = "snoc-int-1";
  qcom,connections = <&slv_apss &slv_cats_0 &slv_cats_1>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,mas-rpm-id = <100>;
  qcom,slv-rpm-id = <131>;
  qcom,buswidth = <8>;
 };

 snoc_int_bimc: snoc-int-bmc {
  cell-id = <10006>;
  label = "snoc-bimc";
  qcom,connections = <&snoc_bimc_0_mas>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,mas-rpm-id = <101>;
  qcom,slv-rpm-id = <132>;
  qcom,buswidth = <8>;
 };

 snoc_bimc_0_mas: snoc-bimc-0-mas {
  cell-id = <10007>;
  label = "snoc-bimc-0-mas";
  qcom,connections = <&snoc_bimc_0_slv>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,mas-rpm-id = <3>;
  qcom,buswidth = <8>;
 };

 snoc_bimc_1_mas: snoc-bimc-1-mas {
  cell-id = <10008>;
  label = "snoc-bimc-1-mas";
  qcom,connections = <&snoc_bimc_1_slv>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,ap-owned;
  qcom,buswidth = <16>;
 };

 qdss_int: qdss-int {
  cell-id = <10009>;
  label = "qdss-int";
  qcom,ap-owned;
  qcom,connections = <&snoc_int_0 &snoc_int_bimc>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <8>;
 };

 bimc_snoc_slv: bimc-snoc-slv {
  cell-id = <10017>;
  label = "bimc_snoc_slv";
  qcom,ap-owned;
  qcom,connections = <&snoc_int_0 &snoc_int_1>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <8>;
 };

 snoc_pnoc_mas: snoc-pnoc-mas {
  cell-id = <10027>;
  label = "snoc-pnoc-mas";
  qcom,connections = <&snoc_pnoc_slv>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <8>;
 };

 pnoc_snoc_slv: pnoc-snoc-slv {
  cell-id = <10011>;
  label = "snoc-pnoc";
  qcom,connections = <&snoc_int_0 &snoc_int_bimc &snoc_int_1>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,slv-rpm-id = <45>;
  qcom,buswidth = <8>;
 };

 slv_srvc_snoc: slv-srvc-snoc {
  cell-id = <587>;
  label = "snoc-srvc-snoc";
  qcom,bus-dev = <&fab_snoc>;
  qcom,slv-rpm-id = <29>;
  qcom,buswidth = <8>;
 };

 slv_qdss_stm: slv-qdss-stm {
  cell-id = <588>;
  label = "snoc-qdss-stm";
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <4>;
  qcom,slv-rpm-id = <30>;
 };

 slv_imem: slv-imem {
  cell-id = <519>;
  label = "slv_imem";
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <8>;
  qcom,slv-rpm-id = <26>;
 };

 slv_apss: slv-apss {
  cell-id = <517>;
  label = "slv_apss";
  qcom,bus-dev = <&fab_snoc>;
  qcom,slv-rpm-id = <20>;
  qcom,buswidth = <4>;
 };

 slv_cats_0: slv-cats-0 {
  cell-id = <663>;
  label = "slv-cats-0";
  qcom,bus-dev = <&fab_snoc>;
  qcom,slv-rpm-id = <106>;
  qcom,buswidth = <16>;
 };

 slv_cats_1: slv-cats-1 {
  cell-id = <664>;
  label = "slv-cats-1";
  qcom,bus-dev = <&fab_snoc>;
  qcom,slv-rpm-id = <107>;
  qcom,buswidth = <8>;
 };


 mas_apss: mas-apss {
  cell-id = <1>;
  label = "mas-apss";
  qcom,ap-owned;
  qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
  qcom,qport = <0>;
  qcom,bus-dev = <&fab_bimc>;
  qcom,qos-mode = "fixed";
  qcom,prio-lvl = <0>;
  qcom,prio-rd = <0>;
  qcom,prio-wr = <0>;
  qcom,ws = <10000>;
  qcom,gp = <5000>;
  qcom,thmp = <50>;
  qom,buswidth = <8>;
 };

 mas_tcu0: mas-tcu0 {
  cell-id = <104>;
  label = "mas-tcu0";
  qcom,ap-owned;
  qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
  qcom,qport = <5>;
  qcom,bus-dev = <&fab_bimc>;
  qcom,qos-mode = "fixed";
  qcom,prio-lvl = <2>;
  qcom,prio-rd = <2>;
  qcom,prio-wr = <2>;
  qom,buswidth = <8>;
 };

 mas_tcu1: mas-tcu1 {
  cell-id = <105>;
  label = "mas-tcu1";
  qcom,ap-owned;
  qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
  qcom,qport = <6>;
  qcom,bus-dev = <&fab_bimc>;
  qcom,qos-mode = "fixed";
  qcom,prio-lvl = <2>;
  qcom,prio-rd = <2>;
  qcom,prio-wr = <2>;
  qom,buswidth = <8>;
 };

 mas_gfx: mas-gfx {
  cell-id = <26>;
  label = "mas-gfx";
  qcom,ap-owned;
  qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
  qcom,qport = <2>;
  qcom,bus-dev = <&fab_bimc>;
  qcom,qos-mode = "fixed";
  qcom,prio-lvl = <0>;
  qcom,prio-rd = <0>;
  qcom,prio-wr = <0>;
  qom,buswidth = <8>;
  qcom,ws = <10000>;
  qcom,gp = <5000>;
  qcom,thmp = <50>;
 };

 bimc_snoc_mas: bimc-snoc-mas {
  cell-id = <10016>;
  label = "bimc_snoc_mas";
  qcom,ap-owned;
  qcom,bus-dev = <&fab_bimc>;
  qcom,connections = <&bimc_snoc_slv>;
  qom,buswidth = <8>;
 };

 snoc_bimc_0_slv: snoc-bimc-0-slv {
  cell-id = <10025>;
  label = "snoc_bimc_0_slv";
  qcom,connections = <&slv_ebi_ch0>;
  qcom,bus-dev = <&fab_bimc>;
  qcom,slv-rpm-id = <24>;
  qom,buswidth = <8>;
 };

 snoc_bimc_1_slv: snoc_bimc_1_slv {
  cell-id = <10026>;
  label = "snoc_bimc_1_slv";
  qcom,connections = <&slv_ebi_ch0>;
  qcom,ap-owned;
  qcom,bus-dev = <&fab_bimc>;
  qom,buswidth = <8>;
 };

 slv_ebi_ch0: slv-ebi-ch0 {
  cell-id = <512>;
  label = "slv-ebi-ch0";
  qcom,bus-dev = <&fab_bimc>;
  qcom,slv-rpm-id = <0>;
  qom,buswidth = <8>;
 };

 slv_apps_l2: slv-apps-l2 {
  cell-id = <514>;
  label = "slv-apps-l2";
  qcom,bus-dev = <&fab_bimc>;
  qom,buswidth = <8>;
 };


 snoc_pnoc_slv: snoc-pnoc-slv {
  cell-id = <10028>;
  label = "snoc-pnoc-slv";
  qcom,connections = <&pnoc_int_0>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <8>;
 };

 pnoc_int_0: pnoc-int-0 {
  cell-id = <10012>;
  label = "pnoc-int-0";
  qcom,connections = <&pnoc_snoc_mas &pnoc_s_0 &pnoc_s_1 &pnoc_s_2
    &pnoc_s_3 &pnoc_s_4 &pnoc_s_8 &pnoc_s_9>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <8>;
 };

 pnoc_int_1: pnoc-int-1 {
  cell-id = <10013>;
  label = "pnoc-int-1";
  qcom,connections = <&pnoc_snoc_mas>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <8>;
 };

 pnoc_m_0: pnoc-m-0 {
  cell-id = <10014>;
  label = "pnoc-m-0";
  qcom,connections = <&pnoc_int_0>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <8>;
 };

 pnoc_m_1: pnoc-m-1 {
  cell-id = <10015>;
  label = "pnoc-m-1";
  qcom,connections = <&pnoc_snoc_mas>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <8>;
 };

 pnoc_s_0: pnoc-s-0 {
  cell-id = <10018>;
  label = "pnoc-s-0";
  qcom,connections = <&slv_clk_ctl &slv_tlmm &slv_tcsr
   &slv_security &slv_mss>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <4>;
 };

 pnoc_s_1: pnoc-s-1 {
  cell-id = <10019>;
  label = "pnoc-s-1";
  qcom,connections = <&slv_imem_cfg &slv_crypto_0_cfg
    &slv_msg_ram &slv_pdm &slv_prng>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <4>;
 };

 pnoc_s_2: pnoc-s-2 {
  cell-id = <10020>;
  label = "pnoc-s-2";
  qcom,connections = <&slv_spdm &slv_boot_rom &slv_bimc_cfg
    &slv_pnoc_cfg &slv_pmic_arb>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <4>;
 };

 pnoc_s_3: pnoc-s-3 {
  cell-id = <10021>;
  label = "pnoc-s-3";
  qcom,connections = <&slv_mpm &slv_snoc_cfg &slv_rbcpr_cfg
    &slv_qdss_cfg &slv_dehr_cfg>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <4>;
 };

 pnoc_s_4: pnoc-s-4 {
  cell-id = <10022>;
  label = "pnoc-s-4";
  qcom,connections = <&slv_venus_cfg &slv_camera_cfg
    &slv_display_cfg>;
  qcom,bus-dev = <&fab_pnoc>;
 };

 pnoc_s_8: pnoc-s-8 {
  cell-id = <10023>;
  label = "pnoc-s-8";
  qcom,connections = <&slv_usb_hs &slv_sdcc_1 &slv_blsp_1>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <4>;
 };

 pnoc_s_9: pnoc-s-9 {
  cell-id = <10024>;
  label = "pnoc-s-9";
  qcom,connections = <&slv_sdcc_2 &slv_audio &slv_gfx_cfg>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <4>;
 };

 slv_imem_cfg: slv-imem-cfg {
  cell-id = <627>;
  label = "slv-imem-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_crypto_0_cfg: slv-crypto-0-cfg {
  cell-id = <625>;
  label = "slv-crypto-0-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_msg_ram: slv-msg-ram {
  cell-id = <535>;
  label = "slv-msg-ram";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_pdm: slv-pdm {
  cell-id = <577>;
  label = "slv-pdm";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_prng: slv-prng {
  cell-id = <618>;
  label = "slv-prng";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_clk_ctl: slv-clk-ctl {
  cell-id = <620>;
  label = "slv-clk-ctl";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_mss: slv-mss {
  cell-id = <521>;
  label = "slv-mss";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_tlmm: slv-tlmm {
  cell-id = <624>;
  label = "slv-tlmm";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_tcsr: slv-tcsr {
  cell-id = <579>;
  label = "slv-tcsr";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_security: slv-security {
  cell-id = <622>;
  label = "slv-security";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_spdm: slv-spdm {
  cell-id = <533>;
  label = "slv-spdm";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_pnoc_cfg: slv-pnoc-cfg {
  cell-id = <641>;
  label = "slv-pnoc-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_pmic_arb: slv-pmic-arb {
  cell-id = <632>;
  label = "slv-pmic-arb";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_bimc_cfg: slv-bimc-cfg {
  cell-id = <629>;
  label = "slv-bimc-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_boot_rom: slv-boot-rom {
  cell-id = <630>;
  label = "slv-boot-rom";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_mpm: slv-mpm {
  cell-id = <536>;
  label = "slv-mpm";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_qdss_cfg: slv-qdss-cfg {
  cell-id = <635>;
  label = "slv-qdss-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_rbcpr_cfg: slv-rbcpr-cfg {
  cell-id = <636>;
  label = "slv-rbcpr-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_snoc_cfg: slv-snoc-cfg {
  cell-id = <647>;
  label = "slv-snoc-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_dehr_cfg: slv-dehr-cfg {
  cell-id = <634>;
  label = "slv-dehr-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_venus_cfg: slv-venus-cfg {
  cell-id = <596>;
  label = "slv-venus-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_display_cfg: slv-display-cfg {
  cell-id = <590>;
  label = "slv-display-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_camera_cfg: slv-camera-cfg {
  cell-id = <589>;
  label = "slv-camer-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_usb_hs: slv-usb-hs {
  cell-id = <614>;
  label = "slv-usb-hs";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_sdcc_1: slv-sdcc-1 {
  cell-id = <606>;
  label = "slv-sdcc-1";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_blsp_1: slv-blsp-1 {
  cell-id = <613>;
  label = "slv-blsp-1";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_sdcc_2: slv-sdcc-2 {
  cell-id = <609>;
  label = "slv-sdcc-2";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_gfx_cfg: slv-gfx-cfg {
  cell-id = <598>;
  label = "slv-gfx-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_audio: slv-audio {
  cell-id = <522>;
  label = "slv-audio";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 mas_blsp_1: mas-blsp_1 {
  cell-id = <86>;
  label = "mas-blsp-1";
  qcom,connections = <&pnoc_m_1>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 mas_spdm: mas-spdm {
  cell-id = <36>;
  label = "mas-spdm";
  qcom,connections = <&pnoc_m_0>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 mas_dehr: mas-dehr {
  cell-id = <75>;
  label = "mas-dehr";
  qcom,connections = <&pnoc_m_0>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 mas_audio: mas-audio {
  cell-id = <15>;
  label = "mas-audio";
  qcom,connections = <&pnoc_m_0>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 mas_usb_hs: mas-usb-hs {
  cell-id = <87>;
  label = "mas-usb-hs";
  qcom,connections = <&pnoc_m_1>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 mas_pnoc_crypto_0: mas-pnoc-crypto-0 {
  cell-id = <55>;
  label = "mas-pnoc-crypto-0";
  qcom,connections = <&pnoc_int_1>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <8>;
 };

 mas_pnoc_sdcc_1: mas-pnoc-sdcc-1 {
  cell-id = <78>;
  label = "mas-pnoc-sdcc-1";
  qcom,qport = <7>;
  qcom,connections = <&pnoc_int_1>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <8>;
 };

 mas_pnoc_sdcc_2: mas-pnoc-sdcc-2 {
  cell-id = <81>;
  label = "mas-pnoc-sdcc-2";
  qcom,qport = <8>;
  qcom,connections = <&pnoc_int_1>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <8>;
 };

 pnoc_snoc_mas: pnoc-snoc-mas {
  cell-id = <10010>;
  label = "pnoc-snoc-mas";
  qcom,connections = <&pnoc_snoc_slv>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,mas-rpm-id = <29>;
  qcom,buswidth = <8>;
 };
};
# 116 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-camera.dtsi" 1
# 14 "arch/arm/boot/dts/samsung/msm8916/msm8916-camera.dtsi"
&soc {
 qcom,msm-cam@1800000{
  compatible = "qcom,msm-cam";
 };

 qcom,msm-cam{
  compatible = "qcom,cam_dummy";
 };

 qcom,csiphy@1b0ac00 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
  reg = <0x1b0ac00 0x200>,
   <0x1b00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xc8a309be>,
   <&clock_gcc 0xf8897589>,
   <&clock_gcc 0xa68afe9c>,
   <&clock_gcc 0x06a41ff7>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 0 200000000 0 0 0 0>;
 };

 qcom,csiphy@1b0b000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
  reg = <0x1b0b000 0x200>,
   <0x1b00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x7c0fe23a>,
   <&clock_gcc 0x4d26438f>,
   <&clock_gcc 0xa68afe9c>,
   <&clock_gcc 0x0fd1d1fa>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 0 200000000 0 0 0 0>;
 };

 qcom,csid@1b08000 {
  cell-index = <0>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08000 0x100>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x175d672a>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 0 200000000 0 0 0 0>;
     };

 qcom,csid@1b08400 {
  cell-index = <1>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08400 0x100>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x2c2dc261>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 0 200000000 0 0 0 0>;
 };

 qcom,ispif@1b0a000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0x1b0a000 0x500>,
   <0x1b00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  clocks = <&clock_gcc 0x3c0a858f>,
  <&clock_gcc 0x9894b414>,
  <&clock_gcc 0x227e65bc>,
  <&clock_gcc 0x6b01b3e1>,
  <&clock_gcc 0x61a8a930>,
  <&clock_gcc 0x7053c7ae>,
  <&clock_gcc 0x6a2a6c36>,
  <&clock_gcc 0x1aba4a8c>,
  <&clock_gcc 0x87fc98d8>,
  <&clock_gcc 0x6ac996fe>,
  <&clock_gcc 0x6a2a6c36>,
  <&clock_gcc 0x1aba4a8c>,
  <&clock_gcc 0x87fc98d8>,
  <&clock_gcc 0x6ac996fe>,
  <&clock_gcc 0x6a2a6c36>,
  <&clock_gcc 0x1aba4a8c>,
  <&clock_gcc 0x87fc98d8>,
  <&clock_gcc 0x6ac996fe>,
  <&clock_gcc 0xa0c2bd8f>,
  <&clock_gcc 0xaaa3cd97>,
  <&clock_gcc 0xcc73453c>,
  <&clock_gcc 0xa0c2bd8f>,
  <&clock_gcc 0xaaa3cd97>,
  <&clock_gcc 0xcc73453c>;
        clock-names = "ispif_ahb_clk","camss_ahb_clk",
            "csi0_src_clk", "csi0_clk",
            "csi0_pix_clk","csi0_rdi_clk", "csi1_src_clk",
            "csi1_clk", "csi1_pix_clk", "csi1_rdi_clk",
            "csi2_src_clk","csi2_clk", "csi2_pix_clk","csi2_rdi_clk",
            "csi3_src_clk","csi3_clk", "csi3_pix_clk",
            "csi3_rdi_clk", "vfe0_clk_src", "camss_vfe_vfe0_clk",
            "camss_csi_vfe0_clk","vfe1_clk_src","camss_vfe_vfe1_clk",
            "camss_csi_vfe1_clk";
 qcom,clock-rates = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
 };

 qcom,vfe@1b10000 {
  cell-index = <0>;
  compatible = "qcom,vfe40";
  reg = <0x1b10000 0x1000>,
   <0x1b40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 57 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
    <&clock_gcc 0xa0c2bd8f>,
    <&clock_gcc 0xaaa3cd97>,
    <&clock_gcc 0xcc73453c>,
    <&clock_gcc 0x4050f47a>,
    <&clock_gcc 0x77fe2384>,
    <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 266670000 0 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2C4 0x2C8 0x2CC 0x2D0 0x2D4 0x2D8
    0x2DC 0x2E0>;
  qos-settings = <0xAAA5AAA5 0xAAA5AAA5 0xAAA5AAA5
    0xAAA5AAA5 0xAAA5AAA5 0xAAA5AAA5
    0xAAA5AAA5 0x0001AAA5>;
  };

 qcom,jpeg@1b1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0x1b1c000 0x400>,
   <0x1b60000 0xc30>;
  reg-names = "jpeg";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  clocks = <&clock_gcc 0x1ed3f032>,
    <&clock_gcc 0x3bfa7603>,
    <&clock_gcc 0x3e278896>,
    <&clock_gcc 0x4e814a78>,
    <&clock_gcc 0x9894b414>;
  clock-names = "core_clk", "iface_clk",
   "bus_clk0", "camss_top_ahb_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <266670000 0 0 0 0>;
 };

 qcom,irqrouter@1b00000 {
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0x1b00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@1b04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0x1b04000 0x100>,
        <0x1b40000 0x200>,
        <0x1b18000 0x018>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0x4050f47a>,
   <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0x4ac95e14>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_vfe_clk", "iface_clk", "cpp_core_clk",
   "cpp_iface_clk", "cpp_bus_clk", "micro_iface_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 320000000 0 80000000 320000000 0 0 0 0>;
 };

 cci: qcom,cci@1b0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x1b0c000 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  clocks = <&clock_gcc 0x4e814a78>,
    <&clock_gcc 0x822f3d97>,
    <&clock_gcc 0xa81c11ba>,
    <&clock_gcc 0xb7dd8824>,
    <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "cci_src_clk",
   "cci_ahb_clk", "cci_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 19200000 80000000 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
  pinctrl-0 = <&cci0_default>;
  pinctrl-1 = <&cci0_sleep>;
  gpios = <&msm_gpio 29 0>,
   <&msm_gpio 30 0>;
  qcom,gpio-tbl-num = <0 1>;
  qcom,gpio-tbl-flags = <1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
          "CCI_I2C_CLK0";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <78>;
 qcom,hw-tlow = <114>;
 qcom,hw-tsu-sto = <28>;
 qcom,hw-tsu-sta = <28>;
 qcom,hw-thd-dat = <10>;
 qcom,hw-thd-sta = <77>;
 qcom,hw-tbuf = <118>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <1>;
 status = "ok";
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <32>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};
# 117 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 l2ccc_0: clock-controller@b011000 {
  compatible = "qcom,8916-l2ccc";
  reg = <0x0b011000 0x1000>;
 };

 acc0:clock-controller@b088000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b088000 0x1000>,
        <0x0b008000 0x1000>;
 };

 acc1:clock-controller@b098000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b098000 0x1000>,
        <0x0b008000 0x1000>;
 };

 acc2:clock-controller@b0a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0a8000 0x1000>,
        <0x0b008000 0x1000>;
 };

 acc3:clock-controller@b0b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0b8000 0x1000>,
        <0x0b008000 0x1000>;
 };

 intc: interrupt-controller@b000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0b000000 0x1000>,
  <0x0b002000 0x1000>;
 };

 wcd9xxx_intc: wcd9xxx_irq {
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-parent = <&intc>;
  interrupts = <0 68 0>;
  interrupt-names = "cdc-int";
 };

 sound {
  compatible = "qcom,msm8x16-audio-codec";
  qcom,model = "msm8x16-snd-card";
  qcom,msm-snd-card-id = <0>;
  qcom,msm-codec-type = "internal";
  qcom,msm-ext-pa = "primary";
  qcom,msm-mclk-freq = <9600000>;
  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,msm-hs-micbias-type = "internal";
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "SPK_RX_BIAS", "MCLK",
   "INT_LDO_H", "MCLK",
   "MIC BIAS External", "Handset Mic",
   "MIC BIAS External2", "Headset Mic",
   "MIC BIAS External", "Secondary Mic",
   "AMIC1", "MIC BIAS External",
   "AMIC2", "MIC BIAS External2",
   "AMIC3", "MIC BIAS External";
  pinctrl-names = "cdc_lines_act",
    "cdc_lines_sus";
  pinctrl-0 = <&cdc_pdm_lines_act>;
  pinctrl-1 = <&cdc_pdm_lines_sus>;
  asoc-platform = <&pcm0>, <&pcm1>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&lpa>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe",
    "msm-lsm-client", "msm-pcm-routing", "msm-pcm-lpa";
  asoc-cpu = <&dai_pri_auxpcm>, <&dai_hdmi>,
    <&dai_mi2s0>, <&dai_mi2s1>, <&dai_mi2s2>, <&dai_mi2s3>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_3_rx>, <&sb_3_tx>, <&sb_4_rx>, <&sb_4_tx>,
    <&bt_sco_rx>, <&bt_sco_tx>, <&bt_a2dp_rx>,
    <&int_fm_rx>, <&int_fm_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-hdmi.8",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12290", "msm-dai-q6-dev.12292",
    "msm-dai-q6-dev.12293", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770";
  asoc-codec = <&stub_codec>, <&pm8916_tombak_dig>;
  asoc-codec-names = "msm-stub-codec.1", "tombak_codec";
 };

 restart@4ab000 {
  compatible = "qcom,pshold";
  reg = <0x4ab000 0x4>,
        <0x193d100 0x4>;
 };

 qcom,mpm2-sleep-counter@4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4a3000 0x1000>;
  clock-frequency = <32768>;
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <19200000>;
 };

 timer@b020000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xb020000 0x1000>;
  clock-frequency = <19200000>;

  frame@b021000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xb021000 0x1000>,
         <0xb022000 0x1000>;
  };

  frame@b023000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xb023000 0x1000>;
   status = "disabled";
  };

  frame@b024000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xb024000 0x1000>;
   status = "disabled";
  };

  frame@b025000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xb025000 0x1000>;
   status = "disabled";
  };

  frame@b026000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xb026000 0x1000>;
   status = "disabled";
  };

  frame@b027000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xb027000 0x1000>;
   status = "disabled";
  };

  frame@b028000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xb028000 0x1000>;
   status = "disabled";
  };
 };

 clock_rpm: qcom,rpmcc@1800000 {
  compatible = "qcom,rpmcc-8916";
  reg = <0x1800000 0x80000>;
  reg-names = "cc_base";
  #clock-cells = <1>;

 };

 clock_gcc: qcom,gcc@1800000 {
  compatible = "qcom,gcc-8916";
  reg = <0x1800000 0x80000>,
        <0xb016000 0x00040>;
  reg-names = "cc_base", "apcs_base";
  vdd_dig-supply = <&pm8916_s1_corner>;
  vdd_sr2_dig-supply = <&pm8916_s1_corner_ao>;
  vdd_sr2_pll-supply = <&pm8916_l7_ao>;
  clocks = <&clock_rpm 0x23f5649f>,
                         <&clock_rpm 0x2fdd2c7c>;
  clock-names = "xo", "xo_a";
  #clock-cells = <1>;
 };

 clock_gcc_mdss: qcom,gcc-mdss@1a98300 {
  compatible = "qcom,gcc-mdss-8916";
  clocks = <&mdss_dsi0_pll 0x8b6f83d8>,
    <&mdss_dsi0_pll 0x3a911c53>;
  clock-names = "pixel_src", "byte_src";
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@1874000 {
  compatible = "qcom,cc-debug-8916";
  reg = <0x1874000 0x4>,
        <0xb01101c 0x8>;
  reg-names = "cc_base", "meas";
  clocks = <&clock_rpm 0x25cd1f3a>;
  clock-names = "rpm_debug_mux";
  #clock-cells = <1>;
 };

 tsens: tsens@4a8000 {
  compatible = "qcom,msm8916-tsens";
  reg = <0x4a8000 0x2000>,
        <0x5c000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  interrupt-names = "tsens-upper-lower";
  qcom,sensors = <5>;
  qcom,slope = <3200 3200 3200 3200 3200>;
  qcom,sensor-id = <0 1 2 4 5>;
 };

 clock_cpu: qcom,clock-a7@0b011050 {
  compatible = "qcom,clock-a53-8916";
  reg = <0x0b011050 0x8>;
  reg-names = "rcg-base";
  qcom,safe-freq = < 400000000 >;
  cpu-vdd-supply = <&apc_vreg_corner>;
  clocks = <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0xf761da94>;
  clock-names = "clk-4", "clk-5";
  #clock-cells = <1>;
  qcom,speed0-bin-v0 =
   < 0 0>,
   < 200000000 1>,
   < 400000000 2>,
   < 533333000 3>,
   < 800000000 4>,
   < 998400000 5>,
   < 1094400000 6>,
   < 1190400000 7>;
 };

 cpubw: qcom,cpubw@0 {
  reg = <0 4>;
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 762 >,
   < 1525 >,
   < 3051 >,
   < 4066 >;
  qcom,ab-percent = < 30 >;
 };

 qcom,armbw-pm {
  compatible = "qcom,armbw-pm";
  interrupts = <1 7 0xF1>;
  qcom,bytes-per-beat = <16>;
 };

 devfreq-cpufreq {
  cpubw-cpufreq {
   target-dev = <&cpubw>;
   cpu-to-dev-map =
     < 400000 762>,
     < 800000 1525>,
     < 998400 3051>,
     < 1094400 3051>,
     < 1190400 4066>;
  };
 };

 qcom,msm-cpufreq {
  reg = <0 4>;
  compatible = "qcom,msm-cpufreq";
  clocks = <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>;
  clock-names = "cpu0_clk", "cpu1_clk",
    "cpu2_clk", "cpu3_clk";
  qcom,cpufreq-table =
    < 200000 >,
    < 400000 >,
    < 533330 >,
    < 800000 >,
    < 998400 >,
    < 1094400 >,
    < 1190400 >;
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,device-type = <3>;
  qcom,pipe-attr-ee;
 };

 blsp1_uart1: uart@78af000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x78af000 0x200>,
        <0x7884000 0x23000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart1>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 107 0
    1 &intc 0 238 0
    2 &msm_gpio 1 0>;

  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,master-id = <86>;

  clocks = <&clock_gcc 0xc7c62f90>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";

  qcom,msm-bus,name = "blsp1_uart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <86 512 0 0>,
    <86 512 500 800>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&hsuart_sleep>;
  pinctrl-1 = <&hsuart_active>;
  status = "disabled";
 };

 blsp1_uart2: serial@78b0000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78b0000 0x200>;
  interrupts = <0 108 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xf8a61c96>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 qcom,usbbam@78c4000 {
  compatible = "qcom,usb-bam-msm";
  reg = <0x78c4000 0x15000>;
  reg-names = "hsusb";
  interrupts = <0 135 0>;
  interrupt-names = "hsusb";
  qcom,usb-bam-num-pipes = <2>;
  qcom,usb-bam-fifo-baseaddr = <0x08603800>;
  qcom,ignore-core-reset-ack;
  qcom,disable-clk-gating;

  qcom,pipe0 {
   label = "hsusb-qdss-in-0";
   qcom,usb-bam-mem-type = <3>;
   qcom,bam-type = <1>;
   qcom,dir = <1>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <1>;
   qcom,src-bam-physical-address = <0x884000>;
   qcom,src-bam-pipe-index = <0>;
   qcom,dst-bam-physical-address = <0x78c4000>;
   qcom,dst-bam-pipe-index = <0>;
   qcom,data-fifo-offset = <0x0>;
   qcom,data-fifo-size = <0x600>;
   qcom,descriptor-fifo-offset = <0x600>;
   qcom,descriptor-fifo-size = <0x200>;
   qcom,reset-bam-on-connect;
  };
 };

 usb_otg: usb@78d9000 {
  compatible = "qcom,hsusb-otg";

  reg = <0x78d9000 0x400>;
  reg-names = "core";
  interrupts = <0 1 2>;
  interrupt-names = "core_irq", "async_irq", "pmic_id_irq";

  #address-cells = <0>;
  interrupt-parent = <&usb_otg>;

  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 134 0
    1 &intc 0 140 0
    2 &spmi_bus 0x0 0x0 0x9 0x0>;

  hsusb_vdd_dig-supply = <&pm8916_s1_corner>;
  HSUSB_1p8-supply = <&pm8916_l7>;
  HSUSB_3p3-supply = <&pm8916_l13>;
  qcom,vdd-voltage-level = <1 5 7>;

  qcom,hsusb-otg-phy-init-seq =
   <0x44 0x80 0x6B 0x81 0x24 0x82 0x13 0x83 0xffffffff>;
  qcom,hsusb-otg-phy-type = <2>;
  qcom,hsusb-otg-mode = <3>;
  qcom,hsusb-otg-otg-control = <2>;
  qcom,hsusb-otg-disable-reset;
  qcom,dp-manual-pullup;
  qcom,hsusb-otg-mpm-dpsehv-int = <49>;
  qcom,hsusb-otg-mpm-dmsehv-int = <58>;

  qcom,msm-bus,name = "usb2";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <87 512 0 0>,
    <87 512 80000 0>,
    <87 512 6000 6000>;
  clocks = <&clock_gcc 0x72ce8032>,
    <&clock_gcc 0xa11972e5>,
    <&clock_gcc 0x6caa736f>,
    <&clock_rpm 0xea410834>,
    <&clock_rpm 0x34b7821b>,
    <&clock_rpm 0x11d6a74e>,
    <&clock_rpm 0x79bca5cc>;
  clock-names = "iface_clk", "core_clk", "sleep_clk",
    "bimc_clk", "snoc_clk", "pcnoc_clk",
    "xo";
  qcom,bus-clk-rate = <400000000 200000000 100000000>;
 };

 usb_noti: usb-notifier {
  compatible = "samsung,usb-notifier";
 };

 android_usb: android_usb@086000c8 {
  compatible = "qcom,android-usb";
  reg = <0x086000c8 0xc8>;
  qcom,pm-qos-latency = <2 1001 12701>;
  qcom,streaming-func = "mtp", "ptp";
  qcom,android-usb-uicc-nluns = /bits/ 8 <1>;
 };

 qcom,rmtfs_sharedmem@8e580000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x86700000 0xe0000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 qcom,dsp_sharedmem@8e6e0000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x867e0000 0x20000>;
  reg-names = "rfsa_dsp";
  qcom,client-id = <0x011013ec>;
 };

 qcom,mdm_sharedmem@8e6e0000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x867e0000 0x20000>;
  reg-names = "rfsa_mdm";
  qcom,client-id = <0x011013ed>;
 };

 jtag_fuse: jtagfuse@5e01c {
  compatible = "qcom,jtag-fuse";
  reg = <0x5e01c 0x8>;
  reg-names = "fuse-base";
 };

 jtag_mm0: jtagmm@85c000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x85c000 0x1000>,
        <0x850000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@85d000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x85d000 0x1000>,
        <0x852000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@85e000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x85e000 0x1000>,
        <0x854000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@85f000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x85f000 0x1000>,
        <0x856000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 sdhc_1: sdhci@07824000 {
  compatible = "qcom,sdhci-msm";
  reg = <0x07824900 0x11c>, <0x07824000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;

  qcom,cpu-dma-latency-us = <200>;
  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
    <78 512 1600 3200>,
    <78 512 80000 160000>,
    <78 512 100000 200000>,
    <78 512 200000 400000>,
    <78 512 400000 800000>,
    <78 512 400000 800000>,
    <78 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;
  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>;
  clock-names = "iface_clk", "core_clk";

  qcom,clk-rates = <400000 25000000 50000000 100000000 177770000>;
  qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";

  status = "disabled";
 };

 sdhc_2: sdhci@07864000 {
  compatible = "qcom,sdhci-msm";
  reg = <0x07864900 0x11c>, <0x07864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;

  qcom,cpu-dma-latency-us = <200>;
  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1600 3200>,
    <81 512 80000 160000>,
    <81 512 100000 200000>,
    <81 512 200000 400000>,
    <81 512 400000 800000>,
    <81 512 400000 800000>,
    <81 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;
  clocks = <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x861b20ac>;
  clock-names = "iface_clk", "core_clk";

  qcom,clk-rates = <400000 25000000 50000000 100000000 200000000>;

  status = "disabled";
 };

 qcom,ipc-spinlock@1905000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1905000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
  qcom,proc-img-to-load = "modem";
 };

 qcom_crypto: qcrypto@720000 {
  compatible = "qcom,qcrypto";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 800000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  status = "disabled";
 };

 qcom_cedev: qcedev@720000 {
  compatible = "qcom,qcedev";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 800000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
 };

 qcom_seecom: qseecom@86000000 {
  compatible = "qcom,qseecom";
  reg = <0x85500000 0x800000>;
  reg-names = "secapp-region";
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,support-fde;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 0 0>,
    <55 512 120000 1200000>,
    <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
 };

 qcom,wdt@b017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xb017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <20000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,smem@86300000 {
  compatible = "qcom,smem";
  reg = <0x86300000 0x100000>,
   <0x0b011008 0x4>,
   <0x60000 0x8000>,
   <0x193D000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x20000>;
   interrupts = <0 142 1>;
   label = "wcnss";
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

        rpm_bus: qcom,rpm-smd {
                compatible = "qcom,rpm-smd";
                rpm-channel-name = "rpm_requests";
                rpm-channel-type = <15>;
        };

 qcom,bam_dmux@4044000 {
  compatible = "qcom,bam_dmux";
  reg = <0x4044000 0x19000>;
  interrupts = <0 29 1>;
  qcom,rx-ring-size = <32>;
  qcom,max-rx-mtu = <4096>;
 };

 qcom_tzlog: tz-log@8600720 {
  compatible = "qcom,tz-log";
  reg = <0x08600720 0x1000>;
  status = "disabled";
 };

 qcom_rng: qrng@22000 {
  compatible = "qcom,msm-rng";
  reg = <0x22000 0x200>;
  qcom,msm-rng-iface-clk;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 618 0 0>,
    <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
  status = "disabled";
 };

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
 };

 lpa: qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
  qcom,vote-bms;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 qcom,msm-voice-svc {
  compatible = "qcom,msm-voice-svc";
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <2>;
   qcom,msm-mi2s-tx-lines = <1>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  bt_a2dp_rx: qcom,msm-dai-q6-bt-a2dp-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12290>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
 };

 qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_ds: qcom,smdtty-ds {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DS";
  };

  smdtty_apps_fm: qcom,smdtty-apps-fm {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_FM";
  };

  smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
  };

  smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
  };

  smdtty_mbalbridge: qcom,smdtty-mbalbridge {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "MBALBRIDGE";
  };

  smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
  };

  smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data6-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA6_CNTL";
   qcom,smdpkt-dev-name = "smdcntl1";
  };

  qcom,smdpkt-data7-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA7_CNTL";
   qcom,smdpkt-dev-name = "smdcntl2";
  };

  qcom,smdpkt-data8-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA8_CNTL";
   qcom,smdpkt-dev-name = "smdcntl3";
  };

  qcom,smdpkt-data9-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA9_CNTL";
   qcom,smdpkt-dev-name = "smdcntl4";
  };

  qcom,smdpkt-data12-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA12_CNTL";
   qcom,smdpkt-dev-name = "smdcntl5";
  };

  qcom,smdpkt-data13-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA13_CNTL";
   qcom,smdpkt-dev-name = "smdcntl6";
  };

  qcom,smdpkt-data14-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA14_CNTL";
   qcom,smdpkt-dev-name = "smdcntl7";
  };

  qcom,smdpkt-data15-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA15_CNTL";
   qcom,smdpkt-dev-name = "smdcntl9";
  };

  qcom,smdpkt-data16-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA16_CNTL";
   qcom,smdpkt-dev-name = "smdcntl10";
  };

  qcom,smdpkt-data17-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA17_CNTL";
   qcom,smdpkt-dev-name = "smdcntl11";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data23-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA23_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev0";
  };

  qcom,smdpkt-data24-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA24_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev1";
  };

  qcom,smdpkt-data25-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA25_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev2";
  };

  qcom,smdpkt-data26-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA26_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev3";
  };

  qcom,smdpkt-data27-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA27_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev4";
  };

  qcom,smdpkt-data28-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA28_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev5";
  };

  qcom,smdpkt-data29-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA29_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev6";
  };

  qcom,smdpkt-data30-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA30_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev7";
  };

  qcom,smdpkt-data31-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA31_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev8";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom,iris-fm {
  compatible = "qcom,iris_fm";
 };

 qcom,wcnss-wlan@0a000000 {
  compatible = "qcom,wcnss_wlan";
  reg = <0x0a000000 0x280000>,
   <0xb011008 0x04>,
   <0x0a21b000 0x3000>,
   <0x03204000 0x00000100>,
   <0x03200800 0x00000200>,
   <0x0A100400 0x00000200>,
   <0x0A205050 0x00000200>,
   <0x0A219000 0x00000020>,
   <0x0A080488 0x00000008>,
   <0x0A080fb0 0x00000008>,
   <0x0A08040c 0x00000008>,
   <0x0A0120a8 0x00000008>,
   <0x0A012448 0x00000008>,
   <0x0A080c00 0x00000001>;

  reg-names = "wcnss_mmio", "wcnss_fiq",
       "pronto_phy_base", "riva_phy_base",
       "riva_ccu_base", "pronto_a2xb_base",
       "pronto_ccpu_base", "pronto_saw2_base",
       "wlan_tx_phy_aborts","wlan_brdg_err_source",
       "wlan_tx_status", "alarms_txctl",
       "alarms_tactl", "pronto_mcu_base";

  interrupts = <0 145 0 0 146 0>;
  interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";

  qcom,pronto-vddmx-supply = <&pm8916_l3>;
  qcom,pronto-vddcx-supply = <&pm8916_s1_corner>;
  qcom,pronto-vddpx-supply = <&pm8916_l7>;
  qcom,iris-vddxo-supply = <&pm8916_l7>;
  qcom,iris-vddrfa-supply = <&pm8916_s3>;
  qcom,iris-vddpa-supply = <&pm8916_l9>;
  qcom,iris-vdddig-supply = <&pm8916_l5>;

  pinctrl-names = "wcnss_default", "wcnss_sleep",
      "wcnss_gpio_default";
  pinctrl-0 = <&wcnss_default>;
  pinctrl-1 = <&wcnss_sleep>;
  pinctrl-2 = <&wcnss_gpio_default>;

  gpios = <&msm_gpio 40 0>, <&msm_gpio 41 0>, <&msm_gpio 42 0>,
     <&msm_gpio 43 0>, <&msm_gpio 44 0>;

  clocks = <&clock_rpm 0x0116b76f>,
    <&clock_rpm 0x24a30992>,
    <&clock_debug 0x8121ac15>,
    <&clock_gcc 0x709f430b>,
    <&clock_gcc 0x37d40ce2>;
  clock-names = "xo", "rf_clk", "measure", "wcnss_debug",
    "snoc_qosgen";

  qcom,has-autodetect-xo;
  qcom,wlan-rx-buff-count = <512>;
  qcom,is-pronto-vt;
  qcom,has-pronto-hw;
  qcom,wcnss-adc_tm = <&pm8916_adc_tm>;
 };
# 1466 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi"
 i2c_0: i2c@78b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78b6000 0x600>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 96 0>, <0 238 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x1076f220>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_0_active>;
  pinctrl-1 = <&i2c_0_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <6>;
  qcom,bam-pipe-idx-prod = <7>;
  qcom,master-id = <86>;
 };

 i2c_1: i2c@78b5000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78b5000 0x600>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 95 0>, <0 238 0>;
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xc303fae9>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_1_active>;
  pinctrl-1 = <&i2c_1_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <4>;
  qcom,bam-pipe-idx-prod = <5>;
  qcom,master-id = <86>;
 };

 i2c_5: i2c@78b9000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78b9000 0x600>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 99 0>, <0 238 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xacae5604>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <12>;
  qcom,bam-pipe-idx-prod = <13>;
  qcom,master-id = <86>;
 };

 i2c_6: i2c@78ba000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells=<1>;
  #size-cells=<0>;
  cell-index = <6>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78ba000 0x1000>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 100 0>, <0 238 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x5c6ad820>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_6_active>;
  pinctrl-1 = <&i2c_6_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <14>;
  qcom,bam-pipe-idx-prod = <15>;
  qcom,master-id = <86>;
 };

 i2c_4: i2c@78b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78b8000 0x1000>,
   <0x7884000 0x23f00>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 98 0>, <0 238 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xd7f40f6f>;
  qcom,use-pinctrl;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <10>;
  qcom,bam-pipe-idx-prod = <11>;
  qcom,master-id = <86>;
 };

 spmi_bus: qcom,spmi@200f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x200f000 0x1000>,
   <0x2400000 0x400000>,
   <0x2c00000 0x400000>,
   <0x3800000 0x200000>,
   <0x200a000 0x2100>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupts = <0 190 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-ee = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };
 };

 qcom,venus@1de0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1de0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";
  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "core_clk", "iface_clk",
    "bus_clk", "scm_core_clk",
    "scm_iface_clk", "scm_bus_clk",
    "scm_core_clk_src";
  qcom,proxy-clock-names = "core_clk", "iface_clk",
     "bus_clk", "scm_core_clk",
     "scm_iface_clk", "scm_bus_clk",
     "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  linux,contiguous-region = <&venus_mem>;
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <5>;
  qcom,poll-ms = <250>;
  qcom,limit-temp = <80>;
  qcom,temp-hysteresis = <10>;
  qcom,freq-step = <2>;
  qcom,freq-control-mask = <0xf>;
  qcom,core-limit-temp = <85>;
  qcom,core-temp-hysteresis = <10>;
  qcom,core-control-mask = <0xe>;
  qcom,hotplug-temp = <105>;
  qcom,hotplug-temp-hysteresis = <15>;
  qcom,cpu-sensors = "tsens_tz_sensor5", "tsens_tz_sensor5",
    "tsens_tz_sensor4", "tsens_tz_sensor4";
  qcom,freq-mitigation-temp = <105>;
  qcom,freq-mitigation-temp-hysteresis = <15>;
  qcom,freq-mitigation-value = <400000>;
  qcom,freq-mitigation-control-mask = <0x01>;
  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;
  vdd-dig-supply = <&pm8916_s1_floor_corner>;

  qcom,vdd-dig-rstr{
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <5 7 7>;
   qcom,min-level = <1>;
  };

  qcom,vdd-apps-rstr{
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <533330 800000 998400>;
   qcom,freq-req;
  };
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "memshare,peripheral";
   qcom,peripheral-size = <2097152>;
   label = "modem";
  };
 };

 qcom,mss@4080000 {
  compatible = "qcom,pil-q6v56-mss";
  reg = <0x04080000 0x100>,
        <0x04020000 0x040>,
        <0x01810000 0x004>,
        <0x0194f000 0x010>,
        <0x01950000 0x008>,
        <0x01951000 0x008>;
  reg-names = "qdsp6_base", "rmb_base", "restart_reg_sec",
    "halt_q6", "halt_modem", "halt_nc";

  interrupts = <0 24 1>;
  vdd_cx-supply = <&pm8916_s1_corner>;
  vdd_mx-supply = <&pm8916_l3>;
  vdd_mx-uV = <1050000>;
  vdd_pll-supply = <&pm8916_l7>;
  qcom,vdd_pll = <1800000>;

  clocks = <&clock_rpm 0xe97a8354>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>;
  clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
  qcom,proxy-clock-names = "xo";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk";

  qcom,is-loadable;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;
  qcom,gpio-ramdump-disable = <&smp2pgpio_ssr_smp2p_1_in 15 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  linux,contiguous-region = <&modem_adsp_mem>;
 };

 qcom,vidc@1d00000 {
  compatible = "qcom,msm-vidc";
  reg = <0x01d00000 0xff000>;
  interrupts = <0 44 0>;
  venus-supply = <&gdsc_venus>;
  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "iface_clk", "bus_clk";
  qcom,clock-names = "core_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0>;
  qcom,sw-power-collapse;
  qcom,load-freq-tbl = <352800 228570000 0xffffffff>,
   <352800 228570000 0x55555555>,
   <244800 160000000 0xffffffff>,
   <244800 160000000 0x55555555>,
   <108000 100000000 0xffffffff>,
   <108000 100000000 0x55555555>;
  qcom,hfi = "venus";
  qcom,reg-presets = <0xE0020 0x05555556>,
   <0xE0024 0x05555556>,
   <0x80124 0x00000003>;
  qcom,buffer-type-tz-usage-table = <0x241 0x1>,
   <0x106 0x2>,
   <0x480 0x3>;
  qcom,max-hw-load = <352800>;
  qcom,enable-idle-indicator;
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-partition-buffer-types = <0x7ff>,
       <0x800>;
   };
   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle = <&venus_domain_sec_bitstream>;
    qcom,vidc-partition-buffer-types = <0x241>;
   };
   qcom,domain-sec-px {
    qcom,vidc-domain-phandle = <&venus_domain_sec_pixel>;
    qcom,vidc-partition-buffer-types = <0x106>;
   };
   qcom,domain-sec-np {
    qcom,vidc-domain-phandle = <&venus_domain_sec_non_pixel>;
    qcom,vidc-partition-buffer-types = <0x480>;
   };
  };
  qcom,msm-bus-clients {
   qcom,msm-bus-client@0 {
    qcom,msm-bus,name = "venc-ddr";
    qcom,msm-bus,num-cases = <6>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 133600 674400>,
     <63 512 400900 1079000>,
     <63 512 400900 1079000>,
     <63 512 908600 1537600>,
     <63 512 908600 1537600>;
    qcom,bus-configs = <0x01000414>;
   };

   qcom,msm-bus-client@1 {
    qcom,msm-bus,name = "vdec-ddr";
    qcom,msm-bus,num-cases = <6>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 99600 831900>,
     <63 512 298900 831900>,
     <63 512 298900 831900>,
     <63 512 677600 1331000>,
     <63 512 677600 1331000>;
    qcom,bus-configs = <0x030fcfff>;
   };
   qcom,msm-bus-client@2 {
    qcom,msm-bus,name = "venus-arm9-ddr";
    qcom,msm-bus,num-cases = <2>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 1000 1000>;
    qcom,bus-configs = <0x00000000>;
    qcom,bus-passive;
   };
  };
 };

 qcom,pronto@a21b000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x0a21b000 0x3000>;
  interrupts = <0 149 1>;

  vdd_pronto_pll-supply = <&pm8916_l7>;
  qcom,proxy-reg-names = "vdd_pronto_pll";
  qcom,vdd_pronto_pll-uV-uA = <1800000 18000>;
  clocks = <&clock_rpm 0x89dae6d0>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,pas-id = <6>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <422>;
  qcom,sysmon-id = <6>;
  qcom,ssctl-instance-id = <0x13>;
  qcom,firmware-name = "wcnss";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_4_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
  linux,contiguous-region = <&peripheral_mem>;
 };

 cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 7 0xf00>;
 };

 bimc_sharedmem {
  compatible = "qcom,sharedmem-uio";
  reg = <0x400000 0x80000>;
  reg-names = "bimc";
 };

 qcom,avtimer {
  compatible = "qcom,avtimer";
  reg = <0x0770600C 0x4>,
   <0x07706010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk_div = <27>;
 };

 mcd {
  compatible = "qcom,mcd";
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };
};

&gdsc_venus {
 status = "okay";
};

&gdsc_mdss {
 status = "okay";
};

&gdsc_jpeg {
 status = "okay";
};

&gdsc_vfe {
 status = "okay";
};

&gdsc_oxili_gx {
 clock-names = "core_root_clk";
 clocks = <&clock_gcc 0x917f76ef>;
 qcom,enable-root-clk;
 status = "okay";
};

# 1 "arch/arm/boot/dts/samsung/msm8916/msm-pm8916-rpm-regulator.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm-pm8916-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 1937 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm-pm8916.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm-pm8916.dtsi"
&spmi_bus {

 qcom,pm8916@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8916_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pm8916_pon: qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
         <0x0 0x8 0x1>,
         <0x0 0x8 0x4>,
         <0x0 0x8 0x5>;
   interrupt-names = "kpdpwr", "resin",
    "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;
   qcom,clear-warm-reset;
   qcom,s3-debounce = <128>;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,support-reset = <1>;
    qcom,disable-reset = <1>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <6720>;
    qcom,s2-timer = <1000>;
    qcom,s2-type = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,disable-reset = <1>;
    qcom,support-reset = <0>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };

   qcom,pon_3 {
    qcom,pon-type = <3>;
    qcom,support-reset = <1>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <6720>;
    qcom,s2-timer = <1000>;
    qcom,s2-type = <1>;
    qcom,use-bark;
   };
  };

  pm8916_mpps: mpps {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8916-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8916_gpios: gpios {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8916-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8916_rtc: qcom,pm8916_rtc {
                        spmi-dev-container;
                        compatible = "qcom,qpnp-rtc";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        qcom,qpnp-rtc-write = <0>;
                        qcom,qpnp-rtc-alarm-pwrup = <0>;

                        qcom,pm8916_rtc_rw@6000 {
                                reg = <0x6000 0x100>;
                        };
                        qcom,pm8916_rtc_alarm@6100 {
                                reg = <0x6100 0x100>;
                                interrupts = <0x0 0x61 0x1>;
                        };
                };

  pm8916_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   qcom,pmic-revid = <&pm8916_revid>;

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@11 {
    label = "mpp2_div1";
    reg = <0x11>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8916_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8916_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8916_vadc>;
  };

  pm8916_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
     <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8916_vadc>;
  };

  pm8916_chg: qcom,charger {
   spmi-dev-container;
   compatible = "qcom,qpnp-linear-charger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,vddmax-mv = <4200>;
   qcom,vddsafe-mv = <4200>;
   qcom,vinmin-mv = <4308>;
   qcom,ibatsafe-ma = <1440>;
   qcom,thermal-mitigation = <1440 720 630 0>;
   qcom,cool-bat-decidegc = <100>;
   qcom,warm-bat-decidegc = <450>;
   qcom,cool-bat-mv = <4100>;
   qcom,warm-bat-mv = <4100>;
   qcom,ibatmax-warm-ma = <360>;
   qcom,ibatmax-cool-ma = <360>;
   qcom,batt-hot-percentage = <25>;
   qcom,batt-cold-percentage = <80>;
   qcom,tchg-mins = <232>;
   qcom,resume-soc = <99>;
   qcom,chg-vadc = <&pm8916_vadc>;
   qcom,chg-adc_tm = <&pm8916_adc_tm>;

   status = "disabled";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x0 0x10 0x7>,
      <0x0 0x10 0x6>,
      <0x0 0x10 0x5>,
      <0x0 0x10 0x0>;
    interrupt-names = "chg-done",
       "chg-failed",
       "fast-chg-on",
       "vbat-det-lo";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x0 0x12 0x1>,
      <0x0 0x12 0x0>;
    interrupt-names = "bat-temp-ok",
       "batt-pres";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0 0x13 0x4>,
      <0 0x13 0x2>,
      <0 0x13 0x1>;
    interrupt-names = "usb-over-temp",
       "chg-gone",
       "usbin-valid";
   };

   qcom,chg-misc@1600 {
    reg = <0x1600 0x100>;
   };
  };

  pm8916_bms: qcom,vmbms {
   spmi-dev-container;
   compatible = "qcom,qpnp-vm-bms";
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";

   qcom,v-cutoff-uv = <3400000>;
   qcom,max-voltage-uv = <4200000>;
   qcom,r-conn-mohm = <0>;
   qcom,shutdown-soc-valid-limit = <100>;
   qcom,low-soc-calculate-soc-threshold = <15>;
   qcom,low-voltage-calculate-soc-ms = <1000>;
   qcom,low-soc-calculate-soc-ms = <5000>;
   qcom,calculate-soc-ms = <20000>;
   qcom,volatge-soc-timeout-ms = <60000>;
   qcom,low-voltage-threshold = <3450000>;
   qcom,s3-ocv-tolerence-uv = <1200>;
   qcom,s2-fifo-length = <5>;
   qcom,low-soc-fifo-length = <2>;
   qcom,bms-vadc = <&pm8916_vadc>;
   qcom,bms-adc_tm = <&pm8916_adc_tm>;
   qcom,pmic-revid = <&pm8916_revid>;

   qcom,force-s3-on-suspend;
   qcom,force-s2-in-charging;
   qcom,report-charger-eoc;

   qcom,batt-pres-status@1208 {
    reg = <0x1208 0x1>;
   };

   qcom,qpnp-chg-pres@1008 {
    reg = <0x1008 0x1>;
   };

   qcom,vm-bms@4000 {
    reg = <0x4000 0x100>;
    interrupts = <0x0 0x40 0x0>,
      <0x0 0x40 0x1>,
      <0x0 0x40 0x2>,
      <0x0 0x40 0x3>,
      <0x0 0x40 0x4>,
      <0x0 0x40 0x5>;

    interrupt-names = "leave_cv",
        "enter_cv",
        "good_ocv",
        "ocv_thr",
        "fifo_update_done",
        "fsm_state_change";
   };
  };

  pm8916_leds: qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
  };
 };

 qcom,pm8916@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  regulator@1400 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s1";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1400 0x300>;
   status = "disabled";

   qcom,ctl@1400 {
    reg = <0x1400 0x100>;
   };
   qcom,ps@1500 {
    reg = <0x1500 0x100>;
   };
   qcom,freq@1600 {
    reg = <0x1600 0x100>;
   };
  };

  regulator@1700 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s2";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1700 0x300>;
   status = "disabled";

   qcom,ctl@1700 {
    reg = <0x1700 0x100>;
   };
   qcom,ps@1800 {
    reg = <0x1800 0x100>;
   };
   qcom,freq@1900 {
    reg = <0x1900 0x100>;
   };
  };

  regulator@1a00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s3";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1a00 0x300>;
   status = "disabled";

   qcom,ctl@1a00 {
    reg = <0x1a00 0x100>;
   };
   qcom,ps@1b00 {
    reg = <0x1b00 0x100>;
   };
   qcom,freq@1c00 {
    reg = <0x1c00 0x100>;
   };
  };

  regulator@1d00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s4";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1d00 0x300>;
   status = "disabled";

   qcom,ctl@1d00 {
    reg = <0x1d00 0x100>;
   };
   qcom,ps@1e00 {
    reg = <0x1e00 0x100>;
   };
   qcom,freq@1f00 {
    reg = <0x1f00 0x100>;
   };
  };

  regulator@4000 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l1";
   reg = <0x4000 0x100>;
   status = "disabled";
  };

  regulator@4100 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l2";
   reg = <0x4100 0x100>;
   status = "disabled";
  };

  regulator@4200 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l3";
   reg = <0x4200 0x100>;
   status = "disabled";
  };

  regulator@4300 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l4";
   reg = <0x4300 0x100>;
   status = "disabled";
  };

  regulator@4400 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l5";
   reg = <0x4400 0x100>;
   status = "disabled";
  };

  regulator@4500 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l6";
   reg = <0x4500 0x100>;
   status = "disabled";
  };

  regulator@4600 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l7";
   reg = <0x4600 0x100>;
   status = "disabled";
  };

  regulator@4700 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l8";
   reg = <0x4700 0x100>;
   status = "disabled";
  };

  regulator@4800 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l9";
   reg = <0x4800 0x100>;
   status = "disabled";
  };

  regulator@4900 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l10";
   reg = <0x4900 0x100>;
   status = "disabled";
  };

  regulator@4a00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l11";
   reg = <0x4a00 0x100>;
   status = "disabled";
  };

  regulator@4b00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l12";
   reg = <0x4b00 0x100>;
   status = "disabled";
  };

  regulator@4c00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l13";
   reg = <0x4c00 0x100>;
   status = "disabled";
  };

  regulator@4d00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l14";
   reg = <0x4d00 0x100>;
   status = "disabled";
  };

  regulator@4e00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l15";
   reg = <0x4e00 0x100>;
   status = "disabled";
  };

  regulator@4f00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l16";
   reg = <0x4f00 0x100>;
   status = "disabled";
  };

  regulator@5000 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l17";
   reg = <0x5000 0x100>;
   status = "disabled";
  };

  regulator@5100 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l18";
   reg = <0x5100 0x100>;
   status = "disabled";
  };

  pm8916_pwm: pwm@bc00 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xbc00 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
  };

  pm8916_vib: qcom,vibrator@c000 {
   compatible = "qcom,qpnp-vibrator";
   reg = <0xc000 0x100>;
   label = "vibrator";
   status = "disabled";
  };

  pm8916_tombak_dig: msm8x16_wcd_codec@f000{
   compatible = "qcom,msm8x16_wcd_codec";
   reg = <0xf000 0x100>;
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf0 0x0>,
         <0x1 0xf0 0x1>,
         <0x1 0xf0 0x2>,
         <0x1 0xf0 0x3>,
         <0x1 0xf0 0x4>,
         <0x1 0xf0 0x5>,
         <0x1 0xf0 0x6>,
         <0x1 0xf0 0x7>;
   interrupt-names = "spk_cnp_int",
       "spk_clip_int",
       "spk_ocp_int",
       "ins_rem_det1",
       "but_rel_det",
       "but_press_det",
       "ins_rem_det",
       "mbhc_int";

   cdc-vdda-cp-supply = <&pm8916_s4>;
   qcom,cdc-vdda-cp-voltage = <1800000 2200000>;
   qcom,cdc-vdda-cp-current = <770000>;

   cdc-vdda-h-supply = <&pm8916_l5>;
   qcom,cdc-vdda-h-voltage = <1800000 1800000>;
   qcom,cdc-vdda-h-current = <20000>;

   cdc-vdd-px-supply = <&pm8916_s4>;
   qcom,cdc-vdd-px-voltage = <1800000 2200000>;
   qcom,cdc-vdd-px-current = <770000>;

   cdc-vdd-pa-supply = <&pm8916_l5>;
   qcom,cdc-vdd-pa-voltage = <1800000 1800000>;
   qcom,cdc-vdd-pa-current = <5000>;

   cdc-vdd-mic-bias-supply = <&pm8916_l13>;
   qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
   qcom,cdc-vdd-mic-bias-current = <25000>;

   qcom,cdc-mclk-clk-rate = <9600000>;

   qcom,cdc-static-supplies = "cdc-vdda-h",
         "cdc-vdd-px",
         "cdc-vdd-pa",
         "cdc-vdda-cp";

   qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
  };

  pm8916_tombak_analog: msm8x16_wcd_codec@f100{
   compatible = "qcom,msm8x16_wcd_codec";
   reg = <0xf100 0x100>;
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf1 0x0>,
         <0x1 0xf1 0x1>,
         <0x1 0xf1 0x2>,
         <0x1 0xf1 0x3>,
         <0x1 0xf1 0x4>,
         <0x1 0xf1 0x5>;
   interrupt-names = "ear_ocp_int",
       "hphr_ocp_int",
       "hphl_ocp_det",
       "ear_cnp_int",
       "hphr_cnp_int",
       "hphl_cnp_int";
  };

  pm8916_bcm: qpnp-buck-current-monitor@1800 {
   compatible = "qcom,qpnp-buck-current-monitor";
   reg = <0x1800 0x100>;
   interrupts = <1 0x18 0>, <1 0x18 1>;
   interrupt-names = "iwarning", "icritical";
   qcom,enable-current-monitor;
   qcom,icrit-init-threshold-pc = <90>;
   qcom,iwarn-init-threshold-pc = <70>;
   qcom,icrit-polling-delay-msec = <1000>;
   qcom,iwarn-polling-delay-msec = <2000>;

   status = "disabled";
  };
 };
};
# 1938 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-regulator.dtsi" 1
# 14 "arch/arm/boot/dts/samsung/msm8916/msm8916-regulator.dtsi"
&spmi_bus {
 qcom,pm8916@1 {
  pm8916_s2: spm-regulator@1700 {
   compatible = "qcom,spm-regulator";
   regulator-name = "8916_s2";
   reg = <0x1700 0x100>;
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1350000>;
  };
 };
};



&soc {
 mem_acc_vreg_corner: regulator@1946000 {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x1946000 0x4>, <0x58000 0x1000>;
  reg-names = "acc-sel-l1", "efuse_addr";
  regulator-name = "mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <3>;

  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <9>;
  qcom,corner-acc-map = <0x0 0x100 0x101>;

  qcom,override-acc-fuse-sel = <0 52 1 1 0>;
  qcom,override-corner-acc-map = <0x0 0x100 0x100>;
 };

 apc_vreg_corner: regulator@b018000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xb018000 0x1000>, <0xb011064 4>, <0x58000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 15 0>;
  regulator-name = "apc_corner";
  qcom,cpr-fuse-corners = <3>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;

  qcom,cpr-voltage-ceiling = <1050000 1150000 1350000>;
  qcom,cpr-voltage-floor = <1050000 1150000 1350000>;
  vdd-apc-supply = <&pm8916_s2>;

  qcom,vdd-mx-corner-map = <4 5 7>;
  qcom,vdd-mx-vmin-method = <4>;
  vdd-mx-supply = <&pm8916_l3_corner_ao>;
  qcom,vdd-mx-vmax = <7>;

  mem-acc-supply = <&mem_acc_vreg_corner>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <26>;
  qcom,cpr-up-threshold = <0>;
  qcom,cpr-down-threshold = <2>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <12500>;

  qcom,cpr-fuse-row = <27 0>;
  qcom,cpr-fuse-target-quot = <42 24 6>;
  qcom,cpr-fuse-ro-sel = <54 54 54>;
  qcom,cpr-fuse-bp-cpr-disable = <57>;
  qcom,cpr-fuse-init-voltage =
     <27 36 6 0>,
     <27 18 6 0>,
     <27 0 6 0>;
  qcom,cpr-init-voltage-ref = <1050000 1150000 1350000>;
  qcom,cpr-init-voltage-step = <10000>;
  qcom,cpr-corner-map = <1 1 2 2 3 3 3>;
  qcom,cpr-corner-frequency-map =
     <1 200000000>,
     <2 400000000>,
     <3 533330000>,
     <4 800000000>,
     <5 998400000>,
     <6 1094400000>,
     <7 1190400000>;
  qcom,speed-bin-fuse-sel = <1 34 3 0>;
  qcom,cpr-speed-bin-max-corners =
     <0 0 2 4 7>;
  qcom,cpr-quot-adjust-scaling-factor-max = <650>;
  qcom,cpr-enable;
 };
};



&rpm_bus {


 rpm-regulator-smpa1 {
  status = "okay";
  pm8916_s1_corner: regulator-s1-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8916_s1_corner_ao: regulator-s1-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8916_s1_floor_corner: regulator-s1-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8916_s3: regulator-s3 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8916_s4: regulator-s4 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2100000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  pm8916_l1: regulator-l1 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8916_l2: regulator-l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa3 {
  status = "okay";
  pm8916_l3: regulator-l3 {
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1287500>;
   status = "okay";
  };

  pm8916_l3_corner_ao: regulator-l3-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l3_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8916_l3_corner_so: regulator-l3-corner-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l3_corner_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
   qcom,init-voltage = <1>;
  };
 };

 rpm-regulator-ldoa4 {
  status = "okay";
  pm8916_l4: regulator-l4 {
   regulator-min-microvolt = <2050000>;
   regulator-max-microvolt = <2050000>;
   qcom,init-voltage = <2050000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  pm8916_l5: regulator-l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1850000>;
   qcom,init-voltage = <1850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8916_l6: regulator-l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm8916_l7: regulator-l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };

  pm8916_l7_ao: regulator-l7-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l7_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };

  pm8916_l7_so: regulator-l7-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l7_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-enable = <0>;
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8916_l8: regulator-l8 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8916_l9: regulator-l9 {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3300000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8916_l10: regulator-l10 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8916_l11: regulator-l11 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8916_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8916_l13: regulator-l13 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
   qcom,init-voltage = <3075000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8916_l14: regulator-l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8916_l15: regulator-l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8916_l16: regulator-l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8916_l17: regulator-l17 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <3100000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  pm8916_l18: regulator-l18 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };
};
# 1939 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-pm.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-pm.dtsi"
&soc {
 qcom,spm@b089000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb089000 0x1000>;
  qcom,name = "core0";
  qcom,core-id = <0>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly= <0x3C102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0B 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
    94 5B 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
                  94 5B 80 10 26 30 0f];
 };

 qcom,spm@b099000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb099000 0x1000>;
  qcom,name = "core1";
  qcom,core-id = <1>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0B 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
    94 5B 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
                  94 5B 80 10 26 30 0f];
 };

 qcom,spm@b0a9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb0a9000 0x1000>;
  qcom,name = "core2";
  qcom,core-id = <2>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0B 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
    94 5B 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
                  94 5B 80 10 26 30 0f];
 };

 qcom,spm@b0b9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb0b9000 0x1000>;
  qcom,name = "core3";
  qcom,core-id = <3>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0B 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
    94 5B 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
                  94 5B 80 10 26 30 0f];
 };

 qcom,spm@b012000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb012000 0x1000>;
  qcom,name = "system-l2";
  qcom,core-id = <0xffff>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x1F>;
  qcom,saw2-spm-dly= <0x3C102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-pmic-data0 = <0x05030080>;
  qcom,saw2-pmic-data1 = <0x00030000>;
  qcom,saw2-pmic-data4 = <0x00010080>;
  qcom,saw2-pmic-data5 = <0x00010000>;
  qcom,vctl-timeout-us = <50>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,pfm-port = <0x2>;
  qcom,cpu-vctl-mask = <0xf>;
  qcom,saw2-spm-cmd-ret = [00 03 00 0f];
  qcom,saw2-spm-cmd-gdhs = [00 20 32 6B C0 E0 D0 42 F0 03 50 4E
    02 02 D0 E0 C0 22 6B 02 32 52 F0 0F];
  qcom,saw2-spm-cmd-pc = [00 32 B0 10 E0 D0 6B C0 42 51 11 07 01 41
    B0 50 4E 02 02 C0 D0 12 E0 6B 02 32 50 0F];
 };


 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0{
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "l2";
   qcom,default-level = <0>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "l2-cache-active";
    qcom,spm-l2-mode = "active";
    qcom,latency-us = <10>;
    qcom,ss-power = <3000>;
    qcom,energy-overhead = <60000>;
    qcom,time-overhead = <110>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "l2-gdhs";
    qcom,spm-l2-mode = "gdhs";
    qcom,latency-us = <240>;
    qcom,ss-power = <530>;
    qcom,energy-overhead = <210000>;
    qcom,time-overhead = <350>;
    qcom,min-child-idx = <1>;
   };

   qcom,pm-cluster-level@2{
    reg = <2>;
    label = "l2-pc";
    qcom,spm-l2-mode = "pc";
    qcom,latency-us = <11030>;
    qcom,ss-power = <490>;
    qcom,energy-overhead = <972390>;
    qcom,time-overhead = <1580>;
    qcom,min-child-idx = <2>;
    qcom,notify-rpm;
   };

   qcom,pm-cpu {
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,pm-cpu-level@0 {
     reg = <0>;
     qcom,spm-cpu-mode = "wfi";
     qcom,latency-us = <1>;
     qcom,ss-power = <560>;
     qcom,energy-overhead = <12000>;
     qcom,time-overhead = <20>;
    };

    qcom,pm-cpu-level@1 {
     reg = <1>;
     qcom,spm-cpu-mode = "standalone_pc";
     qcom,latency-us = <180>;
     qcom,ss-power = <550>;
     qcom,energy-overhead = <160000>;
     qcom,time-overhead = <280>;
     qcom,use-broadcast-timer;
    };

    qcom,pm-cpu-level@2 {
     reg = <2>;
     qcom,spm-cpu-mode = "pc";
     qcom,latency-us = <230>;
     qcom,ss-power = <535>;
     qcom,energy-overhead = <200000>;
     qcom,time-overhead = <330>;
     qcom,use-broadcast-timer;
    };
   };
  };
 };

 qcom,mpm@601d0 {
  compatible = "qcom,mpm-v2";
  reg = <0x601d0 0x1000>,
      <0xb011008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_rpm 0x2be48257>;
  clock-names = "xo";

  qcom,ipc-bit-offset = <1>;

  qcom,gic-parent = <&intc>;
  qcom,gic-map = <2 216>,
   <50 172>,
   <53 104>,
   <62 222>,
   <0xff 18>,
   <0xff 19>,
   <0xff 20>,
   <0xff 35>,
   <0xff 39>,
   <0xff 40>,
   <0xff 47>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 65>,
   <0xff 74>,
   <0xff 75>,
   <0xff 78>,
   <0xff 79>,
   <0xff 97>,
   <0xff 102>,
   <0xff 131>,
   <0xff 140>,
   <0xff 155>,
   <0xff 157>,
   <0xff 166>,
   <0xff 170>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 181>,

   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 198>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 239>,
   <0xff 240>,
   <0xff 253>,
   <0xff 269>,
   <0xff 270>,
   <0xff 275>,
   <0xff 276>;

  qcom,gpio-parent = <&msm_gpio>;
  qcom,gpio-map = <3 108 >,
   <4 1 >,
   <5 5 >,
   <6 9 >,
   <7 107>,
   <8 98>,
   <9 97>,
   <10 11>,
   <11 69>,
   <12 12>,
   <13 13>,
   <14 20>,
   <15 62>,
   <16 54>,
   <17 21>,
   <18 52>,
   <19 25>,
   <20 51>,
   <21 50>,
   <22 28>,
   <23 31>,
   <24 34>,
   <25 35>,
   <26 36>,
   <27 37>,
   <28 38>,
   <29 49>,
   <30 109>,
   <31 110>,
   <32 111>,
   <33 112>,
   <34 113>,
   <35 114>,
   <36 115>,
   <37 117>,
   <38 118>,
   <39 120>,
   <40 121>,
   <50 66>,
   <51 68>;
 };

 qcom,pm@8600664 {
  compatible = "qcom,pm";
  reg = <0x8600664 0x40>;
  clocks = <&clock_cpu 0x3ea882af>,
         <&clock_cpu 0x3ea882af>,
         <&clock_cpu 0x3ea882af>,
         <&clock_cpu 0x3ea882af>;
  clock-names = "cpu0_clk", "cpu1_clk",
   "cpu2_clk", "cpu3_clk";
  qcom,pc-mode = "tz_l2_int";
  qcom,use-sync-timer;
  qcom,synced-clocks;
 };

 qcom,cpu-sleep-status@b088008{
  compatible = "qcom,cpu-sleep-status";
  reg = <0xb088008 0x100>;
  qcom,cpu-alias-addr = <0x10000>;
  qcom,sleep-status-mask= <0x40000>;
 };

 qcom,rpm-log@29dc00 {
  compatible = "qcom,rpm-log";
  reg = <0x29dc00 0x4000>;
  qcom,rpm-addr-phys = <0xfc000000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-stats@29dba0 {
  compatible = "qcom,rpm-stats";
  reg = <0x29dba0 0x1000>;
  reg-names = "phys_addr_base";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-master-stats@60150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x60150 0x2030>;
  qcom,masters = "APSS", "MPSS", "PRONTO";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };
 qcom,rpm-rbcpr-stats@0x29daa0 {
  compatible = "qcom,rpmrbcpr-stats";
  reg = <0x29daa0 0x1a0000>;
  qcom,start-offset = <0x190010>;
 };
};
# 1940 "arch/arm/boot/dts/samsung/msm8916/msm8916.dtsi" 2

&pm8916_vadc {
 chan@0 {
  label = "usb_in";
  reg = <0>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <7>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@2 {
  label = "ireg_fb";
  reg = <2>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <6>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@5 {
  label = "vcoin";
  reg = <5>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7 {
  label = "vph_pwr";
  reg = <7>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@b {
  label = "chg_temp";
  reg = <0xb>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <3>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <0>;
 };

 chan@31 {
  label = "batt_id";
  reg = <0x31>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <0>;
 };

 chan@36 {
  label = "pa_therm0";
  reg = <0x36>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@32 {
  label = "xo_therm";
  reg = <0x32>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@3c {
  label = "xo_therm_buf";
  reg = <0x3c>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };
};

&pm8916_adc_tm {

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <3>;
  qcom,btm-channel-number = <0x48>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <0x6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <3>;
  qcom,btm-channel-number = <0x68>;
 };

 chan@36 {
  label = "pa_therm0";
  reg = <0x36>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x70>;
  qcom,thermal-node;
 };
};

&soc {

 input_booster {
  status = "disabled";
  compatible = "input_booster";
  #address-cells = <1>;
  #size-cells = <0>;






  booster,tsp_stage = <0x0007>;
  booster,tkey_stage = <0x0001>;
  booster,wacom_stage = <0x0001>;

  booster,level = <2>;
  booster,head = <200 1190400 0>;
  booster,tail = <300 998400 0>;


  booster_key@1 {
   input_booster,label = "KEY";
   input_booster,type = <0>;

   input_booster,levels = <1>;



   input_booster,cpu_freqs = <1190400>;
   input_booster,bimc_freqs = <0>;


   input_booster,head_times = <200>;
   input_booster,tail_times = <0>;

  };
  booster_key@2 {
   input_booster,label = "TOUCHKEY";
   input_booster,type = <1>;

   input_booster,levels = <1>;



   input_booster,cpu_freqs = <998400>;
   input_booster,bimc_freqs = <0>;


   input_booster,head_times = <0>;
   input_booster,tail_times = <300>;
  };
  booster_key@3 {
   input_booster,label = "TOUCH";
   input_booster,type = <2>;

   input_booster,levels = <1 2 3>;



   input_booster,cpu_freqs = <1190400 1190400 998400>;
   input_booster,bimc_freqs = <0 0 0>;


   input_booster,head_times = <200 200 0>;
   input_booster,tail_times = <0 0 300>;
  };
  booster_key@4 {
   input_booster,label = "MULTITOUCH";
   input_booster,type = <3>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1190400 1190400>;
   input_booster,bimc_freqs = <0 0>;


   input_booster,head_times = <1000 0>;
   input_booster,tail_times = <0 500>;
  };
  booster_key@5 {
   input_booster,label = "KEYBOARD";
   input_booster,type = <4>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1190400 1190400>;
   input_booster,bimc_freqs = <0 0>;


   input_booster,head_times = <200 200>;
   input_booster,tail_times = <0 0>;
  };
  booster_key@6 {
   input_booster,label = "MOUSE";
   input_booster,type = <5>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1190400 998400>;
   input_booster,bimc_freqs = <0 0>;


   input_booster,head_times = <200 0>;
   input_booster,tail_times = <0 300>;
  };
  booster_key@7 {
   input_booster,label = "MOUSE WHEEL";
   input_booster,type = <6>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1190400 0>;
   input_booster,bimc_freqs = <0 0>;


   input_booster,head_times = <200 0>;
   input_booster,tail_times = <0 0>;
  };
  booster_key@8 {
   input_booster,label = "PEN HOVER";
   input_booster,type = <7>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1190400 998400>;
   input_booster,bimc_freqs = <0 0>;


   input_booster,head_times = <200 0>;
   input_booster,tail_times = <0 300>;
  };

 };
};
# 14 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-pinctrl-sec-o7lte-chn-r02.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-pinctrl-sec-o7lte-chn-r02.dtsi"
&soc {
 tlmm_pinmux: pinctrl@1000000 {
  compatible = "qcom,msm-tlmm-8916";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;


  gp: gp {
   qcom,num-pins = <122>;
   #qcom,pin-cells = <1>;
   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmm-gp";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    num_irqs = <122>;
   };
  };

  cdc-pdm-lines {
   qcom,pins = <&gp 63>, <&gp 64>, <&gp 65>,
     <&gp 66>, <&gp 67>, <&gp 68>;
   qcom,num-grp-pins = <6>;
   qcom,pin-func = <1>;
   label = "cdc-pdm-lines";
   cdc_pdm_lines_act: pdm_lines_on {
    drive-strength = <8>;
    bias-pull-down;
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    drive-strength = <2>;
    bias-pull-down;
   };
  };
  pmx-uartconsole {
   qcom,pins = <&gp 4>, <&gp 5>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uart-console";

  uart_console_sleep: uart-console {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  blsp1_uart1_active {
   qcom,pins = <&gp 0>, <&gp 1>, <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
          label = "blsp1_uart1_active";

   hsuart_active: default {
    drive-strength = <16>;
    bias-disable;
   };
  };

  blsp1_uart1_sleep {
   qcom,pins = <&gp 0>, <&gp 1>, <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
          label = "blsp1_uart1_sleep";

   hsuart_sleep: sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdhc2_cd_pin {
   qcom,pins = <&gp 38>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cd-gpio";
   sdc2_cd_on: cd_on {
    drive-strength = <2>;
    bias-disable;
   };
   sdc2_cd_off: cd_off {
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc: sdc {
   qcom,pin-type-sdc;

   qcom,num-pins = <7>;



   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <8>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <8>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

               spi0_active {

                        qcom,pins = <&gp 8>, <&gp 9>, <&gp 11>;
                        qcom,num-grp-pins = <3>;
                        qcom,pin-func = <1>;
                        label = "spi0-active";

                        spi0_default: default {
                                drive-strength = <12>;
                                bias-disable = <0>;
                        };
                };

                spi0_suspend {

                        qcom,pins = <&gp 8>, <&gp 9>, <&gp 11>;
                        qcom,num-grp-pins = <3>;
                        qcom,pin-func = <0>;
                        label = "spi0-suspend";

                        spi0_sleep: sleep {
                                drive-strength = <2>;
                               bias-pull-down;
                        };
                };

                spi0_cs0_active {

                        qcom,pins = <&gp 10>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <1>;
                        label = "spi0-cs0-active";
                        spi0_cs0_active: cs0_active {
                                drive-strength = <2>;
                                bias-disable = <0>;
                        };
                };

                spi0_cs0_suspend {

                        qcom,pins = <&gp 10>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <0>;
                        label = "spi0-cs0-suspend";
                        spi0_cs0_sleep: cs0_sleep {
                                drive-strength = <2>;
                                bias-disable = <0>;
                        };
                };

                ice40-spi-usb-pins {
                        qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
                        qcom,num-grp-pins = <3>;
                        qcom,pin-func = <0>;
                        label = "ice40-spi-usb-pins";


                        ice40_default: default {
                                drive-strength = <8>;
                                bias-disable;
                        };


                        ice40_sleep: sleep {
                                drive-strength = <2>;
                                bias-pull-down;
                        };
                };

  pmx_i2c_0 {

   qcom,pins = <&gp 7>, <&gp 6>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_0";

   i2c_0_active: i2c_0_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_0_sleep: i2c_0_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_i2c_1 {

   qcom,pins = <&gp 3>, <&gp 2>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_1";

   i2c_1_active: i2c_1_active {
    drive-strength = <2>;
    bias-pull-down;
   };

   i2c_1_sleep: i2c_1_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_i2c_5 {

   qcom,pins = <&gp 19>, <&gp 18>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx_i2c_5";

   i2c_5_active: i2c_5_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };

   i2c_5_sleep: i2c_5_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };


  qdsd: qdsd {
   qcom,pin-type-qdsd;

   qcom,num-pins = <6>;

   #qcom,pin-cells = <1>;
  };

  pmx_qdsd_clk {
   qcom,pins = <&qdsd 0>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-clk";
   qdsd_clk_sdcard: clk_sdcard {
    bias-disable;
    drive-strength = <7>;
   };
   qdsd_clk_trace: clk_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_clk_spmi: clk_spmi {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_cmd {
   qcom,pins = <&qdsd 1>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-cmd";
   qdsd_cmd_sdcard: cmd_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_cmd_trace: cmd_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_cmd_swduart: cmd_uart {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_cmd_jtag: cmd_jtag {
    bias-disable;
    drive-strength = <3>;
   };
   qdsd_cmd_spmi: cmd_spmi {
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  pmx_qdsd_data0 {
   qcom,pins = <&qdsd 2>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data0";
   qdsd_data0_sdcard: data0_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data0_trace: data0_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data0_swduart: data0_uart {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data0_jtag: data0_jtag {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data0_spmi: data0_spmi {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_data1 {
   qcom,pins = <&qdsd 3>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data1";
   qdsd_data1_sdcard: data1_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data1_trace: data1_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data1_swduart: data1_uart {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data1_jtag: data1_jtag {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_data2 {
   qcom,pins = <&qdsd 4>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data2";
   qdsd_data2_sdcard: data2_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data2_trace: data2_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data2_swduart: data2_uart {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data2_jtag: data2_jtag {
    bias-pull-up;
    drive-strength = <3>;
   };
  };

  pmx_qdsd_data3 {
   qcom,pins = <&qdsd 5>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data3";
   qdsd_data3_sdcard: data3_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data3_trace: data3_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data3_swduart: data3_uart {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data3_jtag: data3_jtag {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data3_spmi: data3_spmi {
    bias-pull-down;
    drive-strength = <3>;
   };
  };

  pmx_mdss: pmx_mdss {
   label = "mdss-pins";
   qcom,num-grp-pins = <1>;
   qcom,pins = <&gp 25>;
   qcom,pin-func = <0>;
   mdss_dsi_active: active {
    drive-strength = <2>;
    bias-disable = <0>;
   };
   mdss_dsi_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };
  };

  pmx_bl: pmx_bl {
   label = "bl-pins";
   qcom,num-grp-pins = <4>;
   qcom,pins = <&gp 97>, <&gp 120>, <&gp 98>, <&gp 16>;
   qcom,pin-func = <0>;
   bl_active: active {
    drive-strength = <2>;
    bias-disable = <0>;
   };
   bl_suspend: suspend {
    drive-strength = <2>;
    bias-disable = <0>;
    output-low;
   };
  };

  pmx_bl_i2c: pmx_bl_i2c {
   label = "bl-pins";
   qcom,num-grp-pins = <2>;
   qcom,pins = <&gp 101>, <&gp 102>;
   qcom,pin-func = <0>;
   bl_i2c_active: active {
    drive-strength = <2>;
    bias-disable = <0>;
   };
   bl_i2c_suspend: suspend {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  pmx_mdss_te: pmx_mdss_te {
   label = "mdss-te-pin";
   qcom,pin-func = <1>;
   mdss_te_active: active {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
   mdss_te_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
  };

  pmx_lcd_esd_det: pmx_lcd_esd_det {
   qcom,num-grp-pins = <1>;
   qcom,pins = <&gp 69>;
   qcom,pin-func = <0>;
   label = "lcd-esd-det-pin";
   lcd_esd_det_active: active {
    drive-strength = <2>;
    bias-disable = <0>;
   };
   lcd_esd_det_suspend: suspend {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  wcnss_pmux_5wire: wcnss_pmux_5wire {

   qcom,pins = <&gp 40>, <&gp 41>,
        <&gp 42>, <&gp 43>,
        <&gp 44>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <1>;
   label = "wcnss_5wire_pins";

   wcnss_default: wcnss_default {
           drive-strength = <6>;
           bias-pull-up;
   };
   wcnss_sleep: wcnss_sleep {
           drive-strength = <2>;
           bias-pull-down;
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {

   qcom,pins = <&gp 40>, <&gp 41>,
        <&gp 42>, <&gp 43>,
        <&gp 44>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <0>;
   label = "wcnss_5gpio_pins";

   wcnss_gpio_default: wcnss_gpio_default {
           drive-strength = <6>;
           bias-pull-up;
   };
  };

  pmx_i2c_6 {

   qcom,pins = <&gp 22>, <&gp 23>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx_i2c_6";

   i2c_6_active: i2c_6_active{
    drive-strength = <2>;
    bias-disable;
   };

   i2c_6_sleep: i2c_6_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };
# 632 "arch/arm/boot/dts/samsung/msm8916/msm8916-pinctrl-sec-o7lte-chn-r02.dtsi"
  tpiu_seta_2 {
   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-2";
   seta_2: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_3 {
   qcom,pins = <&gp 10>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-3";
   seta_3: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_4 {
   qcom,pins = <&gp 39>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-4";
   seta_4: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_5 {
   qcom,pins = <&gp 40>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-5";
   seta_5: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_6 {
   qcom,pins = <&gp 41>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-6";
   seta_6: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_7 {
   qcom,pins = <&gp 42>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-7";
   seta_7: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_8 {
   qcom,pins = <&gp 43>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-8";
   seta_8: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };
# 720 "arch/arm/boot/dts/samsung/msm8916/msm8916-pinctrl-sec-o7lte-chn-r02.dtsi"
  tpiu_seta_10 {
   qcom,pins = <&gp 46>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-10";
   seta_10: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_11 {
   qcom,pins = <&gp 47>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-11";
   seta_11: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_12 {
   qcom,pins = <&gp 48>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-12";
   seta_12: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };
# 764 "arch/arm/boot/dts/samsung/msm8916/msm8916-pinctrl-sec-o7lte-chn-r02.dtsi"
  tpiu_seta_15 {
   qcom,pins = <&gp 112>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-seta-15";
   seta_15: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };
# 786 "arch/arm/boot/dts/samsung/msm8916/msm8916-pinctrl-sec-o7lte-chn-r02.dtsi"
  tpiu_seta_17 {
   qcom,pins = <&gp 114>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-17";
   seta_17: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_18 {
   qcom,pins = <&gp 115>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-18";
   seta_18: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_1 {
   qcom,pins = <&gp 4>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-setb-1";
   setb_1: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_2 {
   qcom,pins = <&gp 5>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-setb-2";
   setb_2: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_3 {
   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-3";
   setb_3: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_4 {
   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-4";
   setb_4: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_5 {
   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-5";
   setb_5: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_6 {
   qcom,pins = <&gp 29>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-6";
   setb_6: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_7 {
   qcom,pins = <&gp 30>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-7";
   setb_7: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_8 {
   qcom,pins = <&gp 31>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-8";
   setb_8: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_9 {
   qcom,pins = <&gp 32>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-9";
   setb_9: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_10 {
   qcom,pins = <&gp 33>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "tpiu-setb-10";





   setb_10_default: default {
    drive-strength = <16>;
    bias-disable;
   };

   setb_10_sleep: sleep {
    bias-pull-down;
    output-low;
   };
  };

  tpiu_setb_11 {
   qcom,pins = <&gp 34>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-11";
   setb_11: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_12 {
   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-12";
   setb_12: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_13 {
   qcom,pins = <&gp 36>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-setb-13";
   setb_13: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_14 {
   qcom,pins = <&gp 37>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-14";
   setb_14: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_15 {
   qcom,pins = <&gp 110>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-setb-15";
   setb_15: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_16 {
   qcom,pins = <&gp 111>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-setb-16";
   setb_16: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_17 {
   qcom,pins = <&gp 120>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-17";
   setb_17: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };
# 1016 "arch/arm/boot/dts/samsung/msm8916/msm8916-pinctrl-sec-o7lte-chn-r02.dtsi"
  sensors_i2c{
   qcom,pins = <&gp 31>, <&gp 32>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <2>;
   label = "sensors_i2c";
   sensors_i2c_active: sensors_i2c_active {
    drive-strength = <2>;
    bias-disable;
   };
   sensors_i2c_suspend: sensors_i2c_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };


  prox_sensor_int_active {
   qcom,pins = <&gp 113>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "prox_sensor_int_active";
   prox_int_active: prox_int_active {
    drive-strength = <2>;
    bias-disable;
   };
   prox_int_suspend: prox_int_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  prox_sensor_enable_active {
   qcom,pins = <&gp 8>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "prox_sensor_enable_active";
   prox_enable_active: prox_enable_active {
    drive-strength = <2>;
    bias-disable;
   };
   prox_enable_suspend: prox_enable_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  tsp_int_active {
   qcom,pins = <&gp 13>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "tsp_int_active";
   int_active: int_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  tsp_int_suspend {
   qcom,pins = <&gp 13>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "tsp_int_suspend";
   int_suspend: int_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  tsp_en_gpio_active {
   qcom,pins = <&gp 8>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "tsp_en_gpio_active";
   tsp_en_active: tsp_en_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  tsp_en_gpio_suspend {
   qcom,pins = <&gp 8>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "tsp_en_gpio_suspend";
   tsp_en_suspend: tsp_en_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  tsp_id_gpio_active {
   qcom,pins = <&gp 56>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "tsp_id_gpio_active";
   tsp_id_active: tsp_id_active {
    drive-strength = <2>;
    bias-disable;
   };

   tsp_id_suspend: tsp_id_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  tsp_i2c {

   qcom,pins = <&gp 19>, <&gp 18>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "tsp_i2c";

   tsp_i2c_active: tsp_i2c_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };

   tsp_i2c_sleep: tsp_i2c_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  tlmm_gpio_key {
   qcom,pins = <&gp 107>, <&gp 109>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <2>;
   label = "tlmm_gpio_key";
   gpio_key_active: gpio_key_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   gpio_key_suspend: gpio_key_suspend {
    drive-strength = <2>;
    bias-pull-up;
   };
  };


  pmx_hall_ic_pin {
   qcom,pins = <&gp 112>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_hall_ic_pin";

   hall_ic_pin: default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  tlmm_rd_nfc_int{
   qcom,pins = <&gp 21>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "tlmm_rd_nfc_int";

   nfc_int_active: nfc_int_active {
    drive-strength = <2>;
    bias-pull-down;
   };

   nfc_int_suspend: nfc_int_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  tlmm_nfc_enable{
   qcom,pins = <&gp 20>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "tlmm_nfc_enable";

   nfc_enable_active: nfc_enable_active {
    drive-strength = <2>;
    bias-pull-up;
   };

   nfc_enable_suspend: nfc_enable_suspend {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  tlmm_nfc_firmware{
   qcom,pins = <&gp 49>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "tlmm_nfc_firmware";

   nfc_firmware_active: nfc_firmware_active {
    drive-strength = <2>;
    bias-pull-down;
   };

   nfc_firmware_suspend: nfc_firmware_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  tlmm_nfc_i2c{
   qcom,pins = <&gp 0>, <&gp 1>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <2>;
   label = "tlmm_nfc_i2c";

   nfc_i2c_active: nfc_i2c_active {
    drive-strength = <2>;
    bias-disable;
   };

   nfc_i2c_suspend: nfc_i2c_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  gpio_led_pins {
   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   label = "gpio-led-pins";
   gpio_led_off: led_off {
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  earjack_det_gpio {
   qcom,pins = <&gp 110>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "earjack_det_gpio";
   earjack_det_act: earjack_det_act {
    drive-strength = <2>;
    bias-disable;
   };
   earjack_det_sus: earjack_det_sus {
    drive-strength = <2>;
    bias-disable;
   };
  };
  earjack_swtich_gpio {
   qcom,pins = <&gp 111>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "earjack_swtich_gpio";
   earjack_switch_act: earjack_switch_act {
    drive-strength = <2>;
    bias-disable;
   };
   earjack_switch_sus: earjack_switch_sus {
    drive-strength = <2>;
    bias-disable;
   };
  };


  pmx_ts_int_active {
   qcom,pins = <&gp 18>;
   qcom,pin-func = <3>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_active";

   ts_int_active: ts_int_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_ts_int_suspend {
   qcom,pins = <&gp 18>;
   qcom,pin-func = <3>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_suspend";

   ts_int_suspend: ts_int_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_ts_reset_active {
   qcom,pins = <&gp 19>;
   qcom,pin-func = <3>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_active";

   ts_reset_active: ts_reset_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_ts_reset_suspend {
   qcom,pins = <&gp 19>;
   qcom,pin-func = <3>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_suspend";

   ts_reset_suspend: ts_reset_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_muic_i2c{
   qcom,pins = <&gp 105>, <&gp 106>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <2>;
   label = "pmx_muic_i2c";

   muic_i2c_active: muic_i2c_active {
    drive-strength = <2>;
    bias-disable;
   };
   muic_i2c_suspend: muic_i2c_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };
# 1355 "arch/arm/boot/dts/samsung/msm8916/msm8916-pinctrl-sec-o7lte-chn-r02.dtsi"
  pmx_muic_int_pin {
   qcom,pins = <&gp 12>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_muic_int_pin";

   muic_int_pin: default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci0_pinmux {

   qcom,pins = <&gp 29>, <&gp 30>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci0";

   cci0_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
    input-low;
   };

   cci0_sleep: sleep {
    drive-strength = <2>;
    bias-disable = <0>;
    input-low;
   };
  };

  cam_sensor_mclk0 {

   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam-sensor-mclk0";

   cam_sensor_mclk0_default: default {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };

   cam_sensor_mclk0_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };
  };

  cam_sensor_mclk1 {

   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam-sensor-mclk1";

   cam_sensor_mclk1_default: default {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };

   cam_sensor_mclk1_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };
  };

  cam_sensor_eeprom {

   qcom,pins = <&gp 10>, <&gp 11>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cam-eeprom-i2c";

   cam_sensor_eeprom_default: default {
    drive-strength = <4>;
    bias-disable = <0>;
    input-low;
   };

   cam_sensor_eeprom_sleep: sleep {
    drive-strength = <4>;
    bias-disable = <0>;
    input-low;
   };
  };

  cam_sensor_rear {

   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cam-sensor-rear";

   cam_sensor_rear_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };

   cam_sensor_rear_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_core_en {

   qcom,pins = <&gp 33>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cam_core_en";

   cam_core_en_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
    output-low;
   };

   cam_core_en_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };
  };

  cam_sensor_front {

   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cam_sensor_front";

   cam_sensor_front_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };

   cam_sensor_front_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down = <0>;
   };
  };

  cam_flash {
   qcom,pins = <&gp 34>, <&gp 36>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cam_flash";

   cam_flash_active: default {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };

   cam_flash_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };
  };

  cam_eeprom_wp {

   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cam_eeprom_wp";


   cam_eepwp_sleep: sleep {
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };
  pmx_i2c_4 {

   qcom,pins = <&gp 14>, <&gp 15>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx_i2c_4";

   i2c_4_active: i2c_4_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };

   i2c_4_sleep: i2c_4_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };

  };


  fg_i2c {

   qcom,pins = <&gp 14>, <&gp 15>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "fg_i2c";

   fg_i2c_active: fg_i2c_active {
    drive-strength = <2>;
    bias-disable;
   };

   fg_i2c_sleep: fg_i2c_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  chg_i2c {

   qcom,pins = <&gp 22>, <&gp 23>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "chg_i2c";

   chg_i2c_active: chg_i2c_active{
    drive-strength = <2>;
    bias-disable;
   };

   chg_i2c_sleep: chg_i2c_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  charger_int_pin {
   qcom,pins = <&gp 62>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "charger_int_gpio";
   charger_int_active: charger_int_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  fuel_int_pin {
   qcom,pins = <&gp 121>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "fuel_int_gpio";
   fuel_int_active: fuel_int_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  chg_en_pin {
   qcom,pins = <&gp 108>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "chg_en_gpio";
   chg_en_active: chg_en_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  if_pmic_rst_pin {
   qcom,pins = <&gp 24>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "if_pmic_rst_gpio";
   if_pmic_rst_active: if+pmic_rst_active {
    drive-strength = <2>;
    bias-disable;
   };
  };
 };
};
# 15 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dtsi" 2

# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-camera.dtsi" 1
# 14 "arch/arm/boot/dts/samsung/msm8916/msm8916-camera.dtsi"
&soc {
 qcom,msm-cam@1800000{
  compatible = "qcom,msm-cam";
 };

 qcom,msm-cam{
  compatible = "qcom,cam_dummy";
 };

 qcom,csiphy@1b0ac00 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
  reg = <0x1b0ac00 0x200>,
   <0x1b00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xc8a309be>,
   <&clock_gcc 0xf8897589>,
   <&clock_gcc 0xa68afe9c>,
   <&clock_gcc 0x06a41ff7>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 0 200000000 0 0 0 0>;
 };

 qcom,csiphy@1b0b000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
  reg = <0x1b0b000 0x200>,
   <0x1b00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x7c0fe23a>,
   <&clock_gcc 0x4d26438f>,
   <&clock_gcc 0xa68afe9c>,
   <&clock_gcc 0x0fd1d1fa>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 0 200000000 0 0 0 0>;
 };

 qcom,csid@1b08000 {
  cell-index = <0>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08000 0x100>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x175d672a>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 0 200000000 0 0 0 0>;
     };

 qcom,csid@1b08400 {
  cell-index = <1>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08400 0x100>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x2c2dc261>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 0 200000000 0 0 0 0>;
 };

 qcom,ispif@1b0a000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0x1b0a000 0x500>,
   <0x1b00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  clocks = <&clock_gcc 0x3c0a858f>,
  <&clock_gcc 0x9894b414>,
  <&clock_gcc 0x227e65bc>,
  <&clock_gcc 0x6b01b3e1>,
  <&clock_gcc 0x61a8a930>,
  <&clock_gcc 0x7053c7ae>,
  <&clock_gcc 0x6a2a6c36>,
  <&clock_gcc 0x1aba4a8c>,
  <&clock_gcc 0x87fc98d8>,
  <&clock_gcc 0x6ac996fe>,
  <&clock_gcc 0x6a2a6c36>,
  <&clock_gcc 0x1aba4a8c>,
  <&clock_gcc 0x87fc98d8>,
  <&clock_gcc 0x6ac996fe>,
  <&clock_gcc 0x6a2a6c36>,
  <&clock_gcc 0x1aba4a8c>,
  <&clock_gcc 0x87fc98d8>,
  <&clock_gcc 0x6ac996fe>,
  <&clock_gcc 0xa0c2bd8f>,
  <&clock_gcc 0xaaa3cd97>,
  <&clock_gcc 0xcc73453c>,
  <&clock_gcc 0xa0c2bd8f>,
  <&clock_gcc 0xaaa3cd97>,
  <&clock_gcc 0xcc73453c>;
        clock-names = "ispif_ahb_clk","camss_ahb_clk",
            "csi0_src_clk", "csi0_clk",
            "csi0_pix_clk","csi0_rdi_clk", "csi1_src_clk",
            "csi1_clk", "csi1_pix_clk", "csi1_rdi_clk",
            "csi2_src_clk","csi2_clk", "csi2_pix_clk","csi2_rdi_clk",
            "csi3_src_clk","csi3_clk", "csi3_pix_clk",
            "csi3_rdi_clk", "vfe0_clk_src", "camss_vfe_vfe0_clk",
            "camss_csi_vfe0_clk","vfe1_clk_src","camss_vfe_vfe1_clk",
            "camss_csi_vfe1_clk";
 qcom,clock-rates = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
 };

 qcom,vfe@1b10000 {
  cell-index = <0>;
  compatible = "qcom,vfe40";
  reg = <0x1b10000 0x1000>,
   <0x1b40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 57 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
    <&clock_gcc 0xa0c2bd8f>,
    <&clock_gcc 0xaaa3cd97>,
    <&clock_gcc 0xcc73453c>,
    <&clock_gcc 0x4050f47a>,
    <&clock_gcc 0x77fe2384>,
    <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 266670000 0 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2C4 0x2C8 0x2CC 0x2D0 0x2D4 0x2D8
    0x2DC 0x2E0>;
  qos-settings = <0xAAA5AAA5 0xAAA5AAA5 0xAAA5AAA5
    0xAAA5AAA5 0xAAA5AAA5 0xAAA5AAA5
    0xAAA5AAA5 0x0001AAA5>;
  };

 qcom,jpeg@1b1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0x1b1c000 0x400>,
   <0x1b60000 0xc30>;
  reg-names = "jpeg";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  clocks = <&clock_gcc 0x1ed3f032>,
    <&clock_gcc 0x3bfa7603>,
    <&clock_gcc 0x3e278896>,
    <&clock_gcc 0x4e814a78>,
    <&clock_gcc 0x9894b414>;
  clock-names = "core_clk", "iface_clk",
   "bus_clk0", "camss_top_ahb_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <266670000 0 0 0 0>;
 };

 qcom,irqrouter@1b00000 {
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0x1b00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@1b04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0x1b04000 0x100>,
        <0x1b40000 0x200>,
        <0x1b18000 0x018>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0x4050f47a>,
   <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0x4ac95e14>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_vfe_clk", "iface_clk", "cpp_core_clk",
   "cpp_iface_clk", "cpp_bus_clk", "micro_iface_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 320000000 0 80000000 320000000 0 0 0 0>;
 };

 cci: qcom,cci@1b0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x1b0c000 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  clocks = <&clock_gcc 0x4e814a78>,
    <&clock_gcc 0x822f3d97>,
    <&clock_gcc 0xa81c11ba>,
    <&clock_gcc 0xb7dd8824>,
    <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "cci_src_clk",
   "cci_ahb_clk", "cci_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 19200000 80000000 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
  pinctrl-0 = <&cci0_default>;
  pinctrl-1 = <&cci0_sleep>;
  gpios = <&msm_gpio 29 0>,
   <&msm_gpio 30 0>;
  qcom,gpio-tbl-num = <0 1>;
  qcom,gpio-tbl-flags = <1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
          "CCI_I2C_CLK0";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <78>;
 qcom,hw-tlow = <114>;
 qcom,hw-tsu-sto = <28>;
 qcom,hw-tsu-sta = <28>;
 qcom,hw-thd-dat = <10>;
 qcom,hw-thd-sta = <77>;
 qcom,hw-tbuf = <118>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <1>;
 status = "ok";
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <32>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};
# 17 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-camera-sensor-cdp-o7-r00.dtsi" 1
# 15 "arch/arm/boot/dts/samsung/msm8916/msm8916-camera-sensor-cdp-o7-r00.dtsi"
&soc {
   led_flash0: qcom,camera-led-flash {
        cell-index = <0>;
  compatible = "qcom,camera-led-flash";
  qcom,flash-type = <1>;
  qcom,led1-gpio = <&msm_gpio 36 0x00>;
  qcom,led2-gpio = <&msm_gpio 34 0x00>;
   };
 i2c_21: i2c@21 {
  cell-index = <21>;
  compatible = "i2c-gpio";
     i2c-gpio-scl = <&msm_gpio 11 0x00>;
        i2c-gpio-sda = <&msm_gpio 10 0x00>;
   i2c-gpio,delay-us = <5>;

  actuator0: qcom,actuator@18 {
   compatible = "qcom,actuator";
   cell-index = <0>;
   reg = <0x18 0x0>;
  };
  eeprom0: qcom,eeprom@50 {
  compatible = "qcom,eeprom";
  reg = <0x50 0x0>;
  cell-index = <0>;
  qcom,slave-addr = <0xB0>;
  qcom,eeprom-name = "dw_dw9806b";
  cam_vio-supply = <&pm8916_l16>;
  qcom,cam-vreg-name = "cam_vio", "cam_vaf";
  qcom,cam-vreg-type = <0 1>;
  qcom,cam-vreg-min-voltage = <1800000 0>;
  qcom,cam-vreg-max-voltage = <1800000 0>;
  qcom,cam-vreg-op-mode = <0 100000>;
  pinctrl-names = "eeprom_default", "eeprom_suspend";
  pinctrl-0 = <&cam_sensor_eeprom_default>;
  pinctrl-1 = <&cam_sensor_eeprom_sleep>;
  qcom,sensor-position = <0>;
  qcom,cam-power-seq-type = "sensor_vreg", "sensor_vreg";
  qcom,cam-power-seq-val = "cam_vaf", "cam_vio";
  qcom,cam-power-seq-cfg-val = <1 1>;
  qcom,cam-power-seq-delay = <2 1>;
        qcom,cal-num-blocks = <1>;
        qcom,cal-page0 = <0 0 0 0 0 0>;
        qcom,cal-poll0 = <0 0 0 0 0 0>;
  qcom,cal-mem0 = <0x1200 0x00 2 0 1 0>;
 };
 };

  i2c_23: i2c@23 {
    cell-index = <23>;
    compatible = "i2c-gpio";
    i2c-gpio-scl = <&msm_gpio 30 0x00>;
    i2c-gpio-sda = <&msm_gpio 29 0x00>;
    i2c-gpio,delay-us = <5>;
  };
};

&cci {
 eeprom1: qcom,otp@2 {
  compatible = "qcom,otp";
  reg = <0x2>;
  cell-index = <1>;
  qcom,slave-addr = <0x20>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,eeprom-name = "lsi_s5k5e3yx";
  cam_vio-supply = <&pm8916_l16>;
  cam_vana-supply = <&pm8916_l10>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-type = <1 0 1>;
  qcom,cam-vreg-min-voltage = <0 1800000 2800000>;
  qcom,cam-vreg-max-voltage = <0 1800000 2800000>;
  qcom,cam-vreg-op-mode = <200000 0 0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_sensor_front_sleep>;
  gpios = <&msm_gpio 27 0>,
     <&msm_gpio 28 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK",
   "CAM_RESET";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  qcom,cam-power-seq-type = "sensor_gpio", "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_gpio", "sensor_gpio", "sensor_clk", "sensor_i2c_mux";
  qcom,cam-power-seq-val = "sensor_gpio_vdig", "cam_vana", "cam_vdig", "cam_vio", "sensor_gpio_reset", "sensor_gpio_reset", "sensor_cam_mclk", "none";
  qcom,cam-power-seq-cfg-val = <1 1 1 1 0 1 26022000 0>;
  qcom,cam-power-seq-delay = <1 1 1 1 2 30 1 5>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
      <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,num-blocks = <1>;
  qcom,page0 = <0 0 0 0 0 0>;
  qcom,poll0 = <0 0 0 0 0 0>;
  qcom,mem0 = <0x3A 0x00 2 0 1 0>;
 };

 qcom,camera@0 {
  cell-index = <0>;
  compatible = "qcom,camera";
  reg = <0x0>;
  qcom,led-flash-src =<&led_flash0>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,actuator-src = <&actuator0>;
  qcom,eeprom-src = <&eeprom0>;
  qcom,mount-angle = <90>;
  cam_vio-supply = <&pm8916_l16>;
  cam_vana-supply = <&pm8916_l10>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana",
   "cam_vaf";
  qcom,cam-vreg-type = <1 0 0 1>;
  qcom,cam-vreg-min-voltage = <0 1800000 2800000 0>;
  qcom,cam-vreg-max-voltage = <0 1800000 2800000 0>;
  qcom,cam-vreg-op-mode = <200000 0 0 100000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default &setb_10_default &cam_sensor_rear_default &cam_sensor_eeprom_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &setb_10_sleep &cam_sensor_rear_sleep &cam_sensor_eeprom_sleep &cam_eepwp_sleep>;
  gpios = <&msm_gpio 26 0>,
    <&msm_gpio 33 0>,
    <&msm_gpio 35 0>;
  qcom,gpio-vdig = <1>;
  qcom,gpio-reset = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK",
   "CAM_VDIG",
   "CAM_RESET1";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
      <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  cam,isp = <0>;
  cam,cal_memory = <2>;
  cam,read_version = <0>;
  cam,core_voltage = <0>;
  cam,upgrade = <0>;
  cam,companion_chip = <0>;
  cam,ois = <0>;
 };

 qcom,camera@1 {
  cell-index = <1>;
  compatible = "qcom,camera";
  reg = <0x1>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;

  qcom,mount-angle = <270>;
  cam_vio-supply = <&pm8916_l16>;
  cam_vana-supply = <&pm8916_l10>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-type = <1 0 0>;
  qcom,cam-vreg-min-voltage = <0 1800000 2800000>;
  qcom,cam-vreg-max-voltage = <0 1800000 2800000>;
  qcom,cam-vreg-op-mode = <200000 0 0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_sensor_front_sleep>;
  gpios = <&msm_gpio 27 0>,
    <&msm_gpio 33 0>,
     <&msm_gpio 28 0>;
  qcom,gpio-vdig = <1>;
  qcom,gpio-reset = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK",
   "CAM_VDIG",
   "CAM_RESET";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
      <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  cam,isp = <0>;
  cam,cal_memory = <0>;
  cam,read_version = <0>;
  cam,core_voltage = <0>;
  cam,upgrade = <0>;
  cam,companion_chip = <0>;
  cam,ois = <0>;
 };
};
# 18 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7ltechn-battery-r00.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7ltechn-battery-r00.dtsi"
/ {
 battery {
  status = "okay";
  compatible = "samsung,sec-battery";
  battery,vendor = "SDI SDI";
  battery,charger_name = "sm5703-charger";
  battery,fuelgauge_name = "sm5703-fuelgauge";
  battery,technology = <2>;

  battery,chip_vendor = "QCOM";
  battery,temp_adc_type = <1>;

  battery,polling_time = <10 30 30 30 3600>;

  battery,adc_check_count = <5>;

  battery,cable_check_type = <4>;
  battery,cable_source_type = <3>;
  battery,event_waiting_time = <600>;
  battery,polling_type = <1>;
  battery,monitor_initial_count = <3>;

  battery,battery_check_type = <1>;
  battery,check_count = <0>;
  battery,check_adc_max = <1440000>;
  battery,check_adc_min = <0>;

  battery,ovp_uvlo_check_type = <3>;

  battery,thermal_source = <2>;

  battery,temp_check_type = <2>;
  battery,temp_check_count = <1>;
  battery,full_check_type = <2>;
  battery,full_check_type_2nd = <2>;
  battery,full_check_count = <2>;
  battery,chg_gpio_full_check = <0>;
  battery,chg_polarity_full_check = <1>;




  battery,full_condition_type = <13>;
  battery,full_condition_soc = <93>;
  battery,full_condition_vcell = <4300>;

  battery,recharge_check_count = <1>;
  battery,recharge_condition_type = <4>;
  battery,recharge_condition_soc = <98>;
  battery,recharge_condition_vcell = <4350>;

  battery,charging_total_time = <21600>;
  battery,recharging_total_time = <5400>;
  battery,charging_reset_time = <0>;
  qcom,sec-battery-vadc = <&pm8916_vadc>;

  battery,swelling_chg_current = <1500>;
  battery,swelling_drop_float_voltage = <4200>;
  battery,swelling_high_rechg_voltage = <4150>;
  battery,swelling_low_rechg_voltage = <4050>;

  charger {
   status = "disable";

   battery,charger_name = "sm5703-charger";
   battery,chg_gpio_en = <&msm_gpio 108 0x00>;
   battery,chg_polarity_en = <0>;
   battery,chg_gpio_status = <0>;
   battery,chg_polarity_status = <0>;
   battery,chg_float_voltage = <4400>;

   battery,input_current_limit = <1000 500 500 1000 500 1000 1000 500 500 1000 650 1000 1000 500 1000 500 700 1000 500 1000 1000 500 500>;
   battery,fast_charging_current = <1500 0 500 1500 500 1500 1500 500 0 1500 750 1500 1500 (-1) 1500 500 700 1500 500 1500 1500 0 0>;
   battery,full_check_current_1st = <200 0 200 200 200 200 200 200 0 200 200 200 200 0 200 200 200 200 200 200 200 0 0>;
   battery,full_check_current_2nd = <150 0 150 150 150 150 150 150 0 150 150 150 150 0 150 150 150 150 150 150 150 0 0>;
  };
 };

 battery_params {
  battery,id = <0>;
  battery0,battery_type = <4400>;
  battery0,battery_table0 = <0x1400 0x1B33 0x1B5C 0x1D56 0x1DA3 0x1DB1 0x1E1D 0x1E4A 0x1E8E 0x1EFD 0x1F28 0x1F93 0x2035 0x20FD 0x22E1 0x2431>;
  battery0,battery_table1 = <0x1400 0x1B33 0x1B5C 0x1D56 0x1DA3 0x1DB1 0x1E1D 0x1E4A 0x1E8E 0x1EFD 0x1F28 0x1F93 0x2035 0x20FD 0x22E1 0x2431>;
  battery0,battery_table2 = <0x0 0x6 0x3D 0x133 0x1CD 0x300 0x4CD 0x600 0x999 0xC99 0xD33 0xE66 0x10CC 0x1333 0x1800 0x1806>;
  battery0,temp_std = <25>;
  battery0,temp_offset = <10>;
  battery0,temp_offset_cal = <0x01>;
  battery0,charge_offset_cal = <0x04>;
  battery0,rce_value = <0x0749 0x0580 0x371>;
  battery0,dtcd_value = <0x1>;
  battery0,rs_value = <0x1ae 0x47a 0x3800 0x00a4>;
  battery0,vit_period = <0x350a>;
  battery0,mix_value = <0x0503 0x0004>;
  battery0,topoff_soc = <0x0 0x5>;
  battery0,volt_cal = <0x809E>;
  battery0,curr_cal = <0x7885>;
  battery0,tem_poff = <3280 80 3230 50>;
  battery0,ext_temp_cal = <1 10 1 1 1 7 2 2>;
 };
};
# 19 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/../../../../../../drivers/video/msm/mdss/samsung/S6D7AA0X62_BV050HDM/dsi_panel_S6D7AA0X62_BV050HDM_hd_5_5_video.dtsi" 1
# 18 "arch/arm/boot/dts/samsung/msm8916/../../../../../../drivers/video/msm/mdss/samsung/S6D7AA0X62_BV050HDM/dsi_panel_S6D7AA0X62_BV050HDM_hd_5_5_video.dtsi"
&mdss_mdp {
 ss_dsi_panel_S6D7AA0X62_BV050HDM_HD: ss_dsi_panel_S6D7AA0X62_BV050HDM_HD {
  qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6D7AA0X62_BV050HDM_HD";
  label = "ss_dsi_panel_S6D7AA0X62_BV050HDM_HD";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,cont-splash-enabled;
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <121>;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-init-delay-us = <100>;
  qcom,mdss-dsi-h-front-porch = <104>;
  qcom,mdss-dsi-h-back-porch = <154>;
  qcom,mdss-dsi-h-pulse-width = <42>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <12>;
  qcom,mdss-dsi-v-front-porch = <16>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-panel-clockrate = <481000000>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = <0>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <306>;
  qcom,mdss-brightness-max-level = <306>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-force-clk-lane-hs;
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-dsi-h-sync-pulse = <0>;

  qcom,mdss-dsi-hbp-power-mode;
# 93 "arch/arm/boot/dts/samsung/msm8916/../../../../../../drivers/video/msm/mdss/samsung/S6D7AA0X62_BV050HDM/dsi_panel_S6D7AA0X62_BV050HDM_hd_5_5_video.dtsi"
  qcom,mdss-dsi-panel-timings = [8B 1E 14 00 44 46 18 20 16 03 04 00];
  qcom,mdss-dsi-t-clk-pre = <0x1C>;
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     39 01 00 00 00 00 03 F1 5A 5A
     39 01 00 00 00 00 03 FC A5 A5
     39 01 00 00 00 00 03 D0 00 10

     39 01 00 00 00 00 02 B1 12
     39 01 00 00 00 00 05 B2 14 22 2F 18
     39 01 00 00 00 00 02 B3 11
     39 01 00 00 00 00 0A BA 03 19 19 11 03 05 18 18 77
     39 01 00 00 00 00 04 BC 00 4E 0B
     39 01 00 00 00 00 04 C0 80 80 30
     39 01 00 00 01 00 02 C1 03
     39 01 00 00 0A 00 02 C2 00
     39 01 00 00 00 00 04 C3 40 00 28
     39 01 00 00 00 00 09 EE A8 00 95 00 A8 00 95 00
     39 01 00 00 00 00 06 F2 02 10 10 C4 80
     39 01 00 00 00 00 0B F3 01 93 20 22 80 05 25 3C 26 00
     39 01 00 00 00 00 21 F7 01 1B 08 0C 09 0D 01 01 01 04 06
     01 01 00 00 1A 01 1B 0A 0E 0B 0F 01 01 01 05
        07 01 01 00 00 1A
     39 01 00 00 00 00 12 EF 34 12 98 BA 10 80 24 80 80 80 00
        00 00 44 A0 82 00
     39 01 00 00 00 00 07 F6 60 25 05 00 00 03
     39 01 00 00 00 00 0E CD 2E 2E 2E 2E 2E 2E 2E 2E 2E 2E 2E 2E 2E
     39 01 00 00 00 00 0E CE 00 00 00 00 00 00 00 00 00 00 00 00 00
     39 01 00 00 00 00 02 53 2C
     39 01 00 00 00 00 02 55 00

     39 01 00 00 00 00 12 FA 01 3F 09 0C 00 01 06 04 04 0C 10
        15 16 18 1C 20 2A
     39 01 00 00 00 00 12 FB 01 3F 09 0C 00 01 06 04 04 0C 10
        15 16 18 1C 20 2A

     39 01 00 00 00 00 03 F0 A5 A5
     39 01 00 00 00 00 03 F1 A5 A5
     39 01 00 00 00 00 03 FC 5A 5A

     05 01 00 00 78 00 02 11 00
     05 01 00 00 14 00 02 29 00
     ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-off-command = [
     05 01 00 00 0A 00 02 28 00
     05 01 00 00 78 00 02 10 00
     ];
# 152 "arch/arm/boot/dts/samsung/msm8916/../../../../../../drivers/video/msm/mdss/samsung/S6D7AA0X62_BV050HDM/dsi_panel_S6D7AA0X62_BV050HDM_hd_5_5_video.dtsi"
   samsung,tft-common-support;
  samsung,mdnie-tuning-enable-tft;

  samsung,level2_key_enable_tx_cmds_revA = [
   39 01 00 00 00 00 03 F0 5A 5A
  ];
  samsung,level2_key_disable_tx_cmds_revA = [
   39 01 00 00 00 00 03 F0 A5 A5
  ];
  samsung,packet_size_tx_cmds_revA = [
   37 01 00 00 00 00 02 07 00
  ];






  samsung,reg_read_pos_tx_cmds_revA = [
   15 01 00 00 00 00 02 B0 00
  ];
  samsung,mtp_read_sysfs_rx_cmds_revA = [ 06 01 00 00 00 00 01 01 01 01];
  samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 03 00];
  samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 03 00];
  samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 03 00];



  samsung,panel-vendor = "BOE";
  samsung,tft_pwm_tx_cmds_revA=[
   39 01 00 00 00 00 02 51 FF
  ];





 samsung,scaled_level_map_table_revA = <

   0 0 0 0
   1 1 7 2
   2 8 11 5
   3 12 14 9
   4 15 17 12
   5 18 19 13
   6 20 22 14
   7 23 24 15
   8 25 27 16
   9 28 29 17
   10 30 32 18
   11 33 34 19
   12 35 37 20
   13 38 39 21
   14 40 42 22
   15 43 44 23
   16 45 47 24
   17 48 49 25
   18 50 52 26
   19 53 54 27
   20 55 57 28
   21 58 59 29
   22 60 62 30
   23 63 64 31
   24 65 67 32
   25 68 70 34
   26 71 72 36
   27 73 75 38
   28 76 77 40
   29 78 80 42
   30 81 82 44
   31 83 85 46
   32 86 87 48
   33 88 90 50
   34 91 92 52
   35 93 95 54
   36 96 97 56
   37 98 100 58
   38 101 102 60
   39 103 105 62
   40 106 107 64
   41 108 110 66
   42 111 112 68
   43 113 115 70
   44 116 117 73
   45 118 120 76
   46 121 122 79
   47 123 125 82
   48 126 127 85
   49 128 130 88
   50 131 133 91
   51 134 135 94
   52 136 138 95
   53 139 140 96
   54 141 143 97
   55 144 145 98
   56 146 148 99
   57 149 150 100
   58 151 153 101
   59 154 155 102
   60 156 158 104
   61 159 160 106
   62 161 163 108
   63 164 165 110
   64 166 168 112
   65 169 170 114
   66 171 173 116
   67 174 175 118
   68 176 178 120
   69 179 180 122
   70 181 183 124
   71 184 185 126
   72 186 188 128
   72 189 190 130
   74 191 193 132
   75 194 196 134
   76 197 198 147
   77 199 201 140
   78 202 203 143
   79 204 206 146
   80 207 208 149
   81 209 211 152
   82 212 213 155
   83 214 216 158
   84 217 218 161
   85 219 221 164
   86 222 223 167
   87 224 226 170
   88 227 228 173
   89 229 231 176
   90 232 233 179
   91 234 236 182
   92 237 238 185
   93 239 241 188
   94 242 243 191
   95 244 246 194
   96 247 248 197
   97 249 251 201
   98 252 253 203
   99 254 255 205
  >;
  samsung,hbm_candela_map_table_revA = <
   0 0 255 255 0
   0 256 306 306 6
  >;
 };
};
&soc {
 mdss_dsi0: qcom,mdss_dsi@1a98000 {
  qcom,dsi-pref-prim-pan = <&ss_dsi_panel_S6D7AA0X62_BV050HDM_HD>;
 };
};
# 20 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dtsi" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/../../../../../../drivers/video/msm/mdss/samsung/ILI9881C_SKI550002/dsi_panel_ILI9881C_SKI550002_hd_video.dtsi" 1
# 18 "arch/arm/boot/dts/samsung/msm8916/../../../../../../drivers/video/msm/mdss/samsung/ILI9881C_SKI550002/dsi_panel_ILI9881C_SKI550002_hd_video.dtsi"
&mdss_mdp {
 ss_dsi_panel_ILI9881C_SKI550002_HD: ss_dsi_panel_ILI9881C_SKI550002_HD {
  qcom,mdss-dsi-panel-name = "ss_dsi_panel_ILI9881C_SKI550002_HD";
  label = "ss_dsi_panel_ILI9881C_SKI550002_HD";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,cont-splash-enabled;
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-pan-physical-width-dimension = <72>;
  qcom,mdss-pan-physical-height-dimension = <129>;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-init-delay-us = <100>;
  qcom,mdss-dsi-h-front-porch = <102>;
  qcom,mdss-dsi-h-back-porch = <120>;
  qcom,mdss-dsi-h-pulse-width = <60>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <24>;
  qcom,mdss-dsi-v-front-porch = <24>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-panel-clockrate = <481000000>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = <0>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-force-clk-lane-hs;
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-dsi-h-sync-pulse = <0>;

  qcom,mdss-dsi-hbp-power-mode;
# 92 "arch/arm/boot/dts/samsung/msm8916/../../../../../../drivers/video/msm/mdss/samsung/ILI9881C_SKI550002/dsi_panel_ILI9881C_SKI550002_hd_video.dtsi"
  qcom,mdss-dsi-panel-timings = [8B 1E 14 00 44 46 18 20 16 03 04 00];
  qcom,mdss-dsi-t-clk-pre = <0x1C>;
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 04 FF 98 81 04
     39 01 00 00 00 00 02 6C 15
     39 01 00 00 00 00 02 6E 2D
     39 01 00 00 00 00 02 6F 33
     39 01 00 00 00 00 02 3A A4
     39 01 00 00 00 00 02 8D 14
     39 01 00 00 00 00 02 87 BA
     39 01 00 00 00 00 02 26 76
     39 01 00 00 00 00 02 B2 D1
     39 01 00 00 00 00 02 B5 06
     39 01 00 00 00 00 02 AB 00
     39 01 00 00 00 00 02 AF 67

     39 01 00 00 00 00 04 FF 98 81 03
     39 01 00 00 00 00 02 01 08
     39 01 00 00 00 00 02 02 00
     39 01 00 00 00 00 02 03 73
     39 01 00 00 00 00 02 04 73
     39 01 00 00 00 00 02 05 14
     39 01 00 00 00 00 02 06 06
     39 01 00 00 00 00 02 07 02
     39 01 00 00 00 00 02 08 05
     39 01 00 00 00 00 02 09 14
     39 01 00 00 00 00 02 0A 14
     39 01 00 00 00 00 02 0B 00
     39 01 00 00 00 00 02 0C 14
     39 01 00 00 00 00 02 0D 14
     39 01 00 00 00 00 02 0E 00
     39 01 00 00 00 00 02 0F 0C

     39 01 00 00 00 00 02 10 0C
     39 01 00 00 00 00 02 11 0C
     39 01 00 00 00 00 02 12 0C
     39 01 00 00 00 00 02 13 14
     39 01 00 00 00 00 02 14 0C
     39 01 00 00 00 00 02 15 00
     39 01 00 00 00 00 02 16 00
     39 01 00 00 00 00 02 17 00
     39 01 00 00 00 00 02 18 00
     39 01 00 00 00 00 02 19 00
     39 01 00 00 00 00 02 1A 00
     39 01 00 00 00 00 02 1B 00
     39 01 00 00 00 00 02 1C 00
     39 01 00 00 00 00 02 1D 00
     39 01 00 00 00 00 02 1E C8
     39 01 00 00 00 00 02 1F 80

     39 01 00 00 00 00 02 20 02
     39 01 00 00 00 00 02 21 00
     39 01 00 00 00 00 02 22 02
     39 01 00 00 00 00 02 23 00
     39 01 00 00 00 00 02 24 00
     39 01 00 00 00 00 02 25 00
     39 01 00 00 00 00 02 26 00
     39 01 00 00 00 00 02 27 00
     39 01 00 00 00 00 02 28 FB
     39 01 00 00 00 00 02 29 43
     39 01 00 00 00 00 02 2A 00
     39 01 00 00 00 00 02 2B 00
     39 01 00 00 00 00 02 2C 07
     39 01 00 00 00 00 02 2D 07
     39 01 00 00 00 00 02 2E FF
     39 01 00 00 00 00 02 2F FF

     39 01 00 00 00 00 02 30 11
     39 01 00 00 00 00 02 31 00
     39 01 00 00 00 00 02 32 00
     39 01 00 00 00 00 02 33 00
     39 01 00 00 00 00 02 34 84
     39 01 00 00 00 00 02 35 80
     39 01 00 00 00 00 02 36 07
     39 01 00 00 00 00 02 37 00
     39 01 00 00 00 00 02 38 00
     39 01 00 00 00 00 02 39 00
     39 01 00 00 00 00 02 3A 00
     39 01 00 00 00 00 02 3B 00
     39 01 00 00 00 00 02 3C 00
     39 01 00 00 00 00 02 3D 00
     39 01 00 00 00 00 02 3E 00
     39 01 00 00 00 00 02 3F 00

     39 01 00 00 00 00 02 40 00
     39 01 00 00 00 00 02 41 88
     39 01 00 00 00 00 02 42 00
     39 01 00 00 00 00 02 43 80
     39 01 00 00 00 00 02 44 08

     39 01 00 00 00 00 02 50 01
     39 01 00 00 00 00 02 51 23
     39 01 00 00 00 00 02 52 45
     39 01 00 00 00 00 02 53 67
     39 01 00 00 00 00 02 54 89
     39 01 00 00 00 00 02 55 AB
     39 01 00 00 00 00 02 56 01
     39 01 00 00 00 00 02 57 23
     39 01 00 00 00 00 02 58 45
     39 01 00 00 00 00 02 59 67
     39 01 00 00 00 00 02 5A 89
     39 01 00 00 00 00 02 5B AB
     39 01 00 00 00 00 02 5C CD
     39 01 00 00 00 00 02 5D EF

     39 01 00 00 00 00 02 5E 10
     39 01 00 00 00 00 02 5F 02
     39 01 00 00 00 00 02 60 08
     39 01 00 00 00 00 02 61 09
     39 01 00 00 00 00 02 62 10
     39 01 00 00 00 00 02 63 12
     39 01 00 00 00 00 02 64 11
     39 01 00 00 00 00 02 65 13
     39 01 00 00 00 00 02 66 0C
     39 01 00 00 00 00 02 67 02
     39 01 00 00 00 00 02 68 02
     39 01 00 00 00 00 02 69 02
     39 01 00 00 00 00 02 6A 02
     39 01 00 00 00 00 02 6B 02
     39 01 00 00 00 00 02 6C 0E
     39 01 00 00 00 00 02 6D 0D
     39 01 00 00 00 00 02 6E 0F
     39 01 00 00 00 00 02 6F 02

     39 01 00 00 00 00 02 70 02
     39 01 00 00 00 00 02 71 06
     39 01 00 00 00 00 02 72 07
     39 01 00 00 00 00 02 73 02
     39 01 00 00 00 00 02 74 02
     39 01 00 00 00 00 02 75 02
     39 01 00 00 00 00 02 76 07
     39 01 00 00 00 00 02 77 06
     39 01 00 00 00 00 02 78 11
     39 01 00 00 00 00 02 79 13
     39 01 00 00 00 00 02 7A 10
     39 01 00 00 00 00 02 7B 12
     39 01 00 00 00 00 02 7C 0F
     39 01 00 00 00 00 02 7D 02
     39 01 00 00 00 00 02 7E 02
     39 01 00 00 00 00 02 7F 02

     39 01 00 00 00 00 02 80 02
     39 01 00 00 00 00 02 81 02
     39 01 00 00 00 00 02 82 0D
     39 01 00 00 00 00 02 83 0E
     39 01 00 00 00 00 02 84 0C
     39 01 00 00 00 00 02 85 02
     39 01 00 00 00 00 02 86 02
     39 01 00 00 00 00 02 87 09
     39 01 00 00 00 00 02 88 08
     39 01 00 00 00 00 02 89 02
     39 01 00 00 00 00 02 8A 02

     39 01 00 00 00 00 04 FF 98 81 01
     39 01 00 00 00 00 02 22 09
     39 01 00 00 00 00 02 31 0B
     39 01 00 00 00 00 02 34 01
     39 01 00 00 00 00 02 42 22
     39 01 00 00 00 00 02 50 B7
     39 01 00 00 00 00 02 51 B7
     39 01 00 00 00 00 02 60 14
     39 01 00 00 00 00 02 61 00
     39 01 00 00 00 00 02 62 19
     39 01 00 00 00 00 02 63 10

     39 01 00 00 00 00 02 A0 01
     39 01 00 00 00 00 02 A1 15
     39 01 00 00 00 00 02 A2 23
     39 01 00 00 00 00 02 A3 11
     39 01 00 00 00 00 02 A4 14
     39 01 00 00 00 00 02 A5 26
     39 01 00 00 00 00 02 A6 1A
     39 01 00 00 00 00 02 A7 18
     39 01 00 00 00 00 02 A8 8C
     39 01 00 00 00 00 02 A9 19
     39 01 00 00 00 00 02 AA 29
     39 01 00 00 00 00 02 AB 89
     39 01 00 00 00 00 02 AC 22
     39 01 00 00 00 00 02 AD 24
     39 01 00 00 00 00 02 AE 5B
     39 01 00 00 00 00 02 AF 2F
     39 01 00 00 00 00 02 B0 30
     39 01 00 00 00 00 02 B1 50
     39 01 00 00 00 00 02 B2 5A
     39 01 00 00 00 00 02 B3 28

     39 01 00 00 00 00 02 C0 0B
     39 01 00 00 00 00 02 C1 1F
     39 01 00 00 00 00 02 C2 2D
     39 01 00 00 00 00 02 C3 1B
     39 01 00 00 00 00 02 C4 1E
     39 01 00 00 00 00 02 C5 30
     39 01 00 00 00 00 02 C6 24
     39 01 00 00 00 00 02 C7 20
     39 01 00 00 00 00 02 C8 94
     39 01 00 00 00 00 02 C9 1F
     39 01 00 00 00 00 02 CA 23
     39 01 00 00 00 00 02 CB 89
     39 01 00 00 00 00 02 CC 22
     39 01 00 00 00 00 02 CD 24
     39 01 00 00 00 00 02 CE 5B
     39 01 00 00 00 00 02 CF 2F
     39 01 00 00 00 00 02 D0 30
     39 01 00 00 00 00 02 D1 50
     39 01 00 00 00 00 02 D2 5A
     39 01 00 00 00 00 02 D3 28

     39 01 00 00 00 00 04 FF 98 81 05
     39 01 00 00 00 00 02 80 01

     39 01 00 00 00 00 02 00 00
     39 01 00 00 00 00 02 01 00
     39 01 00 00 00 00 02 02 00
     39 01 00 00 00 00 02 03 00
     39 01 00 00 00 00 02 04 00
     39 01 00 00 00 00 02 05 00
     39 01 00 00 00 00 02 06 00
     39 01 00 00 00 00 02 07 00
     39 01 00 00 00 00 02 08 00
     39 01 00 00 00 00 02 09 00
     39 01 00 00 00 00 02 0A 00
     39 01 00 00 00 00 02 0B 00
     39 01 00 00 00 00 02 0C 00
     39 01 00 00 00 00 02 0D 00
     39 01 00 00 00 00 02 0E 00
     39 01 00 00 00 00 02 0F 00

     39 01 00 00 00 00 02 10 04
     39 01 00 00 00 00 02 11 04
     39 01 00 00 00 00 02 12 04
     39 01 00 00 00 00 02 13 04
     39 01 00 00 00 00 02 14 04
     39 01 00 00 00 00 02 15 04
     39 01 00 00 00 00 02 16 04
     39 01 00 00 00 00 02 17 04
     39 01 00 00 00 00 02 18 04
     39 01 00 00 00 00 02 19 04
     39 01 00 00 00 00 02 1A 04
     39 01 00 00 00 00 02 1B 04
     39 01 00 00 00 00 02 1C 04
     39 01 00 00 00 00 02 1D 04
     39 01 00 00 00 00 02 1E 04
     39 01 00 00 00 00 02 1F 04

     39 01 00 00 00 00 02 20 04
     39 01 00 00 00 00 02 21 04
     39 01 00 00 00 00 02 22 04
     39 01 00 00 00 00 02 23 04
     39 01 00 00 00 00 02 24 06
     39 01 00 00 00 00 02 25 06
     39 01 00 00 00 00 02 26 06
     39 01 00 00 00 00 02 27 06
     39 01 00 00 00 00 02 28 06
     39 01 00 00 00 00 02 29 06
     39 01 00 00 00 00 02 2A 08
     39 01 00 00 00 00 02 2B 08
     39 01 00 00 00 00 02 2C 08
     39 01 00 00 00 00 02 2D 08
     39 01 00 00 00 00 02 2E 08
     39 01 00 00 00 00 02 2F 08

     39 01 00 00 00 00 02 30 09
     39 01 00 00 00 00 02 31 09
     39 01 00 00 00 00 02 32 09
     39 01 00 00 00 00 02 33 09
     39 01 00 00 00 00 02 34 09
     39 01 00 00 00 00 02 35 09
     39 01 00 00 00 00 02 36 09
     39 01 00 00 00 00 02 37 09
     39 01 00 00 00 00 02 38 0A
     39 01 00 00 00 00 02 39 0A
     39 01 00 00 00 00 02 3A 0A
     39 01 00 00 00 00 02 3B 0A
     39 01 00 00 00 00 02 3C 0A
     39 01 00 00 00 00 02 3D 0A
     39 01 00 00 00 00 02 3E 0A
     39 01 00 00 00 00 02 3F 0A

     39 01 00 00 00 00 02 40 0B
     39 01 00 00 00 00 02 41 0B
     39 01 00 00 00 00 02 42 0B
     39 01 00 00 00 00 02 43 0B
     39 01 00 00 00 00 02 44 0B
     39 01 00 00 00 00 02 45 0B
     39 01 00 00 00 00 02 46 0C
     39 01 00 00 00 00 02 47 0C
     39 01 00 00 00 00 02 48 0C
     39 01 00 00 00 00 02 49 0C
     39 01 00 00 00 00 02 4A 0C
     39 01 00 00 00 00 02 4B 0C
     39 01 00 00 00 00 02 4C 0D
     39 01 00 00 00 00 02 4D 0D
     39 01 00 00 00 00 02 4E 0D
     39 01 00 00 00 00 02 4F 0D

     39 01 00 00 00 00 02 50 0D
     39 01 00 00 00 00 02 51 0D
     39 01 00 00 00 00 02 52 0D
     39 01 00 00 00 00 02 53 0D
     39 01 00 00 00 00 02 54 0D
     39 01 00 00 00 00 02 55 0D
     39 01 00 00 00 00 02 56 0D
     39 01 00 00 00 00 02 57 0D
     39 01 00 00 00 00 02 58 0D
     39 01 00 00 00 00 02 59 0D
     39 01 00 00 00 00 02 5A 0C
     39 01 00 00 00 00 02 5B 0C
     39 01 00 00 00 00 02 5C 0C
     39 01 00 00 00 00 02 5D 0C
     39 01 00 00 00 00 02 5E 0C
     39 01 00 00 00 00 02 5F 0C

     39 01 00 00 00 00 02 60 0C
     39 01 00 00 00 00 02 61 0C
     39 01 00 00 00 00 02 62 0C
     39 01 00 00 00 00 02 63 0C
     39 01 00 00 00 00 02 64 0C
     39 01 00 00 00 00 02 65 0C
     39 01 00 00 00 00 02 66 0D
     39 01 00 00 00 00 02 67 0D
     39 01 00 00 00 00 02 68 0D
     39 01 00 00 00 00 02 69 0D
     39 01 00 00 00 00 02 6A 0D
     39 01 00 00 00 00 02 6B 0D
     39 01 00 00 00 00 02 6C 0D
     39 01 00 00 00 00 02 6D 0D
     39 01 00 00 00 00 02 6E 0D
     39 01 00 00 00 00 02 6F 0D

     39 01 00 00 00 00 02 70 0D
     39 01 00 00 00 00 02 71 0D
     39 01 00 00 00 00 02 72 0D
     39 01 00 00 00 00 02 73 0D
     39 01 00 00 00 00 02 74 0D
     39 01 00 00 00 00 02 75 0D
     39 01 00 00 00 00 02 76 0D
     39 01 00 00 00 00 02 77 0D
     39 01 00 00 00 00 02 78 0D
     39 01 00 00 00 00 02 79 0D
     39 01 00 00 00 00 02 7A 0D
     39 01 00 00 00 00 02 7B 0D
     39 01 00 00 00 00 02 7C 0D
     39 01 00 00 00 00 02 7D 0D
     39 01 00 00 00 00 02 7E 0D
     39 01 00 00 00 00 02 7F 0D

     39 01 00 00 00 00 04 FF 98 81 06
     39 01 00 00 00 00 02 00 0D
     39 01 00 00 00 00 02 01 0D
     39 01 00 00 00 00 02 02 0D
     39 01 00 00 00 00 02 03 0D
     39 01 00 00 00 00 02 04 0D
     39 01 00 00 00 00 02 05 0D
     39 01 00 00 00 00 02 06 0D
     39 01 00 00 00 00 02 07 0D
     39 01 00 00 00 00 02 08 0D
     39 01 00 00 00 00 02 09 0D
     39 01 00 00 00 00 02 0A 0D
     39 01 00 00 00 00 02 0B 0D
     39 01 00 00 00 00 02 0C 0D
     39 01 00 00 00 00 02 0D 0D
     39 01 00 00 00 00 02 0E 0D
     39 01 00 00 00 00 02 0F 0D

     39 01 00 00 00 00 02 10 0E
     39 01 00 00 00 00 02 11 0E
     39 01 00 00 00 00 02 12 0E
     39 01 00 00 00 00 02 13 0E
     39 01 00 00 00 00 02 14 0E
     39 01 00 00 00 00 02 15 0E
     39 01 00 00 00 00 02 16 0E
     39 01 00 00 00 00 02 17 0E
     39 01 00 00 00 00 02 18 0E
     39 01 00 00 00 00 02 19 0E
     39 01 00 00 00 00 02 1A 0E
     39 01 00 00 00 00 02 1B 0E
     39 01 00 00 00 00 02 1C 0E
     39 01 00 00 00 00 02 1D 0E
     39 01 00 00 00 00 02 1E 0E
     39 01 00 00 00 00 02 1F 0E

     39 01 00 00 00 00 02 20 0E
     39 01 00 00 00 00 02 21 0E
     39 01 00 00 00 00 02 22 0E
     39 01 00 00 00 00 02 23 0E
     39 01 00 00 00 00 02 24 0E
     39 01 00 00 00 00 02 25 0E
     39 01 00 00 00 00 02 26 0E
     39 01 00 00 00 00 02 27 0E
     39 01 00 00 00 00 02 28 0E
     39 01 00 00 00 00 02 29 0E
     39 01 00 00 00 00 02 2A 0E
     39 01 00 00 00 00 02 2B 0E
     39 01 00 00 00 00 02 2C 0E
     39 01 00 00 00 00 02 2D 0E
     39 01 00 00 00 00 02 2E 0E
     39 01 00 00 00 00 02 2F 0E

     39 01 00 00 00 00 02 30 0E
     39 01 00 00 00 00 02 31 0E
     39 01 00 00 00 00 02 32 0E
     39 01 00 00 00 00 02 33 0E
     39 01 00 00 00 00 02 34 0E
     39 01 00 00 00 00 02 35 0E
     39 01 00 00 00 00 02 36 0E
     39 01 00 00 00 00 02 37 0E
     39 01 00 00 00 00 02 38 0D
     39 01 00 00 00 00 02 39 0D
     39 01 00 00 00 00 02 3A 0D
     39 01 00 00 00 00 02 3B 0D
     39 01 00 00 00 00 02 3C 0D
     39 01 00 00 00 00 02 3D 0D
     39 01 00 00 00 00 02 3E 0D
     39 01 00 00 00 00 02 3F 0D

     39 01 00 00 00 00 02 40 0C
     39 01 00 00 00 00 02 41 0C
     39 01 00 00 00 00 02 42 0C
     39 01 00 00 00 00 02 43 0C
     39 01 00 00 00 00 02 44 0C
     39 01 00 00 00 00 02 45 0C
     39 01 00 00 00 00 02 46 0C
     39 01 00 00 00 00 02 47 0C
     39 01 00 00 00 00 02 48 0C
     39 01 00 00 00 00 02 49 0C
     39 01 00 00 00 00 02 4A 0C
     39 01 00 00 00 00 02 4B 0C
     39 01 00 00 00 00 02 4C 0C
     39 01 00 00 00 00 02 4D 0C
     39 01 00 00 00 00 02 4E 0C
     39 01 00 00 00 00 02 4F 0C

     39 01 00 00 00 00 02 50 0C
     39 01 00 00 00 00 02 51 0C
     39 01 00 00 00 00 02 52 0C
     39 01 00 00 00 00 02 53 0C
     39 01 00 00 00 00 02 54 0C
     39 01 00 00 00 00 02 55 0C
     39 01 00 00 00 00 02 56 0C
     39 01 00 00 00 00 02 57 0C
     39 01 00 00 00 00 02 58 0C
     39 01 00 00 00 00 02 59 0C
     39 01 00 00 00 00 02 5A 0C
     39 01 00 00 00 00 02 5B 0C
     39 01 00 00 00 00 02 5C 0B
     39 01 00 00 00 00 02 5D 0B
     39 01 00 00 00 00 02 5E 0B
     39 01 00 00 00 00 02 5F 0B

     39 01 00 00 00 00 02 60 0B
     39 01 00 00 00 00 02 61 0B
     39 01 00 00 00 00 02 62 0B
     39 01 00 00 00 00 02 63 0B
     39 01 00 00 00 00 02 64 0A
     39 01 00 00 00 00 02 65 0A
     39 01 00 00 00 00 02 66 0A
     39 01 00 00 00 00 02 67 0A
     39 01 00 00 00 00 02 68 0A
     39 01 00 00 00 00 02 69 0A
     39 01 00 00 00 00 02 6A 0A
     39 01 00 00 00 00 02 6B 0A
     39 01 00 00 00 00 02 6C 0A
     39 01 00 00 00 00 02 6D 0A
     39 01 00 00 00 00 02 6E 0A
     39 01 00 00 00 00 02 6F 0A

     39 01 00 00 00 00 02 70 0A
     39 01 00 00 00 00 02 71 08
     39 01 00 00 00 00 02 72 08
     39 01 00 00 00 00 02 73 08
     39 01 00 00 00 00 02 74 06
     39 01 00 00 00 00 02 75 06
     39 01 00 00 00 00 02 76 06
     39 01 00 00 00 00 02 77 06
     39 01 00 00 00 00 02 78 08
     39 01 00 00 00 00 02 79 08
     39 01 00 00 00 00 02 7A 08
     39 01 00 00 00 00 02 7B 08
     39 01 00 00 00 00 02 7C 06
     39 01 00 00 00 00 02 7D 06
     39 01 00 00 00 00 02 7E 0E
     39 01 00 00 00 00 02 7F 0E

     39 01 00 00 00 00 04 FF 98 81 07
     39 01 00 00 00 00 02 00 00
     39 01 00 00 00 00 02 01 00
     39 01 00 00 00 00 02 02 00
     39 01 00 00 00 00 02 03 00
     39 01 00 00 00 00 02 04 00
     39 01 00 00 00 00 02 05 00
     39 01 00 00 00 00 02 06 00
     39 01 00 00 00 00 02 07 00
     39 01 00 00 00 00 02 08 00
     39 01 00 00 00 00 02 09 00
     39 01 00 00 00 00 02 0A 00
     39 01 00 00 00 00 02 0B 00
     39 01 00 00 00 00 02 0C 00
     39 01 00 00 00 00 02 0D 00
     39 01 00 00 00 00 02 0E 00
     39 01 00 00 00 00 02 0F 00

     39 01 00 00 00 00 02 10 00
     39 01 00 00 00 00 02 11 00
     39 01 00 00 00 00 02 12 00
     39 01 00 00 00 00 02 13 00
     39 01 00 00 00 00 02 14 00
     39 01 00 00 00 00 02 15 00
     39 01 00 00 00 00 02 16 00
     39 01 00 00 00 00 02 17 00
     39 01 00 00 00 00 02 18 00
     39 01 00 00 00 00 02 19 00
     39 01 00 00 00 00 02 1A 00
     39 01 00 00 00 00 02 1B 00
     39 01 00 00 00 00 02 1C 00
     39 01 00 00 00 00 02 1D 00
     39 01 00 00 00 00 02 1E 00
     39 01 00 00 00 00 02 1F 00

     39 01 00 00 00 00 02 20 00
     39 01 00 00 00 00 02 21 00
     39 01 00 00 00 00 02 22 00
     39 01 00 00 00 00 02 23 00
     39 01 00 00 00 00 02 24 00
     39 01 00 00 00 00 02 25 00
     39 01 00 00 00 00 02 26 00
     39 01 00 00 00 00 02 27 00
     39 01 00 00 00 00 02 28 00
     39 01 00 00 00 00 02 29 00
     39 01 00 00 00 00 02 2A 00
     39 01 00 00 00 00 02 2B 00
     39 01 00 00 00 00 02 2C 00
     39 01 00 00 00 00 02 2D 00
     39 01 00 00 00 00 02 2E 00
     39 01 00 00 00 00 02 2F 00

     39 01 00 00 00 00 02 30 00
     39 01 00 00 00 00 02 31 00
     39 01 00 00 00 00 02 32 00
     39 01 00 00 00 00 02 33 00
     39 01 00 00 00 00 02 34 81
     39 01 00 00 00 00 02 35 81
     39 01 00 00 00 00 02 36 81
     39 01 00 00 00 00 02 37 81
     39 01 00 00 00 00 02 38 81
     39 01 00 00 00 00 02 39 81
     39 01 00 00 00 00 02 3A 82
     39 01 00 00 00 00 02 3B 82
     39 01 00 00 00 00 02 3C 82
     39 01 00 00 00 00 02 3D 82
     39 01 00 00 00 00 02 3E 82
     39 01 00 00 00 00 02 3F 82

     39 01 00 00 00 00 02 40 82
     39 01 00 00 00 00 02 41 82
     39 01 00 00 00 00 02 42 82
     39 01 00 00 00 00 02 43 82
     39 01 00 00 00 00 02 44 82
     39 01 00 00 00 00 02 45 82
     39 01 00 00 00 00 02 46 82
     39 01 00 00 00 00 02 47 82
     39 01 00 00 00 00 02 48 82
     39 01 00 00 00 00 02 49 82
     39 01 00 00 00 00 02 4A 82
     39 01 00 00 00 00 02 4B 82
     39 01 00 00 00 00 02 4C 82
     39 01 00 00 00 00 02 4D 82
     39 01 00 00 00 00 02 4E 82
     39 01 00 00 00 00 02 4F 82

     39 01 00 00 00 00 02 50 83
     39 01 00 00 00 00 02 51 83
     39 01 00 00 00 00 02 52 83
     39 01 00 00 00 00 02 53 83
     39 01 00 00 00 00 02 54 83
     39 01 00 00 00 00 02 55 83
     39 01 00 00 00 00 02 56 83
     39 01 00 00 00 00 02 57 83
     39 01 00 00 00 00 02 58 83
     39 01 00 00 00 00 02 59 83
     39 01 00 00 00 00 02 5A 84
     39 01 00 00 00 00 02 5B 84
     39 01 00 00 00 00 02 5C 84
     39 01 00 00 00 00 02 5D 84
     39 01 00 00 00 00 02 5E 84
     39 01 00 00 00 00 02 5F 84

     39 01 00 00 00 00 02 60 84
     39 01 00 00 00 00 02 61 84
     39 01 00 00 00 00 02 62 85
     39 01 00 00 00 00 02 63 85
     39 01 00 00 00 00 02 64 85
     39 01 00 00 00 00 02 65 85
     39 01 00 00 00 00 02 66 85
     39 01 00 00 00 00 02 67 85
     39 01 00 00 00 00 02 68 85
     39 01 00 00 00 00 02 69 85
     39 01 00 00 00 00 02 6A 86
     39 01 00 00 00 00 02 6B 86
     39 01 00 00 00 00 02 6C 86
     39 01 00 00 00 00 02 6D 86
     39 01 00 00 00 00 02 6E 87
     39 01 00 00 00 00 02 6F 87

     39 01 00 00 00 00 02 70 87
     39 01 00 00 00 00 02 71 87
     39 01 00 00 00 00 02 72 87
     39 01 00 00 00 00 02 73 87
     39 01 00 00 00 00 02 74 88
     39 01 00 00 00 00 02 75 88
     39 01 00 00 00 00 02 76 88
     39 01 00 00 00 00 02 77 88
     39 01 00 00 00 00 02 78 88
     39 01 00 00 00 00 02 79 88
     39 01 00 00 00 00 02 7A 89
     39 01 00 00 00 00 02 7B 89
     39 01 00 00 00 00 02 7C 89
     39 01 00 00 00 00 02 7D 89
     39 01 00 00 00 00 02 7E 89
     39 01 00 00 00 00 02 7F 89

     39 01 00 00 00 00 04 FF 98 81 08
     39 01 00 00 00 00 02 00 8A
     39 01 00 00 00 00 02 01 8A
     39 01 00 00 00 00 02 02 8A
     39 01 00 00 00 00 02 03 8A
     39 01 00 00 00 00 02 04 8A
     39 01 00 00 00 00 02 05 8A
     39 01 00 00 00 00 02 06 8A
     39 01 00 00 00 00 02 07 8B
     39 01 00 00 00 00 02 08 8B
     39 01 00 00 00 00 02 09 8B
     39 01 00 00 00 00 02 0A 8B
     39 01 00 00 00 00 02 0B 8B
     39 01 00 00 00 00 02 0C 8B
     39 01 00 00 00 00 02 0D 8C
     39 01 00 00 00 00 02 0E 8C
     39 01 00 00 00 00 02 0F 8C

     39 01 00 00 00 00 02 10 8C
     39 01 00 00 00 00 02 11 8C
     39 01 00 00 00 00 02 12 8C
     39 01 00 00 00 00 02 13 8C
     39 01 00 00 00 00 02 14 8C
     39 01 00 00 00 00 02 15 8C
     39 01 00 00 00 00 02 16 8C
     39 01 00 00 00 00 02 17 8C
     39 01 00 00 00 00 02 18 8C
     39 01 00 00 00 00 02 19 8C
     39 01 00 00 00 00 02 1A 8C
     39 01 00 00 00 00 02 1B 8C
     39 01 00 00 00 00 02 1C 8C
     39 01 00 00 00 00 02 1D 8C
     39 01 00 00 00 00 02 1E 8C
     39 01 00 00 00 00 02 1F 8C

     39 01 00 00 00 00 02 20 8C
     39 01 00 00 00 00 02 21 8C
     39 01 00 00 00 00 02 22 8C
     39 01 00 00 00 00 02 23 8C
     39 01 00 00 00 00 02 24 8C
     39 01 00 00 00 00 02 25 8C
     39 01 00 00 00 00 02 26 8C
     39 01 00 00 00 00 02 27 8C
     39 01 00 00 00 00 02 28 8C
     39 01 00 00 00 00 02 29 8C
     39 01 00 00 00 00 02 2A 8C
     39 01 00 00 00 00 02 2B 8C
     39 01 00 00 00 00 02 2C 8C
     39 01 00 00 00 00 02 2D 8C
     39 01 00 00 00 00 02 2E 8C
     39 01 00 00 00 00 02 2F 8C

     39 01 00 00 00 00 02 30 8B
     39 01 00 00 00 00 02 31 8B
     39 01 00 00 00 00 02 32 8B
     39 01 00 00 00 00 02 33 8B
     39 01 00 00 00 00 02 34 8B
     39 01 00 00 00 00 02 35 8B
     39 01 00 00 00 00 02 36 8A
     39 01 00 00 00 00 02 37 8A
     39 01 00 00 00 00 02 38 8A
     39 01 00 00 00 00 02 39 8A
     39 01 00 00 00 00 02 3A 8A
     39 01 00 00 00 00 02 3B 8A
     39 01 00 00 00 00 02 3C 89
     39 01 00 00 00 00 02 3D 89
     39 01 00 00 00 00 02 3E 89
     39 01 00 00 00 00 02 3F 89

     39 01 00 00 00 00 02 40 89
     39 01 00 00 00 00 02 41 89
     39 01 00 00 00 00 02 42 89
     39 01 00 00 00 00 02 43 89
     39 01 00 00 00 00 02 44 89
     39 01 00 00 00 00 02 45 89
     39 01 00 00 00 00 02 46 89
     39 01 00 00 00 00 02 47 89
     39 01 00 00 00 00 02 48 8A
     39 01 00 00 00 00 02 49 8A
     39 01 00 00 00 00 02 4A 8A
     39 01 00 00 00 00 02 4B 8A
     39 01 00 00 00 00 02 4C 8B
     39 01 00 00 00 00 02 4D 8B
     39 01 00 00 00 00 02 4E 8B
     39 01 00 00 00 00 02 4F 8B

     39 01 00 00 00 00 02 50 8C
     39 01 00 00 00 00 02 51 8C
     39 01 00 00 00 00 02 52 8C
     39 01 00 00 00 00 02 53 8C
     39 01 00 00 00 00 02 54 8C
     39 01 00 00 00 00 02 55 8C
     39 01 00 00 00 00 02 56 8C
     39 01 00 00 00 00 02 57 8C
     39 01 00 00 00 00 02 58 8C
     39 01 00 00 00 00 02 59 8C
     39 01 00 00 00 00 02 5A 8C
     39 01 00 00 00 00 02 5B 8C
     39 01 00 00 00 00 02 5C 8C
     39 01 00 00 00 00 02 5D 8C
     39 01 00 00 00 00 02 5E 8C
     39 01 00 00 00 00 02 5F 8C

     39 01 00 00 00 00 02 60 8C
     39 01 00 00 00 00 02 61 8C
     39 01 00 00 00 00 02 62 8C
     39 01 00 00 00 00 02 63 8C
     39 01 00 00 00 00 02 64 8C
     39 01 00 00 00 00 02 65 8C
     39 01 00 00 00 00 02 66 8C
     39 01 00 00 00 00 02 67 8C
     39 01 00 00 00 00 02 68 8C
     39 01 00 00 00 00 02 69 8C
     39 01 00 00 00 00 02 6A 8C
     39 01 00 00 00 00 02 6B 8C
     39 01 00 00 00 00 02 6C 8D
     39 01 00 00 00 00 02 6D 8D
     39 01 00 00 00 00 02 6E 8D
     39 01 00 00 00 00 02 6F 8D

     39 01 00 00 00 00 02 70 8D
     39 01 00 00 00 00 02 71 8D
     39 01 00 00 00 00 02 72 8D
     39 01 00 00 00 00 02 73 8D
     39 01 00 00 00 00 02 74 8D
     39 01 00 00 00 00 02 75 8D
     39 01 00 00 00 00 02 76 8D
     39 01 00 00 00 00 02 77 8D
     39 01 00 00 00 00 02 78 8D
     39 01 00 00 00 00 02 79 8D
     39 01 00 00 00 00 02 7A 8D
     39 01 00 00 00 00 02 7B 8D
     39 01 00 00 00 00 02 7C 8D
     39 01 00 00 00 00 02 7D 8D
     39 01 00 00 00 00 02 7E 90
     39 01 00 00 00 00 02 7F 92

     39 01 00 00 00 00 04 FF 98 81 09
     39 01 00 00 00 00 02 00 00
     39 01 00 00 00 00 02 01 00
     39 01 00 00 00 00 02 02 00
     39 01 00 00 00 00 02 03 00
     39 01 00 00 00 00 02 04 00
     39 01 00 00 00 00 02 05 00
     39 01 00 00 00 00 02 06 00
     39 01 00 00 00 00 02 07 00
     39 01 00 00 00 00 02 08 04
     39 01 00 00 00 00 02 09 04
     39 01 00 00 00 00 02 0A 04
     39 01 00 00 00 00 02 0B 04
     39 01 00 00 00 00 02 0C 04
     39 01 00 00 00 00 02 0D 04
     39 01 00 00 00 00 02 0E 04
     39 01 00 00 00 00 02 0F 04

     39 01 00 00 00 00 02 10 08
     39 01 00 00 00 00 02 11 08
     39 01 00 00 00 00 02 12 08
     39 01 00 00 00 00 02 13 08
     39 01 00 00 00 00 02 14 08
     39 01 00 00 00 00 02 15 08
     39 01 00 00 00 00 02 16 08
     39 01 00 00 00 00 02 17 08
     39 01 00 00 00 00 02 18 08
     39 01 00 00 00 00 02 19 08
     39 01 00 00 00 00 02 1A 08
     39 01 00 00 00 00 02 1B 08
     39 01 00 00 00 00 02 1C 08
     39 01 00 00 00 00 02 1D 08
     39 01 00 00 00 00 02 1E 08
     39 01 00 00 00 00 02 1F 08

     39 01 00 00 00 00 02 20 08
     39 01 00 00 00 00 02 21 08
     39 01 00 00 00 00 02 22 08
     39 01 00 00 00 00 02 23 08
     39 01 00 00 00 00 02 24 08
     39 01 00 00 00 00 02 25 08
     39 01 00 00 00 00 02 26 08
     39 01 00 00 00 00 02 27 08
     39 01 00 00 00 00 02 28 08
     39 01 00 00 00 00 02 29 08
     39 01 00 00 00 00 02 2A 08
     39 01 00 00 00 00 02 2B 08
     39 01 00 00 00 00 02 2C 08
     39 01 00 00 00 00 02 2D 08
     39 01 00 00 00 00 02 2E 08
     39 01 00 00 00 00 02 2F 08

     39 01 00 00 00 00 02 30 08
     39 01 00 00 00 00 02 31 08
     39 01 00 00 00 00 02 32 08
     39 01 00 00 00 00 02 33 08
     39 01 00 00 00 00 02 34 08
     39 01 00 00 00 00 02 35 08
     39 01 00 00 00 00 02 36 08
     39 01 00 00 00 00 02 37 08
     39 01 00 00 00 00 02 38 08
     39 01 00 00 00 00 02 39 08
     39 01 00 00 00 00 02 3A 08
     39 01 00 00 00 00 02 3B 08
     39 01 00 00 00 00 02 3C 08
     39 01 00 00 00 00 02 3D 08
     39 01 00 00 00 00 02 3E 08
     39 01 00 00 00 00 02 3F 08

     39 01 00 00 00 00 02 40 08
     39 01 00 00 00 00 02 41 08
     39 01 00 00 00 00 02 42 08
     39 01 00 00 00 00 02 43 08
     39 01 00 00 00 00 02 44 08
     39 01 00 00 00 00 02 45 08
     39 01 00 00 00 00 02 46 08
     39 01 00 00 00 00 02 47 08
     39 01 00 00 00 00 02 48 08
     39 01 00 00 00 00 02 49 08
     39 01 00 00 00 00 02 4A 08
     39 01 00 00 00 00 02 4B 08
     39 01 00 00 00 00 02 4C 08
     39 01 00 00 00 00 02 4D 08
     39 01 00 00 00 00 02 4E 08
     39 01 00 00 00 00 02 4F 08

     39 01 00 00 00 00 02 50 08
     39 01 00 00 00 00 02 51 08
     39 01 00 00 00 00 02 52 08
     39 01 00 00 00 00 02 53 08
     39 01 00 00 00 00 02 54 08
     39 01 00 00 00 00 02 55 08
     39 01 00 00 00 00 02 56 08
     39 01 00 00 00 00 02 57 08
     39 01 00 00 00 00 02 58 08
     39 01 00 00 00 00 02 59 08
     39 01 00 00 00 00 02 5A 09
     39 01 00 00 00 00 02 5B 09
     39 01 00 00 00 00 02 5C 09
     39 01 00 00 00 00 02 5D 09
     39 01 00 00 00 00 02 5E 09
     39 01 00 00 00 00 02 5F 09

     39 01 00 00 00 00 02 60 09
     39 01 00 00 00 00 02 61 09
     39 01 00 00 00 00 02 62 09
     39 01 00 00 00 00 02 63 09
     39 01 00 00 00 00 02 64 09
     39 01 00 00 00 00 02 65 09
     39 01 00 00 00 00 02 66 0A
     39 01 00 00 00 00 02 67 0A
     39 01 00 00 00 00 02 68 0A
     39 01 00 00 00 00 02 69 0A
     39 01 00 00 00 00 02 6A 0A
     39 01 00 00 00 00 02 6B 0A
     39 01 00 00 00 00 02 6C 0A
     39 01 00 00 00 00 02 6D 0A
     39 01 00 00 00 00 02 6E 0A
     39 01 00 00 00 00 02 6F 0A

     39 01 00 00 00 00 02 70 0B
     39 01 00 00 00 00 02 71 0B
     39 01 00 00 00 00 02 72 0B
     39 01 00 00 00 00 02 73 0B
     39 01 00 00 00 00 02 74 0B
     39 01 00 00 00 00 02 75 0B
     39 01 00 00 00 00 02 76 0B
     39 01 00 00 00 00 02 77 0B
     39 01 00 00 00 00 02 78 0C
     39 01 00 00 00 00 02 79 0C
     39 01 00 00 00 00 02 7A 0C
     39 01 00 00 00 00 02 7B 0C
     39 01 00 00 00 00 02 7C 0C
     39 01 00 00 00 00 02 7D 0C
     39 01 00 00 00 00 02 7E 0C
     39 01 00 00 00 00 02 7F 0C

     39 01 00 00 00 00 04 FF 98 81 0A
     39 01 00 00 00 00 02 00 0C
     39 01 00 00 00 00 02 01 0C
     39 01 00 00 00 00 02 02 0C
     39 01 00 00 00 00 02 03 0C
     39 01 00 00 00 00 02 04 0D
     39 01 00 00 00 00 02 05 0D
     39 01 00 00 00 00 02 06 0D
     39 01 00 00 00 00 02 07 0D
     39 01 00 00 00 00 02 08 0D
     39 01 00 00 00 00 02 09 0D
     39 01 00 00 00 00 02 0A 0D
     39 01 00 00 00 00 02 0B 0D
     39 01 00 00 00 00 02 0C 0E
     39 01 00 00 00 00 02 0D 0E
     39 01 00 00 00 00 02 0E 0E
     39 01 00 00 00 00 02 0F 0E

     39 01 00 00 00 00 02 10 0E
     39 01 00 00 00 00 02 11 0E
     39 01 00 00 00 00 02 12 0E
     39 01 00 00 00 00 02 13 0E
     39 01 00 00 00 00 02 14 0E
     39 01 00 00 00 00 02 15 0E
     39 01 00 00 00 00 02 16 0E
     39 01 00 00 00 00 02 17 0E
     39 01 00 00 00 00 02 18 0E
     39 01 00 00 00 00 02 19 0E
     39 01 00 00 00 00 02 1A 0E
     39 01 00 00 00 00 02 1B 0E
     39 01 00 00 00 00 02 1C 0E
     39 01 00 00 00 00 02 1D 0E
     39 01 00 00 00 00 02 1E 0E
     39 01 00 00 00 00 02 1F 0E

     39 01 00 00 00 00 02 20 0E
     39 01 00 00 00 00 02 21 0E
     39 01 00 00 00 00 02 22 0E
     39 01 00 00 00 00 02 23 0E
     39 01 00 00 00 00 02 24 0E
     39 01 00 00 00 00 02 25 0E
     39 01 00 00 00 00 02 26 0E
     39 01 00 00 00 00 02 27 0E
     39 01 00 00 00 00 02 28 0E
     39 01 00 00 00 00 02 29 0E
     39 01 00 00 00 00 02 2A 0F
     39 01 00 00 00 00 02 2B 0F
     39 01 00 00 00 00 02 2C 0F
     39 01 00 00 00 00 02 2D 0F
     39 01 00 00 00 00 02 2E 0F
     39 01 00 00 00 00 02 2F 0F

     39 01 00 00 00 00 02 30 10
     39 01 00 00 00 00 02 31 10
     39 01 00 00 00 00 02 32 10
     39 01 00 00 00 00 02 33 10
     39 01 00 00 00 00 02 34 10
     39 01 00 00 00 00 02 35 10
     39 01 00 00 00 00 02 36 11
     39 01 00 00 00 00 02 37 11
     39 01 00 00 00 00 02 38 11
     39 01 00 00 00 00 02 39 11
     39 01 00 00 00 00 02 3A 12
     39 01 00 00 00 00 02 3B 12
     39 01 00 00 00 00 02 3C 12
     39 01 00 00 00 00 02 3D 12
     39 01 00 00 00 00 02 3E 12
     39 01 00 00 00 00 02 3F 12

     39 01 00 00 00 00 02 40 13
     39 01 00 00 00 00 02 41 13
     39 01 00 00 00 00 02 42 13
     39 01 00 00 00 00 02 43 13
     39 01 00 00 00 00 02 44 13
     39 01 00 00 00 00 02 45 13
     39 01 00 00 00 00 02 46 13
     39 01 00 00 00 00 02 47 13
     39 01 00 00 00 00 02 48 14
     39 01 00 00 00 00 02 49 14
     39 01 00 00 00 00 02 4A 14
     39 01 00 00 00 00 02 4B 14
     39 01 00 00 00 00 02 4C 14
     39 01 00 00 00 00 02 4D 14
     39 01 00 00 00 00 02 4E 14
     39 01 00 00 00 00 02 4F 14

     39 01 00 00 00 00 02 50 14
     39 01 00 00 00 00 02 51 14
     39 01 00 00 00 00 02 52 14
     39 01 00 00 00 00 02 53 14
     39 01 00 00 00 00 02 54 14
     39 01 00 00 00 00 02 55 14
     39 01 00 00 00 00 02 56 14
     39 01 00 00 00 00 02 57 14
     39 01 00 00 00 00 02 58 14
     39 01 00 00 00 00 02 59 14
     39 01 00 00 00 00 02 5A 14
     39 01 00 00 00 00 02 5B 14
     39 01 00 00 00 00 02 5C 14
     39 01 00 00 00 00 02 5D 14
     39 01 00 00 00 00 02 5E 14
     39 01 00 00 00 00 02 5F 14

     39 01 00 00 00 00 02 60 14
     39 01 00 00 00 00 02 61 14
     39 01 00 00 00 00 02 62 14
     39 01 00 00 00 00 02 63 14
     39 01 00 00 00 00 02 64 14
     39 01 00 00 00 00 02 65 14
     39 01 00 00 00 00 02 66 14
     39 01 00 00 00 00 02 67 14
     39 01 00 00 00 00 02 68 12
     39 01 00 00 00 00 02 69 12
     39 01 00 00 00 00 02 6A 12
     39 01 00 00 00 00 02 6B 12
     39 01 00 00 00 00 02 6C 12
     39 01 00 00 00 00 02 6D 12
     39 01 00 00 00 00 02 6E 12
     39 01 00 00 00 00 02 6F 12

     39 01 00 00 00 00 02 70 08
     39 01 00 00 00 00 02 71 08
     39 01 00 00 00 00 02 72 08
     39 01 00 00 00 00 02 73 08
     39 01 00 00 00 00 02 74 04
     39 01 00 00 00 00 02 75 04
     39 01 00 00 00 00 02 76 04
     39 01 00 00 00 00 02 77 04
     39 01 00 00 00 00 02 78 02
     39 01 00 00 00 00 02 79 02
     39 01 00 00 00 00 02 7A 02
     39 01 00 00 00 00 02 7B 02
     39 01 00 00 00 00 02 7C 02
     39 01 00 00 00 00 02 7D 02
     39 01 00 00 00 00 02 7E 06
     39 01 00 00 00 00 02 7F 06


     39 01 00 00 00 00 04 FF 98 81 00
     39 01 00 00 05 00 02 53 2C
     39 01 00 00 05 00 02 55 03

     05 01 00 00 78 00 02 11 00
     05 01 00 00 28 00 02 29 00
     39 01 00 00 00 00 02 35 00
  ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-off-command = [
     05 01 00 00 32 00 02 28 00
     05 01 00 00 96 00 02 10 00
     ];
  samsung,mdss-dsi-bl-scale-low-level = <8>;
  samsung,mdss-dsi-bl-scale-dim-level = <8>;
  samsung,mdss-dsi-bl-scale-default-level = <89>;
  samsung,mdss-dsi-bl-scale-max-level = <188>;
  samsung,mdss-dsi-bl-pms-low-level = <1>;
  samsung,mdss-dsi-bl-pms-dim-level = <15>;
  samsung,mdss-dsi-bl-pms-default-level = <134>;
  samsung,mdss-dsi-bl-pms-max-level = <255>;
# 1156 "arch/arm/boot/dts/samsung/msm8916/../../../../../../drivers/video/msm/mdss/samsung/ILI9881C_SKI550002/dsi_panel_ILI9881C_SKI550002_hd_video.dtsi"
  samsung,tft-common-support;
  samsung,mdnie-tuning-enable-tft;
  samsung,lcd-display-format-bgr;
  samsung,level2_key_enable_tx_cmds_revA = [
   39 01 00 00 00 00 03 F0 5A 5A
  ];
  samsung,level2_key_disable_tx_cmds_revA = [
   39 01 00 00 00 00 03 F0 A5 A5
  ];
  samsung,packet_size_tx_cmds_revA = [
   37 01 00 00 00 00 02 07 00
  ];






  samsung,reg_read_pos_tx_cmds_revA = [
   15 01 00 00 00 00 02 B0 00
  ];
  samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 03 00];
  samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 03 00];
  samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 03 00];



  samsung,panel-vendor = "HSD";
  samsung,tft_pwm_tx_cmds_revA=[
   39 01 00 00 00 00 03 51 0F FF
  ];
  samsung,cabc_on_tx_cmds_revA = [
   39 01 00 00 00 00 02 55 03
  ];
  samsung,cabc_off_tx_cmds_revA = [
   39 01 00 00 00 00 02 55 00
  ];






  samsung,scaled_level_map_table_revA = <

   0 0 0 0
   1 1 7 1
   2 8 11 3
   3 12 14 6
   4 15 17 9
   5 18 19 10
   6 20 22 11
   7 23 24 13
   8 25 27 15
   9 28 29 17
   10 30 32 19
   11 33 34 20
   12 35 37 21
   13 38 39 22
   14 40 42 24
   15 43 44 25
   16 45 47 26
   17 48 49 27
   18 50 52 28
   19 53 54 29
   20 55 57 30
   21 58 59 32
   22 60 62 34
   23 63 64 36
   24 65 67 38
   25 68 70 40
   26 71 72 42
   27 73 75 44
   28 76 77 46
   29 78 80 48
   30 81 82 50
   31 83 85 52
   32 86 87 54
   33 88 90 56
   34 91 92 58
   35 93 95 60
   36 96 97 62
   37 98 100 64
   38 101 102 66
   39 103 105 68
   40 106 107 70
   41 108 110 72
   42 111 112 74
   43 113 115 76
   44 116 117 78
   45 118 120 80
   46 121 122 82
   47 123 125 84
   48 126 127 86
   49 128 130 88
   50 131 133 90
   51 134 135 92
   52 136 138 93
   53 139 140 94
   54 141 143 96
   55 144 145 98
   56 146 148 100
   57 149 150 102
   58 151 153 104
   59 154 155 106
   60 156 158 108
   61 159 160 110
   62 161 163 112
   63 164 165 114
   64 166 168 116
   65 169 170 118
   66 171 173 120
   67 174 175 122
   68 176 178 124
   69 179 180 126
   70 181 183 128
   71 184 185 130
   72 186 188 132
   72 189 190 134
   74 191 193 136
   75 194 196 138
   76 197 198 140
   77 199 201 142
   78 202 203 144
   79 204 206 146
   80 207 208 148
   81 209 211 150
   82 212 213 152
   83 214 216 154
   84 217 218 156
   85 219 221 158
   86 222 223 162
   87 224 226 166
   88 227 228 170
   89 229 231 174
   90 232 233 178
   91 234 236 182
   92 237 238 186
   93 239 241 190
   94 242 243 192
   95 244 246 196
   96 247 248 198
   97 249 251 200
   98 252 253 202
   99 254 255 204
  >;
 };
};
# 21 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dtsi" 2
/ {
 aliases {
  serial0 = &blsp1_uart2;



  i2c8 = &i2c_8;
  i2c9 = &i2c_9;
  i2c10 = &i2c_10;
  i2c11 = &i2c_11;

 };
};

&soc {
 samsung,simslot {
  compatible = "simslot";
  samsung,sim-slot = <&msm_gpio 72 0x1>;
  low-is-dual;
  status = "ok";
 };

 sm5703,vibrator {
  compatible = "sm5703,vibrator";
  vibrator,ldo_name = "VDD_MOTOR";
  vibrator,ldo_volt = <3300000>;
  status = "ok";
 };

 input_booster {
  status = "ok";
 };

 tsp_avdd:tsp_pwr_en {
  compatible = "regulator-fixed";
  regulator-name = "tsp_avdd";
  regulator-min-microvolt = <3000000>;
  regulator-max-microvolt = <3000000>;
  gpio = <&msm_gpio 8 0x1>;
  enable-active-high;
  regulator-boot-on;
 };

 i2c@78b9000 {
 status = "ok";
  ist30xx_ts@50 {
   compatible = "imagis,ist30xx-ts";
   reg = <0x50>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <13 0>;
   pinctrl-names = "active_state", "suspend_state";
   pinctrl-0 = <&int_active &tsp_en_active>;
   pinctrl-1 = <&int_suspend &tsp_en_suspend>;
   vdd_en-gpio = <&msm_gpio 8 0x01>;
   imagis,irq-gpio = <&msm_gpio 13 0x00>;
   imagis,i2c-pull-up = <1>;
   imagis,bring-up = <1>;
   imagis,fw-bin = <1>;
   imagis,ic-version = "ist3038c";
   imagis,project-name = "o7";
  };

  zt7548_ts@20 {
   compatible = "zinitix,zt7548_ts";
   reg = <0x20>;
   zinitix,irq-gpio = <&msm_gpio 13 0x00>;
   zinitix,scl-gpio = <&msm_gpio 19 0x00>;
   zinitix,sda-gpio = <&msm_gpio 18 0x00>;
   pinctrl-names = "tsp_i2c_gpio_active", "tsp_i2c_suspend";
   pinctrl-0 = <&int_active &tsp_en_active>;
   pinctrl-1 = <&int_suspend &tsp_en_suspend>;
   avdd-supply = <&tsp_avdd>;
   vddo-supply = <&pm8916_l6>;
   zt7548,x_resolution = <2880>;
   zt7548,y_resolution = <5120>;

   zt7548,model_name = "G600";
   zt7548,fw_name = "zt7538_o7.fw";
   zt7548,reg_boot_on;
   };
 };

 i2c_4: i2c@78b8000 {
  status="disable";
 };

 i2c_10:i2c@10 {
  cell-index = <10>;
  compatible = "i2c-gpio";
  i2c-gpio-scl = <&msm_gpio 15 0x00>;
  i2c-gpio-sda = <&msm_gpio 14 0x00>;
  i2c-gpio,delay-us = <2>;
  #address-cells = <1>;
  #size-cells = <0>;

  sm5703-fuelgauge@71{
   compatible = "sm5703-fuelgauge,i2c";
   reg = <0x71>;
   interrupt-parent = <&msm_gpio>;
   pinctrl-names = "default";
   pinctrl-0 = <&fg_i2c_active &fuel_int_active>;
   fuelgauge,irqf = "IRQF_TRIGGER_FALLING + IRQF_ONESHOT + IRQF_NO_SUSPEND";
   fuelgauge,fuel_int = <&msm_gpio 121 0x1>;
   fuelgauge,capacity_max = <1000>;
   fuelgauge,capacity_max_margin = <50>;
   fuelgauge,capacity_min = <0>;
   fuelgauge,capacity_calculation_type = <0x17>;
   fuelgauge,fuel_alert_soc = <1>;
  };
 };

 i2c_6: i2c@78ba000 {
  status="disable";
 };

 i2c_11:i2c@11 {
  cell-index = <11>;
  compatible = "i2c-gpio";
  i2c-gpio-scl = <&msm_gpio 23 0x00>;
  i2c-gpio-sda = <&msm_gpio 22 0x00>;
  i2c-gpio,delay-us = <2>;
  #address-cells = <1>;
  #size-cells = <0>;

  sm5703-mfd@49{
   compatible = "siliconmitus,sm5703mfd";
   reg = <0x49>;
   interrupt-parent = <&msm_gpio>;
   sm5703,irq-gpio = <&msm_gpio 62 0x00>;
   pinctrl-names = "default";
   pinctrl-0 = <&chg_i2c_active &charger_int_active &if_pmic_rst_active &chg_en_active>;
   sm5703,mrstb-gpio = <&msm_gpio 24 0x00>;

   sm5703_charger {
    compatible = "siliconmitus,sm5703-charger";
    chg_autostop = <0>;
    chg_autoset = <1>;
    chg_aiclen = <1>;
    chg_aiclth = <4300>;
    fg_vol_val = <4350>;
    fg_soc_val = <95>;
    fg_curr_avr_val = <150>;
   };

   sm5703_usbldo1 {
    compatible = "siliconmitus,sm5703-usbldo1";
    regulator-name = "USBLDO1";
    regulator-min-microvolt = <4800000>;
    regulator-max-microvolt = <4800000>;


    regulator-always-on = "yes";


   };
   sm5703_usbldo2 {
    compatible = "siliconmitus,sm5703-usbldo2";
    regulator-name = "USBLDO2";
    regulator-min-microvolt = <4800000>;
    regulator-max-microvolt = <4800000>;





   };
   sm5703_ldo1 {
    compatible = "siliconmitus,sm5703-ldo1";
    regulator-name = "CAM_SENSOR_A2.8V";
    regulator-min-microvolt = <2800000>;
    regulator-max-microvolt = <2800000>;




   };

   sm5703_ldo2 {
    compatible = "siliconmitus,sm5703-ldo2";
    regulator-name = "VDD_MOTOR";
    regulator-min-microvolt = <1500000>;
    regulator-max-microvolt = <3300000>;




   };

   sm5703_ldo3 {
    compatible = "siliconmitus,sm5703-ldo3";
    regulator-name = "BAT_ID_1.8V";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;




   };

   sm5703_buck {
    compatible = "siliconmitus,sm5703-buck";
    regulator-name = "CAM_SENSOR_CORE_1.2V";
    regulator-min-microvolt = <1500000>;
    regulator-max-microvolt = <1500000>;




   };

   sm5703_fled {
    compatible = "siliconmitus,sm5703-fled";
    enable = <1 1>;
    flash_current = <1200>;
    movie_current = <170>;
    sm5703,led1-gpio = <&msm_gpio 36 0x00>;
    sm5703,led2-gpio = <&msm_gpio 34 0x00>;
    pinctrl-names = "fled_default","fled_sleep";
    pinctrl-0 = <&cam_flash_active>;
    pinctrl-1 = <&cam_flash_sleep>;
   };
  };
 };

 gen-vkeys {
  compatible = "qcom,gen-vkeys";
  label = "synaptics_rmi4_i2c";
  qcom,disp-maxx = <1079>;
  qcom,disp-maxy = <1919>;
  qcom,panel-maxx = <1079>;
  qcom,panel-maxy = <2084>;
  qcom,key-codes = <158 139 172 217>;
 };

 sec_thermistor {
  compatible = "sec,thermistor";
  qcom,therm-vadc = <&pm8916_vadc>;
 };

 alps {
   compatible = "alps-input";
 };

 i2c_8: i2c@8 {
  cell-index = <8>;
  compatible = "i2c-gpio";
  i2c-gpio-scl = <&msm_gpio 1 0x00>;
  i2c-gpio-sda = <&msm_gpio 0 0x00>;
  i2c-gpio,delay-us = <2>;
  #address-cells = <1>;
  #size-cells = <0>;
  sec-nfc@27 {
   compatible = "sec-nfc";
   reg = <0x27>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <21 0>;
   pinctrl-names = "default","nfc_suspend";
   pinctrl-0 = <&nfc_int_active &nfc_enable_active &nfc_firmware_active &nfc_i2c_active>;
   pinctrl-1 = <&nfc_int_suspend &nfc_enable_suspend &nfc_firmware_suspend &nfc_i2c_suspend>;
   sec-nfc,firm-gpio = <&msm_gpio 49 0x01>;
   sec-nfc,ven-gpio = <&msm_gpio 20 0x01>;
   sec-nfc,irq-gpio = <&msm_gpio 21 0x00>;
   clocks = <&clock_rpm 0xfe15cb87>;
   clock-names = "nfc_clock";
   nfc_ldo-supply = <&pm8916_l14>;
  };
 };

 i2c_12: i2c@12 {
  cell-index = <12>;
  compatible = "i2c-gpio";
  i2c-gpio-scl = <&msm_gpio 32 0x00>;
  i2c-gpio-sda = <&msm_gpio 31 0x00>;
  i2c-gpio,delay-us = <2>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&sensors_i2c_active>;
  k2hh@1D {
   compatible = "stm,k2hh";
   reg = <0x1D>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <115 0>;
   stm,irq_gpio = <&msm_gpio 115 0x00>;
   stm,vio-supply = <&pm8916_l5>;
   stm,axis_map_x = <0>;
   stm,axis_map_y = <1>;
   stm,axis_map_z = <2>;
   stm,negate_x = <1>;
   stm,negate_y = <1>;
   stm,negate_z = <1>;
   stm,poll_interval = <100>;
   stm,min_interval = <2>;
  };
  cm36672p@60 {
   compatible = "cm36672p";
   reg = <0x60>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <113 0>;
   pinctrl-names = "default";
   pinctrl-0 = <&prox_int_active>;
   pinctrl-1 = <&prox_int_suspend>;
   cm36672p,irq_gpio = <&msm_gpio 113 0x1>;
   cm36672p,vdd-supply = <&pm8916_l17>;
   cm36672p,vio-supply = <&pm8916_l5>;
   cm36672p,default_hi_thd = <17>;
   cm36672p,default_low_thd = <13>;
   cm36672p,cancel_hi_thd = <10>;
   cm36672p,cancel_low_thd = <7>;
   cm36672p,ps_it = <4>;
   cm36672p,led_current = <5>;
   cm36672p,default_trim = <0>;
   };
  stk3013@48 {
   compatible = "stk,stk3013";
   reg = <0x48>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <113 0>;
   pinctrl-names = "default";
   pinctrl-0 = <&prox_int_active>;
   pinctrl-1 = <&prox_int_suspend>;
   stk,vdd-supply = <&pm8916_l17>;
   stk,vio-supply = <&pm8916_l5>;
   stk,irq-gpio = <&msm_gpio 113 0x1>;
   stk,state-reg = <0x2d>;
   stk,psctrl-reg = <0x70>;
   stk,alsctrl-reg = <0x2A>;
   stk,ledctrl-reg = <0xFF>;
   stk,wait-reg = <0x03>;
   stk,ps-thd-h = <24>;
   stk,ps-thd-l = <15>;
   stk,ps-cancel-thd-h = <10>;
   stk,ps-cancel-thd-l = <7>;
   stk,ps-cal-skip-adc = <8>;
   stk,ps-cal-fail-adc = <17>;
   stk,ps-default-offset = <0>;
   stk,transmittance = <500>;
  };

 };


 sound {
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "SPK_RX_BIAS", "MCLK",
   "INT_LDO_H", "MCLK",
   "MIC BIAS External", "Handset Mic",
   "MIC BIAS External", "Secondary Mic",
   "AMIC1", "MIC BIAS External",
   "AMIC2", "Headset Mic",
   "AMIC3", "MIC BIAS External";
  pinctrl-names = "cdc_lines_act",
    "cdc_lines_sus";
  pinctrl-0 = <&cdc_pdm_lines_act>;
  pinctrl-1 = <&cdc_pdm_lines_sus>;
 };

 samsung,gpio_settings{
  compatible = "sec_gpio_sett";
  pinctrl-names = "sec_gpio_active","sec_gpio_suspend";
  pinctrl-0 = <&muic_int_pin>;
  pinctrl-1 = <>;
 };

};

&blsp1_uart2 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_sleep>;
};

&soc {
 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  pinctrl-names = "tlmm_gpio_key_active","tlmm_gpio_key_suspend";
  pinctrl-0 = <&gpio_key_active>;
  pinctrl-1 = <&gpio_key_suspend>;

  home_key {
   label = "home_key";
   gpios = <&msm_gpio 109 0x1>;
   linux,input-type = <1>;
   linux,code = <172>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };
  vol_up {
   label = "volume_up";
   gpios = <&msm_gpio 107 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   debounce-interval = <15>;
  };
 };

 hall {
  status = "okay";
  compatible = "hall";
  interrupt-parent = <&msm_gpio>;
  interrupts = <112 0>;
  hall,gpio_flip_cover = <&msm_gpio 112 0>;
  pinctrl-names = "pmx_hall_ic_pin";
  pinctrl-0 = <&hall_ic_pin>;
 };

 i2c_1: i2c@78b5000 {
  status="disable";
 };

 i2c_9:i2c@9 {
  cell-index = <9>;
  compatible = "i2c-gpio";
  i2c-gpio-scl = <&msm_gpio 106 0x00>;
  i2c-gpio-sda = <&msm_gpio 105 0x00>;
  i2c-gpio,delay-us = <2>;
  #address-cells = <1>;
  #size-cells = <0>;

  sm5703@25{
   compatible = "sm5703,i2c";
   reg = <0x25>;
   interrupt-parent = <&msm_gpio>;
   interrupts= <12 0>;
   sm5703,irq-gpio = <&msm_gpio 12 0x00>;
   sm5703,gpio-sda = <&msm_gpio 105 0x00>;
   sm5703,gpio-scl = <&msm_gpio 106 0x00>;
   sm5703,uarton-gpio = <&msm_gpio 114 0x00>;
   pinctrl-names = "sm5703_i2c_active","sm5703_i2c_suspend";
   pinctrl-0 = <&muic_i2c_active>;
   pinctrl-1 = <&muic_i2c_suspend>;
  };
 };

 det_zones: det_zones {
  #list-det-cells = <4>;
 };

 but_zones: but_zones {
  #list-but-cells = <3>;
 };

 earjack {
  compatible = "sec_jack";
  qcom,earjack-detect-gpio = <&msm_gpio 110 0x0>;
  qcom,earjack-sendend-gpio = <&msm_gpio 111 0x0>;
  qcom,earjack-read-vadc = <&pm8916_vadc>;

  det-zones-list = <&det_zones 0 10000 10 0>,
       <&det_zones 970 10000 10 0>,
       <&det_zones 971 10000 10 1>,
       <&det_zones 9999 10000 10 1>;
  but-zones-list = <&but_zones 0 0 311>,
      <&but_zones 3 312 360>,
       <&but_zones 1 361 480>,
       <&but_zones 2 481 999>;
  mpp-channel-scaling = <2 1 1>;
  pinctrl-names = "earjack_gpio_active","earjack_gpio_suspend";
  pinctrl-0 = <&earjack_det_act &earjack_switch_act>;
  pinctrl-1 = <&earjack_det_sus &earjack_switch_sus>;
 };
};

&usb_otg {
 qcom,hsusb-otg-phy-init-seq =
     <0x19 0x81 0x0b 0x82 0xffffffff>;
};

&sdhc_1 {
 vdd-supply = <&pm8916_l8>;
 qcom,vdd-always-on;
 qcom,vdd-lpm-sup;
 qcom,vdd-voltage-level = <2900000 2900000>;
 qcom,vdd-current-level = <200 400000>;

 vdd-io-supply = <&pm8916_l5>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 60000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off>;

 qcom,nonremovable;

 status = "ok";
};

&sdhc_2 {
 vdd-supply = <&pm8916_l11>;
 qcom,vdd-voltage-level = <2800000 2950000>;
 qcom,vdd-current-level = <15000 400000>;

 vdd-io-supply = <&pm8916_l12>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 50000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
   1 &intc 0 221 0
   2 &msm_gpio 38 0>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&msm_gpio 38 0x1>;

 status = "ok";
};

&pm8916_mpps {
 mpp@a000 {

  status = "disabled";
 };

 mpp@a100 {
  status = "ok";
  qcom,mode = <4>;
  qcom,invert = <0>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,ain-route = <1>;
  qcom,master-en = <1>;
 };

 mpp@a200 {

  status = "disabled";
 };

 mpp@a300 {
  status = "ok";
  qcom,mode = <4>;
  qcom,invert = <0>;
  qcom,output-type = <0>;
  qcom,src-sel = <0>;
  qcom,ain-route = <3>;
  qcom,master-en = <1>;
 };
};

&pm8916_gpios {
 gpio@c000 {

  status = "disabled";
 };

 gpio@c100 {

  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
 };

 gpio@c200 {

  status = "disabled";
 };

 gpio@c300 {

  status = "disabled";
 };
};

&pm8916_l6 {
 regulator-always-on;
};

&usb_noti {
 qcom,disable_control_en = <1>;
};

&mdss_mdp {
       qcom,mdss-pref-prim-intf = "dsi";
};

&mdss_dsi0 {
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &lcd_esd_det_active &bl_active &bl_i2c_active>;
 pinctrl-1 = <&mdss_dsi_suspend &lcd_esd_det_suspend &bl_suspend &bl_i2c_suspend>;
 qcom,platform-reset-gpio = <&msm_gpio 25 0>;
 qcom,platform-enable-gpio = <&msm_gpio 16 0>;
 gdsc-supply = <&gdsc_mdss>;
 vddb-supply = <&pm8916_s4>;
 vddc-supply = <&pm8916_l5>;
 qcom,platform-lane-config = [00 00 00 00 00 00 00 01 97
  00 00 00 00 05 00 00 01 97
  00 00 00 00 0a 00 00 01 97
  00 00 00 00 0f 00 00 01 97
  00 c0 00 00 00 00 00 01 bb];
 qcom,panel-supply-entries {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vddb";
   qcom,supply-min-voltage = <2100000>;
   qcom,supply-max-voltage = <2100000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };
  qcom,panel-supply-entry@1 {
   reg = <0>;
   qcom,supply-name = "vddc";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };
 };
};

&soc {
 i2c_24: i2c@24 {

  cell-index = <24>;
  compatible = "i2c-gpio";
  i2c-gpio-scl = <&msm_gpio 102 0x00>;
  i2c-gpio-sda = <&msm_gpio 101 0x00>;
  i2c-gpio,delay-us = <4>;
  lm3632@11 {
   compatible = "ti,lm3632";
   reg = <0x11>;
   backlight{
    compatible = "ti,lm3632-backlight-sky";
    backlight-ic-name = "TI-LM3632";
    backlight-en-gpio = <&msm_gpio 98 0x00>;
    backlight-panel-enp-gpio = <&msm_gpio 97 0x00>;
    backlight-panel-enn-gpio = <&msm_gpio 120 0x00>;
    backlight-ic-tuning = [
     09 41
     02 50
     03 0D
     04 05
     0A 19
     05 CC
     0D 1E
     0E 1E
     0F 1E
     0C 1F
    ];
    backlight-ic-tuning-outdoor = [
     09 01
     04 07
     05 CB
    ];
    backlight-ic-tuning-normal = [
     04 05
     05 CC
     09 41
    ];
    backlight-i2c-bl-control = [
     04 00
     05 00
    ];
   };
  };
 };
};
&qcom_tzlog {
 status = "okay";
};

&qcom_rng {
 status = "okay";
};

&qcom_crypto {
 status = "okay";
};

&qcom_cedev {
 status = "okay";
};

&qcom_seecom {
 status = "okay";
};


&tpiu {
      pinctrl-names = "sdcard", "trace", "swduart",
        "swdtrc", "jtag", "spmi";

      pinctrl-0 = <&qdsd_clk_sdcard &qdsd_cmd_sdcard
                  &qdsd_data0_sdcard &qdsd_data1_sdcard
                  &qdsd_data2_sdcard &qdsd_data3_sdcard>;
      pinctrl-1 = <&qdsd_clk_trace &qdsd_cmd_trace
                  &qdsd_data0_trace &qdsd_data1_trace
                  &qdsd_data2_trace &qdsd_data3_trace>;
      pinctrl-2 = <&qdsd_cmd_swduart &qdsd_data0_swduart
                  &qdsd_data1_swduart &qdsd_data2_swduart
                  &qdsd_data3_swduart>;
      pinctrl-3 = <&qdsd_clk_swdtrc &qdsd_cmd_swdtrc
                  &qdsd_data0_swdtrc &qdsd_data1_swdtrc
                  &qdsd_data2_swdtrc &qdsd_data3_swdtrc>;
      pinctrl-4 = <&qdsd_cmd_jtag &qdsd_data0_jtag
                  &qdsd_data1_jtag &qdsd_data2_jtag
                  &qdsd_data3_jtag>;
      pinctrl-5 = <&qdsd_clk_spmi &qdsd_cmd_spmi
                  &qdsd_data0_spmi &qdsd_data3_spmi>;
};

&pm8916_vadc {
 chan@13 {
  label = "ap_thm";
  reg = <0x13>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };
};
# 16 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dts" 2
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-memory.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-memory.dtsi"
# 1 "arch/arm/boot/dts/samsung/msm8916/msm8916-ion.dtsi" 1
# 13 "arch/arm/boot/dts/samsung/msm8916/msm8916-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@21 {
   reg = <21>;
   qcom,ion-heap-type = "SYSTEM_CONTIG";
  };

  qcom,ion-heap@8 {
   compatible = "qcom,msm-ion-reserve";
   reg = <8>;
   qcom,heap-align = <0x1000>;
   linux,contiguous-region = <&secure_mem>;
   qcom,ion-heap-type = "SECURE_DMA";
  };

  qcom,ion-heap@27 {
   compatible = "qcom,msm-ion-reserve";
   reg = <27>;
   linux,contiguous-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@28 {
                        compatible = "qcom,msm-ion-reserve";
                        reg = <28>;
                        linux,contiguous-region = <&audio_mem>;
                        qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@23 {
   compatible = "qcom,msm-ion-reserve";
   reg = <23>;
   linux,contiguous-region = <&peripheral_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@26 {
   compatible = "qcom,msm-ion-reserve";
   reg = <26>;
   linux,contiguous-region = <&modem_adsp_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 14 "arch/arm/boot/dts/samsung/msm8916/msm8916-memory.dtsi" 2

/ {
 memory {
  #address-cells = <2>;
  #size-cells = <2>;




  external_image_mem: external_image__region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x85500000 0x0 0x01300000>;
   label = "external_image_mem";
  };

  modem_adsp_mem: modem_adsp_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x86800000 0x0 0x05800000>;
   label = "modem_adsp_mem";
  };

  peripheral_mem: pheripheral_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x8C000000 0x0 0x0600000>;
   label = "peripheral_mem";
  };

  venus_mem: venus_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x8C600000 0x0 0x0500000>;
   label = "venus_mem";
  };

  secure_mem: secure_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0x6D00000>;
   label = "secure_mem";
  };

  qseecom_mem: qseecom_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0xD00000>;
   label = "qseecom_mem";
  };

  audio_mem: audio_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0x314000>;
   label = "audio_mem";
  };

  cont_splash_mem: splash_region@8E000000 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0x0 0x8E000000 0x0 0x1400000>;
   label = "cont_splash_mem";
  };
 };
};
# 17 "arch/arm/boot/dts/samsung/msm8916/msm8916-sec-o7lte-chn-r02.dts" 2

/ {
 model = "Samsung O7 CHN PROJECT Rev02";
 compatible = "qcom,msm8916-mtp", "qcom,msm8916", "qcom,mtp";



 qcom,board-id = <0xCE08FF01 2>;

};

&qcom_seecom {
 reg = <0x85A00000 0x500000>;
};

&external_image_mem {
 reg = <0x0 0x85A00000 0x0 0x00E00000>;
};
