// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_ap_int_2_2u_Recast_Binary_ap_uint_1_ap_uint_32_ap_uint_16_ThresholdsActivation_16u_8u_2u_ap_int_12_ap_int_2_1_less_equal_ap_int_12_ap_resource_lut_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TDATA,
        in0_V_TVALID,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        out_V_TREADY,
        weights_V_TDATA,
        weights_V_TVALID,
        weights_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in0_V_TDATA;
input   in0_V_TVALID;
output   in0_V_TREADY;
output  [15:0] out_V_TDATA;
output   out_V_TVALID;
input   out_V_TREADY;
input  [127:0] weights_V_TDATA;
input   weights_V_TVALID;
output   weights_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] threshs_m_thresholds_V_0_0_address0;
reg    threshs_m_thresholds_V_0_0_ce0;
wire   [9:0] threshs_m_thresholds_V_0_0_q0;
wire   [3:0] threshs_m_thresholds_V_0_1_address0;
reg    threshs_m_thresholds_V_0_1_ce0;
wire   [10:0] threshs_m_thresholds_V_0_1_q0;
wire   [3:0] threshs_m_thresholds_V_1_0_address0;
reg    threshs_m_thresholds_V_1_0_ce0;
wire   [11:0] threshs_m_thresholds_V_1_0_q0;
wire   [3:0] threshs_m_thresholds_V_1_1_address0;
reg    threshs_m_thresholds_V_1_1_ce0;
wire   [10:0] threshs_m_thresholds_V_1_1_q0;
wire   [3:0] threshs_m_thresholds_V_2_0_address0;
reg    threshs_m_thresholds_V_2_0_ce0;
wire   [10:0] threshs_m_thresholds_V_2_0_q0;
wire   [3:0] threshs_m_thresholds_V_2_1_address0;
reg    threshs_m_thresholds_V_2_1_ce0;
wire   [9:0] threshs_m_thresholds_V_2_1_q0;
wire   [3:0] threshs_m_thresholds_V_3_0_address0;
reg    threshs_m_thresholds_V_3_0_ce0;
wire   [11:0] threshs_m_thresholds_V_3_0_q0;
wire   [3:0] threshs_m_thresholds_V_3_1_address0;
reg    threshs_m_thresholds_V_3_1_ce0;
wire   [10:0] threshs_m_thresholds_V_3_1_q0;
wire   [3:0] threshs_m_thresholds_V_4_0_address0;
reg    threshs_m_thresholds_V_4_0_ce0;
wire   [11:0] threshs_m_thresholds_V_4_0_q0;
wire   [3:0] threshs_m_thresholds_V_4_1_address0;
reg    threshs_m_thresholds_V_4_1_ce0;
wire   [11:0] threshs_m_thresholds_V_4_1_q0;
wire   [3:0] threshs_m_thresholds_V_5_0_address0;
reg    threshs_m_thresholds_V_5_0_ce0;
wire   [7:0] threshs_m_thresholds_V_5_0_q0;
wire   [3:0] threshs_m_thresholds_V_5_1_address0;
reg    threshs_m_thresholds_V_5_1_ce0;
wire   [7:0] threshs_m_thresholds_V_5_1_q0;
wire   [3:0] threshs_m_thresholds_V_6_0_address0;
reg    threshs_m_thresholds_V_6_0_ce0;
wire   [7:0] threshs_m_thresholds_V_6_0_q0;
wire   [3:0] threshs_m_thresholds_V_6_1_address0;
reg    threshs_m_thresholds_V_6_1_ce0;
wire   [6:0] threshs_m_thresholds_V_6_1_q0;
wire   [3:0] threshs_m_thresholds_V_7_0_address0;
reg    threshs_m_thresholds_V_7_0_ce0;
wire   [10:0] threshs_m_thresholds_V_7_0_q0;
wire   [3:0] threshs_m_thresholds_V_7_1_address0;
reg    threshs_m_thresholds_V_7_1_ce0;
wire   [11:0] threshs_m_thresholds_V_7_1_q0;
reg    in0_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_967_p2;
wire   [0:0] icmp_ln252_fu_976_p2;
reg    out_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln289_reg_6234;
reg    weights_V_TDATA_blk_n;
reg   [21:0] i_reg_825;
wire   [21:0] i_1_fu_961_p2;
reg    ap_predicate_op107_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] trunc_ln256_fu_1176_p1;
wire   [11:0] accu_V_0_0_fu_2221_p2;
reg   [11:0] accu_V_0_0_reg_6186;
wire   [11:0] accu_V_0_1_fu_2681_p2;
reg   [11:0] accu_V_0_1_reg_6192;
wire   [11:0] accu_V_0_2_fu_3141_p2;
reg   [11:0] accu_V_0_2_reg_6198;
wire   [11:0] accu_V_0_3_fu_3601_p2;
reg   [11:0] accu_V_0_3_reg_6204;
wire   [11:0] accu_V_0_4_fu_4061_p2;
reg   [11:0] accu_V_0_4_reg_6210;
wire   [11:0] accu_V_0_5_fu_4521_p2;
reg   [11:0] accu_V_0_5_reg_6216;
wire   [11:0] accu_V_0_6_fu_4981_p2;
reg   [11:0] accu_V_0_6_reg_6222;
wire   [11:0] accu_V_0_7_fu_5441_p2;
reg   [11:0] accu_V_0_7_reg_6228;
wire   [0:0] icmp_ln289_fu_5453_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [31:0] ap_phi_mux_inElem_phi_fu_839_p74;
wire   [31:0] ap_phi_reg_pp0_iter0_inElem_reg_836;
wire   [31:0] tmp_fu_1097_p38;
wire   [63:0] idxprom2_i_fu_5507_p1;
reg   [11:0] accu_V_0_0_1_fu_414;
reg   [11:0] accu_V_0_1_1_fu_418;
reg   [11:0] accu_V_0_2_1_fu_422;
reg   [11:0] accu_V_0_3_1_fu_426;
reg   [11:0] accu_V_0_4_1_fu_430;
reg   [11:0] accu_V_0_5_1_fu_434;
reg   [11:0] accu_V_0_6_1_fu_438;
reg   [11:0] accu_V_0_7_1_fu_442;
reg   [31:0] sf_fu_446;
wire   [31:0] sf_1_fu_5447_p2;
reg   [31:0] inputBuf_V_35_fu_450;
reg   [31:0] inputBuf_V_35_1_fu_454;
reg   [31:0] inputBuf_V_35_2_fu_458;
reg   [31:0] inputBuf_V_35_3_fu_462;
reg   [31:0] inputBuf_V_35_4_fu_466;
reg   [31:0] inputBuf_V_35_5_fu_470;
reg   [31:0] inputBuf_V_35_6_fu_474;
reg   [31:0] inputBuf_V_35_7_fu_478;
reg   [31:0] inputBuf_V_35_8_fu_482;
reg   [31:0] inputBuf_V_35_9_fu_486;
reg   [31:0] inputBuf_V_35_10_fu_490;
reg   [31:0] inputBuf_V_35_11_fu_494;
reg   [31:0] inputBuf_V_35_12_fu_498;
reg   [31:0] inputBuf_V_35_13_fu_502;
reg   [31:0] inputBuf_V_35_14_fu_506;
reg   [31:0] inputBuf_V_35_15_fu_510;
reg   [31:0] inputBuf_V_35_16_fu_514;
reg   [31:0] inputBuf_V_35_17_fu_518;
reg   [31:0] inputBuf_V_35_18_fu_522;
reg   [31:0] inputBuf_V_35_19_fu_526;
reg   [31:0] inputBuf_V_35_20_fu_530;
reg   [31:0] inputBuf_V_35_21_fu_534;
reg   [31:0] inputBuf_V_35_22_fu_538;
reg   [31:0] inputBuf_V_35_23_fu_542;
reg   [31:0] inputBuf_V_35_24_fu_546;
reg   [31:0] inputBuf_V_35_25_fu_550;
reg   [31:0] inputBuf_V_35_26_fu_554;
reg   [31:0] inputBuf_V_35_27_fu_558;
reg   [31:0] inputBuf_V_35_28_fu_562;
reg   [31:0] inputBuf_V_35_29_fu_566;
reg   [31:0] inputBuf_V_35_30_fu_570;
reg   [31:0] inputBuf_V_35_31_fu_574;
reg   [31:0] inputBuf_V_35_32_fu_578;
reg   [31:0] inputBuf_V_35_33_fu_582;
reg   [31:0] inputBuf_V_35_34_fu_586;
reg   [31:0] inputBuf_V_35_35_fu_590;
reg   [31:0] nf_2_fu_594;
wire   [31:0] select_ln301_fu_5539_p3;
reg    ap_block_pp0_stage0_01001;
wire   [5:0] tmp_fu_1097_p37;
wire   [0:0] icmp_ln271_fu_1387_p2;
wire   [1:0] trunc_ln674_1_fu_1581_p1;
wire  signed [2:0] rhs_0_0_fu_1585_p1;
wire   [0:0] trunc_ln674_fu_1457_p1;
wire   [2:0] sub_ln1347_fu_1589_p2;
wire   [2:0] select_ln89_fu_1595_p3;
wire   [1:0] arg_V_read_assign_1_fu_1607_p4;
wire  signed [2:0] rhs_0_1_fu_1617_p1;
wire   [0:0] wgt_m_val_1_M_elems_V_fu_1461_p3;
wire   [2:0] sub_ln1347_1_fu_1621_p2;
wire   [2:0] select_ln89_1_fu_1627_p3;
wire   [1:0] arg_V_read_assign_2_fu_1639_p4;
wire  signed [2:0] rhs_0_2_fu_1649_p1;
wire   [0:0] wgt_m_val_2_M_elems_V_fu_1469_p3;
wire   [2:0] sub_ln1347_2_fu_1653_p2;
wire   [2:0] select_ln89_2_fu_1659_p3;
wire   [1:0] arg_V_read_assign_3_fu_1671_p4;
wire  signed [2:0] rhs_0_3_fu_1681_p1;
wire   [0:0] wgt_m_val_3_M_elems_V_fu_1477_p3;
wire   [2:0] sub_ln1347_3_fu_1685_p2;
wire   [2:0] select_ln89_3_fu_1691_p3;
wire   [1:0] arg_V_read_assign_4_fu_1703_p4;
wire  signed [2:0] rhs_0_4_fu_1713_p1;
wire   [0:0] wgt_m_val_4_M_elems_V_fu_1485_p3;
wire   [2:0] sub_ln1347_4_fu_1717_p2;
wire   [2:0] select_ln89_4_fu_1723_p3;
wire   [1:0] arg_V_read_assign_5_fu_1735_p4;
wire  signed [2:0] rhs_0_5_fu_1745_p1;
wire   [0:0] wgt_m_val_5_M_elems_V_fu_1493_p3;
wire   [2:0] sub_ln1347_5_fu_1749_p2;
wire   [2:0] select_ln89_5_fu_1755_p3;
wire   [1:0] arg_V_read_assign_6_fu_1767_p4;
wire  signed [2:0] rhs_0_6_fu_1777_p1;
wire   [0:0] wgt_m_val_6_M_elems_V_fu_1501_p3;
wire   [2:0] sub_ln1347_6_fu_1781_p2;
wire   [2:0] select_ln89_6_fu_1787_p3;
wire   [1:0] arg_V_read_assign_7_fu_1799_p4;
wire  signed [2:0] rhs_0_7_fu_1809_p1;
wire   [0:0] wgt_m_val_7_M_elems_V_fu_1509_p3;
wire   [2:0] sub_ln1347_7_fu_1813_p2;
wire   [2:0] select_ln89_7_fu_1819_p3;
wire   [1:0] arg_V_read_assign_8_fu_1831_p4;
wire  signed [2:0] rhs_0_8_fu_1841_p1;
wire   [0:0] wgt_m_val_8_M_elems_V_fu_1517_p3;
wire   [2:0] sub_ln1347_8_fu_1845_p2;
wire   [2:0] select_ln89_8_fu_1851_p3;
wire   [1:0] arg_V_read_assign_9_fu_1863_p4;
wire  signed [2:0] rhs_0_9_fu_1873_p1;
wire   [0:0] wgt_m_val_9_M_elems_V_fu_1525_p3;
wire   [2:0] sub_ln1347_9_fu_1877_p2;
wire   [2:0] select_ln89_9_fu_1883_p3;
wire   [1:0] arg_V_read_assign_s_fu_1895_p4;
wire  signed [2:0] rhs_0_10_fu_1905_p1;
wire   [0:0] wgt_m_val_10_M_elems_V_fu_1533_p3;
wire   [2:0] sub_ln1347_10_fu_1909_p2;
wire   [2:0] select_ln89_10_fu_1915_p3;
wire   [1:0] arg_V_read_assign_10_fu_1927_p4;
wire  signed [2:0] rhs_0_11_fu_1937_p1;
wire   [0:0] wgt_m_val_11_M_elems_V_fu_1541_p3;
wire   [2:0] sub_ln1347_11_fu_1941_p2;
wire   [2:0] select_ln89_11_fu_1947_p3;
wire   [1:0] arg_V_read_assign_11_fu_1959_p4;
wire  signed [2:0] rhs_0_12_fu_1969_p1;
wire   [0:0] wgt_m_val_12_M_elems_V_fu_1549_p3;
wire   [2:0] sub_ln1347_12_fu_1973_p2;
wire   [2:0] select_ln89_12_fu_1979_p3;
wire   [1:0] arg_V_read_assign_12_fu_1991_p4;
wire  signed [2:0] rhs_0_13_fu_2001_p1;
wire   [0:0] wgt_m_val_13_M_elems_V_fu_1557_p3;
wire   [2:0] sub_ln1347_13_fu_2005_p2;
wire   [2:0] select_ln89_13_fu_2011_p3;
wire   [1:0] arg_V_read_assign_13_fu_2023_p4;
wire  signed [2:0] rhs_0_14_fu_2033_p1;
wire   [0:0] wgt_m_val_14_M_elems_V_fu_1565_p3;
wire   [2:0] sub_ln1347_14_fu_2037_p2;
wire   [2:0] select_ln89_14_fu_2043_p3;
wire   [1:0] arg_V_read_assign_14_fu_2055_p4;
wire  signed [2:0] rhs_0_15_fu_2065_p1;
wire   [0:0] wgt_m_val_15_M_elems_V_fu_1573_p3;
wire   [2:0] sub_ln1347_15_fu_2069_p2;
wire   [2:0] select_ln89_15_fu_2075_p3;
wire   [11:0] select_ln271_7_fu_1449_p3;
wire  signed [11:0] sext_ln691_fu_2019_p1;
wire  signed [3:0] sext_ln674_13_fu_2051_p1;
wire  signed [3:0] sext_ln674_12_fu_1987_p1;
wire   [3:0] add_ln691_1_fu_2093_p2;
wire  signed [11:0] sext_ln691_2_fu_2099_p1;
wire   [11:0] add_ln691_fu_2087_p2;
wire  signed [3:0] sext_ln674_11_fu_1955_p1;
wire  signed [3:0] sext_ln674_8_fu_1859_p1;
wire   [3:0] add_ln691_3_fu_2109_p2;
wire  signed [3:0] sext_ln674_7_fu_1827_p1;
wire  signed [3:0] sext_ln674_10_fu_1923_p1;
wire   [3:0] add_ln691_4_fu_2119_p2;
wire  signed [4:0] sext_ln691_4_fu_2125_p1;
wire  signed [4:0] sext_ln691_3_fu_2115_p1;
wire   [4:0] add_ln691_5_fu_2129_p2;
wire  signed [11:0] sext_ln691_5_fu_2135_p1;
wire   [11:0] add_ln691_2_fu_2103_p2;
wire  signed [3:0] sext_ln674_9_fu_1891_p1;
wire  signed [3:0] sext_ln674_fu_1603_p1;
wire   [3:0] add_ln691_7_fu_2145_p2;
wire  signed [3:0] sext_ln674_2_fu_1667_p1;
wire  signed [3:0] sext_ln674_1_fu_1635_p1;
wire   [3:0] add_ln691_8_fu_2155_p2;
wire  signed [4:0] sext_ln691_7_fu_2161_p1;
wire  signed [4:0] sext_ln691_6_fu_2151_p1;
wire   [4:0] add_ln691_9_fu_2165_p2;
wire  signed [3:0] sext_ln674_4_fu_1731_p1;
wire  signed [3:0] sext_ln674_3_fu_1699_p1;
wire   [3:0] add_ln691_10_fu_2175_p2;
wire  signed [3:0] sext_ln674_5_fu_1763_p1;
wire  signed [3:0] sext_ln691_1_fu_2083_p1;
wire   [3:0] add_ln691_11_fu_2185_p2;
wire  signed [3:0] sext_ln674_6_fu_1795_p1;
wire   [3:0] add_ln691_12_fu_2191_p2;
wire  signed [4:0] sext_ln691_10_fu_2197_p1;
wire  signed [4:0] sext_ln691_9_fu_2181_p1;
wire   [4:0] add_ln691_13_fu_2201_p2;
wire  signed [5:0] sext_ln691_11_fu_2207_p1;
wire  signed [5:0] sext_ln691_8_fu_2171_p1;
wire   [5:0] add_ln691_14_fu_2211_p2;
wire  signed [11:0] sext_ln691_12_fu_2217_p1;
wire   [11:0] add_ln691_6_fu_2139_p2;
wire   [0:0] tmp_18_fu_2227_p3;
wire   [2:0] select_ln89_16_fu_2355_p3;
wire   [0:0] wgt_m_val_1_M_elems_V_1_fu_2235_p3;
wire   [2:0] select_ln89_17_fu_2367_p3;
wire   [0:0] wgt_m_val_2_M_elems_V_1_fu_2243_p3;
wire   [2:0] select_ln89_18_fu_2379_p3;
wire   [0:0] wgt_m_val_3_M_elems_V_1_fu_2251_p3;
wire   [2:0] select_ln89_19_fu_2391_p3;
wire   [0:0] wgt_m_val_4_M_elems_V_1_fu_2259_p3;
wire   [2:0] select_ln89_20_fu_2403_p3;
wire   [0:0] wgt_m_val_5_M_elems_V_1_fu_2267_p3;
wire   [2:0] select_ln89_21_fu_2415_p3;
wire   [0:0] wgt_m_val_6_M_elems_V_1_fu_2275_p3;
wire   [2:0] select_ln89_22_fu_2427_p3;
wire   [0:0] wgt_m_val_7_M_elems_V_1_fu_2283_p3;
wire   [2:0] select_ln89_23_fu_2439_p3;
wire   [0:0] wgt_m_val_8_M_elems_V_1_fu_2291_p3;
wire   [2:0] select_ln89_24_fu_2451_p3;
wire   [0:0] wgt_m_val_9_M_elems_V_1_fu_2299_p3;
wire   [2:0] select_ln89_25_fu_2463_p3;
wire   [0:0] wgt_m_val_10_M_elems_V_1_fu_2307_p3;
wire   [2:0] select_ln89_26_fu_2475_p3;
wire   [0:0] wgt_m_val_11_M_elems_V_1_fu_2315_p3;
wire   [2:0] select_ln89_27_fu_2487_p3;
wire   [0:0] wgt_m_val_12_M_elems_V_1_fu_2323_p3;
wire   [2:0] select_ln89_28_fu_2499_p3;
wire   [0:0] wgt_m_val_13_M_elems_V_1_fu_2331_p3;
wire   [2:0] select_ln89_29_fu_2511_p3;
wire   [0:0] wgt_m_val_14_M_elems_V_1_fu_2339_p3;
wire   [2:0] select_ln89_30_fu_2523_p3;
wire   [0:0] wgt_m_val_15_M_elems_V_1_fu_2347_p3;
wire   [2:0] select_ln89_31_fu_2535_p3;
wire   [11:0] select_ln271_6_fu_1441_p3;
wire  signed [11:0] sext_ln691_13_fu_2519_p1;
wire  signed [3:0] sext_ln89_13_fu_2531_p1;
wire  signed [3:0] sext_ln89_12_fu_2507_p1;
wire   [3:0] add_ln691_17_fu_2553_p2;
wire  signed [11:0] sext_ln691_15_fu_2559_p1;
wire   [11:0] add_ln691_16_fu_2547_p2;
wire  signed [3:0] sext_ln89_11_fu_2495_p1;
wire  signed [3:0] sext_ln89_8_fu_2459_p1;
wire   [3:0] add_ln691_19_fu_2569_p2;
wire  signed [3:0] sext_ln89_7_fu_2447_p1;
wire  signed [3:0] sext_ln89_10_fu_2483_p1;
wire   [3:0] add_ln691_20_fu_2579_p2;
wire  signed [4:0] sext_ln691_17_fu_2585_p1;
wire  signed [4:0] sext_ln691_16_fu_2575_p1;
wire   [4:0] add_ln691_21_fu_2589_p2;
wire  signed [11:0] sext_ln691_18_fu_2595_p1;
wire   [11:0] add_ln691_18_fu_2563_p2;
wire  signed [3:0] sext_ln89_9_fu_2471_p1;
wire  signed [3:0] sext_ln89_fu_2363_p1;
wire   [3:0] add_ln691_23_fu_2605_p2;
wire  signed [3:0] sext_ln89_2_fu_2387_p1;
wire  signed [3:0] sext_ln89_1_fu_2375_p1;
wire   [3:0] add_ln691_24_fu_2615_p2;
wire  signed [4:0] sext_ln691_20_fu_2621_p1;
wire  signed [4:0] sext_ln691_19_fu_2611_p1;
wire   [4:0] add_ln691_25_fu_2625_p2;
wire  signed [3:0] sext_ln89_4_fu_2411_p1;
wire  signed [3:0] sext_ln89_3_fu_2399_p1;
wire   [3:0] add_ln691_26_fu_2635_p2;
wire  signed [3:0] sext_ln89_5_fu_2423_p1;
wire  signed [3:0] sext_ln691_14_fu_2543_p1;
wire   [3:0] add_ln691_27_fu_2645_p2;
wire  signed [3:0] sext_ln89_6_fu_2435_p1;
wire   [3:0] add_ln691_28_fu_2651_p2;
wire  signed [4:0] sext_ln691_23_fu_2657_p1;
wire  signed [4:0] sext_ln691_22_fu_2641_p1;
wire   [4:0] add_ln691_29_fu_2661_p2;
wire  signed [5:0] sext_ln691_24_fu_2667_p1;
wire  signed [5:0] sext_ln691_21_fu_2631_p1;
wire   [5:0] add_ln691_30_fu_2671_p2;
wire  signed [11:0] sext_ln691_25_fu_2677_p1;
wire   [11:0] add_ln691_22_fu_2599_p2;
wire   [0:0] tmp_34_fu_2687_p3;
wire   [2:0] select_ln89_32_fu_2815_p3;
wire   [0:0] wgt_m_val_1_M_elems_V_2_fu_2695_p3;
wire   [2:0] select_ln89_33_fu_2827_p3;
wire   [0:0] wgt_m_val_2_M_elems_V_2_fu_2703_p3;
wire   [2:0] select_ln89_34_fu_2839_p3;
wire   [0:0] wgt_m_val_3_M_elems_V_2_fu_2711_p3;
wire   [2:0] select_ln89_35_fu_2851_p3;
wire   [0:0] wgt_m_val_4_M_elems_V_2_fu_2719_p3;
wire   [2:0] select_ln89_36_fu_2863_p3;
wire   [0:0] wgt_m_val_5_M_elems_V_2_fu_2727_p3;
wire   [2:0] select_ln89_37_fu_2875_p3;
wire   [0:0] wgt_m_val_6_M_elems_V_2_fu_2735_p3;
wire   [2:0] select_ln89_38_fu_2887_p3;
wire   [0:0] wgt_m_val_7_M_elems_V_2_fu_2743_p3;
wire   [2:0] select_ln89_39_fu_2899_p3;
wire   [0:0] wgt_m_val_8_M_elems_V_2_fu_2751_p3;
wire   [2:0] select_ln89_40_fu_2911_p3;
wire   [0:0] wgt_m_val_9_M_elems_V_2_fu_2759_p3;
wire   [2:0] select_ln89_41_fu_2923_p3;
wire   [0:0] wgt_m_val_10_M_elems_V_2_fu_2767_p3;
wire   [2:0] select_ln89_42_fu_2935_p3;
wire   [0:0] wgt_m_val_11_M_elems_V_2_fu_2775_p3;
wire   [2:0] select_ln89_43_fu_2947_p3;
wire   [0:0] wgt_m_val_12_M_elems_V_2_fu_2783_p3;
wire   [2:0] select_ln89_44_fu_2959_p3;
wire   [0:0] wgt_m_val_13_M_elems_V_2_fu_2791_p3;
wire   [2:0] select_ln89_45_fu_2971_p3;
wire   [0:0] wgt_m_val_14_M_elems_V_2_fu_2799_p3;
wire   [2:0] select_ln89_46_fu_2983_p3;
wire   [0:0] wgt_m_val_15_M_elems_V_2_fu_2807_p3;
wire   [2:0] select_ln89_47_fu_2995_p3;
wire   [11:0] select_ln271_5_fu_1433_p3;
wire  signed [11:0] sext_ln691_26_fu_2979_p1;
wire  signed [3:0] sext_ln89_27_fu_2991_p1;
wire  signed [3:0] sext_ln89_26_fu_2967_p1;
wire   [3:0] add_ln691_33_fu_3013_p2;
wire  signed [11:0] sext_ln691_28_fu_3019_p1;
wire   [11:0] add_ln691_32_fu_3007_p2;
wire  signed [3:0] sext_ln89_25_fu_2955_p1;
wire  signed [3:0] sext_ln89_22_fu_2919_p1;
wire   [3:0] add_ln691_35_fu_3029_p2;
wire  signed [3:0] sext_ln89_21_fu_2907_p1;
wire  signed [3:0] sext_ln89_24_fu_2943_p1;
wire   [3:0] add_ln691_36_fu_3039_p2;
wire  signed [4:0] sext_ln691_30_fu_3045_p1;
wire  signed [4:0] sext_ln691_29_fu_3035_p1;
wire   [4:0] add_ln691_37_fu_3049_p2;
wire  signed [11:0] sext_ln691_31_fu_3055_p1;
wire   [11:0] add_ln691_34_fu_3023_p2;
wire  signed [3:0] sext_ln89_23_fu_2931_p1;
wire  signed [3:0] sext_ln89_14_fu_2823_p1;
wire   [3:0] add_ln691_39_fu_3065_p2;
wire  signed [3:0] sext_ln89_16_fu_2847_p1;
wire  signed [3:0] sext_ln89_15_fu_2835_p1;
wire   [3:0] add_ln691_40_fu_3075_p2;
wire  signed [4:0] sext_ln691_33_fu_3081_p1;
wire  signed [4:0] sext_ln691_32_fu_3071_p1;
wire   [4:0] add_ln691_41_fu_3085_p2;
wire  signed [3:0] sext_ln89_18_fu_2871_p1;
wire  signed [3:0] sext_ln89_17_fu_2859_p1;
wire   [3:0] add_ln691_42_fu_3095_p2;
wire  signed [3:0] sext_ln89_19_fu_2883_p1;
wire  signed [3:0] sext_ln691_27_fu_3003_p1;
wire   [3:0] add_ln691_43_fu_3105_p2;
wire  signed [3:0] sext_ln89_20_fu_2895_p1;
wire   [3:0] add_ln691_44_fu_3111_p2;
wire  signed [4:0] sext_ln691_36_fu_3117_p1;
wire  signed [4:0] sext_ln691_35_fu_3101_p1;
wire   [4:0] add_ln691_45_fu_3121_p2;
wire  signed [5:0] sext_ln691_37_fu_3127_p1;
wire  signed [5:0] sext_ln691_34_fu_3091_p1;
wire   [5:0] add_ln691_46_fu_3131_p2;
wire  signed [11:0] sext_ln691_38_fu_3137_p1;
wire   [11:0] add_ln691_38_fu_3059_p2;
wire   [0:0] tmp_50_fu_3147_p3;
wire   [2:0] select_ln89_48_fu_3275_p3;
wire   [0:0] wgt_m_val_1_M_elems_V_3_fu_3155_p3;
wire   [2:0] select_ln89_49_fu_3287_p3;
wire   [0:0] wgt_m_val_2_M_elems_V_3_fu_3163_p3;
wire   [2:0] select_ln89_50_fu_3299_p3;
wire   [0:0] wgt_m_val_3_M_elems_V_3_fu_3171_p3;
wire   [2:0] select_ln89_51_fu_3311_p3;
wire   [0:0] wgt_m_val_4_M_elems_V_3_fu_3179_p3;
wire   [2:0] select_ln89_52_fu_3323_p3;
wire   [0:0] wgt_m_val_5_M_elems_V_3_fu_3187_p3;
wire   [2:0] select_ln89_53_fu_3335_p3;
wire   [0:0] wgt_m_val_6_M_elems_V_3_fu_3195_p3;
wire   [2:0] select_ln89_54_fu_3347_p3;
wire   [0:0] wgt_m_val_7_M_elems_V_3_fu_3203_p3;
wire   [2:0] select_ln89_55_fu_3359_p3;
wire   [0:0] wgt_m_val_8_M_elems_V_3_fu_3211_p3;
wire   [2:0] select_ln89_56_fu_3371_p3;
wire   [0:0] wgt_m_val_9_M_elems_V_3_fu_3219_p3;
wire   [2:0] select_ln89_57_fu_3383_p3;
wire   [0:0] wgt_m_val_10_M_elems_V_3_fu_3227_p3;
wire   [2:0] select_ln89_58_fu_3395_p3;
wire   [0:0] wgt_m_val_11_M_elems_V_3_fu_3235_p3;
wire   [2:0] select_ln89_59_fu_3407_p3;
wire   [0:0] wgt_m_val_12_M_elems_V_3_fu_3243_p3;
wire   [2:0] select_ln89_60_fu_3419_p3;
wire   [0:0] wgt_m_val_13_M_elems_V_3_fu_3251_p3;
wire   [2:0] select_ln89_61_fu_3431_p3;
wire   [0:0] wgt_m_val_14_M_elems_V_3_fu_3259_p3;
wire   [2:0] select_ln89_62_fu_3443_p3;
wire   [0:0] wgt_m_val_15_M_elems_V_3_fu_3267_p3;
wire   [2:0] select_ln89_63_fu_3455_p3;
wire   [11:0] select_ln271_4_fu_1425_p3;
wire  signed [11:0] sext_ln691_39_fu_3439_p1;
wire  signed [3:0] sext_ln89_41_fu_3451_p1;
wire  signed [3:0] sext_ln89_40_fu_3427_p1;
wire   [3:0] add_ln691_49_fu_3473_p2;
wire  signed [11:0] sext_ln691_41_fu_3479_p1;
wire   [11:0] add_ln691_48_fu_3467_p2;
wire  signed [3:0] sext_ln89_39_fu_3415_p1;
wire  signed [3:0] sext_ln89_36_fu_3379_p1;
wire   [3:0] add_ln691_51_fu_3489_p2;
wire  signed [3:0] sext_ln89_35_fu_3367_p1;
wire  signed [3:0] sext_ln89_38_fu_3403_p1;
wire   [3:0] add_ln691_52_fu_3499_p2;
wire  signed [4:0] sext_ln691_43_fu_3505_p1;
wire  signed [4:0] sext_ln691_42_fu_3495_p1;
wire   [4:0] add_ln691_53_fu_3509_p2;
wire  signed [11:0] sext_ln691_44_fu_3515_p1;
wire   [11:0] add_ln691_50_fu_3483_p2;
wire  signed [3:0] sext_ln89_37_fu_3391_p1;
wire  signed [3:0] sext_ln89_28_fu_3283_p1;
wire   [3:0] add_ln691_55_fu_3525_p2;
wire  signed [3:0] sext_ln89_30_fu_3307_p1;
wire  signed [3:0] sext_ln89_29_fu_3295_p1;
wire   [3:0] add_ln691_56_fu_3535_p2;
wire  signed [4:0] sext_ln691_46_fu_3541_p1;
wire  signed [4:0] sext_ln691_45_fu_3531_p1;
wire   [4:0] add_ln691_57_fu_3545_p2;
wire  signed [3:0] sext_ln89_32_fu_3331_p1;
wire  signed [3:0] sext_ln89_31_fu_3319_p1;
wire   [3:0] add_ln691_58_fu_3555_p2;
wire  signed [3:0] sext_ln89_33_fu_3343_p1;
wire  signed [3:0] sext_ln691_40_fu_3463_p1;
wire   [3:0] add_ln691_59_fu_3565_p2;
wire  signed [3:0] sext_ln89_34_fu_3355_p1;
wire   [3:0] add_ln691_60_fu_3571_p2;
wire  signed [4:0] sext_ln691_49_fu_3577_p1;
wire  signed [4:0] sext_ln691_48_fu_3561_p1;
wire   [4:0] add_ln691_61_fu_3581_p2;
wire  signed [5:0] sext_ln691_50_fu_3587_p1;
wire  signed [5:0] sext_ln691_47_fu_3551_p1;
wire   [5:0] add_ln691_62_fu_3591_p2;
wire  signed [11:0] sext_ln691_51_fu_3597_p1;
wire   [11:0] add_ln691_54_fu_3519_p2;
wire   [0:0] tmp_66_fu_3607_p3;
wire   [2:0] select_ln89_64_fu_3735_p3;
wire   [0:0] wgt_m_val_1_M_elems_V_4_fu_3615_p3;
wire   [2:0] select_ln89_65_fu_3747_p3;
wire   [0:0] wgt_m_val_2_M_elems_V_4_fu_3623_p3;
wire   [2:0] select_ln89_66_fu_3759_p3;
wire   [0:0] wgt_m_val_3_M_elems_V_4_fu_3631_p3;
wire   [2:0] select_ln89_67_fu_3771_p3;
wire   [0:0] wgt_m_val_4_M_elems_V_4_fu_3639_p3;
wire   [2:0] select_ln89_68_fu_3783_p3;
wire   [0:0] wgt_m_val_5_M_elems_V_4_fu_3647_p3;
wire   [2:0] select_ln89_69_fu_3795_p3;
wire   [0:0] wgt_m_val_6_M_elems_V_4_fu_3655_p3;
wire   [2:0] select_ln89_70_fu_3807_p3;
wire   [0:0] wgt_m_val_7_M_elems_V_4_fu_3663_p3;
wire   [2:0] select_ln89_71_fu_3819_p3;
wire   [0:0] wgt_m_val_8_M_elems_V_4_fu_3671_p3;
wire   [2:0] select_ln89_72_fu_3831_p3;
wire   [0:0] wgt_m_val_9_M_elems_V_4_fu_3679_p3;
wire   [2:0] select_ln89_73_fu_3843_p3;
wire   [0:0] wgt_m_val_10_M_elems_V_4_fu_3687_p3;
wire   [2:0] select_ln89_74_fu_3855_p3;
wire   [0:0] wgt_m_val_11_M_elems_V_4_fu_3695_p3;
wire   [2:0] select_ln89_75_fu_3867_p3;
wire   [0:0] wgt_m_val_12_M_elems_V_4_fu_3703_p3;
wire   [2:0] select_ln89_76_fu_3879_p3;
wire   [0:0] wgt_m_val_13_M_elems_V_4_fu_3711_p3;
wire   [2:0] select_ln89_77_fu_3891_p3;
wire   [0:0] wgt_m_val_14_M_elems_V_4_fu_3719_p3;
wire   [2:0] select_ln89_78_fu_3903_p3;
wire   [0:0] wgt_m_val_15_M_elems_V_4_fu_3727_p3;
wire   [2:0] select_ln89_79_fu_3915_p3;
wire   [11:0] select_ln271_3_fu_1417_p3;
wire  signed [11:0] sext_ln691_52_fu_3899_p1;
wire  signed [3:0] sext_ln89_55_fu_3911_p1;
wire  signed [3:0] sext_ln89_54_fu_3887_p1;
wire   [3:0] add_ln691_65_fu_3933_p2;
wire  signed [11:0] sext_ln691_54_fu_3939_p1;
wire   [11:0] add_ln691_64_fu_3927_p2;
wire  signed [3:0] sext_ln89_53_fu_3875_p1;
wire  signed [3:0] sext_ln89_50_fu_3839_p1;
wire   [3:0] add_ln691_67_fu_3949_p2;
wire  signed [3:0] sext_ln89_49_fu_3827_p1;
wire  signed [3:0] sext_ln89_52_fu_3863_p1;
wire   [3:0] add_ln691_68_fu_3959_p2;
wire  signed [4:0] sext_ln691_56_fu_3965_p1;
wire  signed [4:0] sext_ln691_55_fu_3955_p1;
wire   [4:0] add_ln691_69_fu_3969_p2;
wire  signed [11:0] sext_ln691_57_fu_3975_p1;
wire   [11:0] add_ln691_66_fu_3943_p2;
wire  signed [3:0] sext_ln89_51_fu_3851_p1;
wire  signed [3:0] sext_ln89_42_fu_3743_p1;
wire   [3:0] add_ln691_71_fu_3985_p2;
wire  signed [3:0] sext_ln89_44_fu_3767_p1;
wire  signed [3:0] sext_ln89_43_fu_3755_p1;
wire   [3:0] add_ln691_72_fu_3995_p2;
wire  signed [4:0] sext_ln691_59_fu_4001_p1;
wire  signed [4:0] sext_ln691_58_fu_3991_p1;
wire   [4:0] add_ln691_73_fu_4005_p2;
wire  signed [3:0] sext_ln89_46_fu_3791_p1;
wire  signed [3:0] sext_ln89_45_fu_3779_p1;
wire   [3:0] add_ln691_74_fu_4015_p2;
wire  signed [3:0] sext_ln89_47_fu_3803_p1;
wire  signed [3:0] sext_ln691_53_fu_3923_p1;
wire   [3:0] add_ln691_75_fu_4025_p2;
wire  signed [3:0] sext_ln89_48_fu_3815_p1;
wire   [3:0] add_ln691_76_fu_4031_p2;
wire  signed [4:0] sext_ln691_62_fu_4037_p1;
wire  signed [4:0] sext_ln691_61_fu_4021_p1;
wire   [4:0] add_ln691_77_fu_4041_p2;
wire  signed [5:0] sext_ln691_63_fu_4047_p1;
wire  signed [5:0] sext_ln691_60_fu_4011_p1;
wire   [5:0] add_ln691_78_fu_4051_p2;
wire  signed [11:0] sext_ln691_64_fu_4057_p1;
wire   [11:0] add_ln691_70_fu_3979_p2;
wire   [0:0] tmp_82_fu_4067_p3;
wire   [2:0] select_ln89_80_fu_4195_p3;
wire   [0:0] wgt_m_val_1_M_elems_V_5_fu_4075_p3;
wire   [2:0] select_ln89_81_fu_4207_p3;
wire   [0:0] wgt_m_val_2_M_elems_V_5_fu_4083_p3;
wire   [2:0] select_ln89_82_fu_4219_p3;
wire   [0:0] wgt_m_val_3_M_elems_V_5_fu_4091_p3;
wire   [2:0] select_ln89_83_fu_4231_p3;
wire   [0:0] wgt_m_val_4_M_elems_V_5_fu_4099_p3;
wire   [2:0] select_ln89_84_fu_4243_p3;
wire   [0:0] wgt_m_val_5_M_elems_V_5_fu_4107_p3;
wire   [2:0] select_ln89_85_fu_4255_p3;
wire   [0:0] wgt_m_val_6_M_elems_V_5_fu_4115_p3;
wire   [2:0] select_ln89_86_fu_4267_p3;
wire   [0:0] wgt_m_val_7_M_elems_V_5_fu_4123_p3;
wire   [2:0] select_ln89_87_fu_4279_p3;
wire   [0:0] wgt_m_val_8_M_elems_V_5_fu_4131_p3;
wire   [2:0] select_ln89_88_fu_4291_p3;
wire   [0:0] wgt_m_val_9_M_elems_V_5_fu_4139_p3;
wire   [2:0] select_ln89_89_fu_4303_p3;
wire   [0:0] wgt_m_val_10_M_elems_V_5_fu_4147_p3;
wire   [2:0] select_ln89_90_fu_4315_p3;
wire   [0:0] wgt_m_val_11_M_elems_V_5_fu_4155_p3;
wire   [2:0] select_ln89_91_fu_4327_p3;
wire   [0:0] wgt_m_val_12_M_elems_V_5_fu_4163_p3;
wire   [2:0] select_ln89_92_fu_4339_p3;
wire   [0:0] wgt_m_val_13_M_elems_V_5_fu_4171_p3;
wire   [2:0] select_ln89_93_fu_4351_p3;
wire   [0:0] wgt_m_val_14_M_elems_V_5_fu_4179_p3;
wire   [2:0] select_ln89_94_fu_4363_p3;
wire   [0:0] wgt_m_val_15_M_elems_V_5_fu_4187_p3;
wire   [2:0] select_ln89_95_fu_4375_p3;
wire   [11:0] select_ln271_2_fu_1409_p3;
wire  signed [11:0] sext_ln691_65_fu_4359_p1;
wire  signed [3:0] sext_ln89_69_fu_4371_p1;
wire  signed [3:0] sext_ln89_68_fu_4347_p1;
wire   [3:0] add_ln691_81_fu_4393_p2;
wire  signed [11:0] sext_ln691_67_fu_4399_p1;
wire   [11:0] add_ln691_80_fu_4387_p2;
wire  signed [3:0] sext_ln89_67_fu_4335_p1;
wire  signed [3:0] sext_ln89_64_fu_4299_p1;
wire   [3:0] add_ln691_83_fu_4409_p2;
wire  signed [3:0] sext_ln89_63_fu_4287_p1;
wire  signed [3:0] sext_ln89_66_fu_4323_p1;
wire   [3:0] add_ln691_84_fu_4419_p2;
wire  signed [4:0] sext_ln691_69_fu_4425_p1;
wire  signed [4:0] sext_ln691_68_fu_4415_p1;
wire   [4:0] add_ln691_85_fu_4429_p2;
wire  signed [11:0] sext_ln691_70_fu_4435_p1;
wire   [11:0] add_ln691_82_fu_4403_p2;
wire  signed [3:0] sext_ln89_65_fu_4311_p1;
wire  signed [3:0] sext_ln89_56_fu_4203_p1;
wire   [3:0] add_ln691_87_fu_4445_p2;
wire  signed [3:0] sext_ln89_58_fu_4227_p1;
wire  signed [3:0] sext_ln89_57_fu_4215_p1;
wire   [3:0] add_ln691_88_fu_4455_p2;
wire  signed [4:0] sext_ln691_72_fu_4461_p1;
wire  signed [4:0] sext_ln691_71_fu_4451_p1;
wire   [4:0] add_ln691_89_fu_4465_p2;
wire  signed [3:0] sext_ln89_60_fu_4251_p1;
wire  signed [3:0] sext_ln89_59_fu_4239_p1;
wire   [3:0] add_ln691_90_fu_4475_p2;
wire  signed [3:0] sext_ln89_61_fu_4263_p1;
wire  signed [3:0] sext_ln691_66_fu_4383_p1;
wire   [3:0] add_ln691_91_fu_4485_p2;
wire  signed [3:0] sext_ln89_62_fu_4275_p1;
wire   [3:0] add_ln691_92_fu_4491_p2;
wire  signed [4:0] sext_ln691_75_fu_4497_p1;
wire  signed [4:0] sext_ln691_74_fu_4481_p1;
wire   [4:0] add_ln691_93_fu_4501_p2;
wire  signed [5:0] sext_ln691_76_fu_4507_p1;
wire  signed [5:0] sext_ln691_73_fu_4471_p1;
wire   [5:0] add_ln691_94_fu_4511_p2;
wire  signed [11:0] sext_ln691_77_fu_4517_p1;
wire   [11:0] add_ln691_86_fu_4439_p2;
wire   [0:0] tmp_98_fu_4527_p3;
wire   [2:0] select_ln89_96_fu_4655_p3;
wire   [0:0] wgt_m_val_1_M_elems_V_6_fu_4535_p3;
wire   [2:0] select_ln89_97_fu_4667_p3;
wire   [0:0] wgt_m_val_2_M_elems_V_6_fu_4543_p3;
wire   [2:0] select_ln89_98_fu_4679_p3;
wire   [0:0] wgt_m_val_3_M_elems_V_6_fu_4551_p3;
wire   [2:0] select_ln89_99_fu_4691_p3;
wire   [0:0] wgt_m_val_4_M_elems_V_6_fu_4559_p3;
wire   [2:0] select_ln89_100_fu_4703_p3;
wire   [0:0] wgt_m_val_5_M_elems_V_6_fu_4567_p3;
wire   [2:0] select_ln89_101_fu_4715_p3;
wire   [0:0] wgt_m_val_6_M_elems_V_6_fu_4575_p3;
wire   [2:0] select_ln89_102_fu_4727_p3;
wire   [0:0] wgt_m_val_7_M_elems_V_6_fu_4583_p3;
wire   [2:0] select_ln89_103_fu_4739_p3;
wire   [0:0] wgt_m_val_8_M_elems_V_6_fu_4591_p3;
wire   [2:0] select_ln89_104_fu_4751_p3;
wire   [0:0] wgt_m_val_9_M_elems_V_6_fu_4599_p3;
wire   [2:0] select_ln89_105_fu_4763_p3;
wire   [0:0] wgt_m_val_10_M_elems_V_6_fu_4607_p3;
wire   [2:0] select_ln89_106_fu_4775_p3;
wire   [0:0] wgt_m_val_11_M_elems_V_6_fu_4615_p3;
wire   [2:0] select_ln89_107_fu_4787_p3;
wire   [0:0] wgt_m_val_12_M_elems_V_6_fu_4623_p3;
wire   [2:0] select_ln89_108_fu_4799_p3;
wire   [0:0] wgt_m_val_13_M_elems_V_6_fu_4631_p3;
wire   [2:0] select_ln89_109_fu_4811_p3;
wire   [0:0] wgt_m_val_14_M_elems_V_6_fu_4639_p3;
wire   [2:0] select_ln89_110_fu_4823_p3;
wire   [0:0] wgt_m_val_15_M_elems_V_6_fu_4647_p3;
wire   [2:0] select_ln89_111_fu_4835_p3;
wire   [11:0] select_ln271_1_fu_1401_p3;
wire  signed [11:0] sext_ln691_78_fu_4819_p1;
wire  signed [3:0] sext_ln89_83_fu_4831_p1;
wire  signed [3:0] sext_ln89_82_fu_4807_p1;
wire   [3:0] add_ln691_97_fu_4853_p2;
wire  signed [11:0] sext_ln691_80_fu_4859_p1;
wire   [11:0] add_ln691_96_fu_4847_p2;
wire  signed [3:0] sext_ln89_81_fu_4795_p1;
wire  signed [3:0] sext_ln89_78_fu_4759_p1;
wire   [3:0] add_ln691_99_fu_4869_p2;
wire  signed [3:0] sext_ln89_77_fu_4747_p1;
wire  signed [3:0] sext_ln89_80_fu_4783_p1;
wire   [3:0] add_ln691_100_fu_4879_p2;
wire  signed [4:0] sext_ln691_82_fu_4885_p1;
wire  signed [4:0] sext_ln691_81_fu_4875_p1;
wire   [4:0] add_ln691_101_fu_4889_p2;
wire  signed [11:0] sext_ln691_83_fu_4895_p1;
wire   [11:0] add_ln691_98_fu_4863_p2;
wire  signed [3:0] sext_ln89_79_fu_4771_p1;
wire  signed [3:0] sext_ln89_70_fu_4663_p1;
wire   [3:0] add_ln691_103_fu_4905_p2;
wire  signed [3:0] sext_ln89_72_fu_4687_p1;
wire  signed [3:0] sext_ln89_71_fu_4675_p1;
wire   [3:0] add_ln691_104_fu_4915_p2;
wire  signed [4:0] sext_ln691_85_fu_4921_p1;
wire  signed [4:0] sext_ln691_84_fu_4911_p1;
wire   [4:0] add_ln691_105_fu_4925_p2;
wire  signed [3:0] sext_ln89_74_fu_4711_p1;
wire  signed [3:0] sext_ln89_73_fu_4699_p1;
wire   [3:0] add_ln691_106_fu_4935_p2;
wire  signed [3:0] sext_ln89_75_fu_4723_p1;
wire  signed [3:0] sext_ln691_79_fu_4843_p1;
wire   [3:0] add_ln691_107_fu_4945_p2;
wire  signed [3:0] sext_ln89_76_fu_4735_p1;
wire   [3:0] add_ln691_108_fu_4951_p2;
wire  signed [4:0] sext_ln691_88_fu_4957_p1;
wire  signed [4:0] sext_ln691_87_fu_4941_p1;
wire   [4:0] add_ln691_109_fu_4961_p2;
wire  signed [5:0] sext_ln691_89_fu_4967_p1;
wire  signed [5:0] sext_ln691_86_fu_4931_p1;
wire   [5:0] add_ln691_110_fu_4971_p2;
wire  signed [11:0] sext_ln691_90_fu_4977_p1;
wire   [11:0] add_ln691_102_fu_4899_p2;
wire   [0:0] tmp_114_fu_4987_p3;
wire   [2:0] select_ln89_112_fu_5115_p3;
wire   [0:0] wgt_m_val_1_M_elems_V_7_fu_4995_p3;
wire   [2:0] select_ln89_113_fu_5127_p3;
wire   [0:0] wgt_m_val_2_M_elems_V_7_fu_5003_p3;
wire   [2:0] select_ln89_114_fu_5139_p3;
wire   [0:0] wgt_m_val_3_M_elems_V_7_fu_5011_p3;
wire   [2:0] select_ln89_115_fu_5151_p3;
wire   [0:0] wgt_m_val_4_M_elems_V_7_fu_5019_p3;
wire   [2:0] select_ln89_116_fu_5163_p3;
wire   [0:0] wgt_m_val_5_M_elems_V_7_fu_5027_p3;
wire   [2:0] select_ln89_117_fu_5175_p3;
wire   [0:0] wgt_m_val_6_M_elems_V_7_fu_5035_p3;
wire   [2:0] select_ln89_118_fu_5187_p3;
wire   [0:0] wgt_m_val_7_M_elems_V_7_fu_5043_p3;
wire   [2:0] select_ln89_119_fu_5199_p3;
wire   [0:0] wgt_m_val_8_M_elems_V_7_fu_5051_p3;
wire   [2:0] select_ln89_120_fu_5211_p3;
wire   [0:0] wgt_m_val_9_M_elems_V_7_fu_5059_p3;
wire   [2:0] select_ln89_121_fu_5223_p3;
wire   [0:0] wgt_m_val_10_M_elems_V_7_fu_5067_p3;
wire   [2:0] select_ln89_122_fu_5235_p3;
wire   [0:0] wgt_m_val_11_M_elems_V_7_fu_5075_p3;
wire   [2:0] select_ln89_123_fu_5247_p3;
wire   [0:0] wgt_m_val_12_M_elems_V_7_fu_5083_p3;
wire   [2:0] select_ln89_124_fu_5259_p3;
wire   [0:0] wgt_m_val_13_M_elems_V_7_fu_5091_p3;
wire   [2:0] select_ln89_125_fu_5271_p3;
wire   [0:0] wgt_m_val_14_M_elems_V_7_fu_5099_p3;
wire   [2:0] select_ln89_126_fu_5283_p3;
wire   [0:0] wgt_m_val_15_M_elems_V_7_fu_5107_p3;
wire   [2:0] select_ln89_127_fu_5295_p3;
wire   [11:0] select_ln271_fu_1393_p3;
wire  signed [11:0] sext_ln691_91_fu_5279_p1;
wire  signed [3:0] sext_ln89_97_fu_5291_p1;
wire  signed [3:0] sext_ln89_96_fu_5267_p1;
wire   [3:0] add_ln691_113_fu_5313_p2;
wire  signed [11:0] sext_ln691_93_fu_5319_p1;
wire   [11:0] add_ln691_112_fu_5307_p2;
wire  signed [3:0] sext_ln89_95_fu_5255_p1;
wire  signed [3:0] sext_ln89_92_fu_5219_p1;
wire   [3:0] add_ln691_115_fu_5329_p2;
wire  signed [3:0] sext_ln89_91_fu_5207_p1;
wire  signed [3:0] sext_ln89_94_fu_5243_p1;
wire   [3:0] add_ln691_116_fu_5339_p2;
wire  signed [4:0] sext_ln691_95_fu_5345_p1;
wire  signed [4:0] sext_ln691_94_fu_5335_p1;
wire   [4:0] add_ln691_117_fu_5349_p2;
wire  signed [11:0] sext_ln691_96_fu_5355_p1;
wire   [11:0] add_ln691_114_fu_5323_p2;
wire  signed [3:0] sext_ln89_93_fu_5231_p1;
wire  signed [3:0] sext_ln89_84_fu_5123_p1;
wire   [3:0] add_ln691_119_fu_5365_p2;
wire  signed [3:0] sext_ln89_86_fu_5147_p1;
wire  signed [3:0] sext_ln89_85_fu_5135_p1;
wire   [3:0] add_ln691_120_fu_5375_p2;
wire  signed [4:0] sext_ln691_98_fu_5381_p1;
wire  signed [4:0] sext_ln691_97_fu_5371_p1;
wire   [4:0] add_ln691_121_fu_5385_p2;
wire  signed [3:0] sext_ln89_88_fu_5171_p1;
wire  signed [3:0] sext_ln89_87_fu_5159_p1;
wire   [3:0] add_ln691_122_fu_5395_p2;
wire  signed [3:0] sext_ln89_89_fu_5183_p1;
wire  signed [3:0] sext_ln691_92_fu_5303_p1;
wire   [3:0] add_ln691_123_fu_5405_p2;
wire  signed [3:0] sext_ln89_90_fu_5195_p1;
wire   [3:0] add_ln691_124_fu_5411_p2;
wire  signed [4:0] sext_ln691_101_fu_5417_p1;
wire  signed [4:0] sext_ln691_100_fu_5401_p1;
wire   [4:0] add_ln691_125_fu_5421_p2;
wire  signed [5:0] sext_ln691_102_fu_5427_p1;
wire  signed [5:0] sext_ln691_99_fu_5391_p1;
wire   [5:0] add_ln691_126_fu_5431_p2;
wire  signed [11:0] sext_ln691_103_fu_5437_p1;
wire   [11:0] add_ln691_118_fu_5359_p2;
wire   [31:0] nf_fu_5527_p2;
wire   [0:0] icmp_ln301_fu_5533_p2;
wire  signed [11:0] sext_ln890_fu_5552_p1;
wire   [0:0] result_V_fu_5556_p2;
wire  signed [11:0] sext_ln890_1_fu_5569_p1;
wire   [0:0] icmp_ln890_fu_5573_p2;
wire   [0:0] xor_ln890_fu_5578_p2;
wire   [1:0] select_ln183_fu_5561_p3;
wire   [1:0] zext_ln691_fu_5584_p1;
wire   [0:0] result_V_2_fu_5594_p2;
wire  signed [11:0] sext_ln890_2_fu_5607_p1;
wire   [0:0] icmp_ln890_1_fu_5611_p2;
wire   [0:0] xor_ln890_1_fu_5616_p2;
wire   [1:0] select_ln183_1_fu_5599_p3;
wire   [1:0] zext_ln691_1_fu_5622_p1;
wire  signed [11:0] sext_ln890_3_fu_5632_p1;
wire   [0:0] result_V_4_fu_5636_p2;
wire  signed [11:0] sext_ln890_4_fu_5649_p1;
wire   [0:0] icmp_ln890_2_fu_5653_p2;
wire   [0:0] xor_ln890_2_fu_5658_p2;
wire   [1:0] select_ln183_2_fu_5641_p3;
wire   [1:0] zext_ln691_2_fu_5664_p1;
wire   [0:0] result_V_6_fu_5674_p2;
wire  signed [11:0] sext_ln890_5_fu_5687_p1;
wire   [0:0] icmp_ln890_3_fu_5691_p2;
wire   [0:0] xor_ln890_3_fu_5696_p2;
wire   [1:0] select_ln183_3_fu_5679_p3;
wire   [1:0] zext_ln691_3_fu_5702_p1;
wire   [0:0] result_V_8_fu_5712_p2;
wire   [0:0] icmp_ln890_4_fu_5725_p2;
wire   [0:0] xor_ln890_4_fu_5730_p2;
wire   [1:0] select_ln183_4_fu_5717_p3;
wire   [1:0] zext_ln691_4_fu_5736_p1;
wire  signed [11:0] sext_ln890_6_fu_5746_p1;
wire   [0:0] result_V_10_fu_5750_p2;
wire  signed [11:0] sext_ln890_7_fu_5763_p1;
wire   [0:0] icmp_ln890_5_fu_5767_p2;
wire   [0:0] xor_ln890_5_fu_5772_p2;
wire   [1:0] select_ln183_5_fu_5755_p3;
wire   [1:0] zext_ln691_5_fu_5778_p1;
wire  signed [11:0] sext_ln890_8_fu_5788_p1;
wire   [0:0] result_V_12_fu_5792_p2;
wire   [11:0] zext_ln890_fu_5805_p1;
wire   [0:0] icmp_ln890_6_fu_5809_p2;
wire   [0:0] xor_ln890_6_fu_5814_p2;
wire   [1:0] select_ln183_6_fu_5797_p3;
wire   [1:0] zext_ln691_6_fu_5820_p1;
wire  signed [11:0] sext_ln890_9_fu_5830_p1;
wire   [0:0] result_V_14_fu_5834_p2;
wire   [0:0] icmp_ln890_7_fu_5847_p2;
wire   [0:0] xor_ln890_7_fu_5852_p2;
wire   [1:0] select_ln183_7_fu_5839_p3;
wire   [1:0] zext_ln691_7_fu_5858_p1;
wire   [1:0] result_V_15_fu_5862_p2;
wire   [1:0] result_V_13_fu_5824_p2;
wire   [1:0] result_V_11_fu_5782_p2;
wire   [1:0] result_V_9_fu_5740_p2;
wire   [1:0] result_V_7_fu_5706_p2;
wire   [1:0] result_V_5_fu_5668_p2;
wire   [1:0] result_V_3_fu_5626_p2;
wire   [1:0] result_V_1_fu_5588_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apbkb #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_0_0_address0),
    .ce0(threshs_m_thresholds_V_0_0_ce0),
    .q0(threshs_m_thresholds_V_0_0_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apcud #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_0_1_address0),
    .ce0(threshs_m_thresholds_V_0_1_ce0),
    .q0(threshs_m_thresholds_V_0_1_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apdEe #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_1_0_address0),
    .ce0(threshs_m_thresholds_V_1_0_ce0),
    .q0(threshs_m_thresholds_V_1_0_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apeOg #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_1_1_address0),
    .ce0(threshs_m_thresholds_V_1_1_ce0),
    .q0(threshs_m_thresholds_V_1_1_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apfYi #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_2_0_address0),
    .ce0(threshs_m_thresholds_V_2_0_ce0),
    .q0(threshs_m_thresholds_V_2_0_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apg8j #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_2_1_address0),
    .ce0(threshs_m_thresholds_V_2_1_ce0),
    .q0(threshs_m_thresholds_V_2_1_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_aphbi #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_3_0_address0),
    .ce0(threshs_m_thresholds_V_3_0_ce0),
    .q0(threshs_m_thresholds_V_3_0_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apibs #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_3_1_address0),
    .ce0(threshs_m_thresholds_V_3_1_ce0),
    .q0(threshs_m_thresholds_V_3_1_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apjbC #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_4_0_address0),
    .ce0(threshs_m_thresholds_V_4_0_ce0),
    .q0(threshs_m_thresholds_V_4_0_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apkbM #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_4_1_address0),
    .ce0(threshs_m_thresholds_V_4_1_ce0),
    .q0(threshs_m_thresholds_V_4_1_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_aplbW #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_5_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_5_0_address0),
    .ce0(threshs_m_thresholds_V_5_0_ce0),
    .q0(threshs_m_thresholds_V_5_0_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apmb6 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_5_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_5_1_address0),
    .ce0(threshs_m_thresholds_V_5_1_ce0),
    .q0(threshs_m_thresholds_V_5_1_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apncg #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_6_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_6_0_address0),
    .ce0(threshs_m_thresholds_V_6_0_ce0),
    .q0(threshs_m_thresholds_V_6_0_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apocq #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_6_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_6_1_address0),
    .ce0(threshs_m_thresholds_V_6_1_ce0),
    .q0(threshs_m_thresholds_V_6_1_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_appcA #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_7_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_7_0_address0),
    .ce0(threshs_m_thresholds_V_7_0_ce0),
    .q0(threshs_m_thresholds_V_7_0_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_apqcK #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_7_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_7_1_address0),
    .ce0(threshs_m_thresholds_V_7_1_ce0),
    .q0(threshs_m_thresholds_V_7_1_q0)
);

StreamingFCLayer_Batch_2_mux_366_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mux_366_32_1_1_U1(
    .din0(inputBuf_V_35_fu_450),
    .din1(inputBuf_V_35_1_fu_454),
    .din2(inputBuf_V_35_2_fu_458),
    .din3(inputBuf_V_35_3_fu_462),
    .din4(inputBuf_V_35_4_fu_466),
    .din5(inputBuf_V_35_5_fu_470),
    .din6(inputBuf_V_35_6_fu_474),
    .din7(inputBuf_V_35_7_fu_478),
    .din8(inputBuf_V_35_8_fu_482),
    .din9(inputBuf_V_35_9_fu_486),
    .din10(inputBuf_V_35_10_fu_490),
    .din11(inputBuf_V_35_11_fu_494),
    .din12(inputBuf_V_35_12_fu_498),
    .din13(inputBuf_V_35_13_fu_502),
    .din14(inputBuf_V_35_14_fu_506),
    .din15(inputBuf_V_35_15_fu_510),
    .din16(inputBuf_V_35_16_fu_514),
    .din17(inputBuf_V_35_17_fu_518),
    .din18(inputBuf_V_35_18_fu_522),
    .din19(inputBuf_V_35_19_fu_526),
    .din20(inputBuf_V_35_20_fu_530),
    .din21(inputBuf_V_35_21_fu_534),
    .din22(inputBuf_V_35_22_fu_538),
    .din23(inputBuf_V_35_23_fu_542),
    .din24(inputBuf_V_35_24_fu_546),
    .din25(inputBuf_V_35_25_fu_550),
    .din26(inputBuf_V_35_26_fu_554),
    .din27(inputBuf_V_35_27_fu_558),
    .din28(inputBuf_V_35_28_fu_562),
    .din29(inputBuf_V_35_29_fu_566),
    .din30(inputBuf_V_35_30_fu_570),
    .din31(inputBuf_V_35_31_fu_574),
    .din32(inputBuf_V_35_32_fu_578),
    .din33(inputBuf_V_35_33_fu_582),
    .din34(inputBuf_V_35_34_fu_586),
    .din35(inputBuf_V_35_35_fu_590),
    .din36(tmp_fu_1097_p37),
    .dout(tmp_fu_1097_p38)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_825 <= i_1_fu_961_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_825 <= 22'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_2_fu_594 <= 32'd0;
    end else if (((icmp_ln289_fu_5453_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        nf_2_fu_594 <= select_ln301_fu_5539_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln289_fu_5453_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf_fu_446 <= 32'd0;
    end else if (((icmp_ln289_fu_5453_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sf_fu_446 <= sf_1_fu_5447_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        accu_V_0_0_1_fu_414 <= accu_V_0_0_fu_2221_p2;
        accu_V_0_1_1_fu_418 <= accu_V_0_1_fu_2681_p2;
        accu_V_0_2_1_fu_422 <= accu_V_0_2_fu_3141_p2;
        accu_V_0_3_1_fu_426 <= accu_V_0_3_fu_3601_p2;
        accu_V_0_4_1_fu_430 <= accu_V_0_4_fu_4061_p2;
        accu_V_0_5_1_fu_434 <= accu_V_0_5_fu_4521_p2;
        accu_V_0_6_1_fu_438 <= accu_V_0_6_fu_4981_p2;
        accu_V_0_7_1_fu_442 <= accu_V_0_7_fu_5441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accu_V_0_0_reg_6186 <= accu_V_0_0_fu_2221_p2;
        accu_V_0_1_reg_6192 <= accu_V_0_1_fu_2681_p2;
        accu_V_0_2_reg_6198 <= accu_V_0_2_fu_3141_p2;
        accu_V_0_3_reg_6204 <= accu_V_0_3_fu_3601_p2;
        accu_V_0_4_reg_6210 <= accu_V_0_4_fu_4061_p2;
        accu_V_0_5_reg_6216 <= accu_V_0_5_fu_4521_p2;
        accu_V_0_6_reg_6222 <= accu_V_0_6_fu_4981_p2;
        accu_V_0_7_reg_6228 <= accu_V_0_7_fu_5441_p2;
        icmp_ln289_reg_6234 <= icmp_ln289_fu_5453_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_10_fu_490 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_11_fu_494 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_12_fu_498 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_13_fu_502 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_14_fu_506 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_15_fu_510 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_16_fu_514 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_17_fu_518 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_18_fu_522 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_19_fu_526 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_1_fu_454 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_20_fu_530 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_21_fu_534 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_22_fu_538 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_23_fu_542 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_24_fu_546 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_25_fu_550 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_26_fu_554 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_27_fu_558 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_28_fu_562 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_29_fu_566 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_2_fu_458 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_30_fu_570 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_31_fu_574 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_32_fu_578 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_33_fu_582 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_34_fu_586 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln256_fu_1176_p1 == 6'd34) & ~(trunc_ln256_fu_1176_p1 == 6'd33) & ~(trunc_ln256_fu_1176_p1 == 6'd32) & ~(trunc_ln256_fu_1176_p1 == 6'd31) & ~(trunc_ln256_fu_1176_p1 == 6'd30) & ~(trunc_ln256_fu_1176_p1 == 6'd29) & ~(trunc_ln256_fu_1176_p1 == 6'd28) & ~(trunc_ln256_fu_1176_p1 == 6'd27) & ~(trunc_ln256_fu_1176_p1 == 6'd26) & ~(trunc_ln256_fu_1176_p1 == 6'd25) & ~(trunc_ln256_fu_1176_p1 == 6'd24) & ~(trunc_ln256_fu_1176_p1 == 6'd23) & ~(trunc_ln256_fu_1176_p1 == 6'd22) & ~(trunc_ln256_fu_1176_p1 == 6'd21) & ~(trunc_ln256_fu_1176_p1 == 6'd20) & ~(trunc_ln256_fu_1176_p1 == 6'd19) & ~(trunc_ln256_fu_1176_p1 == 6'd18) & ~(trunc_ln256_fu_1176_p1 == 6'd17) & ~(trunc_ln256_fu_1176_p1 == 6'd16) & ~(trunc_ln256_fu_1176_p1 == 6'd15) & ~(trunc_ln256_fu_1176_p1 == 6'd14) & ~(trunc_ln256_fu_1176_p1 == 6'd13) & ~(trunc_ln256_fu_1176_p1 == 6'd12) & ~(trunc_ln256_fu_1176_p1 == 6'd11) & ~(trunc_ln256_fu_1176_p1 == 6'd10) & ~(trunc_ln256_fu_1176_p1 == 6'd9) & ~(trunc_ln256_fu_1176_p1 == 6'd8) & ~(trunc_ln256_fu_1176_p1 == 6'd7) & ~(trunc_ln256_fu_1176_p1 == 6'd6) & ~(trunc_ln256_fu_1176_p1 == 6'd5) & ~(trunc_ln256_fu_1176_p1 == 6'd4) & ~(trunc_ln256_fu_1176_p1 == 6'd3) & ~(trunc_ln256_fu_1176_p1 == 6'd2) & ~(trunc_ln256_fu_1176_p1 == 6'd1) & ~(trunc_ln256_fu_1176_p1 == 6'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_35_fu_590 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_3_fu_462 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_4_fu_466 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_5_fu_470 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_6_fu_474 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_7_fu_478 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_8_fu_482 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_9_fu_486 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln256_fu_1176_p1 == 6'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        inputBuf_V_35_fu_450 <= in0_V_TDATA;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_967_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_976_p2 == 1'd0) & (icmp_ln248_fu_967_p2 == 1'd0))) begin
        ap_phi_mux_inElem_phi_fu_839_p74 = tmp_fu_1097_p38;
    end else if (((~(trunc_ln256_fu_1176_p1 == 6'd34) & ~(trunc_ln256_fu_1176_p1 == 6'd33) & ~(trunc_ln256_fu_1176_p1 == 6'd32) & ~(trunc_ln256_fu_1176_p1 == 6'd31) & ~(trunc_ln256_fu_1176_p1 == 6'd30) & ~(trunc_ln256_fu_1176_p1 == 6'd29) & ~(trunc_ln256_fu_1176_p1 == 6'd28) & ~(trunc_ln256_fu_1176_p1 == 6'd27) & ~(trunc_ln256_fu_1176_p1 == 6'd26) & ~(trunc_ln256_fu_1176_p1 == 6'd25) & ~(trunc_ln256_fu_1176_p1 == 6'd24) & ~(trunc_ln256_fu_1176_p1 == 6'd23) & ~(trunc_ln256_fu_1176_p1 == 6'd22) & ~(trunc_ln256_fu_1176_p1 == 6'd21) & ~(trunc_ln256_fu_1176_p1 == 6'd20) & ~(trunc_ln256_fu_1176_p1 == 6'd19) & ~(trunc_ln256_fu_1176_p1 == 6'd18) & ~(trunc_ln256_fu_1176_p1 == 6'd17) & ~(trunc_ln256_fu_1176_p1 == 6'd16) & ~(trunc_ln256_fu_1176_p1 == 6'd15) & ~(trunc_ln256_fu_1176_p1 == 6'd14) & ~(trunc_ln256_fu_1176_p1 == 6'd13) & ~(trunc_ln256_fu_1176_p1 == 6'd12) & ~(trunc_ln256_fu_1176_p1 == 6'd11) & ~(trunc_ln256_fu_1176_p1 == 6'd10) & ~(trunc_ln256_fu_1176_p1 == 6'd9) & ~(trunc_ln256_fu_1176_p1 == 6'd8) & ~(trunc_ln256_fu_1176_p1 == 6'd7) & ~(trunc_ln256_fu_1176_p1 == 6'd6) & ~(trunc_ln256_fu_1176_p1 == 6'd5) & ~(trunc_ln256_fu_1176_p1 == 6'd4) & ~(trunc_ln256_fu_1176_p1 == 6'd3) & ~(trunc_ln256_fu_1176_p1 == 6'd2) & ~(trunc_ln256_fu_1176_p1 == 6'd1) & ~(trunc_ln256_fu_1176_p1 == 6'd0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd34) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd33) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd32) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd31) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd30) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd29) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd28) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd27) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd26) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd25) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd24) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd23) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd22) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd21) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd20) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd19) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd18) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd17) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd16) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd15) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd14) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd13) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd12) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd11) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd10) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd9) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd8) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd7) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd6) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd5) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd4) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd3) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd2) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd1) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((trunc_ln256_fu_1176_p1 == 6'd0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0)))) begin
        ap_phi_mux_inElem_phi_fu_839_p74 = in0_V_TDATA;
    end else begin
        ap_phi_mux_inElem_phi_fu_839_p74 = ap_phi_reg_pp0_iter0_inElem_reg_836;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_reg_6234 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_reg_6234 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_0_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_0_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_1_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_1_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_2_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_2_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_3_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_3_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_4_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_4_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_5_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_5_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_6_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_6_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_7_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        threshs_m_thresholds_V_7_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_967_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln248_fu_967_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln248_fu_967_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_V_0_0_fu_2221_p2 = ($signed(sext_ln691_12_fu_2217_p1) + $signed(add_ln691_6_fu_2139_p2));

assign accu_V_0_1_fu_2681_p2 = ($signed(sext_ln691_25_fu_2677_p1) + $signed(add_ln691_22_fu_2599_p2));

assign accu_V_0_2_fu_3141_p2 = ($signed(sext_ln691_38_fu_3137_p1) + $signed(add_ln691_38_fu_3059_p2));

assign accu_V_0_3_fu_3601_p2 = ($signed(sext_ln691_51_fu_3597_p1) + $signed(add_ln691_54_fu_3519_p2));

assign accu_V_0_4_fu_4061_p2 = ($signed(sext_ln691_64_fu_4057_p1) + $signed(add_ln691_70_fu_3979_p2));

assign accu_V_0_5_fu_4521_p2 = ($signed(sext_ln691_77_fu_4517_p1) + $signed(add_ln691_86_fu_4439_p2));

assign accu_V_0_6_fu_4981_p2 = ($signed(sext_ln691_90_fu_4977_p1) + $signed(add_ln691_102_fu_4899_p2));

assign accu_V_0_7_fu_5441_p2 = ($signed(sext_ln691_103_fu_5437_p1) + $signed(add_ln691_118_fu_5359_p2));

assign add_ln691_100_fu_4879_p2 = ($signed(sext_ln89_77_fu_4747_p1) + $signed(sext_ln89_80_fu_4783_p1));

assign add_ln691_101_fu_4889_p2 = ($signed(sext_ln691_82_fu_4885_p1) + $signed(sext_ln691_81_fu_4875_p1));

assign add_ln691_102_fu_4899_p2 = ($signed(sext_ln691_83_fu_4895_p1) + $signed(add_ln691_98_fu_4863_p2));

assign add_ln691_103_fu_4905_p2 = ($signed(sext_ln89_79_fu_4771_p1) + $signed(sext_ln89_70_fu_4663_p1));

assign add_ln691_104_fu_4915_p2 = ($signed(sext_ln89_72_fu_4687_p1) + $signed(sext_ln89_71_fu_4675_p1));

assign add_ln691_105_fu_4925_p2 = ($signed(sext_ln691_85_fu_4921_p1) + $signed(sext_ln691_84_fu_4911_p1));

assign add_ln691_106_fu_4935_p2 = ($signed(sext_ln89_74_fu_4711_p1) + $signed(sext_ln89_73_fu_4699_p1));

assign add_ln691_107_fu_4945_p2 = ($signed(sext_ln89_75_fu_4723_p1) + $signed(sext_ln691_79_fu_4843_p1));

assign add_ln691_108_fu_4951_p2 = ($signed(add_ln691_107_fu_4945_p2) + $signed(sext_ln89_76_fu_4735_p1));

assign add_ln691_109_fu_4961_p2 = ($signed(sext_ln691_88_fu_4957_p1) + $signed(sext_ln691_87_fu_4941_p1));

assign add_ln691_10_fu_2175_p2 = ($signed(sext_ln674_4_fu_1731_p1) + $signed(sext_ln674_3_fu_1699_p1));

assign add_ln691_110_fu_4971_p2 = ($signed(sext_ln691_89_fu_4967_p1) + $signed(sext_ln691_86_fu_4931_p1));

assign add_ln691_112_fu_5307_p2 = ($signed(select_ln271_fu_1393_p3) + $signed(sext_ln691_91_fu_5279_p1));

assign add_ln691_113_fu_5313_p2 = ($signed(sext_ln89_97_fu_5291_p1) + $signed(sext_ln89_96_fu_5267_p1));

assign add_ln691_114_fu_5323_p2 = ($signed(sext_ln691_93_fu_5319_p1) + $signed(add_ln691_112_fu_5307_p2));

assign add_ln691_115_fu_5329_p2 = ($signed(sext_ln89_95_fu_5255_p1) + $signed(sext_ln89_92_fu_5219_p1));

assign add_ln691_116_fu_5339_p2 = ($signed(sext_ln89_91_fu_5207_p1) + $signed(sext_ln89_94_fu_5243_p1));

assign add_ln691_117_fu_5349_p2 = ($signed(sext_ln691_95_fu_5345_p1) + $signed(sext_ln691_94_fu_5335_p1));

assign add_ln691_118_fu_5359_p2 = ($signed(sext_ln691_96_fu_5355_p1) + $signed(add_ln691_114_fu_5323_p2));

assign add_ln691_119_fu_5365_p2 = ($signed(sext_ln89_93_fu_5231_p1) + $signed(sext_ln89_84_fu_5123_p1));

assign add_ln691_11_fu_2185_p2 = ($signed(sext_ln674_5_fu_1763_p1) + $signed(sext_ln691_1_fu_2083_p1));

assign add_ln691_120_fu_5375_p2 = ($signed(sext_ln89_86_fu_5147_p1) + $signed(sext_ln89_85_fu_5135_p1));

assign add_ln691_121_fu_5385_p2 = ($signed(sext_ln691_98_fu_5381_p1) + $signed(sext_ln691_97_fu_5371_p1));

assign add_ln691_122_fu_5395_p2 = ($signed(sext_ln89_88_fu_5171_p1) + $signed(sext_ln89_87_fu_5159_p1));

assign add_ln691_123_fu_5405_p2 = ($signed(sext_ln89_89_fu_5183_p1) + $signed(sext_ln691_92_fu_5303_p1));

assign add_ln691_124_fu_5411_p2 = ($signed(add_ln691_123_fu_5405_p2) + $signed(sext_ln89_90_fu_5195_p1));

assign add_ln691_125_fu_5421_p2 = ($signed(sext_ln691_101_fu_5417_p1) + $signed(sext_ln691_100_fu_5401_p1));

assign add_ln691_126_fu_5431_p2 = ($signed(sext_ln691_102_fu_5427_p1) + $signed(sext_ln691_99_fu_5391_p1));

assign add_ln691_12_fu_2191_p2 = ($signed(add_ln691_11_fu_2185_p2) + $signed(sext_ln674_6_fu_1795_p1));

assign add_ln691_13_fu_2201_p2 = ($signed(sext_ln691_10_fu_2197_p1) + $signed(sext_ln691_9_fu_2181_p1));

assign add_ln691_14_fu_2211_p2 = ($signed(sext_ln691_11_fu_2207_p1) + $signed(sext_ln691_8_fu_2171_p1));

assign add_ln691_16_fu_2547_p2 = ($signed(select_ln271_6_fu_1441_p3) + $signed(sext_ln691_13_fu_2519_p1));

assign add_ln691_17_fu_2553_p2 = ($signed(sext_ln89_13_fu_2531_p1) + $signed(sext_ln89_12_fu_2507_p1));

assign add_ln691_18_fu_2563_p2 = ($signed(sext_ln691_15_fu_2559_p1) + $signed(add_ln691_16_fu_2547_p2));

assign add_ln691_19_fu_2569_p2 = ($signed(sext_ln89_11_fu_2495_p1) + $signed(sext_ln89_8_fu_2459_p1));

assign add_ln691_1_fu_2093_p2 = ($signed(sext_ln674_13_fu_2051_p1) + $signed(sext_ln674_12_fu_1987_p1));

assign add_ln691_20_fu_2579_p2 = ($signed(sext_ln89_7_fu_2447_p1) + $signed(sext_ln89_10_fu_2483_p1));

assign add_ln691_21_fu_2589_p2 = ($signed(sext_ln691_17_fu_2585_p1) + $signed(sext_ln691_16_fu_2575_p1));

assign add_ln691_22_fu_2599_p2 = ($signed(sext_ln691_18_fu_2595_p1) + $signed(add_ln691_18_fu_2563_p2));

assign add_ln691_23_fu_2605_p2 = ($signed(sext_ln89_9_fu_2471_p1) + $signed(sext_ln89_fu_2363_p1));

assign add_ln691_24_fu_2615_p2 = ($signed(sext_ln89_2_fu_2387_p1) + $signed(sext_ln89_1_fu_2375_p1));

assign add_ln691_25_fu_2625_p2 = ($signed(sext_ln691_20_fu_2621_p1) + $signed(sext_ln691_19_fu_2611_p1));

assign add_ln691_26_fu_2635_p2 = ($signed(sext_ln89_4_fu_2411_p1) + $signed(sext_ln89_3_fu_2399_p1));

assign add_ln691_27_fu_2645_p2 = ($signed(sext_ln89_5_fu_2423_p1) + $signed(sext_ln691_14_fu_2543_p1));

assign add_ln691_28_fu_2651_p2 = ($signed(add_ln691_27_fu_2645_p2) + $signed(sext_ln89_6_fu_2435_p1));

assign add_ln691_29_fu_2661_p2 = ($signed(sext_ln691_23_fu_2657_p1) + $signed(sext_ln691_22_fu_2641_p1));

assign add_ln691_2_fu_2103_p2 = ($signed(sext_ln691_2_fu_2099_p1) + $signed(add_ln691_fu_2087_p2));

assign add_ln691_30_fu_2671_p2 = ($signed(sext_ln691_24_fu_2667_p1) + $signed(sext_ln691_21_fu_2631_p1));

assign add_ln691_32_fu_3007_p2 = ($signed(select_ln271_5_fu_1433_p3) + $signed(sext_ln691_26_fu_2979_p1));

assign add_ln691_33_fu_3013_p2 = ($signed(sext_ln89_27_fu_2991_p1) + $signed(sext_ln89_26_fu_2967_p1));

assign add_ln691_34_fu_3023_p2 = ($signed(sext_ln691_28_fu_3019_p1) + $signed(add_ln691_32_fu_3007_p2));

assign add_ln691_35_fu_3029_p2 = ($signed(sext_ln89_25_fu_2955_p1) + $signed(sext_ln89_22_fu_2919_p1));

assign add_ln691_36_fu_3039_p2 = ($signed(sext_ln89_21_fu_2907_p1) + $signed(sext_ln89_24_fu_2943_p1));

assign add_ln691_37_fu_3049_p2 = ($signed(sext_ln691_30_fu_3045_p1) + $signed(sext_ln691_29_fu_3035_p1));

assign add_ln691_38_fu_3059_p2 = ($signed(sext_ln691_31_fu_3055_p1) + $signed(add_ln691_34_fu_3023_p2));

assign add_ln691_39_fu_3065_p2 = ($signed(sext_ln89_23_fu_2931_p1) + $signed(sext_ln89_14_fu_2823_p1));

assign add_ln691_3_fu_2109_p2 = ($signed(sext_ln674_11_fu_1955_p1) + $signed(sext_ln674_8_fu_1859_p1));

assign add_ln691_40_fu_3075_p2 = ($signed(sext_ln89_16_fu_2847_p1) + $signed(sext_ln89_15_fu_2835_p1));

assign add_ln691_41_fu_3085_p2 = ($signed(sext_ln691_33_fu_3081_p1) + $signed(sext_ln691_32_fu_3071_p1));

assign add_ln691_42_fu_3095_p2 = ($signed(sext_ln89_18_fu_2871_p1) + $signed(sext_ln89_17_fu_2859_p1));

assign add_ln691_43_fu_3105_p2 = ($signed(sext_ln89_19_fu_2883_p1) + $signed(sext_ln691_27_fu_3003_p1));

assign add_ln691_44_fu_3111_p2 = ($signed(add_ln691_43_fu_3105_p2) + $signed(sext_ln89_20_fu_2895_p1));

assign add_ln691_45_fu_3121_p2 = ($signed(sext_ln691_36_fu_3117_p1) + $signed(sext_ln691_35_fu_3101_p1));

assign add_ln691_46_fu_3131_p2 = ($signed(sext_ln691_37_fu_3127_p1) + $signed(sext_ln691_34_fu_3091_p1));

assign add_ln691_48_fu_3467_p2 = ($signed(select_ln271_4_fu_1425_p3) + $signed(sext_ln691_39_fu_3439_p1));

assign add_ln691_49_fu_3473_p2 = ($signed(sext_ln89_41_fu_3451_p1) + $signed(sext_ln89_40_fu_3427_p1));

assign add_ln691_4_fu_2119_p2 = ($signed(sext_ln674_7_fu_1827_p1) + $signed(sext_ln674_10_fu_1923_p1));

assign add_ln691_50_fu_3483_p2 = ($signed(sext_ln691_41_fu_3479_p1) + $signed(add_ln691_48_fu_3467_p2));

assign add_ln691_51_fu_3489_p2 = ($signed(sext_ln89_39_fu_3415_p1) + $signed(sext_ln89_36_fu_3379_p1));

assign add_ln691_52_fu_3499_p2 = ($signed(sext_ln89_35_fu_3367_p1) + $signed(sext_ln89_38_fu_3403_p1));

assign add_ln691_53_fu_3509_p2 = ($signed(sext_ln691_43_fu_3505_p1) + $signed(sext_ln691_42_fu_3495_p1));

assign add_ln691_54_fu_3519_p2 = ($signed(sext_ln691_44_fu_3515_p1) + $signed(add_ln691_50_fu_3483_p2));

assign add_ln691_55_fu_3525_p2 = ($signed(sext_ln89_37_fu_3391_p1) + $signed(sext_ln89_28_fu_3283_p1));

assign add_ln691_56_fu_3535_p2 = ($signed(sext_ln89_30_fu_3307_p1) + $signed(sext_ln89_29_fu_3295_p1));

assign add_ln691_57_fu_3545_p2 = ($signed(sext_ln691_46_fu_3541_p1) + $signed(sext_ln691_45_fu_3531_p1));

assign add_ln691_58_fu_3555_p2 = ($signed(sext_ln89_32_fu_3331_p1) + $signed(sext_ln89_31_fu_3319_p1));

assign add_ln691_59_fu_3565_p2 = ($signed(sext_ln89_33_fu_3343_p1) + $signed(sext_ln691_40_fu_3463_p1));

assign add_ln691_5_fu_2129_p2 = ($signed(sext_ln691_4_fu_2125_p1) + $signed(sext_ln691_3_fu_2115_p1));

assign add_ln691_60_fu_3571_p2 = ($signed(add_ln691_59_fu_3565_p2) + $signed(sext_ln89_34_fu_3355_p1));

assign add_ln691_61_fu_3581_p2 = ($signed(sext_ln691_49_fu_3577_p1) + $signed(sext_ln691_48_fu_3561_p1));

assign add_ln691_62_fu_3591_p2 = ($signed(sext_ln691_50_fu_3587_p1) + $signed(sext_ln691_47_fu_3551_p1));

assign add_ln691_64_fu_3927_p2 = ($signed(select_ln271_3_fu_1417_p3) + $signed(sext_ln691_52_fu_3899_p1));

assign add_ln691_65_fu_3933_p2 = ($signed(sext_ln89_55_fu_3911_p1) + $signed(sext_ln89_54_fu_3887_p1));

assign add_ln691_66_fu_3943_p2 = ($signed(sext_ln691_54_fu_3939_p1) + $signed(add_ln691_64_fu_3927_p2));

assign add_ln691_67_fu_3949_p2 = ($signed(sext_ln89_53_fu_3875_p1) + $signed(sext_ln89_50_fu_3839_p1));

assign add_ln691_68_fu_3959_p2 = ($signed(sext_ln89_49_fu_3827_p1) + $signed(sext_ln89_52_fu_3863_p1));

assign add_ln691_69_fu_3969_p2 = ($signed(sext_ln691_56_fu_3965_p1) + $signed(sext_ln691_55_fu_3955_p1));

assign add_ln691_6_fu_2139_p2 = ($signed(sext_ln691_5_fu_2135_p1) + $signed(add_ln691_2_fu_2103_p2));

assign add_ln691_70_fu_3979_p2 = ($signed(sext_ln691_57_fu_3975_p1) + $signed(add_ln691_66_fu_3943_p2));

assign add_ln691_71_fu_3985_p2 = ($signed(sext_ln89_51_fu_3851_p1) + $signed(sext_ln89_42_fu_3743_p1));

assign add_ln691_72_fu_3995_p2 = ($signed(sext_ln89_44_fu_3767_p1) + $signed(sext_ln89_43_fu_3755_p1));

assign add_ln691_73_fu_4005_p2 = ($signed(sext_ln691_59_fu_4001_p1) + $signed(sext_ln691_58_fu_3991_p1));

assign add_ln691_74_fu_4015_p2 = ($signed(sext_ln89_46_fu_3791_p1) + $signed(sext_ln89_45_fu_3779_p1));

assign add_ln691_75_fu_4025_p2 = ($signed(sext_ln89_47_fu_3803_p1) + $signed(sext_ln691_53_fu_3923_p1));

assign add_ln691_76_fu_4031_p2 = ($signed(add_ln691_75_fu_4025_p2) + $signed(sext_ln89_48_fu_3815_p1));

assign add_ln691_77_fu_4041_p2 = ($signed(sext_ln691_62_fu_4037_p1) + $signed(sext_ln691_61_fu_4021_p1));

assign add_ln691_78_fu_4051_p2 = ($signed(sext_ln691_63_fu_4047_p1) + $signed(sext_ln691_60_fu_4011_p1));

assign add_ln691_7_fu_2145_p2 = ($signed(sext_ln674_9_fu_1891_p1) + $signed(sext_ln674_fu_1603_p1));

assign add_ln691_80_fu_4387_p2 = ($signed(select_ln271_2_fu_1409_p3) + $signed(sext_ln691_65_fu_4359_p1));

assign add_ln691_81_fu_4393_p2 = ($signed(sext_ln89_69_fu_4371_p1) + $signed(sext_ln89_68_fu_4347_p1));

assign add_ln691_82_fu_4403_p2 = ($signed(sext_ln691_67_fu_4399_p1) + $signed(add_ln691_80_fu_4387_p2));

assign add_ln691_83_fu_4409_p2 = ($signed(sext_ln89_67_fu_4335_p1) + $signed(sext_ln89_64_fu_4299_p1));

assign add_ln691_84_fu_4419_p2 = ($signed(sext_ln89_63_fu_4287_p1) + $signed(sext_ln89_66_fu_4323_p1));

assign add_ln691_85_fu_4429_p2 = ($signed(sext_ln691_69_fu_4425_p1) + $signed(sext_ln691_68_fu_4415_p1));

assign add_ln691_86_fu_4439_p2 = ($signed(sext_ln691_70_fu_4435_p1) + $signed(add_ln691_82_fu_4403_p2));

assign add_ln691_87_fu_4445_p2 = ($signed(sext_ln89_65_fu_4311_p1) + $signed(sext_ln89_56_fu_4203_p1));

assign add_ln691_88_fu_4455_p2 = ($signed(sext_ln89_58_fu_4227_p1) + $signed(sext_ln89_57_fu_4215_p1));

assign add_ln691_89_fu_4465_p2 = ($signed(sext_ln691_72_fu_4461_p1) + $signed(sext_ln691_71_fu_4451_p1));

assign add_ln691_8_fu_2155_p2 = ($signed(sext_ln674_2_fu_1667_p1) + $signed(sext_ln674_1_fu_1635_p1));

assign add_ln691_90_fu_4475_p2 = ($signed(sext_ln89_60_fu_4251_p1) + $signed(sext_ln89_59_fu_4239_p1));

assign add_ln691_91_fu_4485_p2 = ($signed(sext_ln89_61_fu_4263_p1) + $signed(sext_ln691_66_fu_4383_p1));

assign add_ln691_92_fu_4491_p2 = ($signed(add_ln691_91_fu_4485_p2) + $signed(sext_ln89_62_fu_4275_p1));

assign add_ln691_93_fu_4501_p2 = ($signed(sext_ln691_75_fu_4497_p1) + $signed(sext_ln691_74_fu_4481_p1));

assign add_ln691_94_fu_4511_p2 = ($signed(sext_ln691_76_fu_4507_p1) + $signed(sext_ln691_73_fu_4471_p1));

assign add_ln691_96_fu_4847_p2 = ($signed(select_ln271_1_fu_1401_p3) + $signed(sext_ln691_78_fu_4819_p1));

assign add_ln691_97_fu_4853_p2 = ($signed(sext_ln89_83_fu_4831_p1) + $signed(sext_ln89_82_fu_4807_p1));

assign add_ln691_98_fu_4863_p2 = ($signed(sext_ln691_80_fu_4859_p1) + $signed(add_ln691_96_fu_4847_p2));

assign add_ln691_99_fu_4869_p2 = ($signed(sext_ln89_81_fu_4795_p1) + $signed(sext_ln89_78_fu_4759_p1));

assign add_ln691_9_fu_2165_p2 = ($signed(sext_ln691_7_fu_2161_p1) + $signed(sext_ln691_6_fu_2151_p1));

assign add_ln691_fu_2087_p2 = ($signed(select_ln271_7_fu_1449_p3) + $signed(sext_ln691_fu_2019_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((out_V_TREADY == 1'b0) & (icmp_ln289_reg_6234 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((in0_V_TVALID == 1'b0) & (ap_predicate_op107_read_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_6234 == 1'd1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((in0_V_TVALID == 1'b0) & (ap_predicate_op107_read_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_6234 == 1'd1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((in0_V_TVALID == 1'b0) & (ap_predicate_op107_read_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_967_p2 == 1'd0)) | ((in0_V_TVALID == 1'b0) & (ap_predicate_op107_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_io = ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_6234 == 1'd1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_6234 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_inElem_reg_836 = 'bx;

always @ (*) begin
    ap_predicate_op107_read_state2 = ((icmp_ln252_fu_976_p2 == 1'd1) & (icmp_ln248_fu_967_p2 == 1'd0));
end

assign arg_V_read_assign_10_fu_1927_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[23:22]}};

assign arg_V_read_assign_11_fu_1959_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[25:24]}};

assign arg_V_read_assign_12_fu_1991_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[27:26]}};

assign arg_V_read_assign_13_fu_2023_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[29:28]}};

assign arg_V_read_assign_14_fu_2055_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[31:30]}};

assign arg_V_read_assign_1_fu_1607_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[3:2]}};

assign arg_V_read_assign_2_fu_1639_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[5:4]}};

assign arg_V_read_assign_3_fu_1671_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[7:6]}};

assign arg_V_read_assign_4_fu_1703_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[9:8]}};

assign arg_V_read_assign_5_fu_1735_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[11:10]}};

assign arg_V_read_assign_6_fu_1767_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[13:12]}};

assign arg_V_read_assign_7_fu_1799_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[15:14]}};

assign arg_V_read_assign_8_fu_1831_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[17:16]}};

assign arg_V_read_assign_9_fu_1863_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[19:18]}};

assign arg_V_read_assign_s_fu_1895_p4 = {{ap_phi_mux_inElem_phi_fu_839_p74[21:20]}};

assign i_1_fu_961_p2 = (i_reg_825 + 22'd1);

assign icmp_ln248_fu_967_p2 = ((i_reg_825 == 22'd2359296) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_976_p2 = ((nf_2_fu_594 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1387_p2 = ((sf_fu_446 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_5453_p2 = ((sf_1_fu_5447_p2 == 32'd36) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_5533_p2 = ((nf_fu_5527_p2 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1_fu_5611_p2 = (($signed(accu_V_0_1_reg_6192) < $signed(sext_ln890_2_fu_5607_p1)) ? 1'b1 : 1'b0);

assign icmp_ln890_2_fu_5653_p2 = (($signed(accu_V_0_2_reg_6198) < $signed(sext_ln890_4_fu_5649_p1)) ? 1'b1 : 1'b0);

assign icmp_ln890_3_fu_5691_p2 = (($signed(accu_V_0_3_reg_6204) < $signed(sext_ln890_5_fu_5687_p1)) ? 1'b1 : 1'b0);

assign icmp_ln890_4_fu_5725_p2 = (($signed(accu_V_0_4_reg_6210) < $signed(threshs_m_thresholds_V_4_1_q0)) ? 1'b1 : 1'b0);

assign icmp_ln890_5_fu_5767_p2 = (($signed(accu_V_0_5_reg_6216) < $signed(sext_ln890_7_fu_5763_p1)) ? 1'b1 : 1'b0);

assign icmp_ln890_6_fu_5809_p2 = (($signed(accu_V_0_6_reg_6222) < $signed(zext_ln890_fu_5805_p1)) ? 1'b1 : 1'b0);

assign icmp_ln890_7_fu_5847_p2 = (($signed(accu_V_0_7_reg_6228) < $signed(threshs_m_thresholds_V_7_1_q0)) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_5573_p2 = (($signed(accu_V_0_0_reg_6186) < $signed(sext_ln890_1_fu_5569_p1)) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_5507_p1 = nf_2_fu_594;

assign nf_fu_5527_p2 = (nf_2_fu_594 + 32'd1);

assign out_V_TDATA = {{{{{{{{result_V_15_fu_5862_p2}, {result_V_13_fu_5824_p2}}, {result_V_11_fu_5782_p2}}, {result_V_9_fu_5740_p2}}, {result_V_7_fu_5706_p2}}, {result_V_5_fu_5668_p2}}, {result_V_3_fu_5626_p2}}, {result_V_1_fu_5588_p2}};

assign result_V_10_fu_5750_p2 = (($signed(sext_ln890_6_fu_5746_p1) > $signed(accu_V_0_5_reg_6216)) ? 1'b1 : 1'b0);

assign result_V_11_fu_5782_p2 = (select_ln183_5_fu_5755_p3 + zext_ln691_5_fu_5778_p1);

assign result_V_12_fu_5792_p2 = (($signed(sext_ln890_8_fu_5788_p1) > $signed(accu_V_0_6_reg_6222)) ? 1'b1 : 1'b0);

assign result_V_13_fu_5824_p2 = (select_ln183_6_fu_5797_p3 + zext_ln691_6_fu_5820_p1);

assign result_V_14_fu_5834_p2 = (($signed(sext_ln890_9_fu_5830_p1) > $signed(accu_V_0_7_reg_6228)) ? 1'b1 : 1'b0);

assign result_V_15_fu_5862_p2 = (select_ln183_7_fu_5839_p3 + zext_ln691_7_fu_5858_p1);

assign result_V_1_fu_5588_p2 = (select_ln183_fu_5561_p3 + zext_ln691_fu_5584_p1);

assign result_V_2_fu_5594_p2 = (($signed(threshs_m_thresholds_V_1_0_q0) > $signed(accu_V_0_1_reg_6192)) ? 1'b1 : 1'b0);

assign result_V_3_fu_5626_p2 = (select_ln183_1_fu_5599_p3 + zext_ln691_1_fu_5622_p1);

assign result_V_4_fu_5636_p2 = (($signed(sext_ln890_3_fu_5632_p1) > $signed(accu_V_0_2_reg_6198)) ? 1'b1 : 1'b0);

assign result_V_5_fu_5668_p2 = (select_ln183_2_fu_5641_p3 + zext_ln691_2_fu_5664_p1);

assign result_V_6_fu_5674_p2 = (($signed(threshs_m_thresholds_V_3_0_q0) > $signed(accu_V_0_3_reg_6204)) ? 1'b1 : 1'b0);

assign result_V_7_fu_5706_p2 = (select_ln183_3_fu_5679_p3 + zext_ln691_3_fu_5702_p1);

assign result_V_8_fu_5712_p2 = (($signed(threshs_m_thresholds_V_4_0_q0) > $signed(accu_V_0_4_reg_6210)) ? 1'b1 : 1'b0);

assign result_V_9_fu_5740_p2 = (select_ln183_4_fu_5717_p3 + zext_ln691_4_fu_5736_p1);

assign result_V_fu_5556_p2 = (($signed(sext_ln890_fu_5552_p1) > $signed(accu_V_0_0_reg_6186)) ? 1'b1 : 1'b0);

assign rhs_0_0_fu_1585_p1 = $signed(trunc_ln674_1_fu_1581_p1);

assign rhs_0_10_fu_1905_p1 = $signed(arg_V_read_assign_s_fu_1895_p4);

assign rhs_0_11_fu_1937_p1 = $signed(arg_V_read_assign_10_fu_1927_p4);

assign rhs_0_12_fu_1969_p1 = $signed(arg_V_read_assign_11_fu_1959_p4);

assign rhs_0_13_fu_2001_p1 = $signed(arg_V_read_assign_12_fu_1991_p4);

assign rhs_0_14_fu_2033_p1 = $signed(arg_V_read_assign_13_fu_2023_p4);

assign rhs_0_15_fu_2065_p1 = $signed(arg_V_read_assign_14_fu_2055_p4);

assign rhs_0_1_fu_1617_p1 = $signed(arg_V_read_assign_1_fu_1607_p4);

assign rhs_0_2_fu_1649_p1 = $signed(arg_V_read_assign_2_fu_1639_p4);

assign rhs_0_3_fu_1681_p1 = $signed(arg_V_read_assign_3_fu_1671_p4);

assign rhs_0_4_fu_1713_p1 = $signed(arg_V_read_assign_4_fu_1703_p4);

assign rhs_0_5_fu_1745_p1 = $signed(arg_V_read_assign_5_fu_1735_p4);

assign rhs_0_6_fu_1777_p1 = $signed(arg_V_read_assign_6_fu_1767_p4);

assign rhs_0_7_fu_1809_p1 = $signed(arg_V_read_assign_7_fu_1799_p4);

assign rhs_0_8_fu_1841_p1 = $signed(arg_V_read_assign_8_fu_1831_p4);

assign rhs_0_9_fu_1873_p1 = $signed(arg_V_read_assign_9_fu_1863_p4);

assign select_ln183_1_fu_5599_p3 = ((result_V_2_fu_5594_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_2_fu_5641_p3 = ((result_V_4_fu_5636_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_3_fu_5679_p3 = ((result_V_6_fu_5674_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_4_fu_5717_p3 = ((result_V_8_fu_5712_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_5_fu_5755_p3 = ((result_V_10_fu_5750_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_6_fu_5797_p3 = ((result_V_12_fu_5792_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_7_fu_5839_p3 = ((result_V_14_fu_5834_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_fu_5561_p3 = ((result_V_fu_5556_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln271_1_fu_1401_p3 = ((icmp_ln271_fu_1387_p2[0:0] == 1'b1) ? 12'd0 : accu_V_0_6_1_fu_438);

assign select_ln271_2_fu_1409_p3 = ((icmp_ln271_fu_1387_p2[0:0] == 1'b1) ? 12'd0 : accu_V_0_5_1_fu_434);

assign select_ln271_3_fu_1417_p3 = ((icmp_ln271_fu_1387_p2[0:0] == 1'b1) ? 12'd0 : accu_V_0_4_1_fu_430);

assign select_ln271_4_fu_1425_p3 = ((icmp_ln271_fu_1387_p2[0:0] == 1'b1) ? 12'd0 : accu_V_0_3_1_fu_426);

assign select_ln271_5_fu_1433_p3 = ((icmp_ln271_fu_1387_p2[0:0] == 1'b1) ? 12'd0 : accu_V_0_2_1_fu_422);

assign select_ln271_6_fu_1441_p3 = ((icmp_ln271_fu_1387_p2[0:0] == 1'b1) ? 12'd0 : accu_V_0_1_1_fu_418);

assign select_ln271_7_fu_1449_p3 = ((icmp_ln271_fu_1387_p2[0:0] == 1'b1) ? 12'd0 : accu_V_0_0_1_fu_414);

assign select_ln271_fu_1393_p3 = ((icmp_ln271_fu_1387_p2[0:0] == 1'b1) ? 12'd0 : accu_V_0_7_1_fu_442);

assign select_ln301_fu_5539_p3 = ((icmp_ln301_fu_5533_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_5527_p2);

assign select_ln89_100_fu_4703_p3 = ((wgt_m_val_4_M_elems_V_6_fu_4559_p3[0:0] == 1'b1) ? rhs_0_4_fu_1713_p1 : sub_ln1347_4_fu_1717_p2);

assign select_ln89_101_fu_4715_p3 = ((wgt_m_val_5_M_elems_V_6_fu_4567_p3[0:0] == 1'b1) ? rhs_0_5_fu_1745_p1 : sub_ln1347_5_fu_1749_p2);

assign select_ln89_102_fu_4727_p3 = ((wgt_m_val_6_M_elems_V_6_fu_4575_p3[0:0] == 1'b1) ? rhs_0_6_fu_1777_p1 : sub_ln1347_6_fu_1781_p2);

assign select_ln89_103_fu_4739_p3 = ((wgt_m_val_7_M_elems_V_6_fu_4583_p3[0:0] == 1'b1) ? rhs_0_7_fu_1809_p1 : sub_ln1347_7_fu_1813_p2);

assign select_ln89_104_fu_4751_p3 = ((wgt_m_val_8_M_elems_V_6_fu_4591_p3[0:0] == 1'b1) ? rhs_0_8_fu_1841_p1 : sub_ln1347_8_fu_1845_p2);

assign select_ln89_105_fu_4763_p3 = ((wgt_m_val_9_M_elems_V_6_fu_4599_p3[0:0] == 1'b1) ? rhs_0_9_fu_1873_p1 : sub_ln1347_9_fu_1877_p2);

assign select_ln89_106_fu_4775_p3 = ((wgt_m_val_10_M_elems_V_6_fu_4607_p3[0:0] == 1'b1) ? rhs_0_10_fu_1905_p1 : sub_ln1347_10_fu_1909_p2);

assign select_ln89_107_fu_4787_p3 = ((wgt_m_val_11_M_elems_V_6_fu_4615_p3[0:0] == 1'b1) ? rhs_0_11_fu_1937_p1 : sub_ln1347_11_fu_1941_p2);

assign select_ln89_108_fu_4799_p3 = ((wgt_m_val_12_M_elems_V_6_fu_4623_p3[0:0] == 1'b1) ? rhs_0_12_fu_1969_p1 : sub_ln1347_12_fu_1973_p2);

assign select_ln89_109_fu_4811_p3 = ((wgt_m_val_13_M_elems_V_6_fu_4631_p3[0:0] == 1'b1) ? rhs_0_13_fu_2001_p1 : sub_ln1347_13_fu_2005_p2);

assign select_ln89_10_fu_1915_p3 = ((wgt_m_val_10_M_elems_V_fu_1533_p3[0:0] == 1'b1) ? rhs_0_10_fu_1905_p1 : sub_ln1347_10_fu_1909_p2);

assign select_ln89_110_fu_4823_p3 = ((wgt_m_val_14_M_elems_V_6_fu_4639_p3[0:0] == 1'b1) ? rhs_0_14_fu_2033_p1 : sub_ln1347_14_fu_2037_p2);

assign select_ln89_111_fu_4835_p3 = ((wgt_m_val_15_M_elems_V_6_fu_4647_p3[0:0] == 1'b1) ? rhs_0_15_fu_2065_p1 : sub_ln1347_15_fu_2069_p2);

assign select_ln89_112_fu_5115_p3 = ((tmp_114_fu_4987_p3[0:0] == 1'b1) ? rhs_0_0_fu_1585_p1 : sub_ln1347_fu_1589_p2);

assign select_ln89_113_fu_5127_p3 = ((wgt_m_val_1_M_elems_V_7_fu_4995_p3[0:0] == 1'b1) ? rhs_0_1_fu_1617_p1 : sub_ln1347_1_fu_1621_p2);

assign select_ln89_114_fu_5139_p3 = ((wgt_m_val_2_M_elems_V_7_fu_5003_p3[0:0] == 1'b1) ? rhs_0_2_fu_1649_p1 : sub_ln1347_2_fu_1653_p2);

assign select_ln89_115_fu_5151_p3 = ((wgt_m_val_3_M_elems_V_7_fu_5011_p3[0:0] == 1'b1) ? rhs_0_3_fu_1681_p1 : sub_ln1347_3_fu_1685_p2);

assign select_ln89_116_fu_5163_p3 = ((wgt_m_val_4_M_elems_V_7_fu_5019_p3[0:0] == 1'b1) ? rhs_0_4_fu_1713_p1 : sub_ln1347_4_fu_1717_p2);

assign select_ln89_117_fu_5175_p3 = ((wgt_m_val_5_M_elems_V_7_fu_5027_p3[0:0] == 1'b1) ? rhs_0_5_fu_1745_p1 : sub_ln1347_5_fu_1749_p2);

assign select_ln89_118_fu_5187_p3 = ((wgt_m_val_6_M_elems_V_7_fu_5035_p3[0:0] == 1'b1) ? rhs_0_6_fu_1777_p1 : sub_ln1347_6_fu_1781_p2);

assign select_ln89_119_fu_5199_p3 = ((wgt_m_val_7_M_elems_V_7_fu_5043_p3[0:0] == 1'b1) ? rhs_0_7_fu_1809_p1 : sub_ln1347_7_fu_1813_p2);

assign select_ln89_11_fu_1947_p3 = ((wgt_m_val_11_M_elems_V_fu_1541_p3[0:0] == 1'b1) ? rhs_0_11_fu_1937_p1 : sub_ln1347_11_fu_1941_p2);

assign select_ln89_120_fu_5211_p3 = ((wgt_m_val_8_M_elems_V_7_fu_5051_p3[0:0] == 1'b1) ? rhs_0_8_fu_1841_p1 : sub_ln1347_8_fu_1845_p2);

assign select_ln89_121_fu_5223_p3 = ((wgt_m_val_9_M_elems_V_7_fu_5059_p3[0:0] == 1'b1) ? rhs_0_9_fu_1873_p1 : sub_ln1347_9_fu_1877_p2);

assign select_ln89_122_fu_5235_p3 = ((wgt_m_val_10_M_elems_V_7_fu_5067_p3[0:0] == 1'b1) ? rhs_0_10_fu_1905_p1 : sub_ln1347_10_fu_1909_p2);

assign select_ln89_123_fu_5247_p3 = ((wgt_m_val_11_M_elems_V_7_fu_5075_p3[0:0] == 1'b1) ? rhs_0_11_fu_1937_p1 : sub_ln1347_11_fu_1941_p2);

assign select_ln89_124_fu_5259_p3 = ((wgt_m_val_12_M_elems_V_7_fu_5083_p3[0:0] == 1'b1) ? rhs_0_12_fu_1969_p1 : sub_ln1347_12_fu_1973_p2);

assign select_ln89_125_fu_5271_p3 = ((wgt_m_val_13_M_elems_V_7_fu_5091_p3[0:0] == 1'b1) ? rhs_0_13_fu_2001_p1 : sub_ln1347_13_fu_2005_p2);

assign select_ln89_126_fu_5283_p3 = ((wgt_m_val_14_M_elems_V_7_fu_5099_p3[0:0] == 1'b1) ? rhs_0_14_fu_2033_p1 : sub_ln1347_14_fu_2037_p2);

assign select_ln89_127_fu_5295_p3 = ((wgt_m_val_15_M_elems_V_7_fu_5107_p3[0:0] == 1'b1) ? rhs_0_15_fu_2065_p1 : sub_ln1347_15_fu_2069_p2);

assign select_ln89_12_fu_1979_p3 = ((wgt_m_val_12_M_elems_V_fu_1549_p3[0:0] == 1'b1) ? rhs_0_12_fu_1969_p1 : sub_ln1347_12_fu_1973_p2);

assign select_ln89_13_fu_2011_p3 = ((wgt_m_val_13_M_elems_V_fu_1557_p3[0:0] == 1'b1) ? rhs_0_13_fu_2001_p1 : sub_ln1347_13_fu_2005_p2);

assign select_ln89_14_fu_2043_p3 = ((wgt_m_val_14_M_elems_V_fu_1565_p3[0:0] == 1'b1) ? rhs_0_14_fu_2033_p1 : sub_ln1347_14_fu_2037_p2);

assign select_ln89_15_fu_2075_p3 = ((wgt_m_val_15_M_elems_V_fu_1573_p3[0:0] == 1'b1) ? rhs_0_15_fu_2065_p1 : sub_ln1347_15_fu_2069_p2);

assign select_ln89_16_fu_2355_p3 = ((tmp_18_fu_2227_p3[0:0] == 1'b1) ? rhs_0_0_fu_1585_p1 : sub_ln1347_fu_1589_p2);

assign select_ln89_17_fu_2367_p3 = ((wgt_m_val_1_M_elems_V_1_fu_2235_p3[0:0] == 1'b1) ? rhs_0_1_fu_1617_p1 : sub_ln1347_1_fu_1621_p2);

assign select_ln89_18_fu_2379_p3 = ((wgt_m_val_2_M_elems_V_1_fu_2243_p3[0:0] == 1'b1) ? rhs_0_2_fu_1649_p1 : sub_ln1347_2_fu_1653_p2);

assign select_ln89_19_fu_2391_p3 = ((wgt_m_val_3_M_elems_V_1_fu_2251_p3[0:0] == 1'b1) ? rhs_0_3_fu_1681_p1 : sub_ln1347_3_fu_1685_p2);

assign select_ln89_1_fu_1627_p3 = ((wgt_m_val_1_M_elems_V_fu_1461_p3[0:0] == 1'b1) ? rhs_0_1_fu_1617_p1 : sub_ln1347_1_fu_1621_p2);

assign select_ln89_20_fu_2403_p3 = ((wgt_m_val_4_M_elems_V_1_fu_2259_p3[0:0] == 1'b1) ? rhs_0_4_fu_1713_p1 : sub_ln1347_4_fu_1717_p2);

assign select_ln89_21_fu_2415_p3 = ((wgt_m_val_5_M_elems_V_1_fu_2267_p3[0:0] == 1'b1) ? rhs_0_5_fu_1745_p1 : sub_ln1347_5_fu_1749_p2);

assign select_ln89_22_fu_2427_p3 = ((wgt_m_val_6_M_elems_V_1_fu_2275_p3[0:0] == 1'b1) ? rhs_0_6_fu_1777_p1 : sub_ln1347_6_fu_1781_p2);

assign select_ln89_23_fu_2439_p3 = ((wgt_m_val_7_M_elems_V_1_fu_2283_p3[0:0] == 1'b1) ? rhs_0_7_fu_1809_p1 : sub_ln1347_7_fu_1813_p2);

assign select_ln89_24_fu_2451_p3 = ((wgt_m_val_8_M_elems_V_1_fu_2291_p3[0:0] == 1'b1) ? rhs_0_8_fu_1841_p1 : sub_ln1347_8_fu_1845_p2);

assign select_ln89_25_fu_2463_p3 = ((wgt_m_val_9_M_elems_V_1_fu_2299_p3[0:0] == 1'b1) ? rhs_0_9_fu_1873_p1 : sub_ln1347_9_fu_1877_p2);

assign select_ln89_26_fu_2475_p3 = ((wgt_m_val_10_M_elems_V_1_fu_2307_p3[0:0] == 1'b1) ? rhs_0_10_fu_1905_p1 : sub_ln1347_10_fu_1909_p2);

assign select_ln89_27_fu_2487_p3 = ((wgt_m_val_11_M_elems_V_1_fu_2315_p3[0:0] == 1'b1) ? rhs_0_11_fu_1937_p1 : sub_ln1347_11_fu_1941_p2);

assign select_ln89_28_fu_2499_p3 = ((wgt_m_val_12_M_elems_V_1_fu_2323_p3[0:0] == 1'b1) ? rhs_0_12_fu_1969_p1 : sub_ln1347_12_fu_1973_p2);

assign select_ln89_29_fu_2511_p3 = ((wgt_m_val_13_M_elems_V_1_fu_2331_p3[0:0] == 1'b1) ? rhs_0_13_fu_2001_p1 : sub_ln1347_13_fu_2005_p2);

assign select_ln89_2_fu_1659_p3 = ((wgt_m_val_2_M_elems_V_fu_1469_p3[0:0] == 1'b1) ? rhs_0_2_fu_1649_p1 : sub_ln1347_2_fu_1653_p2);

assign select_ln89_30_fu_2523_p3 = ((wgt_m_val_14_M_elems_V_1_fu_2339_p3[0:0] == 1'b1) ? rhs_0_14_fu_2033_p1 : sub_ln1347_14_fu_2037_p2);

assign select_ln89_31_fu_2535_p3 = ((wgt_m_val_15_M_elems_V_1_fu_2347_p3[0:0] == 1'b1) ? rhs_0_15_fu_2065_p1 : sub_ln1347_15_fu_2069_p2);

assign select_ln89_32_fu_2815_p3 = ((tmp_34_fu_2687_p3[0:0] == 1'b1) ? rhs_0_0_fu_1585_p1 : sub_ln1347_fu_1589_p2);

assign select_ln89_33_fu_2827_p3 = ((wgt_m_val_1_M_elems_V_2_fu_2695_p3[0:0] == 1'b1) ? rhs_0_1_fu_1617_p1 : sub_ln1347_1_fu_1621_p2);

assign select_ln89_34_fu_2839_p3 = ((wgt_m_val_2_M_elems_V_2_fu_2703_p3[0:0] == 1'b1) ? rhs_0_2_fu_1649_p1 : sub_ln1347_2_fu_1653_p2);

assign select_ln89_35_fu_2851_p3 = ((wgt_m_val_3_M_elems_V_2_fu_2711_p3[0:0] == 1'b1) ? rhs_0_3_fu_1681_p1 : sub_ln1347_3_fu_1685_p2);

assign select_ln89_36_fu_2863_p3 = ((wgt_m_val_4_M_elems_V_2_fu_2719_p3[0:0] == 1'b1) ? rhs_0_4_fu_1713_p1 : sub_ln1347_4_fu_1717_p2);

assign select_ln89_37_fu_2875_p3 = ((wgt_m_val_5_M_elems_V_2_fu_2727_p3[0:0] == 1'b1) ? rhs_0_5_fu_1745_p1 : sub_ln1347_5_fu_1749_p2);

assign select_ln89_38_fu_2887_p3 = ((wgt_m_val_6_M_elems_V_2_fu_2735_p3[0:0] == 1'b1) ? rhs_0_6_fu_1777_p1 : sub_ln1347_6_fu_1781_p2);

assign select_ln89_39_fu_2899_p3 = ((wgt_m_val_7_M_elems_V_2_fu_2743_p3[0:0] == 1'b1) ? rhs_0_7_fu_1809_p1 : sub_ln1347_7_fu_1813_p2);

assign select_ln89_3_fu_1691_p3 = ((wgt_m_val_3_M_elems_V_fu_1477_p3[0:0] == 1'b1) ? rhs_0_3_fu_1681_p1 : sub_ln1347_3_fu_1685_p2);

assign select_ln89_40_fu_2911_p3 = ((wgt_m_val_8_M_elems_V_2_fu_2751_p3[0:0] == 1'b1) ? rhs_0_8_fu_1841_p1 : sub_ln1347_8_fu_1845_p2);

assign select_ln89_41_fu_2923_p3 = ((wgt_m_val_9_M_elems_V_2_fu_2759_p3[0:0] == 1'b1) ? rhs_0_9_fu_1873_p1 : sub_ln1347_9_fu_1877_p2);

assign select_ln89_42_fu_2935_p3 = ((wgt_m_val_10_M_elems_V_2_fu_2767_p3[0:0] == 1'b1) ? rhs_0_10_fu_1905_p1 : sub_ln1347_10_fu_1909_p2);

assign select_ln89_43_fu_2947_p3 = ((wgt_m_val_11_M_elems_V_2_fu_2775_p3[0:0] == 1'b1) ? rhs_0_11_fu_1937_p1 : sub_ln1347_11_fu_1941_p2);

assign select_ln89_44_fu_2959_p3 = ((wgt_m_val_12_M_elems_V_2_fu_2783_p3[0:0] == 1'b1) ? rhs_0_12_fu_1969_p1 : sub_ln1347_12_fu_1973_p2);

assign select_ln89_45_fu_2971_p3 = ((wgt_m_val_13_M_elems_V_2_fu_2791_p3[0:0] == 1'b1) ? rhs_0_13_fu_2001_p1 : sub_ln1347_13_fu_2005_p2);

assign select_ln89_46_fu_2983_p3 = ((wgt_m_val_14_M_elems_V_2_fu_2799_p3[0:0] == 1'b1) ? rhs_0_14_fu_2033_p1 : sub_ln1347_14_fu_2037_p2);

assign select_ln89_47_fu_2995_p3 = ((wgt_m_val_15_M_elems_V_2_fu_2807_p3[0:0] == 1'b1) ? rhs_0_15_fu_2065_p1 : sub_ln1347_15_fu_2069_p2);

assign select_ln89_48_fu_3275_p3 = ((tmp_50_fu_3147_p3[0:0] == 1'b1) ? rhs_0_0_fu_1585_p1 : sub_ln1347_fu_1589_p2);

assign select_ln89_49_fu_3287_p3 = ((wgt_m_val_1_M_elems_V_3_fu_3155_p3[0:0] == 1'b1) ? rhs_0_1_fu_1617_p1 : sub_ln1347_1_fu_1621_p2);

assign select_ln89_4_fu_1723_p3 = ((wgt_m_val_4_M_elems_V_fu_1485_p3[0:0] == 1'b1) ? rhs_0_4_fu_1713_p1 : sub_ln1347_4_fu_1717_p2);

assign select_ln89_50_fu_3299_p3 = ((wgt_m_val_2_M_elems_V_3_fu_3163_p3[0:0] == 1'b1) ? rhs_0_2_fu_1649_p1 : sub_ln1347_2_fu_1653_p2);

assign select_ln89_51_fu_3311_p3 = ((wgt_m_val_3_M_elems_V_3_fu_3171_p3[0:0] == 1'b1) ? rhs_0_3_fu_1681_p1 : sub_ln1347_3_fu_1685_p2);

assign select_ln89_52_fu_3323_p3 = ((wgt_m_val_4_M_elems_V_3_fu_3179_p3[0:0] == 1'b1) ? rhs_0_4_fu_1713_p1 : sub_ln1347_4_fu_1717_p2);

assign select_ln89_53_fu_3335_p3 = ((wgt_m_val_5_M_elems_V_3_fu_3187_p3[0:0] == 1'b1) ? rhs_0_5_fu_1745_p1 : sub_ln1347_5_fu_1749_p2);

assign select_ln89_54_fu_3347_p3 = ((wgt_m_val_6_M_elems_V_3_fu_3195_p3[0:0] == 1'b1) ? rhs_0_6_fu_1777_p1 : sub_ln1347_6_fu_1781_p2);

assign select_ln89_55_fu_3359_p3 = ((wgt_m_val_7_M_elems_V_3_fu_3203_p3[0:0] == 1'b1) ? rhs_0_7_fu_1809_p1 : sub_ln1347_7_fu_1813_p2);

assign select_ln89_56_fu_3371_p3 = ((wgt_m_val_8_M_elems_V_3_fu_3211_p3[0:0] == 1'b1) ? rhs_0_8_fu_1841_p1 : sub_ln1347_8_fu_1845_p2);

assign select_ln89_57_fu_3383_p3 = ((wgt_m_val_9_M_elems_V_3_fu_3219_p3[0:0] == 1'b1) ? rhs_0_9_fu_1873_p1 : sub_ln1347_9_fu_1877_p2);

assign select_ln89_58_fu_3395_p3 = ((wgt_m_val_10_M_elems_V_3_fu_3227_p3[0:0] == 1'b1) ? rhs_0_10_fu_1905_p1 : sub_ln1347_10_fu_1909_p2);

assign select_ln89_59_fu_3407_p3 = ((wgt_m_val_11_M_elems_V_3_fu_3235_p3[0:0] == 1'b1) ? rhs_0_11_fu_1937_p1 : sub_ln1347_11_fu_1941_p2);

assign select_ln89_5_fu_1755_p3 = ((wgt_m_val_5_M_elems_V_fu_1493_p3[0:0] == 1'b1) ? rhs_0_5_fu_1745_p1 : sub_ln1347_5_fu_1749_p2);

assign select_ln89_60_fu_3419_p3 = ((wgt_m_val_12_M_elems_V_3_fu_3243_p3[0:0] == 1'b1) ? rhs_0_12_fu_1969_p1 : sub_ln1347_12_fu_1973_p2);

assign select_ln89_61_fu_3431_p3 = ((wgt_m_val_13_M_elems_V_3_fu_3251_p3[0:0] == 1'b1) ? rhs_0_13_fu_2001_p1 : sub_ln1347_13_fu_2005_p2);

assign select_ln89_62_fu_3443_p3 = ((wgt_m_val_14_M_elems_V_3_fu_3259_p3[0:0] == 1'b1) ? rhs_0_14_fu_2033_p1 : sub_ln1347_14_fu_2037_p2);

assign select_ln89_63_fu_3455_p3 = ((wgt_m_val_15_M_elems_V_3_fu_3267_p3[0:0] == 1'b1) ? rhs_0_15_fu_2065_p1 : sub_ln1347_15_fu_2069_p2);

assign select_ln89_64_fu_3735_p3 = ((tmp_66_fu_3607_p3[0:0] == 1'b1) ? rhs_0_0_fu_1585_p1 : sub_ln1347_fu_1589_p2);

assign select_ln89_65_fu_3747_p3 = ((wgt_m_val_1_M_elems_V_4_fu_3615_p3[0:0] == 1'b1) ? rhs_0_1_fu_1617_p1 : sub_ln1347_1_fu_1621_p2);

assign select_ln89_66_fu_3759_p3 = ((wgt_m_val_2_M_elems_V_4_fu_3623_p3[0:0] == 1'b1) ? rhs_0_2_fu_1649_p1 : sub_ln1347_2_fu_1653_p2);

assign select_ln89_67_fu_3771_p3 = ((wgt_m_val_3_M_elems_V_4_fu_3631_p3[0:0] == 1'b1) ? rhs_0_3_fu_1681_p1 : sub_ln1347_3_fu_1685_p2);

assign select_ln89_68_fu_3783_p3 = ((wgt_m_val_4_M_elems_V_4_fu_3639_p3[0:0] == 1'b1) ? rhs_0_4_fu_1713_p1 : sub_ln1347_4_fu_1717_p2);

assign select_ln89_69_fu_3795_p3 = ((wgt_m_val_5_M_elems_V_4_fu_3647_p3[0:0] == 1'b1) ? rhs_0_5_fu_1745_p1 : sub_ln1347_5_fu_1749_p2);

assign select_ln89_6_fu_1787_p3 = ((wgt_m_val_6_M_elems_V_fu_1501_p3[0:0] == 1'b1) ? rhs_0_6_fu_1777_p1 : sub_ln1347_6_fu_1781_p2);

assign select_ln89_70_fu_3807_p3 = ((wgt_m_val_6_M_elems_V_4_fu_3655_p3[0:0] == 1'b1) ? rhs_0_6_fu_1777_p1 : sub_ln1347_6_fu_1781_p2);

assign select_ln89_71_fu_3819_p3 = ((wgt_m_val_7_M_elems_V_4_fu_3663_p3[0:0] == 1'b1) ? rhs_0_7_fu_1809_p1 : sub_ln1347_7_fu_1813_p2);

assign select_ln89_72_fu_3831_p3 = ((wgt_m_val_8_M_elems_V_4_fu_3671_p3[0:0] == 1'b1) ? rhs_0_8_fu_1841_p1 : sub_ln1347_8_fu_1845_p2);

assign select_ln89_73_fu_3843_p3 = ((wgt_m_val_9_M_elems_V_4_fu_3679_p3[0:0] == 1'b1) ? rhs_0_9_fu_1873_p1 : sub_ln1347_9_fu_1877_p2);

assign select_ln89_74_fu_3855_p3 = ((wgt_m_val_10_M_elems_V_4_fu_3687_p3[0:0] == 1'b1) ? rhs_0_10_fu_1905_p1 : sub_ln1347_10_fu_1909_p2);

assign select_ln89_75_fu_3867_p3 = ((wgt_m_val_11_M_elems_V_4_fu_3695_p3[0:0] == 1'b1) ? rhs_0_11_fu_1937_p1 : sub_ln1347_11_fu_1941_p2);

assign select_ln89_76_fu_3879_p3 = ((wgt_m_val_12_M_elems_V_4_fu_3703_p3[0:0] == 1'b1) ? rhs_0_12_fu_1969_p1 : sub_ln1347_12_fu_1973_p2);

assign select_ln89_77_fu_3891_p3 = ((wgt_m_val_13_M_elems_V_4_fu_3711_p3[0:0] == 1'b1) ? rhs_0_13_fu_2001_p1 : sub_ln1347_13_fu_2005_p2);

assign select_ln89_78_fu_3903_p3 = ((wgt_m_val_14_M_elems_V_4_fu_3719_p3[0:0] == 1'b1) ? rhs_0_14_fu_2033_p1 : sub_ln1347_14_fu_2037_p2);

assign select_ln89_79_fu_3915_p3 = ((wgt_m_val_15_M_elems_V_4_fu_3727_p3[0:0] == 1'b1) ? rhs_0_15_fu_2065_p1 : sub_ln1347_15_fu_2069_p2);

assign select_ln89_7_fu_1819_p3 = ((wgt_m_val_7_M_elems_V_fu_1509_p3[0:0] == 1'b1) ? rhs_0_7_fu_1809_p1 : sub_ln1347_7_fu_1813_p2);

assign select_ln89_80_fu_4195_p3 = ((tmp_82_fu_4067_p3[0:0] == 1'b1) ? rhs_0_0_fu_1585_p1 : sub_ln1347_fu_1589_p2);

assign select_ln89_81_fu_4207_p3 = ((wgt_m_val_1_M_elems_V_5_fu_4075_p3[0:0] == 1'b1) ? rhs_0_1_fu_1617_p1 : sub_ln1347_1_fu_1621_p2);

assign select_ln89_82_fu_4219_p3 = ((wgt_m_val_2_M_elems_V_5_fu_4083_p3[0:0] == 1'b1) ? rhs_0_2_fu_1649_p1 : sub_ln1347_2_fu_1653_p2);

assign select_ln89_83_fu_4231_p3 = ((wgt_m_val_3_M_elems_V_5_fu_4091_p3[0:0] == 1'b1) ? rhs_0_3_fu_1681_p1 : sub_ln1347_3_fu_1685_p2);

assign select_ln89_84_fu_4243_p3 = ((wgt_m_val_4_M_elems_V_5_fu_4099_p3[0:0] == 1'b1) ? rhs_0_4_fu_1713_p1 : sub_ln1347_4_fu_1717_p2);

assign select_ln89_85_fu_4255_p3 = ((wgt_m_val_5_M_elems_V_5_fu_4107_p3[0:0] == 1'b1) ? rhs_0_5_fu_1745_p1 : sub_ln1347_5_fu_1749_p2);

assign select_ln89_86_fu_4267_p3 = ((wgt_m_val_6_M_elems_V_5_fu_4115_p3[0:0] == 1'b1) ? rhs_0_6_fu_1777_p1 : sub_ln1347_6_fu_1781_p2);

assign select_ln89_87_fu_4279_p3 = ((wgt_m_val_7_M_elems_V_5_fu_4123_p3[0:0] == 1'b1) ? rhs_0_7_fu_1809_p1 : sub_ln1347_7_fu_1813_p2);

assign select_ln89_88_fu_4291_p3 = ((wgt_m_val_8_M_elems_V_5_fu_4131_p3[0:0] == 1'b1) ? rhs_0_8_fu_1841_p1 : sub_ln1347_8_fu_1845_p2);

assign select_ln89_89_fu_4303_p3 = ((wgt_m_val_9_M_elems_V_5_fu_4139_p3[0:0] == 1'b1) ? rhs_0_9_fu_1873_p1 : sub_ln1347_9_fu_1877_p2);

assign select_ln89_8_fu_1851_p3 = ((wgt_m_val_8_M_elems_V_fu_1517_p3[0:0] == 1'b1) ? rhs_0_8_fu_1841_p1 : sub_ln1347_8_fu_1845_p2);

assign select_ln89_90_fu_4315_p3 = ((wgt_m_val_10_M_elems_V_5_fu_4147_p3[0:0] == 1'b1) ? rhs_0_10_fu_1905_p1 : sub_ln1347_10_fu_1909_p2);

assign select_ln89_91_fu_4327_p3 = ((wgt_m_val_11_M_elems_V_5_fu_4155_p3[0:0] == 1'b1) ? rhs_0_11_fu_1937_p1 : sub_ln1347_11_fu_1941_p2);

assign select_ln89_92_fu_4339_p3 = ((wgt_m_val_12_M_elems_V_5_fu_4163_p3[0:0] == 1'b1) ? rhs_0_12_fu_1969_p1 : sub_ln1347_12_fu_1973_p2);

assign select_ln89_93_fu_4351_p3 = ((wgt_m_val_13_M_elems_V_5_fu_4171_p3[0:0] == 1'b1) ? rhs_0_13_fu_2001_p1 : sub_ln1347_13_fu_2005_p2);

assign select_ln89_94_fu_4363_p3 = ((wgt_m_val_14_M_elems_V_5_fu_4179_p3[0:0] == 1'b1) ? rhs_0_14_fu_2033_p1 : sub_ln1347_14_fu_2037_p2);

assign select_ln89_95_fu_4375_p3 = ((wgt_m_val_15_M_elems_V_5_fu_4187_p3[0:0] == 1'b1) ? rhs_0_15_fu_2065_p1 : sub_ln1347_15_fu_2069_p2);

assign select_ln89_96_fu_4655_p3 = ((tmp_98_fu_4527_p3[0:0] == 1'b1) ? rhs_0_0_fu_1585_p1 : sub_ln1347_fu_1589_p2);

assign select_ln89_97_fu_4667_p3 = ((wgt_m_val_1_M_elems_V_6_fu_4535_p3[0:0] == 1'b1) ? rhs_0_1_fu_1617_p1 : sub_ln1347_1_fu_1621_p2);

assign select_ln89_98_fu_4679_p3 = ((wgt_m_val_2_M_elems_V_6_fu_4543_p3[0:0] == 1'b1) ? rhs_0_2_fu_1649_p1 : sub_ln1347_2_fu_1653_p2);

assign select_ln89_99_fu_4691_p3 = ((wgt_m_val_3_M_elems_V_6_fu_4551_p3[0:0] == 1'b1) ? rhs_0_3_fu_1681_p1 : sub_ln1347_3_fu_1685_p2);

assign select_ln89_9_fu_1883_p3 = ((wgt_m_val_9_M_elems_V_fu_1525_p3[0:0] == 1'b1) ? rhs_0_9_fu_1873_p1 : sub_ln1347_9_fu_1877_p2);

assign select_ln89_fu_1595_p3 = ((trunc_ln674_fu_1457_p1[0:0] == 1'b1) ? rhs_0_0_fu_1585_p1 : sub_ln1347_fu_1589_p2);

assign sext_ln674_10_fu_1923_p1 = $signed(select_ln89_10_fu_1915_p3);

assign sext_ln674_11_fu_1955_p1 = $signed(select_ln89_11_fu_1947_p3);

assign sext_ln674_12_fu_1987_p1 = $signed(select_ln89_12_fu_1979_p3);

assign sext_ln674_13_fu_2051_p1 = $signed(select_ln89_14_fu_2043_p3);

assign sext_ln674_1_fu_1635_p1 = $signed(select_ln89_1_fu_1627_p3);

assign sext_ln674_2_fu_1667_p1 = $signed(select_ln89_2_fu_1659_p3);

assign sext_ln674_3_fu_1699_p1 = $signed(select_ln89_3_fu_1691_p3);

assign sext_ln674_4_fu_1731_p1 = $signed(select_ln89_4_fu_1723_p3);

assign sext_ln674_5_fu_1763_p1 = $signed(select_ln89_5_fu_1755_p3);

assign sext_ln674_6_fu_1795_p1 = $signed(select_ln89_6_fu_1787_p3);

assign sext_ln674_7_fu_1827_p1 = $signed(select_ln89_7_fu_1819_p3);

assign sext_ln674_8_fu_1859_p1 = $signed(select_ln89_8_fu_1851_p3);

assign sext_ln674_9_fu_1891_p1 = $signed(select_ln89_9_fu_1883_p3);

assign sext_ln674_fu_1603_p1 = $signed(select_ln89_fu_1595_p3);

assign sext_ln691_100_fu_5401_p1 = $signed(add_ln691_122_fu_5395_p2);

assign sext_ln691_101_fu_5417_p1 = $signed(add_ln691_124_fu_5411_p2);

assign sext_ln691_102_fu_5427_p1 = $signed(add_ln691_125_fu_5421_p2);

assign sext_ln691_103_fu_5437_p1 = $signed(add_ln691_126_fu_5431_p2);

assign sext_ln691_10_fu_2197_p1 = $signed(add_ln691_12_fu_2191_p2);

assign sext_ln691_11_fu_2207_p1 = $signed(add_ln691_13_fu_2201_p2);

assign sext_ln691_12_fu_2217_p1 = $signed(add_ln691_14_fu_2211_p2);

assign sext_ln691_13_fu_2519_p1 = $signed(select_ln89_29_fu_2511_p3);

assign sext_ln691_14_fu_2543_p1 = $signed(select_ln89_31_fu_2535_p3);

assign sext_ln691_15_fu_2559_p1 = $signed(add_ln691_17_fu_2553_p2);

assign sext_ln691_16_fu_2575_p1 = $signed(add_ln691_19_fu_2569_p2);

assign sext_ln691_17_fu_2585_p1 = $signed(add_ln691_20_fu_2579_p2);

assign sext_ln691_18_fu_2595_p1 = $signed(add_ln691_21_fu_2589_p2);

assign sext_ln691_19_fu_2611_p1 = $signed(add_ln691_23_fu_2605_p2);

assign sext_ln691_1_fu_2083_p1 = $signed(select_ln89_15_fu_2075_p3);

assign sext_ln691_20_fu_2621_p1 = $signed(add_ln691_24_fu_2615_p2);

assign sext_ln691_21_fu_2631_p1 = $signed(add_ln691_25_fu_2625_p2);

assign sext_ln691_22_fu_2641_p1 = $signed(add_ln691_26_fu_2635_p2);

assign sext_ln691_23_fu_2657_p1 = $signed(add_ln691_28_fu_2651_p2);

assign sext_ln691_24_fu_2667_p1 = $signed(add_ln691_29_fu_2661_p2);

assign sext_ln691_25_fu_2677_p1 = $signed(add_ln691_30_fu_2671_p2);

assign sext_ln691_26_fu_2979_p1 = $signed(select_ln89_45_fu_2971_p3);

assign sext_ln691_27_fu_3003_p1 = $signed(select_ln89_47_fu_2995_p3);

assign sext_ln691_28_fu_3019_p1 = $signed(add_ln691_33_fu_3013_p2);

assign sext_ln691_29_fu_3035_p1 = $signed(add_ln691_35_fu_3029_p2);

assign sext_ln691_2_fu_2099_p1 = $signed(add_ln691_1_fu_2093_p2);

assign sext_ln691_30_fu_3045_p1 = $signed(add_ln691_36_fu_3039_p2);

assign sext_ln691_31_fu_3055_p1 = $signed(add_ln691_37_fu_3049_p2);

assign sext_ln691_32_fu_3071_p1 = $signed(add_ln691_39_fu_3065_p2);

assign sext_ln691_33_fu_3081_p1 = $signed(add_ln691_40_fu_3075_p2);

assign sext_ln691_34_fu_3091_p1 = $signed(add_ln691_41_fu_3085_p2);

assign sext_ln691_35_fu_3101_p1 = $signed(add_ln691_42_fu_3095_p2);

assign sext_ln691_36_fu_3117_p1 = $signed(add_ln691_44_fu_3111_p2);

assign sext_ln691_37_fu_3127_p1 = $signed(add_ln691_45_fu_3121_p2);

assign sext_ln691_38_fu_3137_p1 = $signed(add_ln691_46_fu_3131_p2);

assign sext_ln691_39_fu_3439_p1 = $signed(select_ln89_61_fu_3431_p3);

assign sext_ln691_3_fu_2115_p1 = $signed(add_ln691_3_fu_2109_p2);

assign sext_ln691_40_fu_3463_p1 = $signed(select_ln89_63_fu_3455_p3);

assign sext_ln691_41_fu_3479_p1 = $signed(add_ln691_49_fu_3473_p2);

assign sext_ln691_42_fu_3495_p1 = $signed(add_ln691_51_fu_3489_p2);

assign sext_ln691_43_fu_3505_p1 = $signed(add_ln691_52_fu_3499_p2);

assign sext_ln691_44_fu_3515_p1 = $signed(add_ln691_53_fu_3509_p2);

assign sext_ln691_45_fu_3531_p1 = $signed(add_ln691_55_fu_3525_p2);

assign sext_ln691_46_fu_3541_p1 = $signed(add_ln691_56_fu_3535_p2);

assign sext_ln691_47_fu_3551_p1 = $signed(add_ln691_57_fu_3545_p2);

assign sext_ln691_48_fu_3561_p1 = $signed(add_ln691_58_fu_3555_p2);

assign sext_ln691_49_fu_3577_p1 = $signed(add_ln691_60_fu_3571_p2);

assign sext_ln691_4_fu_2125_p1 = $signed(add_ln691_4_fu_2119_p2);

assign sext_ln691_50_fu_3587_p1 = $signed(add_ln691_61_fu_3581_p2);

assign sext_ln691_51_fu_3597_p1 = $signed(add_ln691_62_fu_3591_p2);

assign sext_ln691_52_fu_3899_p1 = $signed(select_ln89_77_fu_3891_p3);

assign sext_ln691_53_fu_3923_p1 = $signed(select_ln89_79_fu_3915_p3);

assign sext_ln691_54_fu_3939_p1 = $signed(add_ln691_65_fu_3933_p2);

assign sext_ln691_55_fu_3955_p1 = $signed(add_ln691_67_fu_3949_p2);

assign sext_ln691_56_fu_3965_p1 = $signed(add_ln691_68_fu_3959_p2);

assign sext_ln691_57_fu_3975_p1 = $signed(add_ln691_69_fu_3969_p2);

assign sext_ln691_58_fu_3991_p1 = $signed(add_ln691_71_fu_3985_p2);

assign sext_ln691_59_fu_4001_p1 = $signed(add_ln691_72_fu_3995_p2);

assign sext_ln691_5_fu_2135_p1 = $signed(add_ln691_5_fu_2129_p2);

assign sext_ln691_60_fu_4011_p1 = $signed(add_ln691_73_fu_4005_p2);

assign sext_ln691_61_fu_4021_p1 = $signed(add_ln691_74_fu_4015_p2);

assign sext_ln691_62_fu_4037_p1 = $signed(add_ln691_76_fu_4031_p2);

assign sext_ln691_63_fu_4047_p1 = $signed(add_ln691_77_fu_4041_p2);

assign sext_ln691_64_fu_4057_p1 = $signed(add_ln691_78_fu_4051_p2);

assign sext_ln691_65_fu_4359_p1 = $signed(select_ln89_93_fu_4351_p3);

assign sext_ln691_66_fu_4383_p1 = $signed(select_ln89_95_fu_4375_p3);

assign sext_ln691_67_fu_4399_p1 = $signed(add_ln691_81_fu_4393_p2);

assign sext_ln691_68_fu_4415_p1 = $signed(add_ln691_83_fu_4409_p2);

assign sext_ln691_69_fu_4425_p1 = $signed(add_ln691_84_fu_4419_p2);

assign sext_ln691_6_fu_2151_p1 = $signed(add_ln691_7_fu_2145_p2);

assign sext_ln691_70_fu_4435_p1 = $signed(add_ln691_85_fu_4429_p2);

assign sext_ln691_71_fu_4451_p1 = $signed(add_ln691_87_fu_4445_p2);

assign sext_ln691_72_fu_4461_p1 = $signed(add_ln691_88_fu_4455_p2);

assign sext_ln691_73_fu_4471_p1 = $signed(add_ln691_89_fu_4465_p2);

assign sext_ln691_74_fu_4481_p1 = $signed(add_ln691_90_fu_4475_p2);

assign sext_ln691_75_fu_4497_p1 = $signed(add_ln691_92_fu_4491_p2);

assign sext_ln691_76_fu_4507_p1 = $signed(add_ln691_93_fu_4501_p2);

assign sext_ln691_77_fu_4517_p1 = $signed(add_ln691_94_fu_4511_p2);

assign sext_ln691_78_fu_4819_p1 = $signed(select_ln89_109_fu_4811_p3);

assign sext_ln691_79_fu_4843_p1 = $signed(select_ln89_111_fu_4835_p3);

assign sext_ln691_7_fu_2161_p1 = $signed(add_ln691_8_fu_2155_p2);

assign sext_ln691_80_fu_4859_p1 = $signed(add_ln691_97_fu_4853_p2);

assign sext_ln691_81_fu_4875_p1 = $signed(add_ln691_99_fu_4869_p2);

assign sext_ln691_82_fu_4885_p1 = $signed(add_ln691_100_fu_4879_p2);

assign sext_ln691_83_fu_4895_p1 = $signed(add_ln691_101_fu_4889_p2);

assign sext_ln691_84_fu_4911_p1 = $signed(add_ln691_103_fu_4905_p2);

assign sext_ln691_85_fu_4921_p1 = $signed(add_ln691_104_fu_4915_p2);

assign sext_ln691_86_fu_4931_p1 = $signed(add_ln691_105_fu_4925_p2);

assign sext_ln691_87_fu_4941_p1 = $signed(add_ln691_106_fu_4935_p2);

assign sext_ln691_88_fu_4957_p1 = $signed(add_ln691_108_fu_4951_p2);

assign sext_ln691_89_fu_4967_p1 = $signed(add_ln691_109_fu_4961_p2);

assign sext_ln691_8_fu_2171_p1 = $signed(add_ln691_9_fu_2165_p2);

assign sext_ln691_90_fu_4977_p1 = $signed(add_ln691_110_fu_4971_p2);

assign sext_ln691_91_fu_5279_p1 = $signed(select_ln89_125_fu_5271_p3);

assign sext_ln691_92_fu_5303_p1 = $signed(select_ln89_127_fu_5295_p3);

assign sext_ln691_93_fu_5319_p1 = $signed(add_ln691_113_fu_5313_p2);

assign sext_ln691_94_fu_5335_p1 = $signed(add_ln691_115_fu_5329_p2);

assign sext_ln691_95_fu_5345_p1 = $signed(add_ln691_116_fu_5339_p2);

assign sext_ln691_96_fu_5355_p1 = $signed(add_ln691_117_fu_5349_p2);

assign sext_ln691_97_fu_5371_p1 = $signed(add_ln691_119_fu_5365_p2);

assign sext_ln691_98_fu_5381_p1 = $signed(add_ln691_120_fu_5375_p2);

assign sext_ln691_99_fu_5391_p1 = $signed(add_ln691_121_fu_5385_p2);

assign sext_ln691_9_fu_2181_p1 = $signed(add_ln691_10_fu_2175_p2);

assign sext_ln691_fu_2019_p1 = $signed(select_ln89_13_fu_2011_p3);

assign sext_ln890_1_fu_5569_p1 = $signed(threshs_m_thresholds_V_0_1_q0);

assign sext_ln890_2_fu_5607_p1 = $signed(threshs_m_thresholds_V_1_1_q0);

assign sext_ln890_3_fu_5632_p1 = $signed(threshs_m_thresholds_V_2_0_q0);

assign sext_ln890_4_fu_5649_p1 = $signed(threshs_m_thresholds_V_2_1_q0);

assign sext_ln890_5_fu_5687_p1 = $signed(threshs_m_thresholds_V_3_1_q0);

assign sext_ln890_6_fu_5746_p1 = $signed(threshs_m_thresholds_V_5_0_q0);

assign sext_ln890_7_fu_5763_p1 = $signed(threshs_m_thresholds_V_5_1_q0);

assign sext_ln890_8_fu_5788_p1 = $signed(threshs_m_thresholds_V_6_0_q0);

assign sext_ln890_9_fu_5830_p1 = $signed(threshs_m_thresholds_V_7_0_q0);

assign sext_ln890_fu_5552_p1 = $signed(threshs_m_thresholds_V_0_0_q0);

assign sext_ln89_10_fu_2483_p1 = $signed(select_ln89_26_fu_2475_p3);

assign sext_ln89_11_fu_2495_p1 = $signed(select_ln89_27_fu_2487_p3);

assign sext_ln89_12_fu_2507_p1 = $signed(select_ln89_28_fu_2499_p3);

assign sext_ln89_13_fu_2531_p1 = $signed(select_ln89_30_fu_2523_p3);

assign sext_ln89_14_fu_2823_p1 = $signed(select_ln89_32_fu_2815_p3);

assign sext_ln89_15_fu_2835_p1 = $signed(select_ln89_33_fu_2827_p3);

assign sext_ln89_16_fu_2847_p1 = $signed(select_ln89_34_fu_2839_p3);

assign sext_ln89_17_fu_2859_p1 = $signed(select_ln89_35_fu_2851_p3);

assign sext_ln89_18_fu_2871_p1 = $signed(select_ln89_36_fu_2863_p3);

assign sext_ln89_19_fu_2883_p1 = $signed(select_ln89_37_fu_2875_p3);

assign sext_ln89_1_fu_2375_p1 = $signed(select_ln89_17_fu_2367_p3);

assign sext_ln89_20_fu_2895_p1 = $signed(select_ln89_38_fu_2887_p3);

assign sext_ln89_21_fu_2907_p1 = $signed(select_ln89_39_fu_2899_p3);

assign sext_ln89_22_fu_2919_p1 = $signed(select_ln89_40_fu_2911_p3);

assign sext_ln89_23_fu_2931_p1 = $signed(select_ln89_41_fu_2923_p3);

assign sext_ln89_24_fu_2943_p1 = $signed(select_ln89_42_fu_2935_p3);

assign sext_ln89_25_fu_2955_p1 = $signed(select_ln89_43_fu_2947_p3);

assign sext_ln89_26_fu_2967_p1 = $signed(select_ln89_44_fu_2959_p3);

assign sext_ln89_27_fu_2991_p1 = $signed(select_ln89_46_fu_2983_p3);

assign sext_ln89_28_fu_3283_p1 = $signed(select_ln89_48_fu_3275_p3);

assign sext_ln89_29_fu_3295_p1 = $signed(select_ln89_49_fu_3287_p3);

assign sext_ln89_2_fu_2387_p1 = $signed(select_ln89_18_fu_2379_p3);

assign sext_ln89_30_fu_3307_p1 = $signed(select_ln89_50_fu_3299_p3);

assign sext_ln89_31_fu_3319_p1 = $signed(select_ln89_51_fu_3311_p3);

assign sext_ln89_32_fu_3331_p1 = $signed(select_ln89_52_fu_3323_p3);

assign sext_ln89_33_fu_3343_p1 = $signed(select_ln89_53_fu_3335_p3);

assign sext_ln89_34_fu_3355_p1 = $signed(select_ln89_54_fu_3347_p3);

assign sext_ln89_35_fu_3367_p1 = $signed(select_ln89_55_fu_3359_p3);

assign sext_ln89_36_fu_3379_p1 = $signed(select_ln89_56_fu_3371_p3);

assign sext_ln89_37_fu_3391_p1 = $signed(select_ln89_57_fu_3383_p3);

assign sext_ln89_38_fu_3403_p1 = $signed(select_ln89_58_fu_3395_p3);

assign sext_ln89_39_fu_3415_p1 = $signed(select_ln89_59_fu_3407_p3);

assign sext_ln89_3_fu_2399_p1 = $signed(select_ln89_19_fu_2391_p3);

assign sext_ln89_40_fu_3427_p1 = $signed(select_ln89_60_fu_3419_p3);

assign sext_ln89_41_fu_3451_p1 = $signed(select_ln89_62_fu_3443_p3);

assign sext_ln89_42_fu_3743_p1 = $signed(select_ln89_64_fu_3735_p3);

assign sext_ln89_43_fu_3755_p1 = $signed(select_ln89_65_fu_3747_p3);

assign sext_ln89_44_fu_3767_p1 = $signed(select_ln89_66_fu_3759_p3);

assign sext_ln89_45_fu_3779_p1 = $signed(select_ln89_67_fu_3771_p3);

assign sext_ln89_46_fu_3791_p1 = $signed(select_ln89_68_fu_3783_p3);

assign sext_ln89_47_fu_3803_p1 = $signed(select_ln89_69_fu_3795_p3);

assign sext_ln89_48_fu_3815_p1 = $signed(select_ln89_70_fu_3807_p3);

assign sext_ln89_49_fu_3827_p1 = $signed(select_ln89_71_fu_3819_p3);

assign sext_ln89_4_fu_2411_p1 = $signed(select_ln89_20_fu_2403_p3);

assign sext_ln89_50_fu_3839_p1 = $signed(select_ln89_72_fu_3831_p3);

assign sext_ln89_51_fu_3851_p1 = $signed(select_ln89_73_fu_3843_p3);

assign sext_ln89_52_fu_3863_p1 = $signed(select_ln89_74_fu_3855_p3);

assign sext_ln89_53_fu_3875_p1 = $signed(select_ln89_75_fu_3867_p3);

assign sext_ln89_54_fu_3887_p1 = $signed(select_ln89_76_fu_3879_p3);

assign sext_ln89_55_fu_3911_p1 = $signed(select_ln89_78_fu_3903_p3);

assign sext_ln89_56_fu_4203_p1 = $signed(select_ln89_80_fu_4195_p3);

assign sext_ln89_57_fu_4215_p1 = $signed(select_ln89_81_fu_4207_p3);

assign sext_ln89_58_fu_4227_p1 = $signed(select_ln89_82_fu_4219_p3);

assign sext_ln89_59_fu_4239_p1 = $signed(select_ln89_83_fu_4231_p3);

assign sext_ln89_5_fu_2423_p1 = $signed(select_ln89_21_fu_2415_p3);

assign sext_ln89_60_fu_4251_p1 = $signed(select_ln89_84_fu_4243_p3);

assign sext_ln89_61_fu_4263_p1 = $signed(select_ln89_85_fu_4255_p3);

assign sext_ln89_62_fu_4275_p1 = $signed(select_ln89_86_fu_4267_p3);

assign sext_ln89_63_fu_4287_p1 = $signed(select_ln89_87_fu_4279_p3);

assign sext_ln89_64_fu_4299_p1 = $signed(select_ln89_88_fu_4291_p3);

assign sext_ln89_65_fu_4311_p1 = $signed(select_ln89_89_fu_4303_p3);

assign sext_ln89_66_fu_4323_p1 = $signed(select_ln89_90_fu_4315_p3);

assign sext_ln89_67_fu_4335_p1 = $signed(select_ln89_91_fu_4327_p3);

assign sext_ln89_68_fu_4347_p1 = $signed(select_ln89_92_fu_4339_p3);

assign sext_ln89_69_fu_4371_p1 = $signed(select_ln89_94_fu_4363_p3);

assign sext_ln89_6_fu_2435_p1 = $signed(select_ln89_22_fu_2427_p3);

assign sext_ln89_70_fu_4663_p1 = $signed(select_ln89_96_fu_4655_p3);

assign sext_ln89_71_fu_4675_p1 = $signed(select_ln89_97_fu_4667_p3);

assign sext_ln89_72_fu_4687_p1 = $signed(select_ln89_98_fu_4679_p3);

assign sext_ln89_73_fu_4699_p1 = $signed(select_ln89_99_fu_4691_p3);

assign sext_ln89_74_fu_4711_p1 = $signed(select_ln89_100_fu_4703_p3);

assign sext_ln89_75_fu_4723_p1 = $signed(select_ln89_101_fu_4715_p3);

assign sext_ln89_76_fu_4735_p1 = $signed(select_ln89_102_fu_4727_p3);

assign sext_ln89_77_fu_4747_p1 = $signed(select_ln89_103_fu_4739_p3);

assign sext_ln89_78_fu_4759_p1 = $signed(select_ln89_104_fu_4751_p3);

assign sext_ln89_79_fu_4771_p1 = $signed(select_ln89_105_fu_4763_p3);

assign sext_ln89_7_fu_2447_p1 = $signed(select_ln89_23_fu_2439_p3);

assign sext_ln89_80_fu_4783_p1 = $signed(select_ln89_106_fu_4775_p3);

assign sext_ln89_81_fu_4795_p1 = $signed(select_ln89_107_fu_4787_p3);

assign sext_ln89_82_fu_4807_p1 = $signed(select_ln89_108_fu_4799_p3);

assign sext_ln89_83_fu_4831_p1 = $signed(select_ln89_110_fu_4823_p3);

assign sext_ln89_84_fu_5123_p1 = $signed(select_ln89_112_fu_5115_p3);

assign sext_ln89_85_fu_5135_p1 = $signed(select_ln89_113_fu_5127_p3);

assign sext_ln89_86_fu_5147_p1 = $signed(select_ln89_114_fu_5139_p3);

assign sext_ln89_87_fu_5159_p1 = $signed(select_ln89_115_fu_5151_p3);

assign sext_ln89_88_fu_5171_p1 = $signed(select_ln89_116_fu_5163_p3);

assign sext_ln89_89_fu_5183_p1 = $signed(select_ln89_117_fu_5175_p3);

assign sext_ln89_8_fu_2459_p1 = $signed(select_ln89_24_fu_2451_p3);

assign sext_ln89_90_fu_5195_p1 = $signed(select_ln89_118_fu_5187_p3);

assign sext_ln89_91_fu_5207_p1 = $signed(select_ln89_119_fu_5199_p3);

assign sext_ln89_92_fu_5219_p1 = $signed(select_ln89_120_fu_5211_p3);

assign sext_ln89_93_fu_5231_p1 = $signed(select_ln89_121_fu_5223_p3);

assign sext_ln89_94_fu_5243_p1 = $signed(select_ln89_122_fu_5235_p3);

assign sext_ln89_95_fu_5255_p1 = $signed(select_ln89_123_fu_5247_p3);

assign sext_ln89_96_fu_5267_p1 = $signed(select_ln89_124_fu_5259_p3);

assign sext_ln89_97_fu_5291_p1 = $signed(select_ln89_126_fu_5283_p3);

assign sext_ln89_9_fu_2471_p1 = $signed(select_ln89_25_fu_2463_p3);

assign sext_ln89_fu_2363_p1 = $signed(select_ln89_16_fu_2355_p3);

assign sf_1_fu_5447_p2 = (sf_fu_446 + 32'd1);

assign sub_ln1347_10_fu_1909_p2 = ($signed(3'd0) - $signed(rhs_0_10_fu_1905_p1));

assign sub_ln1347_11_fu_1941_p2 = ($signed(3'd0) - $signed(rhs_0_11_fu_1937_p1));

assign sub_ln1347_12_fu_1973_p2 = ($signed(3'd0) - $signed(rhs_0_12_fu_1969_p1));

assign sub_ln1347_13_fu_2005_p2 = ($signed(3'd0) - $signed(rhs_0_13_fu_2001_p1));

assign sub_ln1347_14_fu_2037_p2 = ($signed(3'd0) - $signed(rhs_0_14_fu_2033_p1));

assign sub_ln1347_15_fu_2069_p2 = ($signed(3'd0) - $signed(rhs_0_15_fu_2065_p1));

assign sub_ln1347_1_fu_1621_p2 = ($signed(3'd0) - $signed(rhs_0_1_fu_1617_p1));

assign sub_ln1347_2_fu_1653_p2 = ($signed(3'd0) - $signed(rhs_0_2_fu_1649_p1));

assign sub_ln1347_3_fu_1685_p2 = ($signed(3'd0) - $signed(rhs_0_3_fu_1681_p1));

assign sub_ln1347_4_fu_1717_p2 = ($signed(3'd0) - $signed(rhs_0_4_fu_1713_p1));

assign sub_ln1347_5_fu_1749_p2 = ($signed(3'd0) - $signed(rhs_0_5_fu_1745_p1));

assign sub_ln1347_6_fu_1781_p2 = ($signed(3'd0) - $signed(rhs_0_6_fu_1777_p1));

assign sub_ln1347_7_fu_1813_p2 = ($signed(3'd0) - $signed(rhs_0_7_fu_1809_p1));

assign sub_ln1347_8_fu_1845_p2 = ($signed(3'd0) - $signed(rhs_0_8_fu_1841_p1));

assign sub_ln1347_9_fu_1877_p2 = ($signed(3'd0) - $signed(rhs_0_9_fu_1873_p1));

assign sub_ln1347_fu_1589_p2 = ($signed(3'd0) - $signed(rhs_0_0_fu_1585_p1));

assign threshs_m_thresholds_V_0_0_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_0_1_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_1_0_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_1_1_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_2_0_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_2_1_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_3_0_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_3_1_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_4_0_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_4_1_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_5_0_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_5_1_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_6_0_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_6_1_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_7_0_address0 = idxprom2_i_fu_5507_p1;

assign threshs_m_thresholds_V_7_1_address0 = idxprom2_i_fu_5507_p1;

assign tmp_114_fu_4987_p3 = weights_V_TDATA[32'd112];

assign tmp_18_fu_2227_p3 = weights_V_TDATA[32'd16];

assign tmp_34_fu_2687_p3 = weights_V_TDATA[32'd32];

assign tmp_50_fu_3147_p3 = weights_V_TDATA[32'd48];

assign tmp_66_fu_3607_p3 = weights_V_TDATA[32'd64];

assign tmp_82_fu_4067_p3 = weights_V_TDATA[32'd80];

assign tmp_98_fu_4527_p3 = weights_V_TDATA[32'd96];

assign tmp_fu_1097_p37 = sf_fu_446[5:0];

assign trunc_ln256_fu_1176_p1 = sf_fu_446[5:0];

assign trunc_ln674_1_fu_1581_p1 = ap_phi_mux_inElem_phi_fu_839_p74[1:0];

assign trunc_ln674_fu_1457_p1 = weights_V_TDATA[0:0];

assign wgt_m_val_10_M_elems_V_1_fu_2307_p3 = weights_V_TDATA[32'd26];

assign wgt_m_val_10_M_elems_V_2_fu_2767_p3 = weights_V_TDATA[32'd42];

assign wgt_m_val_10_M_elems_V_3_fu_3227_p3 = weights_V_TDATA[32'd58];

assign wgt_m_val_10_M_elems_V_4_fu_3687_p3 = weights_V_TDATA[32'd74];

assign wgt_m_val_10_M_elems_V_5_fu_4147_p3 = weights_V_TDATA[32'd90];

assign wgt_m_val_10_M_elems_V_6_fu_4607_p3 = weights_V_TDATA[32'd106];

assign wgt_m_val_10_M_elems_V_7_fu_5067_p3 = weights_V_TDATA[32'd122];

assign wgt_m_val_10_M_elems_V_fu_1533_p3 = weights_V_TDATA[32'd10];

assign wgt_m_val_11_M_elems_V_1_fu_2315_p3 = weights_V_TDATA[32'd27];

assign wgt_m_val_11_M_elems_V_2_fu_2775_p3 = weights_V_TDATA[32'd43];

assign wgt_m_val_11_M_elems_V_3_fu_3235_p3 = weights_V_TDATA[32'd59];

assign wgt_m_val_11_M_elems_V_4_fu_3695_p3 = weights_V_TDATA[32'd75];

assign wgt_m_val_11_M_elems_V_5_fu_4155_p3 = weights_V_TDATA[32'd91];

assign wgt_m_val_11_M_elems_V_6_fu_4615_p3 = weights_V_TDATA[32'd107];

assign wgt_m_val_11_M_elems_V_7_fu_5075_p3 = weights_V_TDATA[32'd123];

assign wgt_m_val_11_M_elems_V_fu_1541_p3 = weights_V_TDATA[32'd11];

assign wgt_m_val_12_M_elems_V_1_fu_2323_p3 = weights_V_TDATA[32'd28];

assign wgt_m_val_12_M_elems_V_2_fu_2783_p3 = weights_V_TDATA[32'd44];

assign wgt_m_val_12_M_elems_V_3_fu_3243_p3 = weights_V_TDATA[32'd60];

assign wgt_m_val_12_M_elems_V_4_fu_3703_p3 = weights_V_TDATA[32'd76];

assign wgt_m_val_12_M_elems_V_5_fu_4163_p3 = weights_V_TDATA[32'd92];

assign wgt_m_val_12_M_elems_V_6_fu_4623_p3 = weights_V_TDATA[32'd108];

assign wgt_m_val_12_M_elems_V_7_fu_5083_p3 = weights_V_TDATA[32'd124];

assign wgt_m_val_12_M_elems_V_fu_1549_p3 = weights_V_TDATA[32'd12];

assign wgt_m_val_13_M_elems_V_1_fu_2331_p3 = weights_V_TDATA[32'd29];

assign wgt_m_val_13_M_elems_V_2_fu_2791_p3 = weights_V_TDATA[32'd45];

assign wgt_m_val_13_M_elems_V_3_fu_3251_p3 = weights_V_TDATA[32'd61];

assign wgt_m_val_13_M_elems_V_4_fu_3711_p3 = weights_V_TDATA[32'd77];

assign wgt_m_val_13_M_elems_V_5_fu_4171_p3 = weights_V_TDATA[32'd93];

assign wgt_m_val_13_M_elems_V_6_fu_4631_p3 = weights_V_TDATA[32'd109];

assign wgt_m_val_13_M_elems_V_7_fu_5091_p3 = weights_V_TDATA[32'd125];

assign wgt_m_val_13_M_elems_V_fu_1557_p3 = weights_V_TDATA[32'd13];

assign wgt_m_val_14_M_elems_V_1_fu_2339_p3 = weights_V_TDATA[32'd30];

assign wgt_m_val_14_M_elems_V_2_fu_2799_p3 = weights_V_TDATA[32'd46];

assign wgt_m_val_14_M_elems_V_3_fu_3259_p3 = weights_V_TDATA[32'd62];

assign wgt_m_val_14_M_elems_V_4_fu_3719_p3 = weights_V_TDATA[32'd78];

assign wgt_m_val_14_M_elems_V_5_fu_4179_p3 = weights_V_TDATA[32'd94];

assign wgt_m_val_14_M_elems_V_6_fu_4639_p3 = weights_V_TDATA[32'd110];

assign wgt_m_val_14_M_elems_V_7_fu_5099_p3 = weights_V_TDATA[32'd126];

assign wgt_m_val_14_M_elems_V_fu_1565_p3 = weights_V_TDATA[32'd14];

assign wgt_m_val_15_M_elems_V_1_fu_2347_p3 = weights_V_TDATA[32'd31];

assign wgt_m_val_15_M_elems_V_2_fu_2807_p3 = weights_V_TDATA[32'd47];

assign wgt_m_val_15_M_elems_V_3_fu_3267_p3 = weights_V_TDATA[32'd63];

assign wgt_m_val_15_M_elems_V_4_fu_3727_p3 = weights_V_TDATA[32'd79];

assign wgt_m_val_15_M_elems_V_5_fu_4187_p3 = weights_V_TDATA[32'd95];

assign wgt_m_val_15_M_elems_V_6_fu_4647_p3 = weights_V_TDATA[32'd111];

assign wgt_m_val_15_M_elems_V_7_fu_5107_p3 = weights_V_TDATA[32'd127];

assign wgt_m_val_15_M_elems_V_fu_1573_p3 = weights_V_TDATA[32'd15];

assign wgt_m_val_1_M_elems_V_1_fu_2235_p3 = weights_V_TDATA[32'd17];

assign wgt_m_val_1_M_elems_V_2_fu_2695_p3 = weights_V_TDATA[32'd33];

assign wgt_m_val_1_M_elems_V_3_fu_3155_p3 = weights_V_TDATA[32'd49];

assign wgt_m_val_1_M_elems_V_4_fu_3615_p3 = weights_V_TDATA[32'd65];

assign wgt_m_val_1_M_elems_V_5_fu_4075_p3 = weights_V_TDATA[32'd81];

assign wgt_m_val_1_M_elems_V_6_fu_4535_p3 = weights_V_TDATA[32'd97];

assign wgt_m_val_1_M_elems_V_7_fu_4995_p3 = weights_V_TDATA[32'd113];

assign wgt_m_val_1_M_elems_V_fu_1461_p3 = weights_V_TDATA[32'd1];

assign wgt_m_val_2_M_elems_V_1_fu_2243_p3 = weights_V_TDATA[32'd18];

assign wgt_m_val_2_M_elems_V_2_fu_2703_p3 = weights_V_TDATA[32'd34];

assign wgt_m_val_2_M_elems_V_3_fu_3163_p3 = weights_V_TDATA[32'd50];

assign wgt_m_val_2_M_elems_V_4_fu_3623_p3 = weights_V_TDATA[32'd66];

assign wgt_m_val_2_M_elems_V_5_fu_4083_p3 = weights_V_TDATA[32'd82];

assign wgt_m_val_2_M_elems_V_6_fu_4543_p3 = weights_V_TDATA[32'd98];

assign wgt_m_val_2_M_elems_V_7_fu_5003_p3 = weights_V_TDATA[32'd114];

assign wgt_m_val_2_M_elems_V_fu_1469_p3 = weights_V_TDATA[32'd2];

assign wgt_m_val_3_M_elems_V_1_fu_2251_p3 = weights_V_TDATA[32'd19];

assign wgt_m_val_3_M_elems_V_2_fu_2711_p3 = weights_V_TDATA[32'd35];

assign wgt_m_val_3_M_elems_V_3_fu_3171_p3 = weights_V_TDATA[32'd51];

assign wgt_m_val_3_M_elems_V_4_fu_3631_p3 = weights_V_TDATA[32'd67];

assign wgt_m_val_3_M_elems_V_5_fu_4091_p3 = weights_V_TDATA[32'd83];

assign wgt_m_val_3_M_elems_V_6_fu_4551_p3 = weights_V_TDATA[32'd99];

assign wgt_m_val_3_M_elems_V_7_fu_5011_p3 = weights_V_TDATA[32'd115];

assign wgt_m_val_3_M_elems_V_fu_1477_p3 = weights_V_TDATA[32'd3];

assign wgt_m_val_4_M_elems_V_1_fu_2259_p3 = weights_V_TDATA[32'd20];

assign wgt_m_val_4_M_elems_V_2_fu_2719_p3 = weights_V_TDATA[32'd36];

assign wgt_m_val_4_M_elems_V_3_fu_3179_p3 = weights_V_TDATA[32'd52];

assign wgt_m_val_4_M_elems_V_4_fu_3639_p3 = weights_V_TDATA[32'd68];

assign wgt_m_val_4_M_elems_V_5_fu_4099_p3 = weights_V_TDATA[32'd84];

assign wgt_m_val_4_M_elems_V_6_fu_4559_p3 = weights_V_TDATA[32'd100];

assign wgt_m_val_4_M_elems_V_7_fu_5019_p3 = weights_V_TDATA[32'd116];

assign wgt_m_val_4_M_elems_V_fu_1485_p3 = weights_V_TDATA[32'd4];

assign wgt_m_val_5_M_elems_V_1_fu_2267_p3 = weights_V_TDATA[32'd21];

assign wgt_m_val_5_M_elems_V_2_fu_2727_p3 = weights_V_TDATA[32'd37];

assign wgt_m_val_5_M_elems_V_3_fu_3187_p3 = weights_V_TDATA[32'd53];

assign wgt_m_val_5_M_elems_V_4_fu_3647_p3 = weights_V_TDATA[32'd69];

assign wgt_m_val_5_M_elems_V_5_fu_4107_p3 = weights_V_TDATA[32'd85];

assign wgt_m_val_5_M_elems_V_6_fu_4567_p3 = weights_V_TDATA[32'd101];

assign wgt_m_val_5_M_elems_V_7_fu_5027_p3 = weights_V_TDATA[32'd117];

assign wgt_m_val_5_M_elems_V_fu_1493_p3 = weights_V_TDATA[32'd5];

assign wgt_m_val_6_M_elems_V_1_fu_2275_p3 = weights_V_TDATA[32'd22];

assign wgt_m_val_6_M_elems_V_2_fu_2735_p3 = weights_V_TDATA[32'd38];

assign wgt_m_val_6_M_elems_V_3_fu_3195_p3 = weights_V_TDATA[32'd54];

assign wgt_m_val_6_M_elems_V_4_fu_3655_p3 = weights_V_TDATA[32'd70];

assign wgt_m_val_6_M_elems_V_5_fu_4115_p3 = weights_V_TDATA[32'd86];

assign wgt_m_val_6_M_elems_V_6_fu_4575_p3 = weights_V_TDATA[32'd102];

assign wgt_m_val_6_M_elems_V_7_fu_5035_p3 = weights_V_TDATA[32'd118];

assign wgt_m_val_6_M_elems_V_fu_1501_p3 = weights_V_TDATA[32'd6];

assign wgt_m_val_7_M_elems_V_1_fu_2283_p3 = weights_V_TDATA[32'd23];

assign wgt_m_val_7_M_elems_V_2_fu_2743_p3 = weights_V_TDATA[32'd39];

assign wgt_m_val_7_M_elems_V_3_fu_3203_p3 = weights_V_TDATA[32'd55];

assign wgt_m_val_7_M_elems_V_4_fu_3663_p3 = weights_V_TDATA[32'd71];

assign wgt_m_val_7_M_elems_V_5_fu_4123_p3 = weights_V_TDATA[32'd87];

assign wgt_m_val_7_M_elems_V_6_fu_4583_p3 = weights_V_TDATA[32'd103];

assign wgt_m_val_7_M_elems_V_7_fu_5043_p3 = weights_V_TDATA[32'd119];

assign wgt_m_val_7_M_elems_V_fu_1509_p3 = weights_V_TDATA[32'd7];

assign wgt_m_val_8_M_elems_V_1_fu_2291_p3 = weights_V_TDATA[32'd24];

assign wgt_m_val_8_M_elems_V_2_fu_2751_p3 = weights_V_TDATA[32'd40];

assign wgt_m_val_8_M_elems_V_3_fu_3211_p3 = weights_V_TDATA[32'd56];

assign wgt_m_val_8_M_elems_V_4_fu_3671_p3 = weights_V_TDATA[32'd72];

assign wgt_m_val_8_M_elems_V_5_fu_4131_p3 = weights_V_TDATA[32'd88];

assign wgt_m_val_8_M_elems_V_6_fu_4591_p3 = weights_V_TDATA[32'd104];

assign wgt_m_val_8_M_elems_V_7_fu_5051_p3 = weights_V_TDATA[32'd120];

assign wgt_m_val_8_M_elems_V_fu_1517_p3 = weights_V_TDATA[32'd8];

assign wgt_m_val_9_M_elems_V_1_fu_2299_p3 = weights_V_TDATA[32'd25];

assign wgt_m_val_9_M_elems_V_2_fu_2759_p3 = weights_V_TDATA[32'd41];

assign wgt_m_val_9_M_elems_V_3_fu_3219_p3 = weights_V_TDATA[32'd57];

assign wgt_m_val_9_M_elems_V_4_fu_3679_p3 = weights_V_TDATA[32'd73];

assign wgt_m_val_9_M_elems_V_5_fu_4139_p3 = weights_V_TDATA[32'd89];

assign wgt_m_val_9_M_elems_V_6_fu_4599_p3 = weights_V_TDATA[32'd105];

assign wgt_m_val_9_M_elems_V_7_fu_5059_p3 = weights_V_TDATA[32'd121];

assign wgt_m_val_9_M_elems_V_fu_1525_p3 = weights_V_TDATA[32'd9];

assign xor_ln890_1_fu_5616_p2 = (icmp_ln890_1_fu_5611_p2 ^ 1'd1);

assign xor_ln890_2_fu_5658_p2 = (icmp_ln890_2_fu_5653_p2 ^ 1'd1);

assign xor_ln890_3_fu_5696_p2 = (icmp_ln890_3_fu_5691_p2 ^ 1'd1);

assign xor_ln890_4_fu_5730_p2 = (icmp_ln890_4_fu_5725_p2 ^ 1'd1);

assign xor_ln890_5_fu_5772_p2 = (icmp_ln890_5_fu_5767_p2 ^ 1'd1);

assign xor_ln890_6_fu_5814_p2 = (icmp_ln890_6_fu_5809_p2 ^ 1'd1);

assign xor_ln890_7_fu_5852_p2 = (icmp_ln890_7_fu_5847_p2 ^ 1'd1);

assign xor_ln890_fu_5578_p2 = (icmp_ln890_fu_5573_p2 ^ 1'd1);

assign zext_ln691_1_fu_5622_p1 = xor_ln890_1_fu_5616_p2;

assign zext_ln691_2_fu_5664_p1 = xor_ln890_2_fu_5658_p2;

assign zext_ln691_3_fu_5702_p1 = xor_ln890_3_fu_5696_p2;

assign zext_ln691_4_fu_5736_p1 = xor_ln890_4_fu_5730_p2;

assign zext_ln691_5_fu_5778_p1 = xor_ln890_5_fu_5772_p2;

assign zext_ln691_6_fu_5820_p1 = xor_ln890_6_fu_5814_p2;

assign zext_ln691_7_fu_5858_p1 = xor_ln890_7_fu_5852_p2;

assign zext_ln691_fu_5584_p1 = xor_ln890_fu_5578_p2;

assign zext_ln890_fu_5805_p1 = threshs_m_thresholds_V_6_1_q0;

endmodule //StreamingFCLayer_Batch_2_Matrix_Vector_Activate_Stream_Batch_576u_128u_16u_8u_Slice_ap_int_2u_Slice_ap_int_2_2u_Recast_Binary_ap_uint_1_ap_uint_32_ap_uint_16_ThresholdsActivation_16u_8u_2u_ap_int_12_ap_int_2_1_less_equal_ap_int_12_ap_resource_lut_s
