$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Mon Oct 02 22:31:57 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pbl_vlg_vec_tst $end
$var reg 1 ! button_confirmation $end
$var reg 1 " button_count $end
$var reg 1 # clk $end
$var reg 2 $ hh1 [1:0] $end
$var reg 2 % hh2 [1:0] $end
$var wire 1 & m_col [4] $end
$var wire 1 ' m_col [3] $end
$var wire 1 ( m_col [2] $end
$var wire 1 ) m_col [1] $end
$var wire 1 * m_col [0] $end
$var wire 1 + m_line [6] $end
$var wire 1 , m_line [5] $end
$var wire 1 - m_line [4] $end
$var wire 1 . m_line [3] $end
$var wire 1 / m_line [2] $end
$var wire 1 0 m_line [1] $end
$var wire 1 1 m_line [0] $end
$var wire 1 2 out_7seg [7] $end
$var wire 1 3 out_7seg [6] $end
$var wire 1 4 out_7seg [5] $end
$var wire 1 5 out_7seg [4] $end
$var wire 1 6 out_7seg [3] $end
$var wire 1 7 out_7seg [2] $end
$var wire 1 8 out_7seg [1] $end
$var wire 1 9 out_7seg [0] $end
$var wire 1 : out_7seg_ac [3] $end
$var wire 1 ; out_7seg_ac [2] $end
$var wire 1 < out_7seg_ac [1] $end
$var wire 1 = out_7seg_ac [0] $end
$var wire 1 > rgb_output [1] $end
$var wire 1 ? rgb_output [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F mux_3|gate_5|WideOr0~0_combout $end
$var wire 1 G clk~combout $end
$var wire 1 H div_1|ff_1|q~regout $end
$var wire 1 I count_2_bits_1|ff_2|q~regout $end
$var wire 1 J count_2_bits_1|ff_1|q~regout $end
$var wire 1 K button_count~combout $end
$var wire 1 L count_2_bits_1|ff_2|q~0_combout $end
$var wire 1 M button_confirmation~combout $end
$var wire 1 N mod_input|gate_34|WideAnd0~0_combout $end
$var wire 1 O count_6_bits_1|ff_6|q~0_combout $end
$var wire 1 P count_6_bits_1|ff_4|q~regout $end
$var wire 1 Q count_6_bits_1|ff_5|q~regout $end
$var wire 1 R count_6_bits_1|ff_6|q~regout $end
$var wire 1 S mod_input|gate_14|WideOr0~0_combout $end
$var wire 1 T count_6_bits_1|ff_1|q~regout $end
$var wire 1 U count_6_bits_1|ff_2|q~regout $end
$var wire 1 V count_6_bits_1|ff_3|q~regout $end
$var wire 1 W mux_2|gate_5|WideOr0~0_combout $end
$var wire 1 X mux_2|gate_5|WideOr0~1_combout $end
$var wire 1 Y mux_1|gate_5|WideOr0~0_combout $end
$var wire 1 Z mux_1|gate_5|WideOr0~1_combout $end
$var wire 1 [ mux_3|gate_5|WideOr0~1_combout $end
$var wire 1 \ mux_3|gate_5|WideOr0~2_combout $end
$var wire 1 ] mux_3|gate_5|WideOr0~3_combout $end
$var wire 1 ^ mux_4|gate_5|WideOr0~0_combout $end
$var wire 1 _ mux_4|gate_5|WideOr0~1_combout $end
$var wire 1 ` mux_4|gate_5|WideOr0~2_combout $end
$var wire 1 a decodificador_bcd_ex_1|gate_34|WideOr0~0_combout $end
$var wire 1 b decodificador_bcd_ex_1|gate_29|WideOr0~0_combout $end
$var wire 1 c mod_input|gate_29|WideOr0~9_combout $end
$var wire 1 d decodificador_bcd_ex_1|gate_24|WideOr0~0_combout $end
$var wire 1 e decodificador_bcd_ex_1|gate_24|WideOr0~1_combout $end
$var wire 1 f decodificador_bcd_ex_1|gate_19|WideOr0~0_combout $end
$var wire 1 g decodificador_bcd_ex_1|gate_13|WideOr0~0_combout $end
$var wire 1 h decodificador_bcd_ex_1|gate_8|WideOr0~0_combout $end
$var wire 1 i decodificador_bcd_ex_1|gate_4|WideOr0~0_combout $end
$var wire 1 j count_3_bits_1|ff_1|q~regout $end
$var wire 1 k count_3_bits_1|ff_2|q~regout $end
$var wire 1 l count_3_bits_1|ff_3|q~regout $end
$var wire 1 m demux_col|gate_1|WideAnd0~0_combout $end
$var wire 1 n demux_col|gate_1|WideAnd0~1_combout $end
$var wire 1 o demux_col|gate_1|WideAnd0~2_combout $end
$var wire 1 p demux_col|gate_1|WideAnd0~3_combout $end
$var wire 1 q demux_col|gate_1|WideAnd0~4_combout $end
$var wire 1 r demux_col|gate_1|WideAnd0~5_combout $end
$var wire 1 s mod_input|gate_29|WideOr0~10_combout $end
$var wire 1 t mod_input|gate_29|WideOr0~5_combout $end
$var wire 1 u mod_input|gate_29|WideOr0~4_combout $end
$var wire 1 v mod_input|gate_29|WideOr0~11_combout $end
$var wire 1 w count_6_bits_1|ff_2|q~1_combout $end
$var wire 1 x mod_input|gate_29|WideOr0~3_combout $end
$var wire 1 y mod_input|gate_29|WideOr0~2_combout $end
$var wire 1 z mod_input|gate_29|WideOr0~1_combout $end
$var wire 1 { mod_input|gate_29|WideOr0~6_combout $end
$var wire 1 | mod_input|gate_29|WideOr0~12_combout $end
$var wire 1 } mod_input|gate_29|WideOr0~0_combout $end
$var wire 1 ~ mod_sel_input|gate_41|WideOr0~0_combout $end
$var wire 1 !! mod_sel_input|gate_39|S~0_combout $end
$var wire 1 "! mod_sel_input|gate_41|WideOr0~combout $end
$var wire 1 #! mod_input|gate_45|WideOr0~5_combout $end
$var wire 1 $! mod_input|gate_45|WideOr0~6_combout $end
$var wire 1 %! mod_input|gate_45|WideOr0~4_combout $end
$var wire 1 &! mod_input|gate_45|WideOr0~7_combout $end
$var wire 1 '! mod_input|gate_45|WideOr0~11_combout $end
$var wire 1 (! mod_input|gate_45|WideOr0~10_combout $end
$var wire 1 )! mod_input|gate_45|WideOr0~2_combout $end
$var wire 1 *! mod_input|gate_45|WideOr0~8_combout $end
$var wire 1 +! mod_input|gate_45|WideOr0~3_combout $end
$var wire 1 ,! mod_input|gate_45|WideOr0~9_combout $end
$var wire 1 -! mod_input|gate_45|WideOr0~1_combout $end
$var wire 1 .! mod_input|gate_45|WideOr0~0_combout $end
$var wire 1 /! mod_input|gate_14|WideOr0~5_combout $end
$var wire 1 0! mod_input|gate_14|WideOr0~6_combout $end
$var wire 1 1! mod_input|gate_14|WideOr0~2_combout $end
$var wire 1 2! mod_input|gate_14|WideOr0~3_combout $end
$var wire 1 3! mod_input|gate_14|WideOr0~1_combout $end
$var wire 1 4! mod_input|gate_14|WideOr0~4_combout $end
$var wire 1 5! demux_7|gate_5|WideAnd0~combout $end
$var wire 1 6! reg_matriz_at_1|ff_32|q~regout $end
$var wire 1 7! demux_7|gate_4|WideAnd0~combout $end
$var wire 1 8! reg_matriz_at_1|ff_31|q~regout $end
$var wire 1 9! mux_35|gate_5|WideOr0~0_combout $end
$var wire 1 :! mux_35|gate_5|WideOr0~1_combout $end
$var wire 1 ;! demux_button_confirmation|gate_2|WideAnd0~combout $end
$var wire 1 <! reg_matriz_po_1|ff_11|q~0_combout $end
$var wire 1 =! reg_matriz_po_1|ff_10|q~regout $end
$var wire 1 >! demux_button_confirmation|gate_4|WideAnd0~combout $end
$var wire 1 ?! reg_matriz_po_1|ff_31|q~regout $end
$var wire 1 @! mux_35|gate_5|WideOr0~2_combout $end
$var wire 1 A! mux_35|gate_5|WideOr0~3_combout $end
$var wire 1 B! reg_matriz_po_1|ff_33|q~regout $end
$var wire 1 C! mux_35|gate_5|WideOr0~4_combout $end
$var wire 1 D! mux_35|gate_5|WideOr0~5_combout $end
$var wire 1 E! mux_34|gate_5|WideOr0~0_combout $end
$var wire 1 F! demux_6|gate_5|WideAnd0~combout $end
$var wire 1 G! reg_matriz_at_1|ff_27|q~regout $end
$var wire 1 H! mux_34|gate_5|WideOr0~2_combout $end
$var wire 1 I! reg_matriz_po_1|ff_26|q~regout $end
$var wire 1 J! reg_matriz_po_1|ff_1|q~0_combout $end
$var wire 1 K! reg_matriz_po_1|ff_15|q~regout $end
$var wire 1 L! mux_34|gate_5|WideOr0~1_combout $end
$var wire 1 M! mux_34|gate_5|WideOr0~3_combout $end
$var wire 1 N! demux_col|gate_1|WideAnd0~6_combout $end
$var wire 1 O! reg_matriz_po_1|ff_30|q~regout $end
$var wire 1 P! demux_6|gate_4|WideAnd0~combout $end
$var wire 1 Q! reg_matriz_at_1|ff_26|q~regout $end
$var wire 1 R! mux_34|gate_5|WideOr0~4_combout $end
$var wire 1 S! mux_34|gate_5|WideOr0~5_combout $end
$var wire 1 T! demux_5|gate_5|WideAnd0~combout $end
$var wire 1 U! reg_matriz_at_1|ff_22|q~regout $end
$var wire 1 V! mux_33|gate_5|WideOr0~0 $end
$var wire 1 W! reg_matriz_po_1|ff_19|q~regout $end
$var wire 1 X! mux_33|gate_5|WideOr0~1_combout $end
$var wire 1 Y! mux_33|gate_5|WideOr0~2_combout $end
$var wire 1 Z! mux_33|gate_5|WideOr0~3_combout $end
$var wire 1 [! demux_5|gate_4|WideAnd0~combout $end
$var wire 1 \! reg_matriz_at_1|ff_21|q~regout $end
$var wire 1 ]! reg_matriz_po_1|ff_1|q~regout $end
$var wire 1 ^! mux_33|gate_5|WideOr0~4_combout $end
$var wire 1 _! mux_33|gate_5|WideOr0~5_combout $end
$var wire 1 `! demux_4|gate_4|WideAnd0~combout $end
$var wire 1 a! reg_matriz_at_1|ff_16|q~regout $end
$var wire 1 b! demux_4|gate_5|WideAnd0~combout $end
$var wire 1 c! reg_matriz_at_1|ff_17|q~regout $end
$var wire 1 d! mux_32|gate_5|WideOr0~1_combout $end
$var wire 1 e! mux_32|gate_5|WideOr0~0 $end
$var wire 1 f! mux_32|gate_5|WideOr0~2_combout $end
$var wire 1 g! mux_32|gate_5|WideOr0~3_combout $end
$var wire 1 h! reg_matriz_po_1|ff_11|q~regout $end
$var wire 1 i! demux_3|gate_4|WideAnd0~combout $end
$var wire 1 j! reg_matriz_at_1|ff_11|q~regout $end
$var wire 1 k! mux_31|gate_5|WideOr0~3_combout $end
$var wire 1 l! mux_31|gate_5|WideOr0~4_combout $end
$var wire 1 m! demux_3|gate_5|WideAnd0~combout $end
$var wire 1 n! reg_matriz_at_1|ff_12|q~regout $end
$var wire 1 o! mux_31|gate_5|WideOr0~1_combout $end
$var wire 1 p! reg_matriz_po_1|ff_14|q~regout $end
$var wire 1 q! mux_29|gate_5|WideOr0~0_combout $end
$var wire 1 r! mux_31|gate_5|WideOr0~0_combout $end
$var wire 1 s! mux_31|gate_5|WideOr0~2_combout $end
$var wire 1 t! mux_31|gate_5|WideOr0~5_combout $end
$var wire 1 u! mux_30|gate_5|WideOr0~0_combout $end
$var wire 1 v! demux_2|gate_5|WideAnd0~combout $end
$var wire 1 w! reg_matriz_at_1|ff_7|q~regout $end
$var wire 1 x! demux_2|gate_4|WideAnd0~combout $end
$var wire 1 y! reg_matriz_at_1|ff_6|q~regout $end
$var wire 1 z! mux_30|gate_5|WideOr0~1_combout $end
$var wire 1 {! mux_30|gate_5|WideOr0~2_combout $end
$var wire 1 |! mux_30|gate_5|WideOr0~3_combout $end
$var wire 1 }! mux_29|gate_5|WideOr0~3_combout $end
$var wire 1 ~! mux_29|gate_5|WideOr0~4_combout $end
$var wire 1 !" mux_29|gate_5|WideOr0~5_combout $end
$var wire 1 "" demux_1|gate_5|WideAnd0~combout $end
$var wire 1 #" reg_matriz_at_1|ff_2|q~regout $end
$var wire 1 $" demux_1|gate_4|WideAnd0~combout $end
$var wire 1 %" reg_matriz_at_1|ff_1|q~regout $end
$var wire 1 &" mux_29|gate_5|WideOr0~1_combout $end
$var wire 1 '" mux_29|gate_5|WideOr0~2_combout $end
$var wire 1 (" mux_29|gate_5|WideOr0~6_combout $end
$var wire 1 )" hh1~combout [1] $end
$var wire 1 *" hh1~combout [0] $end
$var wire 1 +" hh2~combout [1] $end
$var wire 1 ," hh2~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
b10 $
b0 %
0*
0)
0(
0'
1&
11
10
1/
1.
1-
1,
1+
19
08
07
06
15
04
03
02
1=
0<
0;
0:
0?
0>
0@
1A
xB
1C
1D
1E
1F
0G
0H
0I
0J
0K
1L
1M
0N
1O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
1[
0\
1]
0^
0_
0`
0a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
1q
0r
0s
0t
1u
0v
0w
1x
0y
1z
1{
1|
0}
1~
1!!
1"!
0#!
0$!
0%!
0&!
0'!
0(!
1)!
0*!
1+!
1,!
1-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
19!
1:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
1C!
1D!
0E!
0F!
0G!
1H!
0I!
1J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
1R!
1S!
0T!
0U!
1V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
1^!
1_!
0`!
0a!
0b!
0c!
1d!
0e!
1f!
1g!
0h!
0i!
0j!
1k!
1l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
1z!
1{!
1|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
1&"
1'"
1("
0*"
1)"
0,"
0+"
$end
#10000
1#
1G
#20000
0#
0G
1H
#30000
1#
1G
#40000
0!
0#
0M
0G
0H
1j
1J
1s!
1Y!
0N!
1M!
0q
1p
0[
0Z
1Z!
0_!
0]
1g
0f
1b
0&
1'
1_!
0g
0b
1a
0/
14
05
17
1/
04
07
18
#50000
1#
1G
#60000
0#
0G
1H
#70000
1!
1#
1M
1G
#80000
0#
0G
0H
1k
0j
0J
1I
1u!
1r!
1e!
1L!
1r
0p
1o
0s!
0Y!
0M!
1_
1\
1s!
1M!
1}!
0t!
0S!
0'
1(
1t!
1S!
0-
00
1-
10
#90000
1#
1G
#100000
0#
0G
1H
#110000
1#
1G
#120000
0!
0#
0M
0G
0H
1j
0I
1Y!
0X!
0o
1n
0_
0\
1[
1Z
1]
0a
0(
1)
1f
08
15
#130000
1#
1G
#140000
0#
0G
1H
#150000
1#
1G
#160000
0#
0G
0H
1l
0k
0j
1J
0&"
0{!
0s!
0f!
0Z!
0M!
09!
0r
0n
1m
0u!
0r!
0e!
1X!
1N!
0L!
0Y!
0[
0Z
0}!
0]
1g
0f
1b
0)
1*
0g
0b
1a
14
05
17
04
07
18
#170000
1#
1G
#180000
0#
0G
1H
#190000
1#
1G
#200000
b0 $
0#
0)"
0G
1E!
0L
0F
1{!
1f!
1;
1<
0H
0l
0J
1&"
19!
1q
0m
1Z
1X
1i
1b
0a
1&
0*
12
17
08
#210000
1#
1G
#220000
0#
0G
1H
#230000
1#
1G
#240000
0#
0G
0H
1j
1s!
1Y!
0N!
1M!
0q
1p
1Z!
0&
1'
#250000
1#
1G
#260000
0#
0G
1H
#270000
1#
1G
#280000
0#
0G
0H
1k
0j
1u!
1r!
1e!
1L!
1r
0p
1o
0s!
0Y!
0M!
1s!
1M!
1}!
0'
1(
#290000
1#
1G
#300000
0#
0G
1H
#310000
1#
1G
#320000
0#
0G
0H
1j
1Y!
0X!
0o
1n
0(
1)
#330000
1#
1G
#340000
0#
0G
1H
#350000
1#
1G
#360000
0#
0G
0H
1l
0k
0j
0&"
0s!
0Z!
0M!
09!
0r
0n
1m
0u!
0r!
0e!
1X!
1N!
0L!
0Y!
0}!
0)
1*
#370000
1#
1G
#380000
0#
0G
1H
#390000
1#
1G
#400000
0#
0G
0H
0l
1&"
19!
1q
0m
1&
0*
#410000
1#
1G
#420000
0#
0G
1H
#430000
1#
1G
#440000
0#
0G
0H
1j
1s!
1Y!
0N!
1M!
0q
1p
1Z!
0&
1'
#450000
1#
1G
#460000
0#
0G
1H
#470000
1#
1G
#480000
0#
0G
0H
1k
0j
1u!
1r!
1e!
1L!
1r
0p
1o
0s!
0Y!
0M!
1s!
1M!
1}!
0'
1(
#490000
1#
1G
#500000
0#
0G
1H
#510000
1#
1G
#520000
0#
0G
0H
1j
1Y!
0X!
0o
1n
0(
1)
#530000
1#
1G
#540000
0#
0G
1H
#550000
1#
1G
#560000
0#
0G
0H
1l
0k
0j
0&"
0s!
0Z!
0M!
09!
0r
0n
1m
0u!
0r!
0e!
1X!
1N!
0L!
0Y!
0}!
0)
1*
#570000
1#
1G
#580000
0#
0G
1H
#590000
1#
1G
#600000
0#
0G
0H
0l
1&"
19!
1q
0m
1&
0*
#610000
1#
1G
#620000
0#
0G
1H
#630000
1#
1G
#640000
0#
0G
0H
1j
1s!
1Y!
0N!
1M!
0q
1p
1Z!
0&
1'
#650000
1#
1G
#660000
0#
0G
1H
#670000
1#
1G
#680000
0#
0G
0H
1k
0j
1u!
1r!
1e!
1L!
1r
0p
1o
0s!
0Y!
0M!
1s!
1M!
1}!
0'
1(
#690000
1#
1G
#700000
0#
0G
1H
#710000
1#
1G
#720000
0#
0G
0H
1j
1Y!
0X!
0o
1n
0(
1)
#730000
1#
1G
#740000
0#
0G
1H
#750000
1#
1G
#760000
0#
0G
0H
1l
0k
0j
0&"
0s!
0Z!
0M!
09!
0r
0n
1m
0u!
0r!
0e!
1X!
1N!
0L!
0Y!
0}!
0)
1*
#770000
1#
1G
#780000
0#
0G
1H
#790000
1#
1G
#800000
0#
0G
0H
0l
1&"
19!
1q
0m
1&
0*
#810000
1#
1G
#820000
0#
0G
1H
#830000
1#
1G
#840000
0#
0G
0H
1j
1s!
1Y!
0N!
1M!
0q
1p
1Z!
0&
1'
#850000
1#
1G
#860000
0#
0G
1H
#870000
1#
1G
#880000
0#
0G
0H
1k
0j
1u!
1r!
1e!
1L!
1r
0p
1o
0s!
0Y!
0M!
1s!
1M!
1}!
0'
1(
#890000
1#
1G
#900000
0#
0G
1H
#910000
1#
1G
#920000
0#
0G
0H
1j
1Y!
0X!
0o
1n
0(
1)
#930000
1#
1G
#940000
0#
0G
1H
#950000
1#
1G
#960000
0#
0G
0H
1l
0k
0j
0&"
0s!
0Z!
0M!
09!
0r
0n
1m
0u!
0r!
0e!
1X!
1N!
0L!
0Y!
0}!
0)
1*
#970000
1#
1G
#980000
0#
0G
1H
#990000
1#
1G
#1000000
