// Seed: 3308970621
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output wire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri id_6
    , id_11,
    input supply0 id_7,
    input tri id_8,
    input tri1 id_9
);
endmodule
module module_1 #(
    parameter id_3 = 32'd31
) (
    output supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input uwire _id_3,
    input tri id_4
    , id_8,
    output tri1 id_5,
    input wor id_6
);
  assign #(id_4 == -1'b0) id_8[id_3 : id_3] = -1;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_1,
      id_0,
      id_1,
      id_6,
      id_6,
      id_4,
      id_4
  );
  assign modCall_1.id_7 = 0;
  logic [-1  !=  1 : 1] id_10;
  ;
endmodule
