// Seed: 1637436415
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    output tri1 id_3
);
  logic [7:0] id_5;
  wire id_6;
  always @(1 or posedge id_5[1|1] - id_0) $display(id_6);
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wire id_3,
    output tri id_4
);
  module_0(
      id_3, id_4, id_4, id_4
  );
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  id_28(
      .id_0(), .id_1(1)
  );
  assign id_19 = id_14;
  assign id_20 = id_6;
  wire id_29;
  wor  id_30 = 1;
endmodule
