==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../Desktop/buildTest/sum.c' ... 
INFO: [HLS 200-10] Analyzing design file '../Desktop/buildTest/lenetSynthMatlab.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 375.660 ; gain = 0.117 ; free physical = 1706 ; free virtual = 4596
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 375.660 ; gain = 0.117 ; free physical = 1706 ; free virtual = 4596
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 567.543 ; gain = 192.000 ; free physical = 1576 ; free virtual = 4476
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14615) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14712) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14800) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 567.543 ; gain = 192.000 ; free physical = 1573 ; free virtual = 4475
INFO: [XFORM 203-102] Automatically partitioning small array 'maxval' (../Desktop/buildTest/lenetSynthMatlab.c:44) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'maxval' (../Desktop/buildTest/lenetSynthMatlab.c:44) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14615) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14670) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14712) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14800) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sum' (../Desktop/buildTest/sum.c:160)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:26)...21 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'f_sum' (../Desktop/buildTest/sum.c:99)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'c_sum' (../Desktop/buildTest/sum.c:38)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 631.543 ; gain = 256.000 ; free physical = 1544 ; free virtual = 4451
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 631.543 ; gain = 256.000 ; free physical = 1495 ; free virtual = 4402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenetSynthMatlab' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.59 seconds; current allocated memory: 227.840 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 228.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 228.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 229.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 229.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 233.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 236.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenetSynthMatlab_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 237.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 238.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'd_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 240.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'f_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 241.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'g_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/inputImg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/netScores' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenetSynthMatlab' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasConv1' to 'lenetSynthMatlab_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsConv1' to 'lenetSynthMatlab_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasConv2' to 'lenetSynthMatlab_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsConv2' to 'lenetSynthMatlab_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC1' to 'lenetSynthMatlab_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC1' to 'lenetSynthMatlab_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC2' to 'lenetSynthMatlab_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC2' to 'lenetSynthMatlab_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC3' to 'lenetSynthMatlab_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC3' to 'lenetSynthMatlab_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool1ActivationMap' to 'lenetSynthMatlab_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv1ActivationMap' to 'lenetSynthMatlab_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu1ActivationMap' to 'lenetSynthMatlab_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv10' to 'lenetSynthMatlab_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv11' to 'lenetSynthMatlab_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool2ActivationMap' to 'lenetSynthMatlab_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv2ActivationMap' to 'lenetSynthMatlab_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu2ActivationMap' to 'lenetSynthMatlab_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv12' to 'lenetSynthMatlab_udo' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../Desktop/buildTest/sum.c' ... 
INFO: [HLS 200-10] Analyzing design file '../Desktop/buildTest/lenetSynthMatlab.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 375.664 ; gain = 0.117 ; free physical = 765 ; free virtual = 3743
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 375.664 ; gain = 0.117 ; free physical = 765 ; free virtual = 3743
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 567.547 ; gain = 192.000 ; free physical = 535 ; free virtual = 3519
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14615) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14712) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14800) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 567.547 ; gain = 192.000 ; free physical = 297 ; free virtual = 3283
INFO: [XFORM 203-102] Automatically partitioning small array 'maxval' (../Desktop/buildTest/lenetSynthMatlab.c:44) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'maxval' (../Desktop/buildTest/lenetSynthMatlab.c:44) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14615) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14670) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14712) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14800) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sum' (../Desktop/buildTest/sum.c:160)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:26)...21 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'f_sum' (../Desktop/buildTest/sum.c:99)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'c_sum' (../Desktop/buildTest/sum.c:38)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 631.547 ; gain = 256.000 ; free physical = 243 ; free virtual = 3240
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 631.547 ; gain = 256.000 ; free physical = 173 ; free virtual = 3170
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenetSynthMatlab' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.68 seconds; current allocated memory: 227.899 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 228.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 228.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 229.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 229.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 229.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 229.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 233.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 236.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenetSynthMatlab_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 237.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 238.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'd_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 240.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'f_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 241.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'g_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/inputImg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/netScores' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenetSynthMatlab' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasConv1' to 'lenetSynthMatlab_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsConv1' to 'lenetSynthMatlab_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasConv2' to 'lenetSynthMatlab_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsConv2' to 'lenetSynthMatlab_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC1' to 'lenetSynthMatlab_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC1' to 'lenetSynthMatlab_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC2' to 'lenetSynthMatlab_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC2' to 'lenetSynthMatlab_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC3' to 'lenetSynthMatlab_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC3' to 'lenetSynthMatlab_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool1ActivationMap' to 'lenetSynthMatlab_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv1ActivationMap' to 'lenetSynthMatlab_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu1ActivationMap' to 'lenetSynthMatlab_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv10' to 'lenetSynthMatlab_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv11' to 'lenetSynthMatlab_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool2ActivationMap' to 'lenetSynthMatlab_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv2ActivationMap' to 'lenetSynthMatlab_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu2ActivationMap' to 'lenetSynthMatlab_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv12' to 'lenetSynthMatlab_udo' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../Desktop/buildTest/lenetSynthMatlab.c' ... 
INFO: [HLS 200-10] Analyzing design file '../Desktop/buildTest/sum.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 375.668 ; gain = 0.117 ; free physical = 4232 ; free virtual = 6599
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 375.668 ; gain = 0.117 ; free physical = 4232 ; free virtual = 6599
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 567.551 ; gain = 192.000 ; free physical = 4097 ; free virtual = 6479
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14615) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14712) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14800) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 567.551 ; gain = 192.000 ; free physical = 4095 ; free virtual = 6479
INFO: [XFORM 203-102] Automatically partitioning small array 'maxval' (../Desktop/buildTest/lenetSynthMatlab.c:44) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'maxval' (../Desktop/buildTest/lenetSynthMatlab.c:44) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14615) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14670) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14712) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14800) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sum' (../Desktop/buildTest/sum.c:160)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:26)...21 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'f_sum' (../Desktop/buildTest/sum.c:99)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'c_sum' (../Desktop/buildTest/sum.c:38)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 631.551 ; gain = 256.000 ; free physical = 4066 ; free virtual = 6455
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 631.551 ; gain = 256.000 ; free physical = 4016 ; free virtual = 6406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenetSynthMatlab' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.75 seconds; current allocated memory: 227.107 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 228.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 229.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 232.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 235.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenetSynthMatlab_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 236.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 237.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'd_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 239.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'f_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 240.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'g_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 241.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/inputImg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/netScores' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenetSynthMatlab' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasConv1' to 'lenetSynthMatlab_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsConv1' to 'lenetSynthMatlab_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasConv2' to 'lenetSynthMatlab_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsConv2' to 'lenetSynthMatlab_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC1' to 'lenetSynthMatlab_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC1' to 'lenetSynthMatlab_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC2' to 'lenetSynthMatlab_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC2' to 'lenetSynthMatlab_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC3' to 'lenetSynthMatlab_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC3' to 'lenetSynthMatlab_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool1ActivationMap' to 'lenetSynthMatlab_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv1ActivationMap' to 'lenetSynthMatlab_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu1ActivationMap' to 'lenetSynthMatlab_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv10' to 'lenetSynthMatlab_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv11' to 'lenetSynthMatlab_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool2ActivationMap' to 'lenetSynthMatlab_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv2ActivationMap' to 'lenetSynthMatlab_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu2ActivationMap' to 'lenetSynthMatlab_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv12' to 'lenetSynthMatlab_udo' due to the length limit 20
INFO: [SYN 201-210]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Analyzing design file '../Desktop/buildTest/sum.c' ... 
INFO: [HLS 200-10] Analyzing design file '../Desktop/buildTest/lenetSynthMatlab.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 375.660 ; gain = 0.117 ; free physical = 1930 ; free virtual = 5533
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 375.660 ; gain = 0.117 ; free physical = 1930 ; free virtual = 5533
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 567.543 ; gain = 192.000 ; free physical = 1786 ; free virtual = 5404
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14615) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14712) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14800) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 567.543 ; gain = 192.000 ; free physical = 1784 ; free virtual = 5404
INFO: [XFORM 203-102] Automatically partitioning small array 'maxval' (../Desktop/buildTest/lenetSynthMatlab.c:44) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'maxval' (../Desktop/buildTest/lenetSynthMatlab.c:44) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14615) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14670) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14712) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14800) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sum' (../Desktop/buildTest/sum.c:160)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:26)...21 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'f_sum' (../Desktop/buildTest/sum.c:99)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'c_sum' (../Desktop/buildTest/sum.c:38)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 631.543 ; gain = 256.000 ; free physical = 1754 ; free virtual = 5379
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 631.543 ; gain = 256.000 ; free physical = 1704 ; free virtual = 5330
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenetSynthMatlab' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.75 seconds; current allocated memory: 227.059 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 228.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 231.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 234.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fadd_32ns_32ns_32_1_full_dsp_1' to 'lenetSynthMatlab_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 235.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 236.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'd_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 237.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'f_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 239.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'g_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 240.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/inputImg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/netScores' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenetSynthMatlab' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasConv1' to 'lenetSynthMatlab_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsConv1' to 'lenetSynthMatlab_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasConv2' to 'lenetSynthMatlab_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsConv2' to 'lenetSynthMatlab_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC1' to 'lenetSynthMatlab_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC1' to 'lenetSynthMatlab_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC2' to 'lenetSynthMatlab_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC2' to 'lenetSynthMatlab_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC3' to 'lenetSynthMatlab_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC3' to 'lenetSynthMatlab_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool1ActivationMap' to 'lenetSynthMatlab_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv1ActivationMap' to 'lenetSynthMatlab_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu1ActivationMap' to 'lenetSynthMatlab_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv10' to 'lenetSynthMatlab_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv11' to 'lenetSynthMatlab_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool2ActivationMap' to 'lenetSynthMatlab_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv2ActivationMap' to 'lenetSynthMatlab_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu2ActivationMap' to 'lenetSynthMatlab_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv12' to 'lenetSynthMatlab_udo' due to the length limit 20
INFO: [SYN 201-210]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

