<profile>

<section name = "Vitis HLS Report for 'interStage2'" level="0">
<item name = "Date">Wed Mar  5 03:43:41 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">baseline</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">spartan7</item>
<item name = "Target device">xc7s100-fgga676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.005 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 485000, 10.000 ns, 4.850 ms, 1, 485000, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- inter2">8999, 484999, 18 ~ 97, -, -, 500 ~ 5000, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 407, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 91, 11297, 8143, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 641, -</column>
<column name="Register">-, -, 1662, -, -</column>
<specialColumn name="Available">240, 160, 128000, 64000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 56, 10, 14, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_128s_64s_128_5_1_U42">mul_128s_64s_128_5_1, 0, 26, 441, 256, 0</column>
<column name="mul_64s_12s_76_5_1_U37">mul_64s_12s_76_5_1, 0, 4, 441, 256, 0</column>
<column name="mul_64s_64s_128_5_1_U39">mul_64s_64s_128_5_1, 0, 16, 441, 256, 0</column>
<column name="mul_64s_64s_96_5_1_U38">mul_64s_64s_96_5_1, 0, 15, 441, 256, 0</column>
<column name="mul_65s_64s_96_5_1_U40">mul_65s_64s_96_5_1, 0, 15, 441, 256, 0</column>
<column name="mul_76s_64s_96_5_1_U41">mul_76s_64s_96_5_1, 0, 15, 441, 256, 0</column>
<column name="sdiv_66ns_64s_64_70_1_U43">sdiv_66ns_64s_64_70_1, 0, 0, 8651, 6607, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln141_fu_283_p2">+, 0, 0, 103, 96, 96</column>
<column name="add_ln142_fu_309_p2">+, 0, 0, 103, 96, 96</column>
<column name="sub_ln140_fu_225_p2">-, 0, 0, 72, 65, 65</column>
<column name="sub_ln149_fu_402_p2">-, 0, 0, 103, 96, 96</column>
<column name="ap_predicate_op279_write_state98">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op284_read_state98">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_102_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_9_nbreadreq_fu_159_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln144_fu_231_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state87">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state98">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="SDiv1_blk_n">9, 2, 1, 2</column>
<column name="Stt_fu_84">9, 2, 64, 128</column>
<column name="SxDivS_blk_n">9, 2, 1, 2</column>
<column name="SxSquaredDivS_blk_n">9, 2, 1, 2</column>
<column name="SyDivS_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">491, 99, 1, 99</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="bSum_fu_88">9, 2, 64, 128</column>
<column name="grp_fu_171_p0">21, 4, 64, 256</column>
<column name="grp_fu_171_p1">21, 4, 64, 256</column>
<column name="last2_blk_n">9, 2, 1, 2</column>
<column name="resultStream_blk_n">9, 2, 1, 2</column>
<column name="sigmaDiv1_blk_n">9, 2, 1, 2</column>
<column name="x1_blk_n">9, 2, 1, 2</column>
<column name="y1_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="SDiv1_read_reg_576">64, 0, 64, 0</column>
<column name="Stt_2_reg_545">64, 0, 64, 0</column>
<column name="Stt_fu_84">64, 0, 64, 0</column>
<column name="SxDivSTemp_1_fu_92">64, 0, 64, 0</column>
<column name="SxSquaredDivS_read_reg_581">64, 0, 64, 0</column>
<column name="SyDivS_read_reg_571">64, 0, 64, 0</column>
<column name="ap_CS_fsm">98, 0, 98, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bSum_2_reg_556">64, 0, 64, 0</column>
<column name="bSum_fu_88">64, 0, 64, 0</column>
<column name="icmp_ln144_reg_493">1, 0, 1, 0</column>
<column name="mul_ln141_reg_540">96, 0, 96, 0</column>
<column name="mul_ln142_1_reg_551">96, 0, 96, 0</column>
<column name="mul_ln142_reg_530">76, 0, 76, 0</column>
<column name="mul_ln149_reg_637">96, 0, 96, 0</column>
<column name="mul_ln150_reg_617">128, 0, 128, 0</column>
<column name="r_b_reg_611">64, 0, 64, 0</column>
<column name="r_sigmaB_reg_586">64, 0, 64, 0</column>
<column name="sdiv_ln147_reg_566">64, 0, 64, 0</column>
<column name="sext_ln140_2_reg_497">96, 0, 96, 0</column>
<column name="sigmaDiv1Temp_reg_478">64, 0, 64, 0</column>
<column name="sub_ln140_reg_483">65, 0, 65, 0</column>
<column name="t_reg_508">64, 0, 64, 0</column>
<column name="tmp_2_reg_642">64, 0, 64, 0</column>
<column name="tmp_reg_448">1, 0, 1, 0</column>
<column name="y1_read_reg_488">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, interStage2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, interStage2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, interStage2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, interStage2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, interStage2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, interStage2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, interStage2, return value</column>
<column name="x1_dout">in, 12, ap_fifo, x1, pointer</column>
<column name="x1_num_data_valid">in, 5, ap_fifo, x1, pointer</column>
<column name="x1_fifo_cap">in, 5, ap_fifo, x1, pointer</column>
<column name="x1_empty_n">in, 1, ap_fifo, x1, pointer</column>
<column name="x1_read">out, 1, ap_fifo, x1, pointer</column>
<column name="y1_dout">in, 12, ap_fifo, y1, pointer</column>
<column name="y1_num_data_valid">in, 5, ap_fifo, y1, pointer</column>
<column name="y1_fifo_cap">in, 5, ap_fifo, y1, pointer</column>
<column name="y1_empty_n">in, 1, ap_fifo, y1, pointer</column>
<column name="y1_read">out, 1, ap_fifo, y1, pointer</column>
<column name="sigmaDiv1_dout">in, 64, ap_fifo, sigmaDiv1, pointer</column>
<column name="sigmaDiv1_num_data_valid">in, 5, ap_fifo, sigmaDiv1, pointer</column>
<column name="sigmaDiv1_fifo_cap">in, 5, ap_fifo, sigmaDiv1, pointer</column>
<column name="sigmaDiv1_empty_n">in, 1, ap_fifo, sigmaDiv1, pointer</column>
<column name="sigmaDiv1_read">out, 1, ap_fifo, sigmaDiv1, pointer</column>
<column name="SDiv1_dout">in, 64, ap_fifo, SDiv1, pointer</column>
<column name="SDiv1_num_data_valid">in, 5, ap_fifo, SDiv1, pointer</column>
<column name="SDiv1_fifo_cap">in, 5, ap_fifo, SDiv1, pointer</column>
<column name="SDiv1_empty_n">in, 1, ap_fifo, SDiv1, pointer</column>
<column name="SDiv1_read">out, 1, ap_fifo, SDiv1, pointer</column>
<column name="SxDivS_dout">in, 64, ap_fifo, SxDivS, pointer</column>
<column name="SxDivS_num_data_valid">in, 5, ap_fifo, SxDivS, pointer</column>
<column name="SxDivS_fifo_cap">in, 5, ap_fifo, SxDivS, pointer</column>
<column name="SxDivS_empty_n">in, 1, ap_fifo, SxDivS, pointer</column>
<column name="SxDivS_read">out, 1, ap_fifo, SxDivS, pointer</column>
<column name="SxSquaredDivS_dout">in, 64, ap_fifo, SxSquaredDivS, pointer</column>
<column name="SxSquaredDivS_num_data_valid">in, 5, ap_fifo, SxSquaredDivS, pointer</column>
<column name="SxSquaredDivS_fifo_cap">in, 5, ap_fifo, SxSquaredDivS, pointer</column>
<column name="SxSquaredDivS_empty_n">in, 1, ap_fifo, SxSquaredDivS, pointer</column>
<column name="SxSquaredDivS_read">out, 1, ap_fifo, SxSquaredDivS, pointer</column>
<column name="SyDivS_dout">in, 64, ap_fifo, SyDivS, pointer</column>
<column name="SyDivS_num_data_valid">in, 5, ap_fifo, SyDivS, pointer</column>
<column name="SyDivS_fifo_cap">in, 5, ap_fifo, SyDivS, pointer</column>
<column name="SyDivS_empty_n">in, 1, ap_fifo, SyDivS, pointer</column>
<column name="SyDivS_read">out, 1, ap_fifo, SyDivS, pointer</column>
<column name="last2_dout">in, 2, ap_fifo, last2, pointer</column>
<column name="last2_num_data_valid">in, 5, ap_fifo, last2, pointer</column>
<column name="last2_fifo_cap">in, 5, ap_fifo, last2, pointer</column>
<column name="last2_empty_n">in, 1, ap_fifo, last2, pointer</column>
<column name="last2_read">out, 1, ap_fifo, last2, pointer</column>
<column name="resultStream_din">out, 332, ap_fifo, resultStream, pointer</column>
<column name="resultStream_num_data_valid">in, 5, ap_fifo, resultStream, pointer</column>
<column name="resultStream_fifo_cap">in, 5, ap_fifo, resultStream, pointer</column>
<column name="resultStream_full_n">in, 1, ap_fifo, resultStream, pointer</column>
<column name="resultStream_write">out, 1, ap_fifo, resultStream, pointer</column>
</table>
</item>
</section>
</profile>
