
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002977                       # Number of seconds simulated
sim_ticks                                  2977455984                       # Number of ticks simulated
final_tick                                 2977455984                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82001                       # Simulator instruction rate (inst/s)
host_op_rate                                   127077                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43771459                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671476                       # Number of bytes of host memory used
host_seconds                                    68.02                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2197056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2248704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          17346352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         737897054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             755243406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     17346352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17346352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10145574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10145574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10145574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         17346352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        737897054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            765388980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000499190364                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               63024                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                423                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2248384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2248704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2977363271                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35136                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.237080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.792265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.726432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29478     93.63%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1744      5.54%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           87      0.28%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           45      0.14%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      0.06%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      0.07%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      0.03%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.03%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           70      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31483                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1247.892857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    342.851522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4629.411588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           26     92.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.107143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.102273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.416270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               26     92.86%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.57%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      3.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2196736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 17346352.146779544652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 737789580.032293796539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9694181.930852012709                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26263042                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1869090687                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12399771241                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32544.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54446.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26270701.78                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1236647479                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1895353729                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175655000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35201.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53951.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       755.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    755.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3727                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     360                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.27                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      83615.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113054760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60059670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125871060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2213280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         97727760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            307442040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2162400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       251305020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5037600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        416564340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1381437930                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            463.965861                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2297494242                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       939920                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1733383209                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     13114144                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     637632199                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    551046512                       # Time in different power states
system.mem_ctrls_1.actEnergy                111819540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59418315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               124964280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         97727760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            303672630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3161760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       253025850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         5499840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        416729040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1376159955                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            462.193215                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2303094139                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3438569                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1734069213                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     14317852                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     629368986                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    554921364                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530747                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530747                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2728                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527656                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1420                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                357                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527656                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508188                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19468                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1790                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      938998                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13524                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439150                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            92                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17656                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           117                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4463953                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              40580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5659307                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530747                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509608                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4374371                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5550                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           305                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17613                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1087                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4418207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.990662                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.116041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2872835     65.02%     65.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   167365      3.79%     68.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   114841      2.60%     71.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   114284      2.59%     74.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   113268      2.56%     76.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   111943      2.53%     79.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   115023      2.60%     81.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   116850      2.64%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   691798     15.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4418207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.118896                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.267779                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   475393                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2838648                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    139997                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                961394                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2775                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8772006                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2775                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   577852                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1473689                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2432                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    974546                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1386913                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8760964                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                122893                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1140382                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    380                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19602                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16313197                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20164721                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13396381                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             10965                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   135726                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3105982                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534889                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16284                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1022                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              130                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8740943                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9116990                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               648                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           96921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       139128                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4418207                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.063504                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.548615                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1152235     26.08%     26.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              380759      8.62%     34.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              900516     20.38%     55.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1223356     27.69%     82.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              631482     14.29%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               70158      1.59%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               37551      0.85%     99.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               14093      0.32%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8057      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4418207                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3997      7.44%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.02%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.02%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  49258     91.63%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   433      0.81%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                11      0.02%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               30      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2195      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8156338     89.46%     89.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     89.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1152      0.01%     89.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 120      0.00%     89.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     89.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  770      0.01%     89.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     89.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  931      0.01%     89.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 595      0.01%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                177      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               938924     10.30%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13601      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1361      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            422      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9116990                       # Type of FU issued
system.cpu.iq.rate                           2.042358                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       53756                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005896                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22696844                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8828638                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8694121                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9747                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9342                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4406                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9163666                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4885                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2414                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14617                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6529                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        409472                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2775                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   53285                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4918                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8741021                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                95                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534889                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16284                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    600                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4073                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             42                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            687                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2787                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3474                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9111393                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                938979                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5597                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       952500                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518706                       # Number of branches executed
system.cpu.iew.exec_stores                      13521                       # Number of stores executed
system.cpu.iew.exec_rate                     2.041104                       # Inst execution rate
system.cpu.iew.wb_sent                        8699951                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8698527                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7901926                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14483317                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.948615                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.545588                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           96984                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2746                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4403630                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.962949                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.317489                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2886899     65.56%     65.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       481362     10.93%     76.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8669      0.20%     76.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8469      0.19%     76.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3628      0.08%     76.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2681      0.06%     77.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1131      0.03%     77.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1039      0.02%     77.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009752     22.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4403630                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009752                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12134961                       # The number of ROB reads
system.cpu.rob.rob_writes                    17496910                       # The number of ROB writes
system.cpu.timesIdled                             486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           45746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.800293                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.800293                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.249543                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.249543                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14108715                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8164478                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6983                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3616                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101867                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068827                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1994724                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           948.462879                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532291                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            494089                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077318                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   948.462879                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.926233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.926233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          966                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          779                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4785985                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4785985                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28882                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9320                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38202                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38202                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38202                       # number of overall hits
system.cpu.dcache.overall_hits::total           38202                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497850                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497850                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          435                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          435                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       498285                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         498285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       498285                       # number of overall misses
system.cpu.dcache.overall_misses::total        498285                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12073446373                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12073446373                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37535425                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37535425                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  12110981798                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12110981798                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12110981798                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12110981798                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536487                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536487                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536487                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536487                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.945168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.945168                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044593                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928792                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928792                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928792                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928792                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24251.172789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24251.172789                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86288.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86288.333333                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24305.330881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24305.330881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24305.330881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24305.330881                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3874773                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            472078                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.207908                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          542                       # number of writebacks
system.cpu.dcache.writebacks::total               542                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4190                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4196                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4196                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4196                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4196                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493660                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          429                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          429                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       494089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       494089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       494089                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       494089                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11131757764                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11131757764                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36632307                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36632307                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11168390071                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11168390071                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11168390071                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11168390071                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.937213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.937213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.920971                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.920971                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.920971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.920971                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22549.442458                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22549.442458                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85389.993007                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85389.993007                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22604.004685                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22604.004685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22604.004685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22604.004685                       # average overall mshr miss latency
system.cpu.dcache.replacements                 262168                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           688.407305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17318                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               820                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.119512                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   688.407305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.672273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          730                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          673                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             36046                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            36046                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16498                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16498                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16498                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16498                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16498                       # number of overall hits
system.cpu.icache.overall_hits::total           16498                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1115                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1115                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1115                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1115                       # number of overall misses
system.cpu.icache.overall_misses::total          1115                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91687820                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91687820                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     91687820                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91687820                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91687820                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91687820                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17613                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17613                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17613                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17613                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063306                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063306                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063306                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063306                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063306                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063306                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82231.228700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82231.228700                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82231.228700                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82231.228700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82231.228700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82231.228700                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          295                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          295                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          295                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          295                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          295                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          295                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          820                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          820                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          820                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72096029                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72096029                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72096029                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72096029                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72096029                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72096029                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046557                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046557                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046557                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046557                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87921.986585                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87921.986585                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87921.986585                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87921.986585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87921.986585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87921.986585                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26594.126870                       # Cycle average of tags in use
system.l2.tags.total_refs                      988116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35162                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.101814                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.018966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       232.823663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26361.284242                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.804483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.811588                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32608                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7940090                       # Number of tag accesses
system.l2.tags.data_accesses                  7940090                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          542                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              542                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           89                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               89                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459751                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459760                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459773                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data              459760                       # number of overall hits
system.l2.overall_hits::total                  459773                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 420                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              807                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33909                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33909                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34329                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35136                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               807                       # number of overall misses
system.l2.overall_misses::.cpu.data             34329                       # number of overall misses
system.l2.overall_misses::total                 35136                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     35637810                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35637810                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70263114                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70263114                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3701559188                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3701559188                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     70263114                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3737196998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3807460112                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70263114                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3737196998                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3807460112                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           89                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           89                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           494089                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494909                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          494089                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494909                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.979021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979021                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984146                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984146                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068689                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984146                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069479                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070995                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984146                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069479                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070995                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84851.928571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84851.928571                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87067.055762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87067.055762                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109161.555575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109161.555575                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87067.055762                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108864.138134                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108363.505009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87067.055762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108864.138134                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108363.505009                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            420                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33909                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33909                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35136                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35136                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     30035010                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30035010                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59497734                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59497734                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3249213128                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3249213128                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     59497734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3279248138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3338745872                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59497734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3279248138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3338745872                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.979021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068689                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070995                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070995                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71511.928571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71511.928571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73727.055762                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73727.055762                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95821.555575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95821.555575                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73727.055762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95524.138134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95023.505009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73727.055762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95524.138134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95023.505009                       # average overall mshr miss latency
system.l2.replacements                           2394                       # number of replacements
system.membus.snoop_filter.tot_requests         36830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34716                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1222                       # Transaction distribution
system.membus.trans_dist::ReadExReq               420                       # Transaction distribution
system.membus.trans_dist::ReadExResp              420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34716                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2278912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2278912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2278912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35136                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35136    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35136                       # Request fanout histogram
system.membus.reqLayer2.occupancy            25824906                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          131354278                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       988122                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       493213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            699                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2977455984                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494480                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              429                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             429                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           820                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493660                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1481301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1483031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31656384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31714624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2394                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           497303                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001418                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037625                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496598     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    705      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             497303                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          659920462                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1640820                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         988672089                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            33.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
