Classic Timing Analyzer report for Display
Wed May 02 21:11:05 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.708 ns                                       ; SP   ; ff2   ; --         ; CK       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.303 ns                                       ; ff1  ; Obrir ; CK         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.566 ns                                      ; P    ; ff0   ; --         ; CK       ; 0            ;
; Clock Setup: 'CK'            ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ff1  ; ff2   ; CK         ; CK       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CK              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CK'                                                                                                                                                               ;
+-------+------------------------------------------------+------+-----+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+-----+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ff1  ; ff2 ; CK         ; CK       ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ff1  ; ff0 ; CK         ; CK       ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ff2  ; ff0 ; CK         ; CK       ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ff2  ; ff2 ; CK         ; CK       ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ff0  ; ff0 ; CK         ; CK       ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ff0  ; ff2 ; CK         ; CK       ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ff2  ; ff1 ; CK         ; CK       ; None                        ; None                      ; 0.877 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ff0  ; ff1 ; CK         ; CK       ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ff1  ; ff1 ; CK         ; CK       ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------+-----+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+----------+-----+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To  ; To Clock ;
+-------+--------------+------------+----------+-----+----------+
; N/A   ; None         ; 4.708 ns   ; SP       ; ff2 ; CK       ;
; N/A   ; None         ; 4.423 ns   ; SP       ; ff0 ; CK       ;
; N/A   ; None         ; 4.205 ns   ; PP_amunt ; ff0 ; CK       ;
; N/A   ; None         ; 4.204 ns   ; PP_amunt ; ff2 ; CK       ;
; N/A   ; None         ; 3.540 ns   ; SP       ; ff1 ; CK       ;
; N/A   ; None         ; 1.454 ns   ; PP_avall ; ff0 ; CK       ;
; N/A   ; None         ; 1.453 ns   ; PP_avall ; ff2 ; CK       ;
; N/A   ; None         ; 1.204 ns   ; P        ; ff2 ; CK       ;
; N/A   ; None         ; 0.796 ns   ; P        ; ff0 ; CK       ;
+-------+--------------+------------+----------+-----+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From ; To        ; From Clock ;
+-------+--------------+------------+------+-----------+------------+
; N/A   ; None         ; 8.303 ns   ; ff1  ; Obrir     ; CK         ;
; N/A   ; None         ; 8.117 ns   ; ff0  ; Obrir     ; CK         ;
; N/A   ; None         ; 8.064 ns   ; ff0  ; Enable    ; CK         ;
; N/A   ; None         ; 8.054 ns   ; ff0  ; Alliberar ; CK         ;
; N/A   ; None         ; 7.989 ns   ; ff2  ; Obrir     ; CK         ;
; N/A   ; None         ; 7.940 ns   ; ff2  ; Enable    ; CK         ;
; N/A   ; None         ; 7.925 ns   ; ff2  ; Alliberar ; CK         ;
+-------+--------------+------------+------+-----------+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+----------+-----+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To  ; To Clock ;
+---------------+-------------+-----------+----------+-----+----------+
; N/A           ; None        ; -0.566 ns ; P        ; ff0 ; CK       ;
; N/A           ; None        ; -0.974 ns ; P        ; ff2 ; CK       ;
; N/A           ; None        ; -1.223 ns ; PP_avall ; ff2 ; CK       ;
; N/A           ; None        ; -1.224 ns ; PP_avall ; ff0 ; CK       ;
; N/A           ; None        ; -3.310 ns ; SP       ; ff1 ; CK       ;
; N/A           ; None        ; -3.974 ns ; PP_amunt ; ff2 ; CK       ;
; N/A           ; None        ; -3.975 ns ; PP_amunt ; ff0 ; CK       ;
; N/A           ; None        ; -4.118 ns ; SP       ; ff0 ; CK       ;
; N/A           ; None        ; -4.478 ns ; SP       ; ff2 ; CK       ;
+---------------+-------------+-----------+----------+-----+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 02 21:11:05 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ControlAscensor -c Display --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CK" is an undefined clock
Info: Clock "CK" Internal fmax is restricted to 420.17 MHz between source register "ff1" and destination register "ff2"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.496 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y15_N1; Fanout = 6; REG Node = 'ff1'
            Info: 2: + IC(0.316 ns) + CELL(0.150 ns) = 0.466 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 1; COMB Node = 'inst27~0'
            Info: 3: + IC(0.671 ns) + CELL(0.275 ns) = 1.412 ns; Loc. = LCCOMB_X41_Y15_N24; Fanout = 1; COMB Node = 'inst2~1'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.496 ns; Loc. = LCFF_X41_Y15_N25; Fanout = 7; REG Node = 'ff2'
            Info: Total cell delay = 0.509 ns ( 34.02 % )
            Info: Total interconnect delay = 0.987 ns ( 65.98 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CK" to destination register is 2.675 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CK~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X41_Y15_N25; Fanout = 7; REG Node = 'ff2'
                Info: Total cell delay = 1.536 ns ( 57.42 % )
                Info: Total interconnect delay = 1.139 ns ( 42.58 % )
            Info: - Longest clock path from clock "CK" to source register is 2.675 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CK~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X41_Y15_N1; Fanout = 6; REG Node = 'ff1'
                Info: Total cell delay = 1.536 ns ( 57.42 % )
                Info: Total interconnect delay = 1.139 ns ( 42.58 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "ff2" (data pin = "SP", clock pin = "CK") is 4.708 ns
    Info: + Longest pin to register delay is 7.419 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T24; Fanout = 4; PIN Node = 'SP'
        Info: 2: + IC(5.176 ns) + CELL(0.371 ns) = 6.389 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 1; COMB Node = 'inst27~0'
        Info: 3: + IC(0.671 ns) + CELL(0.275 ns) = 7.335 ns; Loc. = LCCOMB_X41_Y15_N24; Fanout = 1; COMB Node = 'inst2~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.419 ns; Loc. = LCFF_X41_Y15_N25; Fanout = 7; REG Node = 'ff2'
        Info: Total cell delay = 1.572 ns ( 21.19 % )
        Info: Total interconnect delay = 5.847 ns ( 78.81 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CK" to destination register is 2.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X41_Y15_N25; Fanout = 7; REG Node = 'ff2'
        Info: Total cell delay = 1.536 ns ( 57.42 % )
        Info: Total interconnect delay = 1.139 ns ( 42.58 % )
Info: tco from clock "CK" to destination pin "Obrir" through register "ff1" is 8.303 ns
    Info: + Longest clock path from clock "CK" to source register is 2.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X41_Y15_N1; Fanout = 6; REG Node = 'ff1'
        Info: Total cell delay = 1.536 ns ( 57.42 % )
        Info: Total interconnect delay = 1.139 ns ( 42.58 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.378 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y15_N1; Fanout = 6; REG Node = 'ff1'
        Info: 2: + IC(0.534 ns) + CELL(0.438 ns) = 0.972 ns; Loc. = LCCOMB_X41_Y15_N10; Fanout = 1; COMB Node = 'inst12'
        Info: 3: + IC(1.764 ns) + CELL(2.642 ns) = 5.378 ns; Loc. = PIN_T3; Fanout = 0; PIN Node = 'Obrir'
        Info: Total cell delay = 3.080 ns ( 57.27 % )
        Info: Total interconnect delay = 2.298 ns ( 42.73 % )
Info: th for register "ff0" (data pin = "P", clock pin = "CK") is -0.566 ns
    Info: + Longest clock path from clock "CK" to destination register is 2.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X41_Y15_N27; Fanout = 8; REG Node = 'ff0'
        Info: Total cell delay = 1.536 ns ( 57.42 % )
        Info: Total interconnect delay = 1.139 ns ( 42.58 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.507 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'P'
        Info: 2: + IC(2.024 ns) + CELL(0.420 ns) = 3.423 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 1; COMB Node = 'inst33~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.507 ns; Loc. = LCFF_X41_Y15_N27; Fanout = 8; REG Node = 'ff0'
        Info: Total cell delay = 1.483 ns ( 42.29 % )
        Info: Total interconnect delay = 2.024 ns ( 57.71 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Wed May 02 21:11:06 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


