
---------- Begin Simulation Statistics ----------
final_tick                               171924511000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130334                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683960                       # Number of bytes of host memory used
host_op_rate                                   130590                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   767.26                       # Real time elapsed on the host
host_tick_rate                              224075445                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.171925                       # Number of seconds simulated
sim_ticks                                171924511000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693893                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095445                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101879                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727887                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                294                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             807                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              513                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477996                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65344                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.719245                       # CPI: cycles per instruction
system.cpu.discardedOps                        190832                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610207                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402546                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001492                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        38752642                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.581651                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        171924511                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133171869                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       277896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        564553                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1358                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1074517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1983                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2149870                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1983                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109698                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199416                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78470                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176969                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176969                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       851220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 851220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31109312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31109312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286667                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286667    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286667                       # Request fanout histogram
system.membus.respLayer1.occupancy         1560417500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1362217000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            669885                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1171751                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          182413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           405468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          405467                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           696                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       669189                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3223713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3225222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        52032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    131007360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              131059392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          279764                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12762688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1355117                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002465                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049592                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1351776     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3341      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1355117                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4094772000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3223971996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2088000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               788648                       # number of demand (read+write) hits
system.l2.demand_hits::total                   788682                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  34                       # number of overall hits
system.l2.overall_hits::.cpu.data              788648                       # number of overall hits
system.l2.overall_hits::total                  788682                       # number of overall hits
system.l2.demand_misses::.cpu.inst                662                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286009                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286671                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               662                       # number of overall misses
system.l2.overall_misses::.cpu.data            286009                       # number of overall misses
system.l2.overall_misses::total                286671                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30524369000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30590375000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66006000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30524369000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30590375000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1074657                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1075353                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1074657                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1075353                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.951149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.266140                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266583                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.951149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.266140                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266583                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99706.948640                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106725.204452                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106708.997422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99706.948640                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106725.204452                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106708.997422                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199417                       # number of writebacks
system.l2.writebacks::total                    199417                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286667                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286667                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52766000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24803979000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24856745000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52766000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24803979000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24856745000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.951149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.266136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266579                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.951149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.266136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266579                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79706.948640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86725.683117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86709.474756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79706.948640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86725.683117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86709.474756                       # average overall mshr miss latency
system.l2.replacements                         279764                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       972334                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           972334                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       972334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       972334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          111                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              111                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          111                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          106                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           106                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            228499                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                228499                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176969                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176969                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19261450000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19261450000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        405468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            405468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.436456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.436456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108840.813928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108840.813928                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15722070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15722070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.436456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.436456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88840.813928                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88840.813928                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66006000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66006000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.951149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.951149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99706.948640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99706.948640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          662                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          662                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52766000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52766000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.951149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79706.948640                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79706.948640                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        560149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            560149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11262919000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11262919000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       669189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        669189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.162944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.162944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103291.626926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103291.626926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109036                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109036                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9081909000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9081909000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.162938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.162938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83292.756521                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83292.756521                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8089.310809                       # Cycle average of tags in use
system.l2.tags.total_refs                     2148402                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    287956                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.460869                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.003059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.111167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8045.196583                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.982080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987465                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4990                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4584980                       # Number of tag accesses
system.l2.tags.data_accesses                  4584980                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18304320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18346688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12762624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12762624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          286005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199416                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199416                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            246434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         106467192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             106713626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       246434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           246434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       74233883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             74233883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       74233883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           246434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        106467192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            180947509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    199406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007018532500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11667                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11668                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              801914                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188036                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286667                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199416                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286667                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199416                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    906                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12568                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4753442000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1428805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10111460750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16634.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35384.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101900                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286667                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199416                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  233237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       238290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.293676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.082885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.799996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       183671     77.08%     77.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29614     12.43%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5819      2.44%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1701      0.71%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9124      3.83%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          587      0.25%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          685      0.29%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          652      0.27%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6437      2.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       238290                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.491001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.096071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.353728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11461     98.23%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          139      1.19%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           26      0.22%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.06%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.24%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11668                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.088626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.055001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.074236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5543     47.51%     47.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              223      1.91%     49.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5263     45.11%     94.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              603      5.17%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.27%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11667                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18288704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   57984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12760192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18346688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12762624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       106.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        74.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    106.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  171924470000                       # Total gap between requests
system.mem_ctrls.avgGap                     353693.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18246336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12760192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 246433.738584255741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 106129928.152013182640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 74219737.056573629379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       286005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199416                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18782750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10092678000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4067394082750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28372.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35288.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20396528.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            827697360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            439901220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1003162860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          508548060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13571251200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      42061587630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30598728000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89010876330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.732322                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  79111104750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5740800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  87072606250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            873786060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            464405535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1037170680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          532184220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13571251200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42690021180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30069520800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        89238339675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.055364                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77732841250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5740800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  88450869750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    171924511000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663211                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663211                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663211                       # number of overall hits
system.cpu.icache.overall_hits::total         9663211                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          696                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            696                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          696                       # number of overall misses
system.cpu.icache.overall_misses::total           696                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70233000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70233000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70233000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70233000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663907                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663907                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663907                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663907                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100909.482759                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100909.482759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100909.482759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100909.482759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          117                       # number of writebacks
system.cpu.icache.writebacks::total               117                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          696                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          696                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          696                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          696                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68841000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68841000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68841000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68841000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98909.482759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98909.482759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98909.482759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98909.482759                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663211                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663211                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          696                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           696                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70233000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70233000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100909.482759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100909.482759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68841000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68841000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98909.482759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98909.482759                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           468.429708                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663907                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               696                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13884.923851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   468.429708                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.457451                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.457451                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          579                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          579                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.565430                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19328510                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19328510                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50958903                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50958903                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50959312                       # number of overall hits
system.cpu.dcache.overall_hits::total        50959312                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1121052                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1121052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1129058                       # number of overall misses
system.cpu.dcache.overall_misses::total       1129058                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  53301654000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53301654000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  53301654000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53301654000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52079955                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52079955                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52088370                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52088370                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021526                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021526                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021676                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47546.103125                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47546.103125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47208.960036                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47208.960036                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        85106                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3413                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.935834                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       972334                       # number of writebacks
system.cpu.dcache.writebacks::total            972334                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54396                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54396                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54396                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54396                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1066656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1066656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1074657                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1074657                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  49559283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49559283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50361041999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50361041999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020481                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020481                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020631                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46462.292435                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46462.292435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46862.433315                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46862.433315                       # average overall mshr miss latency
system.cpu.dcache.replacements                1074400                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40468606                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40468606                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       661248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        661248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25581206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25581206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41129854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41129854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38686.250847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38686.250847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           60                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       661188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       661188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  24256527000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24256527000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36686.278335                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36686.278335                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10490297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10490297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       459804                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       459804                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27720448000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27720448000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60287.531209                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60287.531209                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54336                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54336                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       405468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       405468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25302756000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25302756000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62403.829649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62403.829649                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          409                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           409                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8415                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8415                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951396                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951396                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    801758999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    801758999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950802                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950802                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100207.348956                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100207.348956                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.567796                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52034044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1074656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.419256                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.567796                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994405                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994405                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105251548                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105251548                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 171924511000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
