{
    "mcasp1_cfg": {
        "size": 8192,
        "start": "0x4803C000",
        "name": "mcasp1_cfg",
        "end": "0x4803DFFF",
        "description": "mcasp1 cfg registers"
    },
    "pwm_subsystem_1": {
        "size": 256,
        "start": "0x48302000",
        "name": "pwm_subsystem_1",
        "end": "0x483020FF",
        "description": "pwmss1 configuration registers"
    },
    "eqep2": {
        "size": 128,
        "start": "0x48304180",
        "name": "eqep2",
        "end": "0x483041FF",
        "description": "pwmss eqep2 registers"
    },
    "uart2": {
        "size": 4096,
        "start": "0x48024000",
        "name": "uart2",
        "end": "0x48024FFF",
        "description": "uart2 registers"
    },
    "cm_cefuse": {
        "size": 256,
        "start": "0x44e00a00",
        "name": "cm_cefuse",
        "end": "0x44e00aff",
        "description": "clock module efuse registers"
    },
    "dcan0": {
        "size": 8192,
        "start": "0x481CC000",
        "name": "dcan0",
        "end": "0x481CDFFF",
        "description": "dcan0 registers"
    },
    "adc_tsc_dma": {
        "size": 4194304,
        "start": "0x54C00000",
        "name": "adc_tsc_dma",
        "end": "0x54FFFFFF",
        "description": "adc_tsc dma port"
    },
    "epwm0": {
        "size": 96,
        "start": "0x48300200",
        "name": "epwm0",
        "end": "0x4830025F",
        "description": "pwmss epwm0 registers"
    },
    "dmtimer6": {
        "size": 4096,
        "start": "0x48048000",
        "name": "dmtimer6",
        "end": "0x48048FFF",
        "description": "dmtimer6 registers"
    },
    "uart3": {
        "size": 4096,
        "start": "0x481A6000",
        "name": "uart3",
        "end": "0x481A6FFF",
        "description": "uart3 registers"
    },
    "mailbox_0": {
        "size": 4096,
        "start": "0x480C8000",
        "name": "mailbox_0",
        "end": "0x480C8FFF",
        "description": "mailbox registers"
    },
    "dmtimer0": {
        "size": 4096,
        "start": "0x44E05000",
        "name": "dmtimer0",
        "end": "0x44E05FFF",
        "description": "dmtimer0 registers"
    },
    "dmtimer3": {
        "size": 4096,
        "start": "0x48042000",
        "name": "dmtimer3",
        "end": "0x48042FFF",
        "description": "dmtimer3 registers"
    },
    "rtcss": {
        "size": 4096,
        "start": "0x44E3E000",
        "name": "rtcss",
        "end": "0x44E3EFFF",
        "description": "rtc registers"
    },
    "ecap2": {
        "size": 128,
        "start": "0x48304100",
        "name": "ecap2",
        "end": "0x4830417F",
        "description": "pwmss ecap2 registers"
    },
    "mdio": {
        "size": 256,
        "start": "0x4A101000",
        "name": "mdio",
        "end": "0x4A1010FF",
        "description": "Ethernet MDIO Controller"
    },
    "adc_tsc": {
        "size": 8192,
        "start": "0x44E0D000",
        "name": "adc_tsc",
        "end": "0x44E0EFFF",
        "description": "adc_tsc registers"
    },
    "lcd_controller": {
        "size": 4096,
        "start": "0x4830E000",
        "name": "lcd_controller",
        "end": "0x4830EFFF",
        "description": "lcd registers"
    },
    "i2c2": {
        "size": 4096,
        "start": "0x4819C000",
        "name": "i2c2",
        "end": "0x4819CFFF",
        "description": "i2c2 registers"
    },
    "pwm_subsystem_2": {
        "size": 256,
        "start": "0x48304000",
        "name": "pwm_subsystem_2",
        "end": "0x483040FF",
        "description": "pwmss2 configuration registers"
    },
    "intcps": {
        "size": 4096,
        "start": "0x48200000",
        "name": "intcps",
        "end": "0x48200FFF",
        "description": "interrupt controller registers"
    },
    "cm_dpll": {
        "size": 256,
        "start": "0x44e00500",
        "name": "cm_dpll",
        "end": "0x44e005ff",
        "description": "clock module pll registers"
    },
    "eqep1": {
        "size": 128,
        "start": "0x48302180",
        "name": "eqep1",
        "end": "0x483021FF",
        "description": "pwmss eqep1 registers"
    },
    "ocp_watchpoint": {
        "size": 4096,
        "start": "0x4818C000",
        "name": "ocp_watchpoint",
        "end": "0x4818CFFF",
        "description": "ocp watchpoint registers"
    },
    "mmc1": {
        "size": 4096,
        "start": "0x481D8000",
        "name": "mmc1",
        "end": "0x481D8FFF",
        "description": "mmc1 registers"
    },
    "mcasp1_data": {
        "size": 4194304,
        "start": "0x46400000",
        "name": "mcasp1_data",
        "end": "0x467FFFFF",
        "description": "mcasp1 data registers"
    },
    "gpio0": {
        "description": "gpio registers",
        "start": "0x44E07000",
        "end": "0x44E07FFF",
        "size": 4096,
        "clock_control_register": "cm_wkup",
        "name": "gpio0"
    },
    "epwm2": {
        "size": 96,
        "start": "0x48304200",
        "name": "epwm2",
        "end": "0x4830425F",
        "description": "pwmss epwm2 registers"
    },
    "uart0": {
        "size": 4096,
        "start": "0x44E09000",
        "name": "uart0",
        "end": "0x44E09FFF",
        "description": "uart registers"
    },
    "cm_wkup": {
        "size": 256,
        "start": "0x44e00400",
        "name": "cm_wkup",
        "end": "0x44e004ff",
        "description": "clock module wakeup registers"
    },
    "elm": {
        "size": 65536,
        "start": "0x48080000",
        "name": "elm",
        "end": "0x4808FFFF",
        "description": "elm registers"
    },
    "gpio3": {
        "description": "gpio3 registers",
        "start": "0x481AE000",
        "end": "0x481AEFFF",
        "size": 4096,
        "clock_control_register": "cm_per",
        "name": "gpio3"
    },
    "uart1": {
        "size": 4096,
        "start": "0x48022000",
        "name": "uart1",
        "end": "0x48022FFF",
        "description": "uart1 registers"
    },
    "gpmc": {
        "size": 16777216,
        "start": "0x50000000",
        "name": "gpmc",
        "end": "0x50FFFFFF",
        "description": "gpmc configuration registers"
    },
    "i2c0": {
        "size": 4096,
        "start": "0x44E0B000",
        "name": "i2c0",
        "end": "0x44E0BFFF",
        "description": "i2c registers"
    },
    "cm_per": {
        "size": 1024,
        "start": "0x44e00000",
        "name": "cm_per",
        "end": "0x44e03fff",
        "description": "clock module peripheral registers"
    },
    "ecap1": {
        "size": 128,
        "start": "0x48302100",
        "name": "ecap1",
        "end": "0x4830217F",
        "description": "pwmss ecap1 registers"
    },
    "mcasp0_cfg": {
        "size": 8192,
        "start": "0x48038000",
        "name": "mcasp0_cfg",
        "end": "0x48039FFF",
        "description": "mcasp0 cfg registers"
    },
    "dmtimer7": {
        "size": 4096,
        "start": "0x4804A000",
        "name": "dmtimer7",
        "end": "0x4804AFFF",
        "description": "dmtimer7 registers"
    },
    "dcan1": {
        "size": 8192,
        "start": "0x481D0000",
        "name": "dcan1",
        "end": "0x481D1FFF",
        "description": "dcan1 registers"
    },
    "cm_mpu": {
        "size": 256,
        "start": "0x44e00600",
        "name": "cm_mpu",
        "end": "0x44e006ff",
        "description": "clock module mpu registers"
    },
    "ecap0": {
        "size": 128,
        "start": "0x48300100",
        "name": "ecap0",
        "end": "0x4830017F",
        "description": "pwmss ecap0 registers"
    },
    "mcasp0_data": {
        "size": 4194304,
        "start": "0x46000000",
        "name": "mcasp0_data",
        "end": "0x463FFFFF",
        "description": "mcasp0 data registers"
    },
    "dmtimer5": {
        "size": 4096,
        "start": "0x48046000",
        "name": "dmtimer5",
        "end": "0x48046FFF",
        "description": "dmtimer5 registers"
    },
    "i2c1": {
        "size": 4096,
        "start": "0x4802A000",
        "name": "i2c1",
        "end": "0x4802AFFF",
        "description": "i2c1 registers"
    },
    "wdt1": {
        "size": 4096,
        "start": "0x44E35000",
        "name": "wdt1",
        "end": "0x44E35FFF",
        "description": "watchdog timer registers"
    },
    "mcspi0": {
        "size": 4096,
        "start": "0x48030000",
        "name": "mcspi0",
        "end": "0x48030FFF",
        "description": "mcspi0 registers"
    },
    "gpio2": {
        "description": "gpio2 registers",
        "start": "0x481AC000",
        "end": "0x481ACFFF",
        "size": 4096,
        "clock_control_register": "cm_per",
        "name": "gpio2"
    },
    "mcspi1": {
        "size": 4096,
        "start": "0x481A0000",
        "name": "mcspi1",
        "end": "0x481A0FFF",
        "description": "mcspi1 registers"
    },
    "mmchs0": {
        "size": 4096,
        "start": "0x48060000",
        "name": "mmchs0",
        "end": "0x48060FFF",
        "description": "mmchs0 registers"
    },
    "pru_icss": {
        "size": 524288,
        "start": "0x4A300000",
        "name": "pru_icss",
        "end": "0x4A37FFFF",
        "description": "pru-icss instruction/data/control space"
    },
    "epwm1": {
        "size": 96,
        "start": "0x48302200",
        "name": "epwm1",
        "end": "0x4830225F",
        "description": "pwmss epwm1 registers"
    },
    "cm_rtc": {
        "size": 256,
        "start": "0x44e00800",
        "name": "cm_rtc",
        "end": "0x44e008ff",
        "description": "clock module rtc registers"
    },
    "cm_gfx": {
        "size": 256,
        "start": "0x44e00900",
        "name": "cm_gfx",
        "end": "0x44e009ff",
        "description": "clock module graphics controller registers"
    },
    "eqep0": {
        "size": 128,
        "start": "0x48300180",
        "name": "eqep0",
        "end": "0x483001FF",
        "description": "pwmss eqep0 registers"
    },
    "pwm_subsystem_0": {
        "size": 256,
        "start": "0x48300000",
        "name": "pwm_subsystem_0",
        "end": "0x483000FF",
        "description": "pwmss0 configuration registers"
    },
    "dmtimer2": {
        "size": 4096,
        "start": "0x48040000",
        "name": "dmtimer2",
        "end": "0x48040FFF",
        "description": "dmtimer2 registers"
    },
    "uart5": {
        "size": 4096,
        "start": "0x481AA000",
        "name": "uart5",
        "end": "0x481AAFFF",
        "description": "uart5 registers"
    },
    "cm_device": {
        "size": 256,
        "start": "0x44e00700",
        "name": "cm_device",
        "end": "0x44e007ff",
        "description": "clock module device registers"
    },
    "dmtimer4": {
        "size": 4096,
        "start": "0x48044000",
        "name": "dmtimer4",
        "end": "0x48044FFF",
        "description": "dmtimer4 registers"
    },
    "spinlock": {
        "size": 4096,
        "start": "0x480CA000",
        "name": "spinlock",
        "end": "0x480CAFFF",
        "description": "spinlock registers"
    },
    "uart4": {
        "size": 4096,
        "start": "0x481A8000",
        "name": "uart4",
        "end": "0x481A8FFF",
        "description": "uart4 registers"
    },
    "dmtimer1_1ms": {
        "size": 4096,
        "start": "0x44E31000",
        "name": "dmtimer1_1ms",
        "end": "0x44E31FFF",
        "description": "dmtimer1 1ms registers"
    },
    "control_module": {
        "size": 8192,
        "start": "0x44E10000",
        "name": "control_module",
        "end": "0x44E11FFF",
        "description": "control module registers"
    },
    "gpio1": {
        "description": "gpio1 registers",
        "start": "0x4804C000",
        "end": "0x4804CFFF",
        "size": 4096,
        "clock_control_register": "cm_per",
        "name": "gpio1"
    }
}