-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity shuffle_48_p is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    left_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    left_V_ce0 : OUT STD_LOGIC;
    left_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    output_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_V_ce0 : OUT STD_LOGIC;
    output_V_we0 : OUT STD_LOGIC;
    output_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_48_8x8_p_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    buffer1_1_48_8x8_p_V_ce0 : OUT STD_LOGIC;
    buffer1_1_48_8x8_p_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of shuffle_48_p is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_257_fu_132_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_257_reg_349 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal co_17_fu_142_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal co_17_reg_356 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_282_fu_172_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_282_reg_361 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond5_fu_136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_286_fu_212_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_286_reg_366 : STD_LOGIC_VECTOR (9 downto 0);
    signal h_17_fu_224_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal h_17_reg_374 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_288_fu_267_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_288_reg_379 : STD_LOGIC_VECTOR (13 downto 0);
    signal exitcond4_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_290_fu_302_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_290_reg_384 : STD_LOGIC_VECTOR (14 downto 0);
    signal w_17_fu_314_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_17_reg_392 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal exitcond_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_addr_reg_402 : STD_LOGIC_VECTOR (13 downto 0);
    signal co_reg_87 : STD_LOGIC_VECTOR (6 downto 0);
    signal h_reg_98 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_reg_109 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal storemerge_phi_fu_123_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_345_cast_fu_333_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_346_cast_fu_344_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_148_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_160_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl3_cast_fu_168_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl2_cast_fu_156_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_283_fu_178_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_284_fu_188_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_285_fu_200_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl1_cast_fu_208_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_196_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_cast_fu_234_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_287_fu_238_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_258_fu_243_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_259_fu_255_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl6_cast_fu_251_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl7_cast_fu_263_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_cast9_fu_230_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_289_fu_273_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_260_fu_278_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_261_fu_290_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl4_cast_fu_286_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl5_cast_fu_298_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_180_cast_fu_324_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_291_fu_328_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_180_cast8_fu_320_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_292_fu_339_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    co_reg_87_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (exitcond4_fu_218_p2 = ap_const_lv1_1))) then 
                co_reg_87 <= co_17_reg_356;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                co_reg_87 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    h_reg_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (exitcond_fu_308_p2 = ap_const_lv1_1))) then 
                h_reg_98 <= h_17_reg_374;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_136_p2 = ap_const_lv1_0))) then 
                h_reg_98 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    w_reg_109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_0 = exitcond4_fu_218_p2))) then 
                w_reg_109 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                w_reg_109 <= w_17_reg_392;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                co_17_reg_356 <= co_17_fu_142_p2;
                tmp_257_reg_349 <= tmp_257_fu_132_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                h_17_reg_374 <= h_17_fu_224_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_0 = exitcond_fu_308_p2))) then
                output_V_addr_reg_402 <= tmp_346_cast_fu_344_p1(14 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_136_p2 = ap_const_lv1_0))) then
                    tmp_282_reg_361(10 downto 1) <= tmp_282_fu_172_p2(10 downto 1);
                    tmp_286_reg_366(9 downto 1) <= tmp_286_fu_212_p2(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_0 = exitcond4_fu_218_p2))) then
                    tmp_288_reg_379(13 downto 1) <= tmp_288_fu_267_p2(13 downto 1);
                    tmp_290_reg_384(14 downto 1) <= tmp_290_fu_302_p2(14 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                w_17_reg_392 <= w_17_fu_314_p2;
            end if;
        end if;
    end process;
    tmp_282_reg_361(0) <= '0';
    tmp_286_reg_366(0) <= '0';
    tmp_288_reg_379(0) <= '0';
    tmp_290_reg_384(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond5_fu_136_p2, ap_CS_fsm_state3, exitcond4_fu_218_p2, ap_CS_fsm_state4, exitcond_fu_308_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_136_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (exitcond4_fu_218_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (exitcond_fu_308_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond5_fu_136_p2)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_136_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond5_fu_136_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_136_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_48_8x8_p_V_address0 <= tmp_345_cast_fu_333_p1(13 - 1 downto 0);

    buffer1_1_48_8x8_p_V_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer1_1_48_8x8_p_V_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_48_8x8_p_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    co_17_fu_142_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(co_reg_87));
    exitcond4_fu_218_p2 <= "1" when (h_reg_98 = ap_const_lv4_A) else "0";
    exitcond5_fu_136_p2 <= "1" when (co_reg_87 = ap_const_lv7_60) else "0";
    exitcond_fu_308_p2 <= "1" when (w_reg_109 = ap_const_lv4_A) else "0";
    h_17_fu_224_p2 <= std_logic_vector(unsigned(h_reg_98) + unsigned(ap_const_lv4_1));
    left_V_address0 <= tmp_345_cast_fu_333_p1(13 - 1 downto 0);

    left_V_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            left_V_ce0 <= ap_const_logic_1;
        else 
            left_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_V_address0 <= output_V_addr_reg_402;

    output_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_V_ce0 <= ap_const_logic_1;
        else 
            output_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_V_d0 <= storemerge_phi_fu_123_p4;

    output_V_we0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_V_we0 <= ap_const_logic_1;
        else 
            output_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl1_cast_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_285_fu_200_p3),10));
    p_shl2_cast_fu_156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_148_p3),11));
    p_shl3_cast_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_160_p3),11));
    p_shl4_cast_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_260_fu_278_p3),15));
    p_shl5_cast_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_261_fu_290_p3),15));
    p_shl6_cast_fu_251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_258_fu_243_p3),14));
    p_shl7_cast_fu_263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_259_fu_255_p3),14));
    p_shl_cast_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_284_fu_188_p3),10));

    storemerge_phi_fu_123_p4_assign_proc : process(left_V_q0, buffer1_1_48_8x8_p_V_q0, tmp_257_reg_349, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
            if ((tmp_257_reg_349 = ap_const_lv1_1)) then 
                storemerge_phi_fu_123_p4 <= buffer1_1_48_8x8_p_V_q0;
            elsif ((tmp_257_reg_349 = ap_const_lv1_0)) then 
                storemerge_phi_fu_123_p4 <= left_V_q0;
            else 
                storemerge_phi_fu_123_p4 <= "XXXXXXXX";
            end if;
        else 
            storemerge_phi_fu_123_p4 <= "XXXXXXXX";
        end if; 
    end process;

    tmp_180_cast8_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_reg_109),15));
    tmp_180_cast_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_reg_109),14));
    tmp_257_fu_132_p1 <= co_reg_87(1 - 1 downto 0);
    tmp_258_fu_243_p3 <= (tmp_287_fu_238_p2 & ap_const_lv3_0);
    tmp_259_fu_255_p3 <= (tmp_287_fu_238_p2 & ap_const_lv1_0);
    tmp_260_fu_278_p3 <= (tmp_289_fu_273_p2 & ap_const_lv3_0);
    tmp_261_fu_290_p3 <= (tmp_289_fu_273_p2 & ap_const_lv1_0);
    tmp_282_fu_172_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_168_p1) + unsigned(p_shl2_cast_fu_156_p1));
    tmp_283_fu_178_p4 <= co_reg_87(6 downto 1);
    tmp_284_fu_188_p3 <= (tmp_283_fu_178_p4 & ap_const_lv3_0);
    tmp_285_fu_200_p3 <= (tmp_283_fu_178_p4 & ap_const_lv1_0);
    tmp_286_fu_212_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_208_p1) + unsigned(p_shl_cast_fu_196_p1));
    tmp_287_fu_238_p2 <= std_logic_vector(unsigned(tmp_cast_fu_234_p1) + unsigned(tmp_286_reg_366));
    tmp_288_fu_267_p2 <= std_logic_vector(unsigned(p_shl6_cast_fu_251_p1) + unsigned(p_shl7_cast_fu_263_p1));
    tmp_289_fu_273_p2 <= std_logic_vector(unsigned(tmp_cast9_fu_230_p1) + unsigned(tmp_282_reg_361));
    tmp_290_fu_302_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_286_p1) + unsigned(p_shl5_cast_fu_298_p1));
    tmp_291_fu_328_p2 <= std_logic_vector(unsigned(tmp_288_reg_379) + unsigned(tmp_180_cast_fu_324_p1));
    tmp_292_fu_339_p2 <= std_logic_vector(unsigned(tmp_290_reg_384) + unsigned(tmp_180_cast8_fu_320_p1));
    tmp_345_cast_fu_333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_291_fu_328_p2),64));
    tmp_346_cast_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_292_fu_339_p2),64));
    tmp_cast9_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h_reg_98),11));
    tmp_cast_fu_234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h_reg_98),10));
    tmp_fu_148_p3 <= (co_reg_87 & ap_const_lv3_0);
    tmp_s_fu_160_p3 <= (co_reg_87 & ap_const_lv1_0);
    w_17_fu_314_p2 <= std_logic_vector(unsigned(w_reg_109) + unsigned(ap_const_lv4_1));
end behav;
