Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 20 16:05:56 2023
| Host         : LAPTOP-9VF0APCD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAQ_EXP_timing_summary_routed.rpt -pb MAQ_EXP_timing_summary_routed.pb -rpx MAQ_EXP_timing_summary_routed.rpx -warn_on_violation
| Design       : MAQ_EXP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-18  Warning   Missing input or output delay   13          
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (6)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.518        0.000                      0                   30        0.190        0.000                      0                   30        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.518        0.000                      0                   30        0.190        0.000                      0                   30        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.766ns (26.406%)  route 2.135ns (73.594%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.721     5.653    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     6.171 r  SYNC/SREG_2_MONEDAS_reg[2]/Q
                         net (fo=3, routed)           1.229     7.400    SYNC/Q[2]
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.524 f  SYNC/EDGE_MONEDAS[3]_i_2/O
                         net (fo=1, routed)           0.286     7.810    SYNC/EDGE_MONEDAS[3]_i_2_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.124     7.934 r  SYNC/EDGE_MONEDAS[3]_i_1/O
                         net (fo=4, routed)           0.619     8.554    EDGE/EDGE_MONEDAS_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.341    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/C
                         clock pessimism              0.290    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    15.072    EDGE/EDGE_MONEDAS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.766ns (26.406%)  route 2.135ns (73.594%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.721     5.653    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     6.171 r  SYNC/SREG_2_MONEDAS_reg[2]/Q
                         net (fo=3, routed)           1.229     7.400    SYNC/Q[2]
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.524 f  SYNC/EDGE_MONEDAS[3]_i_2/O
                         net (fo=1, routed)           0.286     7.810    SYNC/EDGE_MONEDAS[3]_i_2_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.124     7.934 r  SYNC/EDGE_MONEDAS[3]_i_1/O
                         net (fo=4, routed)           0.619     8.554    EDGE/EDGE_MONEDAS_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.341    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[1]/C
                         clock pessimism              0.290    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    15.072    EDGE/EDGE_MONEDAS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.766ns (26.406%)  route 2.135ns (73.594%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.721     5.653    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     6.171 r  SYNC/SREG_2_MONEDAS_reg[2]/Q
                         net (fo=3, routed)           1.229     7.400    SYNC/Q[2]
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.524 f  SYNC/EDGE_MONEDAS[3]_i_2/O
                         net (fo=1, routed)           0.286     7.810    SYNC/EDGE_MONEDAS[3]_i_2_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.124     7.934 r  SYNC/EDGE_MONEDAS[3]_i_1/O
                         net (fo=4, routed)           0.619     8.554    EDGE/EDGE_MONEDAS_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.341    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/C
                         clock pessimism              0.290    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    15.072    EDGE/EDGE_MONEDAS_reg[2]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.766ns (26.406%)  route 2.135ns (73.594%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.721     5.653    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     6.171 r  SYNC/SREG_2_MONEDAS_reg[2]/Q
                         net (fo=3, routed)           1.229     7.400    SYNC/Q[2]
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.524 f  SYNC/EDGE_MONEDAS[3]_i_2/O
                         net (fo=1, routed)           0.286     7.810    SYNC/EDGE_MONEDAS[3]_i_2_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.124     7.934 r  SYNC/EDGE_MONEDAS[3]_i_1/O
                         net (fo=4, routed)           0.619     8.554    EDGE/EDGE_MONEDAS_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.341    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/C
                         clock pessimism              0.290    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    15.072    EDGE/EDGE_MONEDAS_reg[3]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.766ns (29.045%)  route 1.871ns (70.955%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.656    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     6.174 r  EDGE/EDGE_MONEDAS_reg[3]/Q
                         net (fo=7, routed)           1.029     7.203    EDGE/EDGE_MONEDAS[3]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.327 r  EDGE/CUENTA_SIG[4]_i_4/O
                         net (fo=3, routed)           0.843     8.169    EDGE/CUENTA_SIG[4]_i_4_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.293 r  EDGE/CUENTA_SIG[3]_i_1/O
                         net (fo=1, routed)           0.000     8.293    CTR/D[3]
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603    15.340    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[3]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.029    15.624    CTR/CUENTA_SIG_reg[3]
  -------------------------------------------------------------------
                         required time                         15.624    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.766ns (29.125%)  route 1.864ns (70.875%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.656    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     6.174 r  EDGE/EDGE_MONEDAS_reg[3]/Q
                         net (fo=7, routed)           1.029     7.203    EDGE/EDGE_MONEDAS[3]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.327 r  EDGE/CUENTA_SIG[4]_i_4/O
                         net (fo=3, routed)           0.835     8.162    EDGE/CUENTA_SIG[4]_i_4_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.286 r  EDGE/CUENTA_SIG[4]_i_2/O
                         net (fo=1, routed)           0.000     8.286    CTR/D[4]
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603    15.340    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.031    15.626    CTR/CUENTA_SIG_reg[4]
  -------------------------------------------------------------------
                         required time                         15.626    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.766ns (31.188%)  route 1.690ns (68.812%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.656    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     6.174 r  EDGE/EDGE_MONEDAS_reg[3]/Q
                         net (fo=7, routed)           1.029     7.203    EDGE/EDGE_MONEDAS[3]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.327 r  EDGE/CUENTA_SIG[4]_i_4/O
                         net (fo=3, routed)           0.661     7.988    EDGE/CUENTA_SIG[4]_i_4_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.112 r  EDGE/CUENTA_SIG[2]_i_1/O
                         net (fo=1, routed)           0.000     8.112    CTR/D[2]
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.341    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C
                         clock pessimism              0.290    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)        0.029    15.625    CTR/CUENTA_SIG_reg[2]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.842ns (34.968%)  route 1.566ns (65.032%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           0.711     6.785    CTR/CURRENT_STATE[1]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.299     7.084 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_2/O
                         net (fo=1, routed)           0.855     7.939    CTR/MAQ_ESTADOS/NEXT_STATE[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.124     8.063 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     8.063    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]_0
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603    15.340    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                         clock pessimism              0.315    15.655    
                         clock uncertainty           -0.035    15.620    
    SLICE_X1Y89          FDCE (Setup_fdce_C_D)        0.029    15.649    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         15.649    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 CTR/CUENTA_SIG_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.746ns (35.864%)  route 1.334ns (64.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.655    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  CTR/CUENTA_SIG_reg[0]/Q
                         net (fo=5, routed)           0.847     6.921    EDGE/Q[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.327     7.248 r  EDGE/CUENTA_SIG[0]_i_1/O
                         net (fo=1, routed)           0.487     7.735    CTR/D[0]
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603    15.340    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/C
                         clock pessimism              0.315    15.655    
                         clock uncertainty           -0.035    15.620    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)       -0.255    15.365    CTR/CUENTA_SIG_reg[0]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.642ns (31.741%)  route 1.381ns (68.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.656    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     6.174 r  EDGE/EDGE_MONEDAS_reg[3]/Q
                         net (fo=7, routed)           0.850     7.024    EDGE/EDGE_MONEDAS[3]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  EDGE/CUENTA_SIG[4]_i_1/O
                         net (fo=5, routed)           0.531     7.679    CTR/E[0]
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.341    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C
                         clock pessimism              0.290    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X1Y91          FDCE (Setup_fdce_C_CE)      -0.205    15.391    CTR/CUENTA_SIG_reg[1]
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  7.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.722    SYNC/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     1.850 r  SYNC/SREG_2_MONEDAS_reg[1]/Q
                         net (fo=3, routed)           0.074     1.925    EDGE/previous_data_reg[3]_1[1]
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[1]/C
                         clock pessimism             -0.514     1.735    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)        -0.001     1.734    EDGE/EDGE_MONEDAS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (59.076%)  route 0.089ns (40.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.722    SYNC/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     1.850 r  SYNC/SREG_2_MONEDAS_reg[0]/Q
                         net (fo=3, routed)           0.089     1.939    EDGE/previous_data_reg[3]_1[0]
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/C
                         clock pessimism             -0.514     1.735    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.006     1.741    EDGE/EDGE_MONEDAS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SYNC/SREG_1_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC/SREG_2_MONEDAS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.601     1.720    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.884 r  SYNC/SREG_1_MONEDAS_reg[2]/Q
                         net (fo=1, routed)           0.110     1.994    SYNC/SREG_1_MONEDAS[2]
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.873     2.246    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[2]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.063     1.783    SYNC/SREG_2_MONEDAS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 EDGE/EDGE_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.292%)  route 0.162ns (43.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.722    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.886 r  EDGE/EDGE_MONEDAS_reg[0]/Q
                         net (fo=7, routed)           0.162     2.048    EDGE/EDGE_MONEDAS[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I2_O)        0.045     2.093 r  EDGE/CUENTA_SIG[2]_i_1/O
                         net (fo=1, routed)           0.000     2.093    CTR/D[2]
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.091     1.829    CTR/CUENTA_SIG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 EDGE/EDGE_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.141%)  route 0.163ns (43.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.722    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.886 r  EDGE/EDGE_MONEDAS_reg[0]/Q
                         net (fo=7, routed)           0.163     2.049    EDGE/EDGE_MONEDAS[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.045     2.094 r  EDGE/CUENTA_SIG[1]_i_1/O
                         net (fo=1, routed)           0.000     2.094    CTR/D[1]
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.092     1.830    CTR/CUENTA_SIG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CTR/CUENTA_SIG_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.444%)  route 0.190ns (50.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.722    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.863 r  CTR/CUENTA_SIG_reg[2]/Q
                         net (fo=6, routed)           0.190     2.053    EDGE/Q[2]
    SLICE_X0Y90          LUT5 (Prop_lut5_I1_O)        0.045     2.098 r  EDGE/CUENTA_SIG[3]_i_1/O
                         net (fo=1, routed)           0.000     2.098    CTR/D[3]
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[3]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.091     1.829    CTR/CUENTA_SIG_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CTR/CUENTA_SIG_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.313%)  route 0.191ns (50.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.722    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.863 r  CTR/CUENTA_SIG_reg[2]/Q
                         net (fo=6, routed)           0.191     2.054    EDGE/Q[2]
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.045     2.099 r  EDGE/CUENTA_SIG[4]_i_2/O
                         net (fo=1, routed)           0.000     2.099    CTR/D[4]
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.092     1.830    CTR/CUENTA_SIG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/previous_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.355%)  route 0.137ns (51.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.722    SYNC/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     1.850 r  SYNC/SREG_2_MONEDAS_reg[0]/Q
                         net (fo=3, routed)           0.137     1.987    EDGE/previous_data_reg[3]_1[0]
    SLICE_X3Y92          FDRE                                         r  EDGE/previous_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    EDGE/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  EDGE/previous_data_reg[0]/C
                         clock pessimism             -0.527     1.722    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)        -0.007     1.715    EDGE/previous_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.256%)  route 0.207ns (55.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.601     1.720    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.884 r  SYNC/SREG_2_MONEDAS_reg[2]/Q
                         net (fo=3, routed)           0.207     2.091    EDGE/previous_data_reg[3]_1[2]
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.063     1.801    EDGE/EDGE_MONEDAS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/previous_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.315%)  route 0.182ns (58.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.722    SYNC/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     1.850 r  SYNC/SREG_2_MONEDAS_reg[1]/Q
                         net (fo=3, routed)           0.182     2.032    EDGE/previous_data_reg[3]_1[1]
    SLICE_X3Y92          FDRE                                         r  EDGE/previous_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    EDGE/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  EDGE/previous_data_reg[1]/C
                         clock pessimism             -0.527     1.722    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)        -0.006     1.716    EDGE/previous_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     CTR/CUENTA_SIG_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     CTR/CUENTA_SIG_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     CTR/CUENTA_SIG_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     CTR/CUENTA_SIG_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     CTR/CUENTA_SIG_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     EDGE/EDGE_MONEDAS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     EDGE/EDGE_MONEDAS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     EDGE/EDGE_MONEDAS_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     EDGE/EDGE_MONEDAS_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     CTR/CUENTA_SIG_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     CTR/CUENTA_SIG_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     CTR/CUENTA_SIG_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     CTR/CUENTA_SIG_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     CTR/CUENTA_SIG_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     CTR/CUENTA_SIG_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     CTR/CUENTA_SIG_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     CTR/CUENTA_SIG_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.147ns  (logic 4.517ns (55.442%)  route 3.630ns (44.558%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           0.889     6.963    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.327     7.290 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.741    10.031    ESTADOS_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         3.771    13.802 r  ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.802    ESTADOS[3]
    V11                                                               r  ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.141ns  (logic 4.524ns (55.573%)  route 3.617ns (44.427%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           0.882     6.956    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.327     7.283 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.735    10.018    ESTADOS_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         3.778    13.796 r  ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.796    ESTADOS[2]
    V12                                                               r  ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 4.468ns (55.934%)  route 3.520ns (44.066%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           0.889     6.963    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.327     7.290 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.631     9.921    ESTADOS_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         3.722    13.644 r  ERROR_OBUF_inst/O
                         net (fo=0)                   0.000    13.644    ERROR
    H17                                                               r  ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.920ns  (logic 4.272ns (53.940%)  route 3.648ns (46.060%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           0.882     6.956    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.299     7.255 r  MAQ_ESTADOS/ESTADOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.766    10.021    ESTADOS_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.575 r  ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.575    ESTADOS[1]
    V14                                                               r  ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REFRESCO_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 4.489ns (58.931%)  route 3.129ns (41.069%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           0.882     6.956    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.327     7.283 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.247     9.530    ESTADOS_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         3.743    13.273 r  REFRESCO_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    13.273    REFRESCO_OUT
    K15                                                               r  REFRESCO_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.475ns  (logic 4.270ns (57.121%)  route 3.205ns (42.879%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           0.889     6.963    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.299     7.262 r  MAQ_ESTADOS/ESTADOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.316     9.578    ESTADOS_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.552    13.130 r  ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.130    ESTADOS[0]
    V15                                                               r  ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_2_PAGAR_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_AUX5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 4.009ns (61.886%)  route 2.469ns (38.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.656    SYNC/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  SYNC/SREG_2_PAGAR_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     6.112 r  SYNC/SREG_2_PAGAR_reg_lopt_replica/Q
                         net (fo=1, routed)           2.469     8.581    lopt
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.133 r  LED_AUX5_OBUF_inst/O
                         net (fo=0)                   0.000    12.133    LED_AUX5
    J13                                                               r  LED_AUX5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/PAGO_OK_SIG_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.562ns  (logic 0.704ns (27.476%)  route 1.858ns (72.524%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.656    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     6.112 f  CTR/CUENTA_SIG_reg[2]/Q
                         net (fo=6, routed)           0.850     6.962    CTR/Q[2]
    SLICE_X0Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.086 f  CTR/ERROR_SIG_reg_i_1/O
                         net (fo=4, routed)           1.008     8.094    CTR/PAGO_OK_SIG_reg/CLR
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124     8.218 r  CTR/PAGO_OK_SIG_reg/L3_1/O
                         net (fo=1, routed)           0.000     8.218    CTR/PAGO_OK_SIG_reg/D0
    SLICE_X0Y89          LDCE                                         r  CTR/PAGO_OK_SIG_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/ERROR_SIG_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.992ns  (logic 0.580ns (29.123%)  route 1.412ns (70.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.656    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     6.112 r  CTR/CUENTA_SIG_reg[2]/Q
                         net (fo=6, routed)           0.850     6.962    CTR/Q[2]
    SLICE_X0Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.086 r  CTR/ERROR_SIG_reg_i_1/O
                         net (fo=4, routed)           0.561     7.648    CTR/gtOp
    SLICE_X0Y88          LDCE                                         r  CTR/ERROR_SIG_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/ERROR_SIG_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.186ns (32.227%)  route 0.391ns (67.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.722    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.863 r  CTR/CUENTA_SIG_reg[4]/Q
                         net (fo=4, routed)           0.175     2.038    CTR/Q[4]
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.045     2.083 r  CTR/ERROR_SIG_reg_i_1/O
                         net (fo=4, routed)           0.216     2.299    CTR/gtOp
    SLICE_X0Y88          LDCE                                         r  CTR/ERROR_SIG_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/PAGO_OK_SIG_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.722    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.863 f  CTR/CUENTA_SIG_reg[4]/Q
                         net (fo=4, routed)           0.171     2.034    CTR/Q[4]
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.045     2.079 r  CTR/PAGO_OK_SIG_reg_i_2/O
                         net (fo=2, routed)           0.293     2.372    CTR/PAGO_OK_SIG_reg/PRE
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.045     2.417 r  CTR/PAGO_OK_SIG_reg/L3_1/O
                         net (fo=1, routed)           0.000     2.417    CTR/PAGO_OK_SIG_reg/D0
    SLICE_X0Y89          LDCE                                         r  CTR/PAGO_OK_SIG_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_2_PAGAR_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_AUX5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.394ns (67.486%)  route 0.672ns (32.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.722    SYNC/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  SYNC/SREG_2_PAGAR_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.863 r  SYNC/SREG_2_PAGAR_reg_lopt_replica/Q
                         net (fo=1, routed)           0.672     2.535    lopt
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.788 r  LED_AUX5_OBUF_inst/O
                         net (fo=0)                   0.000     3.788    LED_AUX5
    J13                                                               r  LED_AUX5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REFRESCO_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.487ns (63.779%)  route 0.845ns (36.221%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.602     1.721    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.862 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.268     2.130    MAQ_ESTADOS/CURRENT_STATE[0]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.043     2.173 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.577     2.750    ESTADOS_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.303     4.053 r  REFRESCO_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     4.053    REFRESCO_OUT
    K15                                                               r  REFRESCO_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.438ns (61.335%)  route 0.907ns (38.665%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.602     1.721    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.862 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.279     2.141    MAQ_ESTADOS/CURRENT_STATE[0]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.045     2.186 r  MAQ_ESTADOS/ESTADOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.628     2.814    ESTADOS_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.252     4.066 r  ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.066    ESTADOS[0]
    V15                                                               r  ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.466ns (58.742%)  route 1.030ns (41.258%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.602     1.721    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.862 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.279     2.141    MAQ_ESTADOS/CURRENT_STATE[0]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.042     2.183 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.751     2.934    ESTADOS_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         1.283     4.217 r  ERROR_OBUF_inst/O
                         net (fo=0)                   0.000     4.217    ERROR
    H17                                                               r  ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.441ns (57.067%)  route 1.084ns (42.933%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.602     1.721    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.862 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.268     2.130    MAQ_ESTADOS/CURRENT_STATE[0]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.045     2.175 r  MAQ_ESTADOS/ESTADOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.816     2.991    ESTADOS_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.255     4.246 r  ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.246    ESTADOS[1]
    V14                                                               r  ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.514ns (58.353%)  route 1.081ns (41.647%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.602     1.721    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.862 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.279     2.141    MAQ_ESTADOS/CURRENT_STATE[0]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.042     2.183 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.802     2.985    ESTADOS_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         1.331     4.316 r  ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.316    ESTADOS[3]
    V11                                                               r  ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.522ns (58.336%)  route 1.087ns (41.664%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.602     1.721    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.862 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.268     2.130    MAQ_ESTADOS/CURRENT_STATE[0]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.043     2.173 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.819     2.992    ESTADOS_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         1.338     4.330 r  ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.330    ESTADOS[2]
    V12                                                               r  ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.934ns  (logic 1.631ns (27.486%)  route 4.303ns (72.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.104     4.611    CTR/RESET_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.735 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           1.199     5.934    CTR/RESET
    SLICE_X0Y90          FDCE                                         f  CTR/CUENTA_SIG_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603     5.340    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.934ns  (logic 1.631ns (27.486%)  route 4.303ns (72.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.104     4.611    CTR/RESET_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.735 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           1.199     5.934    CTR/RESET
    SLICE_X0Y90          FDCE                                         f  CTR/CUENTA_SIG_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603     5.340    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.934ns  (logic 1.631ns (27.486%)  route 4.303ns (72.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.104     4.611    CTR/RESET_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.735 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           1.199     5.934    CTR/RESET
    SLICE_X0Y90          FDCE                                         f  CTR/CUENTA_SIG_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603     5.340    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.755ns (30.078%)  route 4.080ns (69.922%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.225     4.732    CTR/RESET_IBUF
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     4.856 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_2/O
                         net (fo=1, routed)           0.855     5.711    CTR/MAQ_ESTADOS/NEXT_STATE[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.124     5.835 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     5.835    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]_0
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603     5.340    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.791ns  (logic 1.631ns (28.163%)  route 4.160ns (71.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.104     4.611    CTR/RESET_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.735 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           1.057     5.791    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_1
    SLICE_X1Y89          FDCE                                         f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603     5.340    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.791ns  (logic 1.631ns (28.163%)  route 4.160ns (71.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.104     4.611    CTR/RESET_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.735 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           1.057     5.791    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_1
    SLICE_X1Y89          FDCE                                         f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603     5.340    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.633ns  (logic 1.631ns (28.954%)  route 4.002ns (71.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.104     4.611    CTR/RESET_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.735 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.899     5.633    CTR/RESET
    SLICE_X1Y91          FDCE                                         f  CTR/CUENTA_SIG_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604     5.341    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.633ns  (logic 1.631ns (28.954%)  route 4.002ns (71.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.104     4.611    CTR/RESET_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.735 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.899     5.633    CTR/RESET
    SLICE_X1Y91          FDCE                                         f  CTR/CUENTA_SIG_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604     5.341    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.433ns  (logic 1.781ns (32.782%)  route 3.652ns (67.218%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.219     4.726    CTR/RESET_IBUF
    SLICE_X1Y89          LUT6 (Prop_lut6_I4_O)        0.124     4.850 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_4/O
                         net (fo=2, routed)           0.433     5.283    CTR/FSM_sequential_CURRENT_STATE[1]_i_4_n_0
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.150     5.433 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     5.433    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_0
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603     5.340    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C

Slack:                    inf
  Source:                 MONEDAS[3]
                            (input port)
  Destination:            SYNC/SREG_1_MONEDAS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.849ns  (logic 1.477ns (51.850%)  route 1.372ns (48.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  MONEDAS[3] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  MONEDAS_IBUF[3]_inst/O
                         net (fo=1, routed)           1.372     2.849    SYNC/D[3]
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.601     5.338    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CTR/ERROR_SIG_reg/G
                            (positive level-sensitive latch)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.248ns (46.113%)  route 0.290ns (53.887%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  CTR/ERROR_SIG_reg/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CTR/ERROR_SIG_reg/Q
                         net (fo=3, routed)           0.155     0.313    CTR/AUX4
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_4/O
                         net (fo=2, routed)           0.135     0.493    CTR/FSM_sequential_CURRENT_STATE[1]_i_4_n_0
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.538 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.538    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]_0
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.248    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 CTR/ERROR_SIG_reg/G
                            (positive level-sensitive latch)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.249ns (46.213%)  route 0.290ns (53.787%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  CTR/ERROR_SIG_reg/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CTR/ERROR_SIG_reg/Q
                         net (fo=3, routed)           0.155     0.313    CTR/AUX4
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_4/O
                         net (fo=2, routed)           0.135     0.493    CTR/FSM_sequential_CURRENT_STATE[1]_i_4_n_0
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.046     0.539 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.539    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_0
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.248    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C

Slack:                    inf
  Source:                 PAGAR
                            (input port)
  Destination:            SYNC/SREG_1_PAGAR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.254ns (45.842%)  route 0.300ns (54.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  PAGAR (IN)
                         net (fo=0)                   0.000     0.000    PAGAR
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  PAGAR_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.553    SYNC/PAGAR_IBUF
    SLICE_X0Y91          FDRE                                         r  SYNC/SREG_1_PAGAR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    SYNC/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  SYNC/SREG_1_PAGAR_reg/C

Slack:                    inf
  Source:                 MONEDAS[2]
                            (input port)
  Destination:            SYNC/SREG_1_MONEDAS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.253ns (41.163%)  route 0.362ns (58.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  MONEDAS[2] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  MONEDAS_IBUF[2]_inst/O
                         net (fo=1, routed)           0.362     0.614    SYNC/D[2]
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.873     2.246    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[2]/C

Slack:                    inf
  Source:                 MONEDAS[1]
                            (input port)
  Destination:            SYNC/SREG_1_MONEDAS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.247ns (38.581%)  route 0.394ns (61.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  MONEDAS[1] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  MONEDAS_IBUF[1]_inst/O
                         net (fo=1, routed)           0.394     0.641    SYNC/D[1]
    SLICE_X3Y92          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    SYNC/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[1]/C

Slack:                    inf
  Source:                 MONEDAS[0]
                            (input port)
  Destination:            SYNC/SREG_1_MONEDAS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.245ns (34.977%)  route 0.456ns (65.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  MONEDAS[0] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  MONEDAS_IBUF[0]_inst/O
                         net (fo=1, routed)           0.456     0.702    SYNC/D[0]
    SLICE_X3Y92          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    SYNC/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[0]/C

Slack:                    inf
  Source:                 MONEDAS[3]
                            (input port)
  Destination:            SYNC/SREG_1_MONEDAS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.245ns (30.035%)  route 0.571ns (69.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  MONEDAS[3] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  MONEDAS_IBUF[3]_inst/O
                         net (fo=1, routed)           0.571     0.816    SYNC/D[3]
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.873     2.246    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.320ns (15.871%)  route 1.694ns (84.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           1.266     1.540    CTR/RESET_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.585 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.429     2.014    CTR/RESET
    SLICE_X1Y91          FDCE                                         f  CTR/CUENTA_SIG_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.320ns (15.871%)  route 1.694ns (84.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           1.266     1.540    CTR/RESET_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.585 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.429     2.014    CTR/RESET
    SLICE_X1Y91          FDCE                                         f  CTR/CUENTA_SIG_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.088ns  (logic 0.320ns (15.307%)  route 1.768ns (84.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           1.266     1.540    CTR/RESET_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.585 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.503     2.088    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_1
    SLICE_X1Y89          FDCE                                         f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.248    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C





