Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan  2 14:09:12 2024
| Host         : ei-lan-398 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file dma_demo_wrapper_control_sets_placed.rpt
| Design       : dma_demo_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   367 |
|    Minimum number of control sets                        |   367 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   827 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   367 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |    58 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    66 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |    12 |
| >= 16              |   150 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             990 |          338 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |             600 |          226 |
| Yes          | No                    | No                     |            2306 |          702 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            3103 |          855 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                            | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                     |                1 |              1 |         1.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                           |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_22                                                                                                                                                                                                      | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_0_15_reg_5083[0]_i_1_n_2                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                       | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                               |                1 |              2 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/bluYuv_U/dma_demo_v_tpg_0_2_tpgBackground_bluYuv_rom_U/blkYuv_ce0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                        |                1 |              3 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                2 |              3 |         1.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/DPtpgBarSelYuv_709_y_U/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom_U/E[0]                                                                                   | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/DPtpgBarArray_U/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                         |                1 |              3 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                1 |              3 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                1 |              3 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                         | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                              | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                         | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/p_54_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/xCount_V_1                                                                                                                                                                          | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/xCount_V_1[9]_i_1_n_2                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/ap_enable_reg_pp0_iter13_reg[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                            | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                                |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/ap_condition_297                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                      | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                          | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                      | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                    | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                      | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                      | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                        |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[2]_2[0]                                                                                                                                                 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/internal_full_n_reg[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                           | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                                          |                3 |              5 |         1.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/ap_enable_reg_pp0_iter15_reg                                                                                                                                                                                                | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[0]_15                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/ap_enable_reg_pp0_iter15_reg_0                                                                                                                                                                                              | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_0                                                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                         | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                             | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                                                        |                3 |              5 |         1.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                          | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                1 |              5 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/icmp_ln527_reg_4606_pp0_iter16_reg_reg[0]_1[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                    | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                               | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |              5 |         1.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                               | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                             |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                3 |              5 |         1.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                      |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/icmp_ln527_reg_4606_pp0_iter16_reg_reg[0]_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                          | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                          | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_2812                                                                                                                                       | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/yCount_V_1                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/xCount_V_1                                                                                                                                                                          | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/xCount_V_1[5]_i_1_n_2                                                                                                                                                                              |                2 |              6 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                        | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                             |                2 |              6 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/DPtpgBarArray_U/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray_rom_U/ap_CS_fsm_reg[2]                                                                                     | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                5 |              6 |         1.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | dma_demo_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm1                                                                                                                                                                                                                             |                5 |              6 |         1.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                        | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                    | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                        |                2 |              6 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/DPtpgBarSelYuv_709_u_load_reg_9050                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                                 |                2 |              7 |         3.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                  | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                             |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                    | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                   |                2 |              7 |         3.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                3 |              7 |         2.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_10950                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                               | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                    |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_2                                                                                                                                                                                                  | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_19[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                    |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_2                                                                                                                                                                                                     | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/Q[0]                                                                                                                                                                                                                    | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_1_16_reg_4500                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/ap_enable_reg_pp0_iter14_reg_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                   | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                | dma_demo_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                    | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                         | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                            |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                             |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat_reg[1]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_2                                                                                                                                                                                                  | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                            | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/g_2_reg_48020                                                                                                                                                                                                           | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/icmp_ln527_reg_4606_pp0_iter6_reg_reg[0][0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/b_reg_47180                                                                                                                  | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/tpgSinTableArray_9bit_U/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom_U/SS[0]                                                                                                                                             |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                            | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/b_reg_47180                                                                                                                  | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/tpgSinTableArray_9bit_U/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom_U/icmp_ln527_reg_4606_pp0_iter1_reg_reg[0]                                                                                                          |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/b_reg_47180                                                                                                                  | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/tpgSinTableArray_9bit_U/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom_U/icmp_ln527_reg_4606_pp0_iter1_reg_reg[0]_0                                                                                                        |                1 |              8 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/g_2_reg_48020                                                                                                                                                                                                           | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_0_19_reg_4797                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/hdata_loc_0_fu_422[7]_i_1_n_2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/ap_enable_reg_pp0_iter14_reg_1[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                       | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/ap_enable_reg_pp0_iter14_reg_2[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/hdata_reg0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_1_8_reg_5181[7]_i_1_n_2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/rampVal_loc_0_fu_482[7]_i_1_n_2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/rampVal_3_loc_0_fu_486[7]_i_1_n_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_17[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/rampVal_2_loc_0_fu_402[7]_i_1_n_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_2                                                                                                                                                                                                       | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/rampVal_20                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_2                                                                                                                                                                                                     | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_2                                                                                                                                                                                                    | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_2                                                                                                                                                                                               | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/rampVal_1_reg0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                   | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/icmp_ln527_reg_4606_pp0_iter16_reg_reg[0]_2[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/icmp_ln527_reg_4606_pp0_iter16_reg_reg[0][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/rampVal                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/Q[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              9 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              9 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              9 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                           |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                3 |              9 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                3 |              9 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_enable_reg_pp0_iter0_reg[0]                                                                                                                                        | dma_demo_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                                                                                                                                |                3 |              9 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                              |                2 |              9 |         4.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                               |                3 |              9 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                              | dma_demo_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/i_reg_198                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                3 |             10 |         3.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]        | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |             10 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/grp_reg_ap_uint_10_s_fu_301/E[0]                                                                                                                                                       | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/grp_reg_ap_uint_10_s_fu_301/SR[0]                                                                                                                                                                     |                3 |             10 |         3.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]   | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/yCount_V_30                                                                                                                                                                                                             | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/yCount_V_3                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/yCount_V0                                                                                                                                                                                                               | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/yCount_V                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/xCount_V_3[9]_i_2_n_2                                                                                                                                                                                                   | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/xCount_V_3[9]_i_1_n_2                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/xCount_V[9]_i_2_n_2                                                                                                                                                                                                     | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/xCount_V[9]_i_1_n_2                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/vHatch0                                                                                                                                                                                | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/vHatch[0]_i_1_n_2                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                              |                2 |             11 |         5.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/xBar_V                                                                                                                                                                                                                  | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/xBar_V[10]_i_1_n_2                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                            |                2 |             11 |         5.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                6 |             12 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/p_0_in21_in                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/reg_12990                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln213_reg_46630                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             12 |         1.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_phi_reg_pp0_iter11_shl_i321454_reg_10330                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/ap_enable_reg_pp0_iter13_reg_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                5 |             12 |         2.40 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                     |                4 |             13 |         3.25 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                     | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                              | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/icmp_ln527_reg_4606_pp0_iter5_reg_reg[0][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             13 |         2.17 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                    |                5 |             13 |         2.60 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                5 |             13 |         2.60 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                     |                3 |             13 |         4.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                        | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                     |                7 |             14 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                    | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                            |                4 |             14 |         3.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                4 |             14 |         3.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/tpgTartanBarArray_U/dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray_rom_U/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                7 |             14 |         2.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                6 |             14 |         2.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                       | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                                                                                                                                          |                5 |             14 |         2.80 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             15 |         2.14 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                          | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                     |                5 |             15 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                5 |             15 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                5 |             15 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1303_reg_47590                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/phi_mul_reg_9160                                                                                                                                                                                                        | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/phi_mul_reg_916                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state21                                                                                                                                                                                                       | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/y_reg_892                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                      | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/ap_enable_reg_pp0_iter14_reg[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/tpgSinTableArray_9bit_U/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom_U/ap_enable_reg_pp0_iter0_reg                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/zonePlateVAddr                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/zonePlateVAddr_loc_0_load_1_reg_47650                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/zonePlateVDelta                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/Q[1]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln527_reg_4606_pp0_iter16_reg_reg[0]_6[0]                                                                                                                                                                          | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/x_reg_904                                                                                                                                                                                                                              |                9 |             16 |         1.78 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_125                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/boxHCoord0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state6                                                                                                                                                                                                        | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/y_reg_218                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_read                                                                                                                                                                                            | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/x_reg_230                                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_2                                                                                                                                                                                                    | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_2                                                                                                                                                                                          | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_2                                                                                                                                                                                          | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_2                                                                                                                                                                                          | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_2                                                                                                                                                                                          | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_2                                                                                                                                                                                               | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_2                                                                                                                                                                                                   | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_2                                                                                                                                                                                                   | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_2                                                                                                                                                                                                   | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_2                                                                                                                                                                                                     | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_2                                                                                                                                                                                                  | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_2                                                                                                                                                                                                  | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/ap_block_pp0_stage0_subdone                                                                                                  | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |               14 |             16 |         1.14 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_2                                                                                                                                                                                                      | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_2                                                                                                                                                                                                       | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                4 |             16 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             17 |         2.12 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/p_77_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                  | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |             18 |         3.60 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                             | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                4 |             18 |         4.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                   | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                3 |             18 |         6.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                            | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                4 |             18 |         4.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                                                 |                3 |             19 |         6.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             20 |         2.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                                 |                4 |             20 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                6 |             21 |         3.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/select_ln1913_1_reg_10740                                                                                                                                                                                               | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/select_ln1913_2_reg_1079[3]_i_1_n_2                                                                                                                                                                                                    |                6 |             21 |         3.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                8 |             22 |         2.75 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                     | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                    |                6 |             22 |         3.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                         |                6 |             22 |         3.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_22                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                6 |             23 |         3.83 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_A                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_B                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_317                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             24 |         2.40 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/pixOut_1_reg_1042[7]_i_1_n_2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/shiftReg_ce                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/DPtpgBarSelYuv_709_y_U/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom_U/E[0]                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                    | dma_demo_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                8 |             24 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                             |                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                         |                                                                                                                                                                                                                                                                                 |               11 |             24 |         2.18 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                         |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_0_3_load_reg_52020                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1301_1_reg_47810                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             26 |         4.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                         |                                                                                                                                                                                                                                                                                 |                7 |             27 |         3.86 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                        |                                                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                            | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                   |                7 |             29 |         4.14 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                   |               12 |             29 |         2.42 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               14 |             31 |         2.21 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/select_ln1225_1_reg_4897[30]_i_2_n_2                                                                                                                                                                                    | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/select_ln1225_1_reg_4897[30]_i_1_n_2                                                                                                                                                                                                   |               17 |             31 |         1.82 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                9 |             32 |         3.56 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/count_loc_0_fu_4460                                                                                                                                                                                                     | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/count_flag_0_fu_4541                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/s_loc_0_fu_470                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/s_new_0_fu_474[31]_i_2_n_2                                                                                                                                                                                              | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/s_new_0_fu_474[31]_i_1_n_2                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/count0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                9 |             32 |         3.56 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/count_loc_0_fu_446[31]_i_2_n_2                                                                                                                                                                                          | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/count_loc_0_fu_446                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_unsigned_short_s_fu_2548/int_bck_motion_en_reg[0][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/boxLeft_fu_1160                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgForeground_U0/boxTop_fu_112[15]_i_1_n_2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                      | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/s0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                               | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                     |               10 |             32 |         3.20 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/outpix_val_V_0_3_fu_3901129_out                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                    |                6 |             35 |         5.83 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               10 |             35 |         3.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |               11 |             36 |         3.27 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                        |                9 |             36 |         4.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                               |                                                                                                                                                                                                                                                                                 |               19 |             37 |         1.95 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                      |               14 |             38 |         2.71 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                6 |             38 |         6.33 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                    | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               13 |             38 |         2.92 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             39 |         7.80 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                          |                9 |             40 |         4.44 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                            | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                9 |             40 |         4.44 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                    | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             41 |         5.12 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                            | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                8 |             42 |         5.25 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                     |                6 |             42 |         7.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              | dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             43 |         5.38 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                       |                7 |             43 |         6.14 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             44 |         4.89 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |               25 |             44 |         1.76 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/icmp_ln527_reg_4606_pp0_iter16_reg_reg[0]                                                                                                |                                                                                                                                                                                                                                                                                 |               16 |             44 |         2.75 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             44 |         5.50 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             44 |         4.89 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |               10 |             44 |         4.40 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                        | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               11 |             48 |         4.36 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                               | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                              |               10 |             48 |         4.80 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             50 |         7.14 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                              | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                |               10 |             50 |         5.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                            | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                |               11 |             50 |         4.55 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             50 |         7.14 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |               19 |             53 |         2.79 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               19 |             59 |         3.11 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               16 |             59 |         3.69 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               19 |             64 |         3.37 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]_0[0]                                                                                                   |                                                                                                                                                                                                                                                                                 |               18 |             67 |         3.72 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               19 |             67 |         3.53 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               31 |             72 |         2.32 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/grp_reg_ap_uint_10_s_fu_301/ap_ce_reg_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               29 |             74 |         2.55 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               26 |             78 |         3.00 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               23 |             78 |         3.39 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/DPtpgBarArray_U/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray_rom_U/ap_CS_fsm_reg[2]                                                                                     |                                                                                                                                                                                                                                                                                 |               35 |             79 |         2.26 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                           |                                                                                                                                                                                                                                                                                 |               25 |            109 |         4.36 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                              | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               27 |            141 |         5.22 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                          | dma_demo_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               31 |            141 |         4.55 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 | dma_demo_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/ap_block_pp0_stage0_subdone                                                                                                  |                                                                                                                                                                                                                                                                                 |               44 |            253 |         5.75 |
|  dma_demo_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |              340 |            993 |         2.92 |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


