
Musikbox_24V_Version.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000006a  00800100  0000108c  00001120  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000108c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000e  0080016a  0080016a  0000118a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000118a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000011bc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000108  00000000  00000000  000011fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000016e3  00000000  00000000  00001304  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a49  00000000  00000000  000029e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009c4  00000000  00000000  00003430  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002ac  00000000  00000000  00003df4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000075e  00000000  00000000  000040a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000818  00000000  00000000  000047fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e8  00000000  00000000  00005016  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b1 00 	jmp	0x162	; 0x162 <__ctors_end>
       4:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
       8:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
       c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      10:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      14:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      18:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      1c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      20:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      24:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      28:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      2c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      30:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      34:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      38:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      3c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      40:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      44:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      48:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      4c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      50:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      54:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      58:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      5c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      60:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      64:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>

00000068 <__trampolines_end>:
      68:	00 40       	sbci	r16, 0x00	; 0
      6a:	7a 10       	cpse	r7, r10
      6c:	f3 5a       	subi	r31, 0xA3	; 163
      6e:	00 a0       	ldd	r0, Z+32	; 0x20
      70:	72 4e       	sbci	r23, 0xE2	; 226
      72:	18 09       	sbc	r17, r8
      74:	00 10       	cpse	r0, r0
      76:	a5 d4       	rcall	.+2378   	; 0x9c2 <__fp_pscA>
      78:	e8 00       	.word	0x00e8	; ????
      7a:	00 e8       	ldi	r16, 0x80	; 128
      7c:	76 48       	sbci	r23, 0x86	; 134
      7e:	17 00       	.word	0x0017	; ????
      80:	00 e4       	ldi	r16, 0x40	; 64
      82:	0b 54       	subi	r16, 0x4B	; 75
      84:	02 00       	.word	0x0002	; ????
      86:	00 ca       	rjmp	.-3072   	; 0xfffff488 <__eeprom_end+0xff7ef488>
      88:	9a 3b       	cpi	r25, 0xBA	; 186
      8a:	00 00       	nop
      8c:	00 e1       	ldi	r16, 0x10	; 16
      8e:	f5 05       	cpc	r31, r5
      90:	00 00       	nop
      92:	80 96       	adiw	r24, 0x20	; 32
      94:	98 00       	.word	0x0098	; ????
      96:	00 00       	nop
      98:	40 42       	sbci	r20, 0x20	; 32
      9a:	0f 00       	.word	0x000f	; ????
      9c:	00 00       	nop
      9e:	a0 86       	std	Z+8, r10	; 0x08
      a0:	01 00       	.word	0x0001	; ????
      a2:	00 00       	nop
      a4:	10 27       	eor	r17, r16
      a6:	00 00       	nop
      a8:	00 00       	nop
      aa:	e8 03       	fmulsu	r22, r16
      ac:	00 00       	nop
      ae:	00 00       	nop
      b0:	64 00       	.word	0x0064	; ????
      b2:	00 00       	nop
      b4:	00 00       	nop
      b6:	0a 00       	.word	0x000a	; ????
      b8:	00 00       	nop
      ba:	00 00       	nop
      bc:	01 00       	.word	0x0001	; ????
      be:	00 00       	nop
      c0:	00 00       	nop
      c2:	2c 76       	andi	r18, 0x6C	; 108
      c4:	d8 88       	ldd	r13, Y+16	; 0x10
      c6:	dc 67       	ori	r29, 0x7C	; 124
      c8:	4f 08       	sbc	r4, r15
      ca:	23 df       	rcall	.-442    	; 0xffffff12 <__eeprom_end+0xff7eff12>
      cc:	c1 df       	rcall	.-126    	; 0x50 <__SREG__+0x11>
      ce:	ae 59       	subi	r26, 0x9E	; 158
      d0:	e1 b1       	in	r30, 0x01	; 1
      d2:	b7 96       	adiw	r30, 0x27	; 39
      d4:	e5 e3       	ldi	r30, 0x35	; 53
      d6:	e4 53       	subi	r30, 0x34	; 52
      d8:	c6 3a       	cpi	r28, 0xA6	; 166
      da:	e6 51       	subi	r30, 0x16	; 22
      dc:	99 76       	andi	r25, 0x69	; 105
      de:	96 e8       	ldi	r25, 0x86	; 134
      e0:	e6 c2       	rjmp	.+1484   	; 0x6ae <main+0xf4>
      e2:	84 26       	eor	r8, r20
      e4:	eb 89       	ldd	r30, Y+19	; 0x13
      e6:	8c 9b       	sbis	0x11, 4	; 17
      e8:	62 ed       	ldi	r22, 0xD2	; 210
      ea:	40 7c       	andi	r20, 0xC0	; 192
      ec:	6f fc       	.word	0xfc6f	; ????
      ee:	ef bc       	out	0x2f, r14	; 47
      f0:	9c 9f       	mul	r25, r28
      f2:	40 f2       	brcs	.-112    	; 0x84 <__trampolines_end+0x1c>
      f4:	ba a5       	ldd	r27, Y+42	; 0x2a
      f6:	6f a5       	ldd	r22, Y+47	; 0x2f
      f8:	f4 90       	lpm	r15, Z
      fa:	05 5a       	subi	r16, 0xA5	; 165
      fc:	2a f7       	brpl	.-54     	; 0xc8 <__trampolines_end+0x60>
      fe:	5c 93       	st	X, r21
     100:	6b 6c       	ori	r22, 0xCB	; 203
     102:	f9 67       	ori	r31, 0x79	; 121
     104:	6d c1       	rjmp	.+730    	; 0x3e0 <power_state_mains_du+0x38>
     106:	1b fc       	.word	0xfc1b	; ????
     108:	e0 e4       	ldi	r30, 0x40	; 64
     10a:	0d 47       	sbci	r16, 0x7D	; 125
     10c:	fe f5       	brtc	.+126    	; 0x18c <.do_clear_bss_loop>
     10e:	20 e6       	ldi	r18, 0x60	; 96
     110:	b5 00       	.word	0x00b5	; ????
     112:	d0 ed       	ldi	r29, 0xD0	; 208
     114:	90 2e       	mov	r9, r16
     116:	03 00       	.word	0x0003	; ????
     118:	94 35       	cpi	r25, 0x54	; 84
     11a:	77 05       	cpc	r23, r7
     11c:	00 80       	ld	r0, Z
     11e:	84 1e       	adc	r8, r20
     120:	08 00       	.word	0x0008	; ????
     122:	00 20       	and	r0, r0
     124:	4e 0a       	sbc	r4, r30
     126:	00 00       	nop
     128:	00 c8       	rjmp	.-4096   	; 0xfffff12a <__eeprom_end+0xff7ef12a>
     12a:	0c 33       	cpi	r16, 0x3C	; 60
     12c:	33 33       	cpi	r19, 0x33	; 51
     12e:	33 0f       	add	r19, r19
     130:	98 6e       	ori	r25, 0xE8	; 232
     132:	12 83       	std	Z+2, r17	; 0x02
     134:	11 41       	sbci	r17, 0x11	; 17
     136:	ef 8d       	ldd	r30, Y+31	; 0x1f
     138:	21 14       	cp	r2, r1
     13a:	89 3b       	cpi	r24, 0xB9	; 185
     13c:	e6 55       	subi	r30, 0x56	; 86
     13e:	16 cf       	rjmp	.-468    	; 0xffffff6c <__eeprom_end+0xff7eff6c>
     140:	fe e6       	ldi	r31, 0x6E	; 110
     142:	db 18       	sub	r13, r11
     144:	d1 84       	ldd	r13, Z+9	; 0x09
     146:	4b 38       	cpi	r20, 0x8B	; 139
     148:	1b f7       	brvc	.-58     	; 0x110 <__trampolines_end+0xa8>
     14a:	7c 1d       	adc	r23, r12
     14c:	90 1d       	adc	r25, r0
     14e:	a4 bb       	out	0x14, r26	; 20
     150:	e4 24       	eor	r14, r4
     152:	20 32       	cpi	r18, 0x20	; 32
     154:	84 72       	andi	r24, 0x24	; 36
     156:	5e 22       	and	r5, r30
     158:	81 00       	.word	0x0081	; ????
     15a:	c9 f1       	breq	.+114    	; 0x1ce <lcd_data+0x10>
     15c:	24 ec       	ldi	r18, 0xC4	; 196
     15e:	a1 e5       	ldi	r26, 0x51	; 81
     160:	3d 27       	eor	r19, r29

00000162 <__ctors_end>:
     162:	11 24       	eor	r1, r1
     164:	1f be       	out	0x3f, r1	; 63
     166:	cf ef       	ldi	r28, 0xFF	; 255
     168:	d8 e0       	ldi	r29, 0x08	; 8
     16a:	de bf       	out	0x3e, r29	; 62
     16c:	cd bf       	out	0x3d, r28	; 61

0000016e <__do_copy_data>:
     16e:	11 e0       	ldi	r17, 0x01	; 1
     170:	a0 e0       	ldi	r26, 0x00	; 0
     172:	b1 e0       	ldi	r27, 0x01	; 1
     174:	ec e8       	ldi	r30, 0x8C	; 140
     176:	f0 e1       	ldi	r31, 0x10	; 16
     178:	02 c0       	rjmp	.+4      	; 0x17e <__do_copy_data+0x10>
     17a:	05 90       	lpm	r0, Z+
     17c:	0d 92       	st	X+, r0
     17e:	aa 36       	cpi	r26, 0x6A	; 106
     180:	b1 07       	cpc	r27, r17
     182:	d9 f7       	brne	.-10     	; 0x17a <__do_copy_data+0xc>

00000184 <__do_clear_bss>:
     184:	21 e0       	ldi	r18, 0x01	; 1
     186:	aa e6       	ldi	r26, 0x6A	; 106
     188:	b1 e0       	ldi	r27, 0x01	; 1
     18a:	01 c0       	rjmp	.+2      	; 0x18e <.do_clear_bss_start>

0000018c <.do_clear_bss_loop>:
     18c:	1d 92       	st	X+, r1

0000018e <.do_clear_bss_start>:
     18e:	a8 37       	cpi	r26, 0x78	; 120
     190:	b2 07       	cpc	r27, r18
     192:	e1 f7       	brne	.-8      	; 0x18c <.do_clear_bss_loop>
     194:	0e 94 dd 02 	call	0x5ba	; 0x5ba <main>
     198:	0c 94 44 08 	jmp	0x1088	; 0x1088 <_exit>

0000019c <__bad_interrupt>:
     19c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a0 <lcd_enable>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1a0:	2e 9a       	sbi	0x05, 6	; 5
     1a2:	00 00       	nop
     1a4:	2e 98       	cbi	0x05, 6	; 5
     1a6:	08 95       	ret

000001a8 <lcd_out>:
     1a8:	95 b1       	in	r25, 0x05	; 5
     1aa:	90 7f       	andi	r25, 0xF0	; 240
     1ac:	95 b9       	out	0x05, r25	; 5
     1ae:	95 b1       	in	r25, 0x05	; 5
     1b0:	82 95       	swap	r24
     1b2:	8f 70       	andi	r24, 0x0F	; 15
     1b4:	98 2b       	or	r25, r24
     1b6:	95 b9       	out	0x05, r25	; 5
     1b8:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <lcd_enable>
     1bc:	08 95       	ret

000001be <lcd_data>:
     1be:	cf 93       	push	r28
     1c0:	c8 2f       	mov	r28, r24
     1c2:	2d 9a       	sbi	0x05, 5	; 5
     1c4:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <lcd_out>
     1c8:	8c 2f       	mov	r24, r28
     1ca:	82 95       	swap	r24
     1cc:	80 7f       	andi	r24, 0xF0	; 240
     1ce:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <lcd_out>
     1d2:	8f e0       	ldi	r24, 0x0F	; 15
     1d4:	8a 95       	dec	r24
     1d6:	f1 f7       	brne	.-4      	; 0x1d4 <lcd_data+0x16>
     1d8:	00 00       	nop
     1da:	cf 91       	pop	r28
     1dc:	08 95       	ret

000001de <lcd_command>:
     1de:	cf 93       	push	r28
     1e0:	c8 2f       	mov	r28, r24
     1e2:	2d 98       	cbi	0x05, 5	; 5
     1e4:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <lcd_out>
     1e8:	8c 2f       	mov	r24, r28
     1ea:	82 95       	swap	r24
     1ec:	80 7f       	andi	r24, 0xF0	; 240
     1ee:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <lcd_out>
     1f2:	8e e0       	ldi	r24, 0x0E	; 14
     1f4:	8a 95       	dec	r24
     1f6:	f1 f7       	brne	.-4      	; 0x1f4 <lcd_command+0x16>
     1f8:	cf 91       	pop	r28
     1fa:	08 95       	ret

000001fc <lcd_clear>:
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	0e 94 ef 00 	call	0x1de	; 0x1de <lcd_command>
     202:	83 ef       	ldi	r24, 0xF3	; 243
     204:	91 e0       	ldi	r25, 0x01	; 1
     206:	01 97       	sbiw	r24, 0x01	; 1
     208:	f1 f7       	brne	.-4      	; 0x206 <lcd_clear+0xa>
     20a:	00 c0       	rjmp	.+0      	; 0x20c <lcd_clear+0x10>
     20c:	00 00       	nop
     20e:	08 95       	ret

00000210 <lcd_init>:
     210:	84 b1       	in	r24, 0x04	; 4
     212:	8f 66       	ori	r24, 0x6F	; 111
     214:	84 b9       	out	0x04, r24	; 4
     216:	85 b1       	in	r24, 0x05	; 5
     218:	80 79       	andi	r24, 0x90	; 144
     21a:	85 b9       	out	0x05, r24	; 5
     21c:	85 ea       	ldi	r24, 0xA5	; 165
     21e:	9e e0       	ldi	r25, 0x0E	; 14
     220:	01 97       	sbiw	r24, 0x01	; 1
     222:	f1 f7       	brne	.-4      	; 0x220 <lcd_init+0x10>
     224:	00 c0       	rjmp	.+0      	; 0x226 <lcd_init+0x16>
     226:	00 00       	nop
     228:	80 e3       	ldi	r24, 0x30	; 48
     22a:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <lcd_out>
     22e:	81 ee       	ldi	r24, 0xE1	; 225
     230:	94 e0       	ldi	r25, 0x04	; 4
     232:	01 97       	sbiw	r24, 0x01	; 1
     234:	f1 f7       	brne	.-4      	; 0x232 <lcd_init+0x22>
     236:	00 c0       	rjmp	.+0      	; 0x238 <lcd_init+0x28>
     238:	00 00       	nop
     23a:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <lcd_enable>
     23e:	89 ef       	ldi	r24, 0xF9	; 249
     240:	90 e0       	ldi	r25, 0x00	; 0
     242:	01 97       	sbiw	r24, 0x01	; 1
     244:	f1 f7       	brne	.-4      	; 0x242 <lcd_init+0x32>
     246:	00 c0       	rjmp	.+0      	; 0x248 <lcd_init+0x38>
     248:	00 00       	nop
     24a:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <lcd_enable>
     24e:	89 ef       	ldi	r24, 0xF9	; 249
     250:	90 e0       	ldi	r25, 0x00	; 0
     252:	01 97       	sbiw	r24, 0x01	; 1
     254:	f1 f7       	brne	.-4      	; 0x252 <lcd_init+0x42>
     256:	00 c0       	rjmp	.+0      	; 0x258 <lcd_init+0x48>
     258:	00 00       	nop
     25a:	80 e2       	ldi	r24, 0x20	; 32
     25c:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <lcd_out>
     260:	81 ee       	ldi	r24, 0xE1	; 225
     262:	94 e0       	ldi	r25, 0x04	; 4
     264:	01 97       	sbiw	r24, 0x01	; 1
     266:	f1 f7       	brne	.-4      	; 0x264 <lcd_init+0x54>
     268:	00 c0       	rjmp	.+0      	; 0x26a <lcd_init+0x5a>
     26a:	00 00       	nop
     26c:	88 e2       	ldi	r24, 0x28	; 40
     26e:	0e 94 ef 00 	call	0x1de	; 0x1de <lcd_command>
     272:	8c e0       	ldi	r24, 0x0C	; 12
     274:	0e 94 ef 00 	call	0x1de	; 0x1de <lcd_command>
     278:	86 e0       	ldi	r24, 0x06	; 6
     27a:	0e 94 ef 00 	call	0x1de	; 0x1de <lcd_command>
     27e:	0e 94 fe 00 	call	0x1fc	; 0x1fc <lcd_clear>
     282:	08 95       	ret

00000284 <lcd_setcursor>:
// Setzt den Cursor in Zeile y (0..3) Spalte x (0..15)
 
void lcd_setcursor( uint8_t x, uint8_t y ) {
    uint8_t data;
 
    switch (y) {
     284:	61 30       	cpi	r22, 0x01	; 1
     286:	41 f0       	breq	.+16     	; 0x298 <lcd_setcursor+0x14>
     288:	28 f0       	brcs	.+10     	; 0x294 <lcd_setcursor+0x10>
     28a:	62 30       	cpi	r22, 0x02	; 2
     28c:	39 f0       	breq	.+14     	; 0x29c <lcd_setcursor+0x18>
     28e:	63 30       	cpi	r22, 0x03	; 3
     290:	39 f0       	breq	.+14     	; 0x2a0 <lcd_setcursor+0x1c>
     292:	08 95       	ret
        case 0:    // 1. Zeile
            data = LCD_SET_DDADR + LCD_DDADR_LINE1 + x;
     294:	80 58       	subi	r24, 0x80	; 128
            break;
     296:	05 c0       	rjmp	.+10     	; 0x2a2 <lcd_setcursor+0x1e>
 
        case 1:    // 2. Zeile
            data = LCD_SET_DDADR + LCD_DDADR_LINE2 + x;
     298:	80 54       	subi	r24, 0x40	; 64
            break;
     29a:	03 c0       	rjmp	.+6      	; 0x2a2 <lcd_setcursor+0x1e>
 
        case 2:    // 3. Zeile
            data = LCD_SET_DDADR + LCD_DDADR_LINE3 + x;
     29c:	80 57       	subi	r24, 0x70	; 112
            break;
     29e:	01 c0       	rjmp	.+2      	; 0x2a2 <lcd_setcursor+0x1e>
 
        case 3:    // 4. Zeile
            data = LCD_SET_DDADR + LCD_DDADR_LINE4 + x;
     2a0:	80 53       	subi	r24, 0x30	; 48
 
        default:    
            return; // für den Fall einer falschen Zeile
    }
 
    lcd_command( data );
     2a2:	0e 94 ef 00 	call	0x1de	; 0x1de <lcd_command>
     2a6:	08 95       	ret

000002a8 <lcd_string>:
}
 
////////////////////////////////////////////////////////////////////////////////
// Schreibt einen String auf das LCD
 
void lcd_string( const char *data ) {
     2a8:	cf 93       	push	r28
     2aa:	df 93       	push	r29
     2ac:	ec 01       	movw	r28, r24
    while( *data != '\0' )
     2ae:	88 81       	ld	r24, Y
     2b0:	88 23       	and	r24, r24
     2b2:	31 f0       	breq	.+12     	; 0x2c0 <lcd_string+0x18>
     2b4:	21 96       	adiw	r28, 0x01	; 1
        lcd_data( *data++ );
     2b6:	0e 94 df 00 	call	0x1be	; 0x1be <lcd_data>
 
////////////////////////////////////////////////////////////////////////////////
// Schreibt einen String auf das LCD
 
void lcd_string( const char *data ) {
    while( *data != '\0' )
     2ba:	89 91       	ld	r24, Y+
     2bc:	81 11       	cpse	r24, r1
     2be:	fb cf       	rjmp	.-10     	; 0x2b6 <lcd_string+0xe>
        lcd_data( *data++ );
}
     2c0:	df 91       	pop	r29
     2c2:	cf 91       	pop	r28
     2c4:	08 95       	ret

000002c6 <power_state_akku_en>:



void power_state_ext_en(){}
void power_state_ext_du(){}
void power_state_ext_ex(){}
     2c6:	5e 98       	cbi	0x0b, 6	; 11
     2c8:	08 95       	ret

000002ca <power_state_mains_en>:
     2ca:	5e 9a       	sbi	0x0b, 6	; 11
     2cc:	2c 9a       	sbi	0x05, 4	; 5
     2ce:	0e 94 08 01 	call	0x210	; 0x210 <lcd_init>
     2d2:	0e 94 fe 00 	call	0x1fc	; 0x1fc <lcd_clear>
     2d6:	08 95       	ret

000002d8 <zero_pole_iir>:
		cur_adc_chn = (cur_adc_chn+1) % ADC_NUM_OF_CHANNELS;
		set_ADC_channel(adc_channel_map[cur_adc_chn]);
	}
}

void zero_pole_iir(float* avg, float new){
     2d8:	8f 92       	push	r8
     2da:	9f 92       	push	r9
     2dc:	af 92       	push	r10
     2de:	bf 92       	push	r11
     2e0:	cf 92       	push	r12
     2e2:	df 92       	push	r13
     2e4:	ef 92       	push	r14
     2e6:	ff 92       	push	r15
     2e8:	cf 93       	push	r28
     2ea:	df 93       	push	r29
     2ec:	ec 01       	movw	r28, r24
     2ee:	4a 01       	movw	r8, r20
     2f0:	5b 01       	movw	r10, r22
	(*avg) = (1-zero_pole_iir_a)*(*avg)+zero_pole_iir_a * new;
     2f2:	24 ea       	ldi	r18, 0xA4	; 164
     2f4:	30 e7       	ldi	r19, 0x70	; 112
     2f6:	4d e7       	ldi	r20, 0x7D	; 125
     2f8:	5f e3       	ldi	r21, 0x3F	; 63
     2fa:	68 81       	ld	r22, Y
     2fc:	79 81       	ldd	r23, Y+1	; 0x01
     2fe:	8a 81       	ldd	r24, Y+2	; 0x02
     300:	9b 81       	ldd	r25, Y+3	; 0x03
     302:	0e 94 29 05 	call	0xa52	; 0xa52 <__mulsf3>
     306:	6b 01       	movw	r12, r22
     308:	7c 01       	movw	r14, r24
     30a:	2a e0       	ldi	r18, 0x0A	; 10
     30c:	37 ed       	ldi	r19, 0xD7	; 215
     30e:	43 e2       	ldi	r20, 0x23	; 35
     310:	5c e3       	ldi	r21, 0x3C	; 60
     312:	c5 01       	movw	r24, r10
     314:	b4 01       	movw	r22, r8
     316:	0e 94 29 05 	call	0xa52	; 0xa52 <__mulsf3>
     31a:	9b 01       	movw	r18, r22
     31c:	ac 01       	movw	r20, r24
     31e:	c7 01       	movw	r24, r14
     320:	b6 01       	movw	r22, r12
     322:	0e 94 2f 04 	call	0x85e	; 0x85e <__addsf3>
     326:	68 83       	st	Y, r22
     328:	79 83       	std	Y+1, r23	; 0x01
     32a:	8a 83       	std	Y+2, r24	; 0x02
     32c:	9b 83       	std	Y+3, r25	; 0x03
}
     32e:	df 91       	pop	r29
     330:	cf 91       	pop	r28
     332:	ff 90       	pop	r15
     334:	ef 90       	pop	r14
     336:	df 90       	pop	r13
     338:	cf 90       	pop	r12
     33a:	bf 90       	pop	r11
     33c:	af 90       	pop	r10
     33e:	9f 90       	pop	r9
     340:	8f 90       	pop	r8
     342:	08 95       	ret

00000344 <config_io>:


void config_io(){
		
		//output
		SHDN_OUT_DDR		|= (1 << SHDN_OUT_PIN);
     344:	3c 9a       	sbi	0x07, 4	; 7
		POWER_RELAY_OUT_DDR |= (1 << POWER_RELAY_OUT_PIN);
     346:	55 9a       	sbi	0x0a, 5	; 10
		ADC_ENABLE_OUT_DDR	|= (1 << ADC_ENABLE_OUT_PIN);
     348:	27 9a       	sbi	0x04, 7	; 4
		AKKU_RELAY_OUT_DDR	|= (1 << AKKU_RELAY_OUT_PIN);
     34a:	56 9a       	sbi	0x0a, 6	; 10
		LCD_POWER_OUT_DDR	|= (1 << LCD_POWER_OUT_PIN);		
     34c:	24 9a       	sbi	0x04, 4	; 4
		LOAD_SWITCH_OUT_DDR |= (1 << LOAD_SWITCH_OUT_PIN);
     34e:	51 9a       	sbi	0x0a, 1	; 10
		
		//input
		ONOFF_BUTTON_IN_DDR	&= ~(1 << ONOFF_BUTTON_IN_PIN);
     350:	52 98       	cbi	0x0a, 2	; 10
		POWER_SENS_IN_PORT 	&= ~(1 << POWER_SENS_IN_PIN);	
     352:	48 98       	cbi	0x09, 0	; 9
		LCD_SHOW_IN_PORT	&= ~(1 << LCD_SHOW_IN_PIN);
     354:	4b 98       	cbi	0x09, 3	; 9
		//i am to lazy to make a def
		PORTD |= (1<<LCD_SHOW_IN_PIN);
     356:	5b 9a       	sbi	0x0b, 3	; 11
		
		//ADC channels
		adc_channel_map[ADC_PINS_U_24_V_POWER] = 0;
     358:	ec e6       	ldi	r30, 0x6C	; 108
     35a:	f1 e0       	ldi	r31, 0x01	; 1
     35c:	11 82       	std	Z+1, r1	; 0x01
     35e:	10 82       	st	Z, r1
		adc_channel_map[ADC_PINS_U_12_V_POWER] = 1;
     360:	81 e0       	ldi	r24, 0x01	; 1
     362:	90 e0       	ldi	r25, 0x00	; 0
     364:	93 83       	std	Z+3, r25	; 0x03
     366:	82 83       	std	Z+2, r24	; 0x02
     368:	08 95       	ret

0000036a <print_number_to_lcd>:
		//adc_channel_map[ADC_PINS_I_AKKU1] = 5
		
}


void print_number_to_lcd(float nr, int width, int prec){
     36a:	0f 93       	push	r16
     36c:	1f 93       	push	r17
     36e:	cf 93       	push	r28
     370:	df 93       	push	r29
     372:	cd b7       	in	r28, 0x3d	; 61
     374:	de b7       	in	r29, 0x3e	; 62
     376:	60 97       	sbiw	r28, 0x10	; 16
     378:	0f b6       	in	r0, 0x3f	; 63
     37a:	f8 94       	cli
     37c:	de bf       	out	0x3e, r29	; 62
     37e:	0f be       	out	0x3f, r0	; 63
     380:	cd bf       	out	0x3d, r28	; 61
	char buffer[16];
	dtostrf(nr, width, prec, buffer);
     382:	8e 01       	movw	r16, r28
     384:	0f 5f       	subi	r16, 0xFF	; 255
     386:	1f 4f       	sbci	r17, 0xFF	; 255
     388:	0e 94 be 05 	call	0xb7c	; 0xb7c <dtostrf>
	lcd_string(buffer);
     38c:	c8 01       	movw	r24, r16
     38e:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_string>
	
}
     392:	60 96       	adiw	r28, 0x10	; 16
     394:	0f b6       	in	r0, 0x3f	; 63
     396:	f8 94       	cli
     398:	de bf       	out	0x3e, r29	; 62
     39a:	0f be       	out	0x3f, r0	; 63
     39c:	cd bf       	out	0x3d, r28	; 61
     39e:	df 91       	pop	r29
     3a0:	cf 91       	pop	r28
     3a2:	1f 91       	pop	r17
     3a4:	0f 91       	pop	r16
     3a6:	08 95       	ret

000003a8 <power_state_mains_du>:
	lcd_init();
	lcd_clear();
}
void power_state_mains_du(){
		
	lcd_setcursor(0,0);
     3a8:	60 e0       	ldi	r22, 0x00	; 0
     3aa:	80 e0       	ldi	r24, 0x00	; 0
     3ac:	0e 94 42 01 	call	0x284	; 0x284 <lcd_setcursor>
	lcd_string("MAINS POWERED");
     3b0:	84 e3       	ldi	r24, 0x34	; 52
     3b2:	91 e0       	ldi	r25, 0x01	; 1
     3b4:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_string>
	lcd_setcursor(0,1);
     3b8:	61 e0       	ldi	r22, 0x01	; 1
     3ba:	80 e0       	ldi	r24, 0x00	; 0
     3bc:	0e 94 42 01 	call	0x284	; 0x284 <lcd_setcursor>
	print_number_to_lcd(f_u_24v_power_avg, 4, 1);
     3c0:	60 91 18 01 	lds	r22, 0x0118	; 0x800118 <f_u_24v_power_avg>
     3c4:	70 91 19 01 	lds	r23, 0x0119	; 0x800119 <f_u_24v_power_avg+0x1>
     3c8:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <f_u_24v_power_avg+0x2>
     3cc:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <f_u_24v_power_avg+0x3>
     3d0:	21 e0       	ldi	r18, 0x01	; 1
     3d2:	30 e0       	ldi	r19, 0x00	; 0
     3d4:	44 e0       	ldi	r20, 0x04	; 4
     3d6:	50 e0       	ldi	r21, 0x00	; 0
     3d8:	0e 94 b5 01 	call	0x36a	; 0x36a <print_number_to_lcd>
	lcd_string("V ");
     3dc:	82 e4       	ldi	r24, 0x42	; 66
     3de:	91 e0       	ldi	r25, 0x01	; 1
     3e0:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_string>
	print_number_to_lcd(f_u_12v_power_last, 4, 1);
     3e4:	60 91 2c 01 	lds	r22, 0x012C	; 0x80012c <f_u_12v_power_last>
     3e8:	70 91 2d 01 	lds	r23, 0x012D	; 0x80012d <f_u_12v_power_last+0x1>
     3ec:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <f_u_12v_power_last+0x2>
     3f0:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <f_u_12v_power_last+0x3>
     3f4:	21 e0       	ldi	r18, 0x01	; 1
     3f6:	30 e0       	ldi	r19, 0x00	; 0
     3f8:	44 e0       	ldi	r20, 0x04	; 4
     3fa:	50 e0       	ldi	r21, 0x00	; 0
     3fc:	0e 94 b5 01 	call	0x36a	; 0x36a <print_number_to_lcd>
	lcd_string("V");
     400:	85 e4       	ldi	r24, 0x45	; 69
     402:	91 e0       	ldi	r25, 0x01	; 1
     404:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_string>
     408:	08 95       	ret

0000040a <set_ADC_channel>:
	dtostrf(nr, width, prec, buffer);
	lcd_string(buffer);
	
}

void set_ADC_channel(int channel){
     40a:	ac 01       	movw	r20, r24
	ADMUX &= ~(0x0F << MUX0);
     40c:	ec e7       	ldi	r30, 0x7C	; 124
     40e:	f0 e0       	ldi	r31, 0x00	; 0
     410:	90 81       	ld	r25, Z
     412:	90 7f       	andi	r25, 0xF0	; 240
     414:	90 83       	st	Z, r25
	ADMUX |= ((channel % 6) << MUX0);
     416:	20 81       	ld	r18, Z
     418:	ca 01       	movw	r24, r20
     41a:	66 e0       	ldi	r22, 0x06	; 6
     41c:	70 e0       	ldi	r23, 0x00	; 0
     41e:	0e 94 96 05 	call	0xb2c	; 0xb2c <__divmodhi4>
     422:	82 2b       	or	r24, r18
     424:	80 83       	st	Z, r24
     426:	08 95       	ret

00000428 <read_ADC>:
void power_state_ext_en(){}
void power_state_ext_du(){}
void power_state_ext_ex(){}


void read_ADC(){
     428:	af 92       	push	r10
     42a:	bf 92       	push	r11
     42c:	cf 92       	push	r12
     42e:	df 92       	push	r13
     430:	ef 92       	push	r14
     432:	ff 92       	push	r15
     434:	0f 93       	push	r16
     436:	1f 93       	push	r17
     438:	cf 93       	push	r28
     43a:	df 93       	push	r29
     43c:	0f 2e       	mov	r0, r31
     43e:	f6 e0       	ldi	r31, 0x06	; 6
     440:	ef 2e       	mov	r14, r31
     442:	f1 2c       	mov	r15, r1
     444:	f0 2d       	mov	r31, r0
	//iterate over all ADC channels
	for (int i=0; i<ADC_NUM_OF_CHANNELS; i++)
	{
		//start of conversion
		ADCSRA |= (1 << ADSC);
     446:	ca e7       	ldi	r28, 0x7A	; 122
     448:	d0 e0       	ldi	r29, 0x00	; 0
				break;
			case ADC_PINS_U_12_V_POWER:
				f_u_12v_power_last = ADC*GAIN_POWER_12_U;
				break;
			case ADC_PINS_U_CHRG_CTR0:
				f_u_chrg_ctr0_last = ADC*GAIN_CHARGE_CTR0_U;
     44a:	0f 2e       	mov	r0, r31
     44c:	f8 e7       	ldi	r31, 0x78	; 120
     44e:	af 2e       	mov	r10, r31
     450:	b1 2c       	mov	r11, r1
     452:	f0 2d       	mov	r31, r0
				break;
			default:
				break;			
		}				
		//next channel
		cur_adc_chn = (cur_adc_chn+1) % ADC_NUM_OF_CHANNELS;
     454:	0f 2e       	mov	r0, r31
     456:	f6 e0       	ldi	r31, 0x06	; 6
     458:	cf 2e       	mov	r12, r31
     45a:	d1 2c       	mov	r13, r1
     45c:	f0 2d       	mov	r31, r0
void read_ADC(){
	//iterate over all ADC channels
	for (int i=0; i<ADC_NUM_OF_CHANNELS; i++)
	{
		//start of conversion
		ADCSRA |= (1 << ADSC);
     45e:	88 81       	ld	r24, Y
     460:	80 64       	ori	r24, 0x40	; 64
     462:	88 83       	st	Y, r24
	
		//wait until EOC
		while ((ADCSRA & (1<<ADSC)) != 0);
     464:	88 81       	ld	r24, Y
     466:	86 fd       	sbrc	r24, 6
     468:	fd cf       	rjmp	.-6      	; 0x464 <read_ADC+0x3c>
		
		switch(cur_adc_chn){
     46a:	00 91 6a 01 	lds	r16, 0x016A	; 0x80016a <__data_end>
     46e:	10 91 6b 01 	lds	r17, 0x016B	; 0x80016b <__data_end+0x1>
     472:	02 30       	cpi	r16, 0x02	; 2
     474:	11 05       	cpc	r17, r1
     476:	09 f4       	brne	.+2      	; 0x47a <read_ADC+0x52>
     478:	3f c0       	rjmp	.+126    	; 0x4f8 <read_ADC+0xd0>
     47a:	3c f4       	brge	.+14     	; 0x48a <read_ADC+0x62>
     47c:	01 15       	cp	r16, r1
     47e:	11 05       	cpc	r17, r1
     480:	79 f0       	breq	.+30     	; 0x4a0 <read_ADC+0x78>
     482:	01 30       	cpi	r16, 0x01	; 1
     484:	11 05       	cpc	r17, r1
     486:	11 f1       	breq	.+68     	; 0x4cc <read_ADC+0xa4>
     488:	76 c0       	rjmp	.+236    	; 0x576 <read_ADC+0x14e>
     48a:	04 30       	cpi	r16, 0x04	; 4
     48c:	11 05       	cpc	r17, r1
     48e:	09 f4       	brne	.+2      	; 0x492 <read_ADC+0x6a>
     490:	53 c0       	rjmp	.+166    	; 0x538 <read_ADC+0x110>
     492:	0c f4       	brge	.+2      	; 0x496 <read_ADC+0x6e>
     494:	41 c0       	rjmp	.+130    	; 0x518 <read_ADC+0xf0>
     496:	05 30       	cpi	r16, 0x05	; 5
     498:	11 05       	cpc	r17, r1
     49a:	09 f4       	brne	.+2      	; 0x49e <read_ADC+0x76>
     49c:	5d c0       	rjmp	.+186    	; 0x558 <read_ADC+0x130>
     49e:	6b c0       	rjmp	.+214    	; 0x576 <read_ADC+0x14e>
			case ADC_PINS_U_24_V_POWER:
				f_u_24v_power_last = ADC*GAIN_POWER_24_U;
     4a0:	f5 01       	movw	r30, r10
     4a2:	60 81       	ld	r22, Z
     4a4:	71 81       	ldd	r23, Z+1	; 0x01
     4a6:	80 e0       	ldi	r24, 0x00	; 0
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	0e 94 9b 04 	call	0x936	; 0x936 <__floatunsisf>
     4ae:	2c e6       	ldi	r18, 0x6C	; 108
     4b0:	35 e8       	ldi	r19, 0x85	; 133
     4b2:	44 ef       	ldi	r20, 0xF4	; 244
     4b4:	5c e3       	ldi	r21, 0x3C	; 60
     4b6:	0e 94 29 05 	call	0xa52	; 0xa52 <__mulsf3>
     4ba:	60 93 30 01 	sts	0x0130, r22	; 0x800130 <f_u_24v_power_last>
     4be:	70 93 31 01 	sts	0x0131, r23	; 0x800131 <f_u_24v_power_last+0x1>
     4c2:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <f_u_24v_power_last+0x2>
     4c6:	90 93 33 01 	sts	0x0133, r25	; 0x800133 <f_u_24v_power_last+0x3>
				break;
     4ca:	55 c0       	rjmp	.+170    	; 0x576 <read_ADC+0x14e>
			case ADC_PINS_U_12_V_POWER:
				f_u_12v_power_last = ADC*GAIN_POWER_12_U;
     4cc:	f5 01       	movw	r30, r10
     4ce:	60 81       	ld	r22, Z
     4d0:	71 81       	ldd	r23, Z+1	; 0x01
     4d2:	80 e0       	ldi	r24, 0x00	; 0
     4d4:	90 e0       	ldi	r25, 0x00	; 0
     4d6:	0e 94 9b 04 	call	0x936	; 0x936 <__floatunsisf>
     4da:	22 e0       	ldi	r18, 0x02	; 2
     4dc:	3f e2       	ldi	r19, 0x2F	; 47
     4de:	46 e6       	ldi	r20, 0x66	; 102
     4e0:	5c e3       	ldi	r21, 0x3C	; 60
     4e2:	0e 94 29 05 	call	0xa52	; 0xa52 <__mulsf3>
     4e6:	60 93 2c 01 	sts	0x012C, r22	; 0x80012c <f_u_12v_power_last>
     4ea:	70 93 2d 01 	sts	0x012D, r23	; 0x80012d <f_u_12v_power_last+0x1>
     4ee:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <f_u_12v_power_last+0x2>
     4f2:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <f_u_12v_power_last+0x3>
				break;
     4f6:	3f c0       	rjmp	.+126    	; 0x576 <read_ADC+0x14e>
			case ADC_PINS_U_CHRG_CTR0:
				f_u_chrg_ctr0_last = ADC*GAIN_CHARGE_CTR0_U;
     4f8:	f5 01       	movw	r30, r10
     4fa:	60 81       	ld	r22, Z
     4fc:	71 81       	ldd	r23, Z+1	; 0x01
     4fe:	80 e0       	ldi	r24, 0x00	; 0
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	0e 94 9b 04 	call	0x936	; 0x936 <__floatunsisf>
     506:	60 93 28 01 	sts	0x0128, r22	; 0x800128 <f_u_chrg_ctr0_last>
     50a:	70 93 29 01 	sts	0x0129, r23	; 0x800129 <f_u_chrg_ctr0_last+0x1>
     50e:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <f_u_chrg_ctr0_last+0x2>
     512:	90 93 2b 01 	sts	0x012B, r25	; 0x80012b <f_u_chrg_ctr0_last+0x3>
				break;
     516:	2f c0       	rjmp	.+94     	; 0x576 <read_ADC+0x14e>
			case ADC_PINS_U_CHRG_CTR1:
				f_u_chrg_ctr1_last = ADC*GAIN_CHARGE_CTR1_U;
     518:	f5 01       	movw	r30, r10
     51a:	60 81       	ld	r22, Z
     51c:	71 81       	ldd	r23, Z+1	; 0x01
     51e:	80 e0       	ldi	r24, 0x00	; 0
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	0e 94 9b 04 	call	0x936	; 0x936 <__floatunsisf>
     526:	60 93 24 01 	sts	0x0124, r22	; 0x800124 <f_u_chrg_ctr1_last>
     52a:	70 93 25 01 	sts	0x0125, r23	; 0x800125 <f_u_chrg_ctr1_last+0x1>
     52e:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <f_u_chrg_ctr1_last+0x2>
     532:	90 93 27 01 	sts	0x0127, r25	; 0x800127 <f_u_chrg_ctr1_last+0x3>
				break;
     536:	1f c0       	rjmp	.+62     	; 0x576 <read_ADC+0x14e>
			case ADC_PINS_I_AKKU0:
				f_i_akku0_last = ADC * GAIN_AKKU0_I;
     538:	f5 01       	movw	r30, r10
     53a:	60 81       	ld	r22, Z
     53c:	71 81       	ldd	r23, Z+1	; 0x01
     53e:	80 e0       	ldi	r24, 0x00	; 0
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	0e 94 9b 04 	call	0x936	; 0x936 <__floatunsisf>
     546:	60 93 20 01 	sts	0x0120, r22	; 0x800120 <f_i_akku0_last>
     54a:	70 93 21 01 	sts	0x0121, r23	; 0x800121 <f_i_akku0_last+0x1>
     54e:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <f_i_akku0_last+0x2>
     552:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <f_i_akku0_last+0x3>
				break;
     556:	0f c0       	rjmp	.+30     	; 0x576 <read_ADC+0x14e>
			case ADC_PINS_I_AKKU1:
				f_i_akku1_last = ADC * GAIN_AKKU1_I;
     558:	f5 01       	movw	r30, r10
     55a:	60 81       	ld	r22, Z
     55c:	71 81       	ldd	r23, Z+1	; 0x01
     55e:	80 e0       	ldi	r24, 0x00	; 0
     560:	90 e0       	ldi	r25, 0x00	; 0
     562:	0e 94 9b 04 	call	0x936	; 0x936 <__floatunsisf>
     566:	60 93 1c 01 	sts	0x011C, r22	; 0x80011c <f_i_akku1_last>
     56a:	70 93 1d 01 	sts	0x011D, r23	; 0x80011d <f_i_akku1_last+0x1>
     56e:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <f_i_akku1_last+0x2>
     572:	90 93 1f 01 	sts	0x011F, r25	; 0x80011f <f_i_akku1_last+0x3>
				break;
			default:
				break;			
		}				
		//next channel
		cur_adc_chn = (cur_adc_chn+1) % ADC_NUM_OF_CHANNELS;
     576:	c8 01       	movw	r24, r16
     578:	01 96       	adiw	r24, 0x01	; 1
     57a:	b6 01       	movw	r22, r12
     57c:	0e 94 96 05 	call	0xb2c	; 0xb2c <__divmodhi4>
     580:	90 93 6b 01 	sts	0x016B, r25	; 0x80016b <__data_end+0x1>
     584:	80 93 6a 01 	sts	0x016A, r24	; 0x80016a <__data_end>
		set_ADC_channel(adc_channel_map[cur_adc_chn]);
     588:	88 0f       	add	r24, r24
     58a:	99 1f       	adc	r25, r25
     58c:	fc 01       	movw	r30, r24
     58e:	e4 59       	subi	r30, 0x94	; 148
     590:	fe 4f       	sbci	r31, 0xFE	; 254
     592:	80 81       	ld	r24, Z
     594:	91 81       	ldd	r25, Z+1	; 0x01
     596:	0e 94 05 02 	call	0x40a	; 0x40a <set_ADC_channel>
     59a:	f1 e0       	ldi	r31, 0x01	; 1
     59c:	ef 1a       	sub	r14, r31
     59e:	f1 08       	sbc	r15, r1
void power_state_ext_ex(){}


void read_ADC(){
	//iterate over all ADC channels
	for (int i=0; i<ADC_NUM_OF_CHANNELS; i++)
     5a0:	09 f0       	breq	.+2      	; 0x5a4 <read_ADC+0x17c>
     5a2:	5d cf       	rjmp	.-326    	; 0x45e <read_ADC+0x36>
		}				
		//next channel
		cur_adc_chn = (cur_adc_chn+1) % ADC_NUM_OF_CHANNELS;
		set_ADC_channel(adc_channel_map[cur_adc_chn]);
	}
}
     5a4:	df 91       	pop	r29
     5a6:	cf 91       	pop	r28
     5a8:	1f 91       	pop	r17
     5aa:	0f 91       	pop	r16
     5ac:	ff 90       	pop	r15
     5ae:	ef 90       	pop	r14
     5b0:	df 90       	pop	r13
     5b2:	cf 90       	pop	r12
     5b4:	bf 90       	pop	r11
     5b6:	af 90       	pop	r10
     5b8:	08 95       	ret

000005ba <main>:
int power_state_sig = -1;

int main(void)
{
	//power saving
	PRR |= (1<<PRTWI) | (1<<PRSPI) | (1<<PRUSART0);
     5ba:	e4 e6       	ldi	r30, 0x64	; 100
     5bc:	f0 e0       	ldi	r31, 0x00	; 0
     5be:	80 81       	ld	r24, Z
     5c0:	86 68       	ori	r24, 0x86	; 134
     5c2:	80 83       	st	Z, r24
	
	//config pins
	config_io();
     5c4:	0e 94 a2 01 	call	0x344	; 0x344 <config_io>
     5c8:	87 ea       	ldi	r24, 0xA7	; 167
     5ca:	91 e6       	ldi	r25, 0x61	; 97
     5cc:	01 97       	sbiw	r24, 0x01	; 1
     5ce:	f1 f7       	brne	.-4      	; 0x5cc <main+0x12>
     5d0:	00 c0       	rjmp	.+0      	; 0x5d2 <main+0x18>
     5d2:	00 00       	nop

	//delay needed to prevent re-switching on
	_delay_ms(100);	
	PORTD |= (1<<SHDN_OUT_PIN);
     5d4:	5c 9a       	sbi	0x0b, 4	; 11
     5d6:	e3 ef       	ldi	r30, 0xF3	; 243
     5d8:	f1 e0       	ldi	r31, 0x01	; 1
     5da:	31 97       	sbiw	r30, 0x01	; 1
     5dc:	f1 f7       	brne	.-4      	; 0x5da <main+0x20>
     5de:	00 c0       	rjmp	.+0      	; 0x5e0 <main+0x26>
     5e0:	00 00       	nop
	_delay_ms(2);
			
	//automatic switching to mains if mains is connected, good?
	POWER_RELAY_OUT_PORT |= (1 << POWER_RELAY_OUT_PIN);	
     5e2:	5d 9a       	sbi	0x0b, 5	; 11
	ADC_ENABLE_OUT_PORT |= (1 << ADC_ENABLE_OUT_PIN);	
     5e4:	2f 9a       	sbi	0x05, 7	; 5
	
	LCD_POWER_OUT_PORT	|= (1<<LCD_POWER_OUT_PIN);
     5e6:	2c 9a       	sbi	0x05, 4	; 5
	lcd_init();    
     5e8:	0e 94 08 01 	call	0x210	; 0x210 <lcd_init>
	lcd_clear();
     5ec:	0e 94 fe 00 	call	0x1fc	; 0x1fc <lcd_clear>
	lcd_setcursor(0,0);
     5f0:	60 e0       	ldi	r22, 0x00	; 0
     5f2:	80 e0       	ldi	r24, 0x00	; 0
     5f4:	0e 94 42 01 	call	0x284	; 0x284 <lcd_setcursor>
	lcd_string("    WELCOME!    ");
     5f8:	87 e4       	ldi	r24, 0x47	; 71
     5fa:	91 e0       	ldi	r25, 0x01	; 1
     5fc:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_string>
	lcd_setcursor(0,1);
     600:	61 e0       	ldi	r22, 0x01	; 1
     602:	80 e0       	ldi	r24, 0x00	; 0
     604:	0e 94 42 01 	call	0x284	; 0x284 <lcd_setcursor>
	lcd_string(" Kris ist super "); 
     608:	88 e5       	ldi	r24, 0x58	; 88
     60a:	91 e0       	ldi	r25, 0x01	; 1
     60c:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_string>
	           
	//ADC config
	//reference to 3.3V VCC
	ADMUX |= (1 << REFS0);	
     610:	ec e7       	ldi	r30, 0x7C	; 124
     612:	f0 e0       	ldi	r31, 0x00	; 0
     614:	80 81       	ld	r24, Z
     616:	80 64       	ori	r24, 0x40	; 64
     618:	80 83       	st	Z, r24
	//prescaling ADC and initilization
	ADCSRA |= (0 << ADPS2) | (1 << ADPS1) | (1 << ADPS0) | (1 << ADSC) | (1 << ADEN);
     61a:	ea e7       	ldi	r30, 0x7A	; 122
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	80 81       	ld	r24, Z
     620:	83 6c       	ori	r24, 0xC3	; 195
     622:	80 83       	st	Z, r24
	//read all channels
	read_ADC();
     624:	0e 94 14 02 	call	0x428	; 0x428 <read_ADC>
	
	f_u_24v_power_avg = f_u_24v_power_last;
     628:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <f_u_24v_power_last>
     62c:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <f_u_24v_power_last+0x1>
     630:	a0 91 32 01 	lds	r26, 0x0132	; 0x800132 <f_u_24v_power_last+0x2>
     634:	b0 91 33 01 	lds	r27, 0x0133	; 0x800133 <f_u_24v_power_last+0x3>
     638:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <f_u_24v_power_avg>
     63c:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <f_u_24v_power_avg+0x1>
     640:	a0 93 1a 01 	sts	0x011A, r26	; 0x80011a <f_u_24v_power_avg+0x2>
     644:	b0 93 1b 01 	sts	0x011B, r27	; 0x80011b <f_u_24v_power_avg+0x3>
	f_u_12v_power_avg = f_u_12v_power_last;
     648:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <f_u_12v_power_last>
     64c:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <f_u_12v_power_last+0x1>
     650:	a0 91 2e 01 	lds	r26, 0x012E	; 0x80012e <f_u_12v_power_last+0x2>
     654:	b0 91 2f 01 	lds	r27, 0x012F	; 0x80012f <f_u_12v_power_last+0x3>
     658:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <f_u_12v_power_avg>
     65c:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <f_u_12v_power_avg+0x1>
     660:	a0 93 16 01 	sts	0x0116, r26	; 0x800116 <f_u_12v_power_avg+0x2>
     664:	b0 93 17 01 	sts	0x0117, r27	; 0x800117 <f_u_12v_power_avg+0x3>
	f_u_chrg_ctr0_avg = f_u_chrg_ctr0_last;
     668:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <f_u_chrg_ctr0_last>
     66c:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <f_u_chrg_ctr0_last+0x1>
     670:	a0 91 2a 01 	lds	r26, 0x012A	; 0x80012a <f_u_chrg_ctr0_last+0x2>
     674:	b0 91 2b 01 	lds	r27, 0x012B	; 0x80012b <f_u_chrg_ctr0_last+0x3>
     678:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <f_u_chrg_ctr0_avg>
     67c:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <f_u_chrg_ctr0_avg+0x1>
     680:	a0 93 12 01 	sts	0x0112, r26	; 0x800112 <f_u_chrg_ctr0_avg+0x2>
     684:	b0 93 13 01 	sts	0x0113, r27	; 0x800113 <f_u_chrg_ctr0_avg+0x3>
	f_u_chrg_ctr1_avg = f_u_chrg_ctr1_last;
     688:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <f_u_chrg_ctr1_last>
     68c:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <f_u_chrg_ctr1_last+0x1>
     690:	a0 91 26 01 	lds	r26, 0x0126	; 0x800126 <f_u_chrg_ctr1_last+0x2>
     694:	b0 91 27 01 	lds	r27, 0x0127	; 0x800127 <f_u_chrg_ctr1_last+0x3>
     698:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <f_u_chrg_ctr1_avg>
     69c:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <f_u_chrg_ctr1_avg+0x1>
     6a0:	a0 93 0e 01 	sts	0x010E, r26	; 0x80010e <f_u_chrg_ctr1_avg+0x2>
     6a4:	b0 93 0f 01 	sts	0x010F, r27	; 0x80010f <f_u_chrg_ctr1_avg+0x3>
	f_i_akku0_avg	  = f_i_akku0_last;
     6a8:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <f_i_akku0_last>
     6ac:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <f_i_akku0_last+0x1>
     6b0:	a0 91 22 01 	lds	r26, 0x0122	; 0x800122 <f_i_akku0_last+0x2>
     6b4:	b0 91 23 01 	lds	r27, 0x0123	; 0x800123 <f_i_akku0_last+0x3>
     6b8:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <f_i_akku0_avg>
     6bc:	90 93 09 01 	sts	0x0109, r25	; 0x800109 <f_i_akku0_avg+0x1>
     6c0:	a0 93 0a 01 	sts	0x010A, r26	; 0x80010a <f_i_akku0_avg+0x2>
     6c4:	b0 93 0b 01 	sts	0x010B, r27	; 0x80010b <f_i_akku0_avg+0x3>
	f_i_akku1_avg     = f_i_akku1_last;
     6c8:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <f_i_akku1_last>
     6cc:	90 91 1d 01 	lds	r25, 0x011D	; 0x80011d <f_i_akku1_last+0x1>
     6d0:	a0 91 1e 01 	lds	r26, 0x011E	; 0x80011e <f_i_akku1_last+0x2>
     6d4:	b0 91 1f 01 	lds	r27, 0x011F	; 0x80011f <f_i_akku1_last+0x3>
     6d8:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <f_i_akku1_avg>
     6dc:	90 93 05 01 	sts	0x0105, r25	; 0x800105 <f_i_akku1_avg+0x1>
     6e0:	a0 93 06 01 	sts	0x0106, r26	; 0x800106 <f_i_akku1_avg+0x2>
     6e4:	b0 93 07 01 	sts	0x0107, r27	; 0x800107 <f_i_akku1_avg+0x3>
	
	//wait until ONOFF is released
	while(ONOFF_BUTTON_IN_PORT & (1<<ONOFF_BUTTON_IN_PIN)){
     6e8:	4a 9b       	sbis	0x09, 2	; 9
     6ea:	06 c0       	rjmp	.+12     	; 0x6f8 <main+0x13e>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6ec:	f3 e0       	ldi	r31, 0x03	; 3
     6ee:	fa 95       	dec	r31
     6f0:	f1 f7       	brne	.-4      	; 0x6ee <main+0x134>
     6f2:	00 00       	nop
     6f4:	4a 99       	sbic	0x09, 2	; 9
     6f6:	fa cf       	rjmp	.-12     	; 0x6ec <main+0x132>
	int k;
	
    while (1) 
    {			
		//shut off logic
		k=0;
     6f8:	e1 2c       	mov	r14, r1
     6fa:	f1 2c       	mov	r15, r1
		
		//determine power config
		//in future, maybe add external akku source, needs a new signal input logic
		//state machine input signal logic
		if(POWER_SENS_IN_PORT & (1<<POWER_SENS_IN_PIN)){
			power_state_sig = STATE_MAINS;
     6fc:	01 e0       	ldi	r16, 0x01	; 1
     6fe:	10 e0       	ldi	r17, 0x00	; 0
				power_state = STATE_EXTERNAL;
				
			default:
				break;
			}
			power_state_sig = -1;
     700:	cf ef       	ldi	r28, 0xFF	; 255
     702:	df ef       	ldi	r29, 0xFF	; 255
	int k;
	
    while (1) 
    {			
		//shut off logic
		k=0;
     704:	8e 2d       	mov	r24, r14
     706:	9f 2d       	mov	r25, r15
		while(ONOFF_BUTTON_IN_PORT & (1<<ONOFF_BUTTON_IN_PIN)){
     708:	0f c0       	rjmp	.+30     	; 0x728 <main+0x16e>
     70a:	21 e2       	ldi	r18, 0x21	; 33
     70c:	2a 95       	dec	r18
     70e:	f1 f7       	brne	.-4      	; 0x70c <main+0x152>
     710:	00 00       	nop
			//debouncing
			_delay_us(100);
			k++;
     712:	01 96       	adiw	r24, 0x01	; 1
			if(k>=100){
     714:	84 36       	cpi	r24, 0x64	; 100
     716:	91 05       	cpc	r25, r1
     718:	3c f0       	brlt	.+14     	; 0x728 <main+0x16e>
				//shut down
				PORTD &= ~(1<<SHDN_OUT_PIN);
     71a:	5c 98       	cbi	0x0b, 4	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     71c:	e7 ea       	ldi	r30, 0xA7	; 167
     71e:	f1 e6       	ldi	r31, 0x61	; 97
     720:	31 97       	sbiw	r30, 0x01	; 1
     722:	f1 f7       	brne	.-4      	; 0x720 <main+0x166>
     724:	00 c0       	rjmp	.+0      	; 0x726 <main+0x16c>
     726:	00 00       	nop
	
    while (1) 
    {			
		//shut off logic
		k=0;
		while(ONOFF_BUTTON_IN_PORT & (1<<ONOFF_BUTTON_IN_PIN)){
     728:	4a 99       	sbic	0x09, 2	; 9
     72a:	ef cf       	rjmp	.-34     	; 0x70a <main+0x150>
				_delay_ms(100);
			}
		}			
		
		//measurements
		read_ADC();
     72c:	0e 94 14 02 	call	0x428	; 0x428 <read_ADC>
		zero_pole_iir(&f_u_12v_power_avg, f_u_12v_power_last);
     730:	40 91 2c 01 	lds	r20, 0x012C	; 0x80012c <f_u_12v_power_last>
     734:	50 91 2d 01 	lds	r21, 0x012D	; 0x80012d <f_u_12v_power_last+0x1>
     738:	60 91 2e 01 	lds	r22, 0x012E	; 0x80012e <f_u_12v_power_last+0x2>
     73c:	70 91 2f 01 	lds	r23, 0x012F	; 0x80012f <f_u_12v_power_last+0x3>
     740:	84 e1       	ldi	r24, 0x14	; 20
     742:	91 e0       	ldi	r25, 0x01	; 1
     744:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <zero_pole_iir>
		zero_pole_iir(&f_u_24v_power_avg, f_u_24v_power_last);
     748:	40 91 30 01 	lds	r20, 0x0130	; 0x800130 <f_u_24v_power_last>
     74c:	50 91 31 01 	lds	r21, 0x0131	; 0x800131 <f_u_24v_power_last+0x1>
     750:	60 91 32 01 	lds	r22, 0x0132	; 0x800132 <f_u_24v_power_last+0x2>
     754:	70 91 33 01 	lds	r23, 0x0133	; 0x800133 <f_u_24v_power_last+0x3>
     758:	88 e1       	ldi	r24, 0x18	; 24
     75a:	91 e0       	ldi	r25, 0x01	; 1
     75c:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <zero_pole_iir>
		zero_pole_iir(&f_u_chrg_ctr0_avg, f_u_chrg_ctr0_last);
     760:	40 91 28 01 	lds	r20, 0x0128	; 0x800128 <f_u_chrg_ctr0_last>
     764:	50 91 29 01 	lds	r21, 0x0129	; 0x800129 <f_u_chrg_ctr0_last+0x1>
     768:	60 91 2a 01 	lds	r22, 0x012A	; 0x80012a <f_u_chrg_ctr0_last+0x2>
     76c:	70 91 2b 01 	lds	r23, 0x012B	; 0x80012b <f_u_chrg_ctr0_last+0x3>
     770:	80 e1       	ldi	r24, 0x10	; 16
     772:	91 e0       	ldi	r25, 0x01	; 1
     774:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <zero_pole_iir>
		zero_pole_iir(&f_u_chrg_ctr1_avg, f_u_chrg_ctr1_last);
     778:	40 91 24 01 	lds	r20, 0x0124	; 0x800124 <f_u_chrg_ctr1_last>
     77c:	50 91 25 01 	lds	r21, 0x0125	; 0x800125 <f_u_chrg_ctr1_last+0x1>
     780:	60 91 26 01 	lds	r22, 0x0126	; 0x800126 <f_u_chrg_ctr1_last+0x2>
     784:	70 91 27 01 	lds	r23, 0x0127	; 0x800127 <f_u_chrg_ctr1_last+0x3>
     788:	8c e0       	ldi	r24, 0x0C	; 12
     78a:	91 e0       	ldi	r25, 0x01	; 1
     78c:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <zero_pole_iir>
		zero_pole_iir(&f_i_akku0_avg,	  f_i_akku0_last);
     790:	40 91 20 01 	lds	r20, 0x0120	; 0x800120 <f_i_akku0_last>
     794:	50 91 21 01 	lds	r21, 0x0121	; 0x800121 <f_i_akku0_last+0x1>
     798:	60 91 22 01 	lds	r22, 0x0122	; 0x800122 <f_i_akku0_last+0x2>
     79c:	70 91 23 01 	lds	r23, 0x0123	; 0x800123 <f_i_akku0_last+0x3>
     7a0:	88 e0       	ldi	r24, 0x08	; 8
     7a2:	91 e0       	ldi	r25, 0x01	; 1
     7a4:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <zero_pole_iir>
		zero_pole_iir(&f_i_akku1_avg,	  f_i_akku1_last);
     7a8:	40 91 1c 01 	lds	r20, 0x011C	; 0x80011c <f_i_akku1_last>
     7ac:	50 91 1d 01 	lds	r21, 0x011D	; 0x80011d <f_i_akku1_last+0x1>
     7b0:	60 91 1e 01 	lds	r22, 0x011E	; 0x80011e <f_i_akku1_last+0x2>
     7b4:	70 91 1f 01 	lds	r23, 0x011F	; 0x80011f <f_i_akku1_last+0x3>
     7b8:	84 e0       	ldi	r24, 0x04	; 4
     7ba:	91 e0       	ldi	r25, 0x01	; 1
     7bc:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <zero_pole_iir>
		
		//determine power config
		//in future, maybe add external akku source, needs a new signal input logic
		//state machine input signal logic
		if(POWER_SENS_IN_PORT & (1<<POWER_SENS_IN_PIN)){
     7c0:	48 9b       	sbis	0x09, 0	; 9
     7c2:	11 c0       	rjmp	.+34     	; 0x7e6 <main+0x22c>
			power_state_sig = STATE_MAINS;
     7c4:	10 93 01 01 	sts	0x0101, r17	; 0x800101 <__data_start+0x1>
     7c8:	00 93 00 01 	sts	0x0100, r16	; 0x800100 <__data_start>
		// :( this should be an automatic generated piece of code
		// state machine logic
		switch(power_state_sig){
			
			case STATE_MAINS:
				switch(power_state){
     7cc:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <power_state>
     7d0:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <power_state+0x1>
     7d4:	81 30       	cpi	r24, 0x01	; 1
     7d6:	91 05       	cpc	r25, r1
     7d8:	f1 f0       	breq	.+60     	; 0x816 <main+0x25c>
     7da:	82 30       	cpi	r24, 0x02	; 2
     7dc:	91 05       	cpc	r25, r1
     7de:	b9 f0       	breq	.+46     	; 0x80e <main+0x254>
     7e0:	89 2b       	or	r24, r25
     7e2:	b9 f4       	brne	.+46     	; 0x812 <main+0x258>
     7e4:	11 c0       	rjmp	.+34     	; 0x808 <main+0x24e>
		//in future, maybe add external akku source, needs a new signal input logic
		//state machine input signal logic
		if(POWER_SENS_IN_PORT & (1<<POWER_SENS_IN_PIN)){
			power_state_sig = STATE_MAINS;
		}else{
			power_state_sig = STATE_AKKU;	
     7e6:	e0 92 00 01 	sts	0x0100, r14	; 0x800100 <__data_start>
     7ea:	f0 92 01 01 	sts	0x0101, r15	; 0x800101 <__data_start+0x1>
				}
				power_state = STATE_MAINS;	
				break;
				
			case STATE_AKKU:
				switch(power_state){
     7ee:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <power_state>
     7f2:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <power_state+0x1>
     7f6:	81 30       	cpi	r24, 0x01	; 1
     7f8:	91 05       	cpc	r25, r1
     7fa:	91 f0       	breq	.+36     	; 0x820 <main+0x266>
     7fc:	82 30       	cpi	r24, 0x02	; 2
     7fe:	91 05       	cpc	r25, r1
     800:	91 f0       	breq	.+36     	; 0x826 <main+0x26c>
     802:	89 2b       	or	r24, r25
     804:	91 f4       	brne	.+36     	; 0x82a <main+0x270>
     806:	13 c0       	rjmp	.+38     	; 0x82e <main+0x274>
				switch(power_state){
					case STATE_MAINS:
						break;
					case STATE_AKKU:
						power_state_akku_ex();
						power_state_mains_en();
     808:	0e 94 65 01 	call	0x2ca	; 0x2ca <power_state_mains_en>
						break;
     80c:	04 c0       	rjmp	.+8      	; 0x816 <main+0x25c>
					case STATE_EXTERNAL:						
						power_state_ext_ex();
						power_state_mains_en();		
     80e:	0e 94 65 01 	call	0x2ca	; 0x2ca <power_state_mains_en>
					default:						
						power_state_mains_en();
     812:	0e 94 65 01 	call	0x2ca	; 0x2ca <power_state_mains_en>
						break;
				}
				power_state = STATE_MAINS;	
     816:	10 93 03 01 	sts	0x0103, r17	; 0x800103 <power_state+0x1>
     81a:	00 93 02 01 	sts	0x0102, r16	; 0x800102 <power_state>
				break;
     81e:	0b c0       	rjmp	.+22     	; 0x836 <main+0x27c>
				
			case STATE_AKKU:
				switch(power_state){
					case STATE_MAINS:
						power_state_mains_ex();
						power_state_akku_en();
     820:	0e 94 63 01 	call	0x2c6	; 0x2c6 <power_state_akku_en>
						break;
     824:	04 c0       	rjmp	.+8      	; 0x82e <main+0x274>
					case STATE_AKKU:
						break;
					case STATE_EXTERNAL:
						power_state_ext_ex();
						power_state_akku_en();
     826:	0e 94 63 01 	call	0x2c6	; 0x2c6 <power_state_akku_en>
					default:
						power_state_akku_en();
     82a:	0e 94 63 01 	call	0x2c6	; 0x2c6 <power_state_akku_en>
						break;
				}
				power_state = STATE_AKKU;
     82e:	e0 92 02 01 	sts	0x0102, r14	; 0x800102 <power_state>
     832:	f0 92 03 01 	sts	0x0103, r15	; 0x800103 <power_state+0x1>
				power_state = STATE_EXTERNAL;
				
			default:
				break;
			}
			power_state_sig = -1;
     836:	d0 93 01 01 	sts	0x0101, r29	; 0x800101 <__data_start+0x1>
     83a:	c0 93 00 01 	sts	0x0100, r28	; 0x800100 <__data_start>
		
		
		switch(power_state){
     83e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <power_state>
     842:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <power_state+0x1>
     846:	01 97       	sbiw	r24, 0x01	; 1
     848:	11 f4       	brne	.+4      	; 0x84e <main+0x294>
			case STATE_MAINS:
				power_state_mains_du();
     84a:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <power_state_mains_du>
     84e:	83 ec       	ldi	r24, 0xC3	; 195
     850:	99 e0       	ldi	r25, 0x09	; 9
     852:	01 97       	sbiw	r24, 0x01	; 1
     854:	f1 f7       	brne	.-4      	; 0x852 <main+0x298>
     856:	00 c0       	rjmp	.+0      	; 0x858 <main+0x29e>
     858:	00 00       	nop
     85a:	54 cf       	rjmp	.-344    	; 0x704 <main+0x14a>

0000085c <__subsf3>:
     85c:	50 58       	subi	r21, 0x80	; 128

0000085e <__addsf3>:
     85e:	bb 27       	eor	r27, r27
     860:	aa 27       	eor	r26, r26
     862:	0e 94 46 04 	call	0x88c	; 0x88c <__addsf3x>
     866:	0c 94 ef 04 	jmp	0x9de	; 0x9de <__fp_round>
     86a:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <__fp_pscA>
     86e:	38 f0       	brcs	.+14     	; 0x87e <__addsf3+0x20>
     870:	0e 94 e8 04 	call	0x9d0	; 0x9d0 <__fp_pscB>
     874:	20 f0       	brcs	.+8      	; 0x87e <__addsf3+0x20>
     876:	39 f4       	brne	.+14     	; 0x886 <__addsf3+0x28>
     878:	9f 3f       	cpi	r25, 0xFF	; 255
     87a:	19 f4       	brne	.+6      	; 0x882 <__addsf3+0x24>
     87c:	26 f4       	brtc	.+8      	; 0x886 <__addsf3+0x28>
     87e:	0c 94 de 04 	jmp	0x9bc	; 0x9bc <__fp_nan>
     882:	0e f4       	brtc	.+2      	; 0x886 <__addsf3+0x28>
     884:	e0 95       	com	r30
     886:	e7 fb       	bst	r30, 7
     888:	0c 94 d8 04 	jmp	0x9b0	; 0x9b0 <__fp_inf>

0000088c <__addsf3x>:
     88c:	e9 2f       	mov	r30, r25
     88e:	0e 94 00 05 	call	0xa00	; 0xa00 <__fp_split3>
     892:	58 f3       	brcs	.-42     	; 0x86a <__addsf3+0xc>
     894:	ba 17       	cp	r27, r26
     896:	62 07       	cpc	r22, r18
     898:	73 07       	cpc	r23, r19
     89a:	84 07       	cpc	r24, r20
     89c:	95 07       	cpc	r25, r21
     89e:	20 f0       	brcs	.+8      	; 0x8a8 <__addsf3x+0x1c>
     8a0:	79 f4       	brne	.+30     	; 0x8c0 <__addsf3x+0x34>
     8a2:	a6 f5       	brtc	.+104    	; 0x90c <__stack+0xd>
     8a4:	0c 94 22 05 	jmp	0xa44	; 0xa44 <__fp_zero>
     8a8:	0e f4       	brtc	.+2      	; 0x8ac <__addsf3x+0x20>
     8aa:	e0 95       	com	r30
     8ac:	0b 2e       	mov	r0, r27
     8ae:	ba 2f       	mov	r27, r26
     8b0:	a0 2d       	mov	r26, r0
     8b2:	0b 01       	movw	r0, r22
     8b4:	b9 01       	movw	r22, r18
     8b6:	90 01       	movw	r18, r0
     8b8:	0c 01       	movw	r0, r24
     8ba:	ca 01       	movw	r24, r20
     8bc:	a0 01       	movw	r20, r0
     8be:	11 24       	eor	r1, r1
     8c0:	ff 27       	eor	r31, r31
     8c2:	59 1b       	sub	r21, r25
     8c4:	99 f0       	breq	.+38     	; 0x8ec <__addsf3x+0x60>
     8c6:	59 3f       	cpi	r21, 0xF9	; 249
     8c8:	50 f4       	brcc	.+20     	; 0x8de <__addsf3x+0x52>
     8ca:	50 3e       	cpi	r21, 0xE0	; 224
     8cc:	68 f1       	brcs	.+90     	; 0x928 <__stack+0x29>
     8ce:	1a 16       	cp	r1, r26
     8d0:	f0 40       	sbci	r31, 0x00	; 0
     8d2:	a2 2f       	mov	r26, r18
     8d4:	23 2f       	mov	r18, r19
     8d6:	34 2f       	mov	r19, r20
     8d8:	44 27       	eor	r20, r20
     8da:	58 5f       	subi	r21, 0xF8	; 248
     8dc:	f3 cf       	rjmp	.-26     	; 0x8c4 <__addsf3x+0x38>
     8de:	46 95       	lsr	r20
     8e0:	37 95       	ror	r19
     8e2:	27 95       	ror	r18
     8e4:	a7 95       	ror	r26
     8e6:	f0 40       	sbci	r31, 0x00	; 0
     8e8:	53 95       	inc	r21
     8ea:	c9 f7       	brne	.-14     	; 0x8de <__addsf3x+0x52>
     8ec:	7e f4       	brtc	.+30     	; 0x90c <__stack+0xd>
     8ee:	1f 16       	cp	r1, r31
     8f0:	ba 0b       	sbc	r27, r26
     8f2:	62 0b       	sbc	r22, r18
     8f4:	73 0b       	sbc	r23, r19
     8f6:	84 0b       	sbc	r24, r20
     8f8:	ba f0       	brmi	.+46     	; 0x928 <__stack+0x29>
     8fa:	91 50       	subi	r25, 0x01	; 1
     8fc:	a1 f0       	breq	.+40     	; 0x926 <__stack+0x27>
     8fe:	ff 0f       	add	r31, r31
     900:	bb 1f       	adc	r27, r27
     902:	66 1f       	adc	r22, r22
     904:	77 1f       	adc	r23, r23
     906:	88 1f       	adc	r24, r24
     908:	c2 f7       	brpl	.-16     	; 0x8fa <__addsf3x+0x6e>
     90a:	0e c0       	rjmp	.+28     	; 0x928 <__stack+0x29>
     90c:	ba 0f       	add	r27, r26
     90e:	62 1f       	adc	r22, r18
     910:	73 1f       	adc	r23, r19
     912:	84 1f       	adc	r24, r20
     914:	48 f4       	brcc	.+18     	; 0x928 <__stack+0x29>
     916:	87 95       	ror	r24
     918:	77 95       	ror	r23
     91a:	67 95       	ror	r22
     91c:	b7 95       	ror	r27
     91e:	f7 95       	ror	r31
     920:	9e 3f       	cpi	r25, 0xFE	; 254
     922:	08 f0       	brcs	.+2      	; 0x926 <__stack+0x27>
     924:	b0 cf       	rjmp	.-160    	; 0x886 <__addsf3+0x28>
     926:	93 95       	inc	r25
     928:	88 0f       	add	r24, r24
     92a:	08 f0       	brcs	.+2      	; 0x92e <__stack+0x2f>
     92c:	99 27       	eor	r25, r25
     92e:	ee 0f       	add	r30, r30
     930:	97 95       	ror	r25
     932:	87 95       	ror	r24
     934:	08 95       	ret

00000936 <__floatunsisf>:
     936:	e8 94       	clt
     938:	09 c0       	rjmp	.+18     	; 0x94c <__floatsisf+0x12>

0000093a <__floatsisf>:
     93a:	97 fb       	bst	r25, 7
     93c:	3e f4       	brtc	.+14     	; 0x94c <__floatsisf+0x12>
     93e:	90 95       	com	r25
     940:	80 95       	com	r24
     942:	70 95       	com	r23
     944:	61 95       	neg	r22
     946:	7f 4f       	sbci	r23, 0xFF	; 255
     948:	8f 4f       	sbci	r24, 0xFF	; 255
     94a:	9f 4f       	sbci	r25, 0xFF	; 255
     94c:	99 23       	and	r25, r25
     94e:	a9 f0       	breq	.+42     	; 0x97a <__floatsisf+0x40>
     950:	f9 2f       	mov	r31, r25
     952:	96 e9       	ldi	r25, 0x96	; 150
     954:	bb 27       	eor	r27, r27
     956:	93 95       	inc	r25
     958:	f6 95       	lsr	r31
     95a:	87 95       	ror	r24
     95c:	77 95       	ror	r23
     95e:	67 95       	ror	r22
     960:	b7 95       	ror	r27
     962:	f1 11       	cpse	r31, r1
     964:	f8 cf       	rjmp	.-16     	; 0x956 <__floatsisf+0x1c>
     966:	fa f4       	brpl	.+62     	; 0x9a6 <__floatsisf+0x6c>
     968:	bb 0f       	add	r27, r27
     96a:	11 f4       	brne	.+4      	; 0x970 <__floatsisf+0x36>
     96c:	60 ff       	sbrs	r22, 0
     96e:	1b c0       	rjmp	.+54     	; 0x9a6 <__floatsisf+0x6c>
     970:	6f 5f       	subi	r22, 0xFF	; 255
     972:	7f 4f       	sbci	r23, 0xFF	; 255
     974:	8f 4f       	sbci	r24, 0xFF	; 255
     976:	9f 4f       	sbci	r25, 0xFF	; 255
     978:	16 c0       	rjmp	.+44     	; 0x9a6 <__floatsisf+0x6c>
     97a:	88 23       	and	r24, r24
     97c:	11 f0       	breq	.+4      	; 0x982 <__floatsisf+0x48>
     97e:	96 e9       	ldi	r25, 0x96	; 150
     980:	11 c0       	rjmp	.+34     	; 0x9a4 <__floatsisf+0x6a>
     982:	77 23       	and	r23, r23
     984:	21 f0       	breq	.+8      	; 0x98e <__floatsisf+0x54>
     986:	9e e8       	ldi	r25, 0x8E	; 142
     988:	87 2f       	mov	r24, r23
     98a:	76 2f       	mov	r23, r22
     98c:	05 c0       	rjmp	.+10     	; 0x998 <__floatsisf+0x5e>
     98e:	66 23       	and	r22, r22
     990:	71 f0       	breq	.+28     	; 0x9ae <__floatsisf+0x74>
     992:	96 e8       	ldi	r25, 0x86	; 134
     994:	86 2f       	mov	r24, r22
     996:	70 e0       	ldi	r23, 0x00	; 0
     998:	60 e0       	ldi	r22, 0x00	; 0
     99a:	2a f0       	brmi	.+10     	; 0x9a6 <__floatsisf+0x6c>
     99c:	9a 95       	dec	r25
     99e:	66 0f       	add	r22, r22
     9a0:	77 1f       	adc	r23, r23
     9a2:	88 1f       	adc	r24, r24
     9a4:	da f7       	brpl	.-10     	; 0x99c <__floatsisf+0x62>
     9a6:	88 0f       	add	r24, r24
     9a8:	96 95       	lsr	r25
     9aa:	87 95       	ror	r24
     9ac:	97 f9       	bld	r25, 7
     9ae:	08 95       	ret

000009b0 <__fp_inf>:
     9b0:	97 f9       	bld	r25, 7
     9b2:	9f 67       	ori	r25, 0x7F	; 127
     9b4:	80 e8       	ldi	r24, 0x80	; 128
     9b6:	70 e0       	ldi	r23, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	08 95       	ret

000009bc <__fp_nan>:
     9bc:	9f ef       	ldi	r25, 0xFF	; 255
     9be:	80 ec       	ldi	r24, 0xC0	; 192
     9c0:	08 95       	ret

000009c2 <__fp_pscA>:
     9c2:	00 24       	eor	r0, r0
     9c4:	0a 94       	dec	r0
     9c6:	16 16       	cp	r1, r22
     9c8:	17 06       	cpc	r1, r23
     9ca:	18 06       	cpc	r1, r24
     9cc:	09 06       	cpc	r0, r25
     9ce:	08 95       	ret

000009d0 <__fp_pscB>:
     9d0:	00 24       	eor	r0, r0
     9d2:	0a 94       	dec	r0
     9d4:	12 16       	cp	r1, r18
     9d6:	13 06       	cpc	r1, r19
     9d8:	14 06       	cpc	r1, r20
     9da:	05 06       	cpc	r0, r21
     9dc:	08 95       	ret

000009de <__fp_round>:
     9de:	09 2e       	mov	r0, r25
     9e0:	03 94       	inc	r0
     9e2:	00 0c       	add	r0, r0
     9e4:	11 f4       	brne	.+4      	; 0x9ea <__fp_round+0xc>
     9e6:	88 23       	and	r24, r24
     9e8:	52 f0       	brmi	.+20     	; 0x9fe <__fp_round+0x20>
     9ea:	bb 0f       	add	r27, r27
     9ec:	40 f4       	brcc	.+16     	; 0x9fe <__fp_round+0x20>
     9ee:	bf 2b       	or	r27, r31
     9f0:	11 f4       	brne	.+4      	; 0x9f6 <__fp_round+0x18>
     9f2:	60 ff       	sbrs	r22, 0
     9f4:	04 c0       	rjmp	.+8      	; 0x9fe <__fp_round+0x20>
     9f6:	6f 5f       	subi	r22, 0xFF	; 255
     9f8:	7f 4f       	sbci	r23, 0xFF	; 255
     9fa:	8f 4f       	sbci	r24, 0xFF	; 255
     9fc:	9f 4f       	sbci	r25, 0xFF	; 255
     9fe:	08 95       	ret

00000a00 <__fp_split3>:
     a00:	57 fd       	sbrc	r21, 7
     a02:	90 58       	subi	r25, 0x80	; 128
     a04:	44 0f       	add	r20, r20
     a06:	55 1f       	adc	r21, r21
     a08:	59 f0       	breq	.+22     	; 0xa20 <__fp_splitA+0x10>
     a0a:	5f 3f       	cpi	r21, 0xFF	; 255
     a0c:	71 f0       	breq	.+28     	; 0xa2a <__fp_splitA+0x1a>
     a0e:	47 95       	ror	r20

00000a10 <__fp_splitA>:
     a10:	88 0f       	add	r24, r24
     a12:	97 fb       	bst	r25, 7
     a14:	99 1f       	adc	r25, r25
     a16:	61 f0       	breq	.+24     	; 0xa30 <__fp_splitA+0x20>
     a18:	9f 3f       	cpi	r25, 0xFF	; 255
     a1a:	79 f0       	breq	.+30     	; 0xa3a <__fp_splitA+0x2a>
     a1c:	87 95       	ror	r24
     a1e:	08 95       	ret
     a20:	12 16       	cp	r1, r18
     a22:	13 06       	cpc	r1, r19
     a24:	14 06       	cpc	r1, r20
     a26:	55 1f       	adc	r21, r21
     a28:	f2 cf       	rjmp	.-28     	; 0xa0e <__fp_split3+0xe>
     a2a:	46 95       	lsr	r20
     a2c:	f1 df       	rcall	.-30     	; 0xa10 <__fp_splitA>
     a2e:	08 c0       	rjmp	.+16     	; 0xa40 <__fp_splitA+0x30>
     a30:	16 16       	cp	r1, r22
     a32:	17 06       	cpc	r1, r23
     a34:	18 06       	cpc	r1, r24
     a36:	99 1f       	adc	r25, r25
     a38:	f1 cf       	rjmp	.-30     	; 0xa1c <__fp_splitA+0xc>
     a3a:	86 95       	lsr	r24
     a3c:	71 05       	cpc	r23, r1
     a3e:	61 05       	cpc	r22, r1
     a40:	08 94       	sec
     a42:	08 95       	ret

00000a44 <__fp_zero>:
     a44:	e8 94       	clt

00000a46 <__fp_szero>:
     a46:	bb 27       	eor	r27, r27
     a48:	66 27       	eor	r22, r22
     a4a:	77 27       	eor	r23, r23
     a4c:	cb 01       	movw	r24, r22
     a4e:	97 f9       	bld	r25, 7
     a50:	08 95       	ret

00000a52 <__mulsf3>:
     a52:	0e 94 3c 05 	call	0xa78	; 0xa78 <__mulsf3x>
     a56:	0c 94 ef 04 	jmp	0x9de	; 0x9de <__fp_round>
     a5a:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <__fp_pscA>
     a5e:	38 f0       	brcs	.+14     	; 0xa6e <__mulsf3+0x1c>
     a60:	0e 94 e8 04 	call	0x9d0	; 0x9d0 <__fp_pscB>
     a64:	20 f0       	brcs	.+8      	; 0xa6e <__mulsf3+0x1c>
     a66:	95 23       	and	r25, r21
     a68:	11 f0       	breq	.+4      	; 0xa6e <__mulsf3+0x1c>
     a6a:	0c 94 d8 04 	jmp	0x9b0	; 0x9b0 <__fp_inf>
     a6e:	0c 94 de 04 	jmp	0x9bc	; 0x9bc <__fp_nan>
     a72:	11 24       	eor	r1, r1
     a74:	0c 94 23 05 	jmp	0xa46	; 0xa46 <__fp_szero>

00000a78 <__mulsf3x>:
     a78:	0e 94 00 05 	call	0xa00	; 0xa00 <__fp_split3>
     a7c:	70 f3       	brcs	.-36     	; 0xa5a <__mulsf3+0x8>

00000a7e <__mulsf3_pse>:
     a7e:	95 9f       	mul	r25, r21
     a80:	c1 f3       	breq	.-16     	; 0xa72 <__mulsf3+0x20>
     a82:	95 0f       	add	r25, r21
     a84:	50 e0       	ldi	r21, 0x00	; 0
     a86:	55 1f       	adc	r21, r21
     a88:	62 9f       	mul	r22, r18
     a8a:	f0 01       	movw	r30, r0
     a8c:	72 9f       	mul	r23, r18
     a8e:	bb 27       	eor	r27, r27
     a90:	f0 0d       	add	r31, r0
     a92:	b1 1d       	adc	r27, r1
     a94:	63 9f       	mul	r22, r19
     a96:	aa 27       	eor	r26, r26
     a98:	f0 0d       	add	r31, r0
     a9a:	b1 1d       	adc	r27, r1
     a9c:	aa 1f       	adc	r26, r26
     a9e:	64 9f       	mul	r22, r20
     aa0:	66 27       	eor	r22, r22
     aa2:	b0 0d       	add	r27, r0
     aa4:	a1 1d       	adc	r26, r1
     aa6:	66 1f       	adc	r22, r22
     aa8:	82 9f       	mul	r24, r18
     aaa:	22 27       	eor	r18, r18
     aac:	b0 0d       	add	r27, r0
     aae:	a1 1d       	adc	r26, r1
     ab0:	62 1f       	adc	r22, r18
     ab2:	73 9f       	mul	r23, r19
     ab4:	b0 0d       	add	r27, r0
     ab6:	a1 1d       	adc	r26, r1
     ab8:	62 1f       	adc	r22, r18
     aba:	83 9f       	mul	r24, r19
     abc:	a0 0d       	add	r26, r0
     abe:	61 1d       	adc	r22, r1
     ac0:	22 1f       	adc	r18, r18
     ac2:	74 9f       	mul	r23, r20
     ac4:	33 27       	eor	r19, r19
     ac6:	a0 0d       	add	r26, r0
     ac8:	61 1d       	adc	r22, r1
     aca:	23 1f       	adc	r18, r19
     acc:	84 9f       	mul	r24, r20
     ace:	60 0d       	add	r22, r0
     ad0:	21 1d       	adc	r18, r1
     ad2:	82 2f       	mov	r24, r18
     ad4:	76 2f       	mov	r23, r22
     ad6:	6a 2f       	mov	r22, r26
     ad8:	11 24       	eor	r1, r1
     ada:	9f 57       	subi	r25, 0x7F	; 127
     adc:	50 40       	sbci	r21, 0x00	; 0
     ade:	9a f0       	brmi	.+38     	; 0xb06 <__mulsf3_pse+0x88>
     ae0:	f1 f0       	breq	.+60     	; 0xb1e <__mulsf3_pse+0xa0>
     ae2:	88 23       	and	r24, r24
     ae4:	4a f0       	brmi	.+18     	; 0xaf8 <__mulsf3_pse+0x7a>
     ae6:	ee 0f       	add	r30, r30
     ae8:	ff 1f       	adc	r31, r31
     aea:	bb 1f       	adc	r27, r27
     aec:	66 1f       	adc	r22, r22
     aee:	77 1f       	adc	r23, r23
     af0:	88 1f       	adc	r24, r24
     af2:	91 50       	subi	r25, 0x01	; 1
     af4:	50 40       	sbci	r21, 0x00	; 0
     af6:	a9 f7       	brne	.-22     	; 0xae2 <__mulsf3_pse+0x64>
     af8:	9e 3f       	cpi	r25, 0xFE	; 254
     afa:	51 05       	cpc	r21, r1
     afc:	80 f0       	brcs	.+32     	; 0xb1e <__mulsf3_pse+0xa0>
     afe:	0c 94 d8 04 	jmp	0x9b0	; 0x9b0 <__fp_inf>
     b02:	0c 94 23 05 	jmp	0xa46	; 0xa46 <__fp_szero>
     b06:	5f 3f       	cpi	r21, 0xFF	; 255
     b08:	e4 f3       	brlt	.-8      	; 0xb02 <__mulsf3_pse+0x84>
     b0a:	98 3e       	cpi	r25, 0xE8	; 232
     b0c:	d4 f3       	brlt	.-12     	; 0xb02 <__mulsf3_pse+0x84>
     b0e:	86 95       	lsr	r24
     b10:	77 95       	ror	r23
     b12:	67 95       	ror	r22
     b14:	b7 95       	ror	r27
     b16:	f7 95       	ror	r31
     b18:	e7 95       	ror	r30
     b1a:	9f 5f       	subi	r25, 0xFF	; 255
     b1c:	c1 f7       	brne	.-16     	; 0xb0e <__mulsf3_pse+0x90>
     b1e:	fe 2b       	or	r31, r30
     b20:	88 0f       	add	r24, r24
     b22:	91 1d       	adc	r25, r1
     b24:	96 95       	lsr	r25
     b26:	87 95       	ror	r24
     b28:	97 f9       	bld	r25, 7
     b2a:	08 95       	ret

00000b2c <__divmodhi4>:
     b2c:	97 fb       	bst	r25, 7
     b2e:	07 2e       	mov	r0, r23
     b30:	16 f4       	brtc	.+4      	; 0xb36 <__divmodhi4+0xa>
     b32:	00 94       	com	r0
     b34:	07 d0       	rcall	.+14     	; 0xb44 <__divmodhi4_neg1>
     b36:	77 fd       	sbrc	r23, 7
     b38:	09 d0       	rcall	.+18     	; 0xb4c <__divmodhi4_neg2>
     b3a:	0e 94 aa 05 	call	0xb54	; 0xb54 <__udivmodhi4>
     b3e:	07 fc       	sbrc	r0, 7
     b40:	05 d0       	rcall	.+10     	; 0xb4c <__divmodhi4_neg2>
     b42:	3e f4       	brtc	.+14     	; 0xb52 <__divmodhi4_exit>

00000b44 <__divmodhi4_neg1>:
     b44:	90 95       	com	r25
     b46:	81 95       	neg	r24
     b48:	9f 4f       	sbci	r25, 0xFF	; 255
     b4a:	08 95       	ret

00000b4c <__divmodhi4_neg2>:
     b4c:	70 95       	com	r23
     b4e:	61 95       	neg	r22
     b50:	7f 4f       	sbci	r23, 0xFF	; 255

00000b52 <__divmodhi4_exit>:
     b52:	08 95       	ret

00000b54 <__udivmodhi4>:
     b54:	aa 1b       	sub	r26, r26
     b56:	bb 1b       	sub	r27, r27
     b58:	51 e1       	ldi	r21, 0x11	; 17
     b5a:	07 c0       	rjmp	.+14     	; 0xb6a <__udivmodhi4_ep>

00000b5c <__udivmodhi4_loop>:
     b5c:	aa 1f       	adc	r26, r26
     b5e:	bb 1f       	adc	r27, r27
     b60:	a6 17       	cp	r26, r22
     b62:	b7 07       	cpc	r27, r23
     b64:	10 f0       	brcs	.+4      	; 0xb6a <__udivmodhi4_ep>
     b66:	a6 1b       	sub	r26, r22
     b68:	b7 0b       	sbc	r27, r23

00000b6a <__udivmodhi4_ep>:
     b6a:	88 1f       	adc	r24, r24
     b6c:	99 1f       	adc	r25, r25
     b6e:	5a 95       	dec	r21
     b70:	a9 f7       	brne	.-22     	; 0xb5c <__udivmodhi4_loop>
     b72:	80 95       	com	r24
     b74:	90 95       	com	r25
     b76:	bc 01       	movw	r22, r24
     b78:	cd 01       	movw	r24, r26
     b7a:	08 95       	ret

00000b7c <dtostrf>:
     b7c:	ef 92       	push	r14
     b7e:	0f 93       	push	r16
     b80:	1f 93       	push	r17
     b82:	cf 93       	push	r28
     b84:	df 93       	push	r29
     b86:	e8 01       	movw	r28, r16
     b88:	47 fd       	sbrc	r20, 7
     b8a:	02 c0       	rjmp	.+4      	; 0xb90 <dtostrf+0x14>
     b8c:	34 e0       	ldi	r19, 0x04	; 4
     b8e:	01 c0       	rjmp	.+2      	; 0xb92 <dtostrf+0x16>
     b90:	34 e1       	ldi	r19, 0x14	; 20
     b92:	e4 2f       	mov	r30, r20
     b94:	44 0f       	add	r20, r20
     b96:	ff 0b       	sbc	r31, r31
     b98:	f7 ff       	sbrs	r31, 7
     b9a:	03 c0       	rjmp	.+6      	; 0xba2 <dtostrf+0x26>
     b9c:	f1 95       	neg	r31
     b9e:	e1 95       	neg	r30
     ba0:	f1 09       	sbc	r31, r1
     ba2:	e3 2e       	mov	r14, r19
     ba4:	02 2f       	mov	r16, r18
     ba6:	2e 2f       	mov	r18, r30
     ba8:	ae 01       	movw	r20, r28
     baa:	0e 94 de 05 	call	0xbbc	; 0xbbc <dtoa_prf>
     bae:	ce 01       	movw	r24, r28
     bb0:	df 91       	pop	r29
     bb2:	cf 91       	pop	r28
     bb4:	1f 91       	pop	r17
     bb6:	0f 91       	pop	r16
     bb8:	ef 90       	pop	r14
     bba:	08 95       	ret

00000bbc <dtoa_prf>:
     bbc:	4f 92       	push	r4
     bbe:	5f 92       	push	r5
     bc0:	6f 92       	push	r6
     bc2:	7f 92       	push	r7
     bc4:	9f 92       	push	r9
     bc6:	af 92       	push	r10
     bc8:	bf 92       	push	r11
     bca:	cf 92       	push	r12
     bcc:	df 92       	push	r13
     bce:	ef 92       	push	r14
     bd0:	ff 92       	push	r15
     bd2:	0f 93       	push	r16
     bd4:	1f 93       	push	r17
     bd6:	cf 93       	push	r28
     bd8:	df 93       	push	r29
     bda:	cd b7       	in	r28, 0x3d	; 61
     bdc:	de b7       	in	r29, 0x3e	; 62
     bde:	29 97       	sbiw	r28, 0x09	; 9
     be0:	0f b6       	in	r0, 0x3f	; 63
     be2:	f8 94       	cli
     be4:	de bf       	out	0x3e, r29	; 62
     be6:	0f be       	out	0x3f, r0	; 63
     be8:	cd bf       	out	0x3d, r28	; 61
     bea:	6a 01       	movw	r12, r20
     bec:	12 2f       	mov	r17, r18
     bee:	b0 2e       	mov	r11, r16
     bf0:	2b e3       	ldi	r18, 0x3B	; 59
     bf2:	20 17       	cp	r18, r16
     bf4:	20 f0       	brcs	.+8      	; 0xbfe <dtoa_prf+0x42>
     bf6:	ff 24       	eor	r15, r15
     bf8:	f3 94       	inc	r15
     bfa:	f0 0e       	add	r15, r16
     bfc:	02 c0       	rjmp	.+4      	; 0xc02 <dtoa_prf+0x46>
     bfe:	bc e3       	ldi	r27, 0x3C	; 60
     c00:	fb 2e       	mov	r15, r27
     c02:	0f 2d       	mov	r16, r15
     c04:	27 e0       	ldi	r18, 0x07	; 7
     c06:	ae 01       	movw	r20, r28
     c08:	4f 5f       	subi	r20, 0xFF	; 255
     c0a:	5f 4f       	sbci	r21, 0xFF	; 255
     c0c:	0e 94 6c 07 	call	0xed8	; 0xed8 <__ftoa_engine>
     c10:	ac 01       	movw	r20, r24
     c12:	89 81       	ldd	r24, Y+1	; 0x01
     c14:	98 2f       	mov	r25, r24
     c16:	99 70       	andi	r25, 0x09	; 9
     c18:	91 30       	cpi	r25, 0x01	; 1
     c1a:	31 f0       	breq	.+12     	; 0xc28 <dtoa_prf+0x6c>
     c1c:	e1 fc       	sbrc	r14, 1
     c1e:	06 c0       	rjmp	.+12     	; 0xc2c <dtoa_prf+0x70>
     c20:	e0 fe       	sbrs	r14, 0
     c22:	06 c0       	rjmp	.+12     	; 0xc30 <dtoa_prf+0x74>
     c24:	90 e2       	ldi	r25, 0x20	; 32
     c26:	05 c0       	rjmp	.+10     	; 0xc32 <dtoa_prf+0x76>
     c28:	9d e2       	ldi	r25, 0x2D	; 45
     c2a:	03 c0       	rjmp	.+6      	; 0xc32 <dtoa_prf+0x76>
     c2c:	9b e2       	ldi	r25, 0x2B	; 43
     c2e:	01 c0       	rjmp	.+2      	; 0xc32 <dtoa_prf+0x76>
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	ee 2d       	mov	r30, r14
     c34:	e0 71       	andi	r30, 0x10	; 16
     c36:	83 ff       	sbrs	r24, 3
     c38:	3c c0       	rjmp	.+120    	; 0xcb2 <dtoa_prf+0xf6>
     c3a:	91 11       	cpse	r25, r1
     c3c:	02 c0       	rjmp	.+4      	; 0xc42 <dtoa_prf+0x86>
     c3e:	83 e0       	ldi	r24, 0x03	; 3
     c40:	01 c0       	rjmp	.+2      	; 0xc44 <dtoa_prf+0x88>
     c42:	84 e0       	ldi	r24, 0x04	; 4
     c44:	81 17       	cp	r24, r17
     c46:	18 f4       	brcc	.+6      	; 0xc4e <dtoa_prf+0x92>
     c48:	21 2f       	mov	r18, r17
     c4a:	28 1b       	sub	r18, r24
     c4c:	01 c0       	rjmp	.+2      	; 0xc50 <dtoa_prf+0x94>
     c4e:	20 e0       	ldi	r18, 0x00	; 0
     c50:	e1 11       	cpse	r30, r1
     c52:	0b c0       	rjmp	.+22     	; 0xc6a <dtoa_prf+0xae>
     c54:	f6 01       	movw	r30, r12
     c56:	82 2f       	mov	r24, r18
     c58:	30 e2       	ldi	r19, 0x20	; 32
     c5a:	88 23       	and	r24, r24
     c5c:	19 f0       	breq	.+6      	; 0xc64 <dtoa_prf+0xa8>
     c5e:	31 93       	st	Z+, r19
     c60:	81 50       	subi	r24, 0x01	; 1
     c62:	fb cf       	rjmp	.-10     	; 0xc5a <dtoa_prf+0x9e>
     c64:	c2 0e       	add	r12, r18
     c66:	d1 1c       	adc	r13, r1
     c68:	20 e0       	ldi	r18, 0x00	; 0
     c6a:	99 23       	and	r25, r25
     c6c:	29 f0       	breq	.+10     	; 0xc78 <dtoa_prf+0xbc>
     c6e:	d6 01       	movw	r26, r12
     c70:	9c 93       	st	X, r25
     c72:	f6 01       	movw	r30, r12
     c74:	31 96       	adiw	r30, 0x01	; 1
     c76:	6f 01       	movw	r12, r30
     c78:	c6 01       	movw	r24, r12
     c7a:	03 96       	adiw	r24, 0x03	; 3
     c7c:	e2 fe       	sbrs	r14, 2
     c7e:	0a c0       	rjmp	.+20     	; 0xc94 <dtoa_prf+0xd8>
     c80:	3e e4       	ldi	r19, 0x4E	; 78
     c82:	d6 01       	movw	r26, r12
     c84:	3c 93       	st	X, r19
     c86:	41 e4       	ldi	r20, 0x41	; 65
     c88:	11 96       	adiw	r26, 0x01	; 1
     c8a:	4c 93       	st	X, r20
     c8c:	11 97       	sbiw	r26, 0x01	; 1
     c8e:	12 96       	adiw	r26, 0x02	; 2
     c90:	3c 93       	st	X, r19
     c92:	06 c0       	rjmp	.+12     	; 0xca0 <dtoa_prf+0xe4>
     c94:	3e e6       	ldi	r19, 0x6E	; 110
     c96:	f6 01       	movw	r30, r12
     c98:	30 83       	st	Z, r19
     c9a:	41 e6       	ldi	r20, 0x61	; 97
     c9c:	41 83       	std	Z+1, r20	; 0x01
     c9e:	32 83       	std	Z+2, r19	; 0x02
     ca0:	fc 01       	movw	r30, r24
     ca2:	32 2f       	mov	r19, r18
     ca4:	40 e2       	ldi	r20, 0x20	; 32
     ca6:	33 23       	and	r19, r19
     ca8:	09 f4       	brne	.+2      	; 0xcac <dtoa_prf+0xf0>
     caa:	42 c0       	rjmp	.+132    	; 0xd30 <dtoa_prf+0x174>
     cac:	41 93       	st	Z+, r20
     cae:	31 50       	subi	r19, 0x01	; 1
     cb0:	fa cf       	rjmp	.-12     	; 0xca6 <dtoa_prf+0xea>
     cb2:	82 ff       	sbrs	r24, 2
     cb4:	44 c0       	rjmp	.+136    	; 0xd3e <dtoa_prf+0x182>
     cb6:	91 11       	cpse	r25, r1
     cb8:	02 c0       	rjmp	.+4      	; 0xcbe <dtoa_prf+0x102>
     cba:	83 e0       	ldi	r24, 0x03	; 3
     cbc:	01 c0       	rjmp	.+2      	; 0xcc0 <dtoa_prf+0x104>
     cbe:	84 e0       	ldi	r24, 0x04	; 4
     cc0:	81 17       	cp	r24, r17
     cc2:	18 f4       	brcc	.+6      	; 0xcca <dtoa_prf+0x10e>
     cc4:	21 2f       	mov	r18, r17
     cc6:	28 1b       	sub	r18, r24
     cc8:	01 c0       	rjmp	.+2      	; 0xccc <dtoa_prf+0x110>
     cca:	20 e0       	ldi	r18, 0x00	; 0
     ccc:	e1 11       	cpse	r30, r1
     cce:	0b c0       	rjmp	.+22     	; 0xce6 <dtoa_prf+0x12a>
     cd0:	f6 01       	movw	r30, r12
     cd2:	82 2f       	mov	r24, r18
     cd4:	30 e2       	ldi	r19, 0x20	; 32
     cd6:	88 23       	and	r24, r24
     cd8:	19 f0       	breq	.+6      	; 0xce0 <dtoa_prf+0x124>
     cda:	31 93       	st	Z+, r19
     cdc:	81 50       	subi	r24, 0x01	; 1
     cde:	fb cf       	rjmp	.-10     	; 0xcd6 <dtoa_prf+0x11a>
     ce0:	c2 0e       	add	r12, r18
     ce2:	d1 1c       	adc	r13, r1
     ce4:	20 e0       	ldi	r18, 0x00	; 0
     ce6:	99 23       	and	r25, r25
     ce8:	29 f0       	breq	.+10     	; 0xcf4 <dtoa_prf+0x138>
     cea:	d6 01       	movw	r26, r12
     cec:	9c 93       	st	X, r25
     cee:	f6 01       	movw	r30, r12
     cf0:	31 96       	adiw	r30, 0x01	; 1
     cf2:	6f 01       	movw	r12, r30
     cf4:	c6 01       	movw	r24, r12
     cf6:	03 96       	adiw	r24, 0x03	; 3
     cf8:	e2 fe       	sbrs	r14, 2
     cfa:	0b c0       	rjmp	.+22     	; 0xd12 <dtoa_prf+0x156>
     cfc:	39 e4       	ldi	r19, 0x49	; 73
     cfe:	d6 01       	movw	r26, r12
     d00:	3c 93       	st	X, r19
     d02:	3e e4       	ldi	r19, 0x4E	; 78
     d04:	11 96       	adiw	r26, 0x01	; 1
     d06:	3c 93       	st	X, r19
     d08:	11 97       	sbiw	r26, 0x01	; 1
     d0a:	36 e4       	ldi	r19, 0x46	; 70
     d0c:	12 96       	adiw	r26, 0x02	; 2
     d0e:	3c 93       	st	X, r19
     d10:	07 c0       	rjmp	.+14     	; 0xd20 <dtoa_prf+0x164>
     d12:	39 e6       	ldi	r19, 0x69	; 105
     d14:	f6 01       	movw	r30, r12
     d16:	30 83       	st	Z, r19
     d18:	3e e6       	ldi	r19, 0x6E	; 110
     d1a:	31 83       	std	Z+1, r19	; 0x01
     d1c:	36 e6       	ldi	r19, 0x66	; 102
     d1e:	32 83       	std	Z+2, r19	; 0x02
     d20:	fc 01       	movw	r30, r24
     d22:	32 2f       	mov	r19, r18
     d24:	40 e2       	ldi	r20, 0x20	; 32
     d26:	33 23       	and	r19, r19
     d28:	19 f0       	breq	.+6      	; 0xd30 <dtoa_prf+0x174>
     d2a:	41 93       	st	Z+, r20
     d2c:	31 50       	subi	r19, 0x01	; 1
     d2e:	fb cf       	rjmp	.-10     	; 0xd26 <dtoa_prf+0x16a>
     d30:	fc 01       	movw	r30, r24
     d32:	e2 0f       	add	r30, r18
     d34:	f1 1d       	adc	r31, r1
     d36:	10 82       	st	Z, r1
     d38:	8e ef       	ldi	r24, 0xFE	; 254
     d3a:	9f ef       	ldi	r25, 0xFF	; 255
     d3c:	b7 c0       	rjmp	.+366    	; 0xeac <dtoa_prf+0x2f0>
     d3e:	f1 e0       	ldi	r31, 0x01	; 1
     d40:	91 11       	cpse	r25, r1
     d42:	01 c0       	rjmp	.+2      	; 0xd46 <dtoa_prf+0x18a>
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	6f 2f       	mov	r22, r31
     d48:	70 e0       	ldi	r23, 0x00	; 0
     d4a:	14 16       	cp	r1, r20
     d4c:	15 06       	cpc	r1, r21
     d4e:	24 f4       	brge	.+8      	; 0xd58 <dtoa_prf+0x19c>
     d50:	9a 01       	movw	r18, r20
     d52:	2f 5f       	subi	r18, 0xFF	; 255
     d54:	3f 4f       	sbci	r19, 0xFF	; 255
     d56:	02 c0       	rjmp	.+4      	; 0xd5c <dtoa_prf+0x1a0>
     d58:	21 e0       	ldi	r18, 0x01	; 1
     d5a:	30 e0       	ldi	r19, 0x00	; 0
     d5c:	26 0f       	add	r18, r22
     d5e:	37 1f       	adc	r19, r23
     d60:	bb 20       	and	r11, r11
     d62:	29 f0       	breq	.+10     	; 0xd6e <dtoa_prf+0x1b2>
     d64:	6b 2d       	mov	r22, r11
     d66:	70 e0       	ldi	r23, 0x00	; 0
     d68:	6f 5f       	subi	r22, 0xFF	; 255
     d6a:	7f 4f       	sbci	r23, 0xFF	; 255
     d6c:	02 c0       	rjmp	.+4      	; 0xd72 <dtoa_prf+0x1b6>
     d6e:	60 e0       	ldi	r22, 0x00	; 0
     d70:	70 e0       	ldi	r23, 0x00	; 0
     d72:	26 0f       	add	r18, r22
     d74:	37 1f       	adc	r19, r23
     d76:	61 2f       	mov	r22, r17
     d78:	70 e0       	ldi	r23, 0x00	; 0
     d7a:	26 17       	cp	r18, r22
     d7c:	37 07       	cpc	r19, r23
     d7e:	1c f4       	brge	.+6      	; 0xd86 <dtoa_prf+0x1ca>
     d80:	12 1b       	sub	r17, r18
     d82:	21 2f       	mov	r18, r17
     d84:	01 c0       	rjmp	.+2      	; 0xd88 <dtoa_prf+0x1cc>
     d86:	20 e0       	ldi	r18, 0x00	; 0
     d88:	3e 2d       	mov	r19, r14
     d8a:	38 71       	andi	r19, 0x18	; 24
     d8c:	59 f4       	brne	.+22     	; 0xda4 <dtoa_prf+0x1e8>
     d8e:	d6 01       	movw	r26, r12
     d90:	32 2f       	mov	r19, r18
     d92:	60 e2       	ldi	r22, 0x20	; 32
     d94:	33 23       	and	r19, r19
     d96:	19 f0       	breq	.+6      	; 0xd9e <dtoa_prf+0x1e2>
     d98:	6d 93       	st	X+, r22
     d9a:	31 50       	subi	r19, 0x01	; 1
     d9c:	fb cf       	rjmp	.-10     	; 0xd94 <dtoa_prf+0x1d8>
     d9e:	c2 0e       	add	r12, r18
     da0:	d1 1c       	adc	r13, r1
     da2:	20 e0       	ldi	r18, 0x00	; 0
     da4:	ff 23       	and	r31, r31
     da6:	31 f0       	breq	.+12     	; 0xdb4 <dtoa_prf+0x1f8>
     da8:	d6 01       	movw	r26, r12
     daa:	9c 93       	st	X, r25
     dac:	b6 01       	movw	r22, r12
     dae:	6f 5f       	subi	r22, 0xFF	; 255
     db0:	7f 4f       	sbci	r23, 0xFF	; 255
     db2:	6b 01       	movw	r12, r22
     db4:	e1 11       	cpse	r30, r1
     db6:	0b c0       	rjmp	.+22     	; 0xdce <dtoa_prf+0x212>
     db8:	f6 01       	movw	r30, r12
     dba:	92 2f       	mov	r25, r18
     dbc:	30 e3       	ldi	r19, 0x30	; 48
     dbe:	99 23       	and	r25, r25
     dc0:	19 f0       	breq	.+6      	; 0xdc8 <dtoa_prf+0x20c>
     dc2:	31 93       	st	Z+, r19
     dc4:	91 50       	subi	r25, 0x01	; 1
     dc6:	fb cf       	rjmp	.-10     	; 0xdbe <dtoa_prf+0x202>
     dc8:	c2 0e       	add	r12, r18
     dca:	d1 1c       	adc	r13, r1
     dcc:	20 e0       	ldi	r18, 0x00	; 0
     dce:	9f 2d       	mov	r25, r15
     dd0:	94 0f       	add	r25, r20
     dd2:	3a 81       	ldd	r19, Y+2	; 0x02
     dd4:	78 2f       	mov	r23, r24
     dd6:	70 71       	andi	r23, 0x10	; 16
     dd8:	a7 2e       	mov	r10, r23
     dda:	84 ff       	sbrs	r24, 4
     ddc:	03 c0       	rjmp	.+6      	; 0xde4 <dtoa_prf+0x228>
     dde:	31 33       	cpi	r19, 0x31	; 49
     de0:	09 f4       	brne	.+2      	; 0xde4 <dtoa_prf+0x228>
     de2:	91 50       	subi	r25, 0x01	; 1
     de4:	19 16       	cp	r1, r25
     de6:	24 f4       	brge	.+8      	; 0xdf0 <dtoa_prf+0x234>
     de8:	99 30       	cpi	r25, 0x09	; 9
     dea:	18 f0       	brcs	.+6      	; 0xdf2 <dtoa_prf+0x236>
     dec:	98 e0       	ldi	r25, 0x08	; 8
     dee:	01 c0       	rjmp	.+2      	; 0xdf2 <dtoa_prf+0x236>
     df0:	91 e0       	ldi	r25, 0x01	; 1
     df2:	e4 2f       	mov	r30, r20
     df4:	85 2f       	mov	r24, r21
     df6:	57 ff       	sbrs	r21, 7
     df8:	02 c0       	rjmp	.+4      	; 0xdfe <dtoa_prf+0x242>
     dfa:	e0 e0       	ldi	r30, 0x00	; 0
     dfc:	80 e0       	ldi	r24, 0x00	; 0
     dfe:	6e 2f       	mov	r22, r30
     e00:	78 2f       	mov	r23, r24
     e02:	e0 e0       	ldi	r30, 0x00	; 0
     e04:	f0 e0       	ldi	r31, 0x00	; 0
     e06:	ae e2       	ldi	r26, 0x2E	; 46
     e08:	9a 2e       	mov	r9, r26
     e0a:	3a 01       	movw	r6, r20
     e0c:	69 1a       	sub	r6, r25
     e0e:	71 08       	sbc	r7, r1
     e10:	2a 01       	movw	r4, r20
     e12:	46 1a       	sub	r4, r22
     e14:	57 0a       	sbc	r5, r23
     e16:	0b 2d       	mov	r16, r11
     e18:	10 e0       	ldi	r17, 0x00	; 0
     e1a:	11 95       	neg	r17
     e1c:	01 95       	neg	r16
     e1e:	11 09       	sbc	r17, r1
     e20:	6f 3f       	cpi	r22, 0xFF	; 255
     e22:	8f ef       	ldi	r24, 0xFF	; 255
     e24:	78 07       	cpc	r23, r24
     e26:	29 f4       	brne	.+10     	; 0xe32 <dtoa_prf+0x276>
     e28:	d6 01       	movw	r26, r12
     e2a:	9c 92       	st	X, r9
     e2c:	c6 01       	movw	r24, r12
     e2e:	01 96       	adiw	r24, 0x01	; 1
     e30:	6c 01       	movw	r12, r24
     e32:	46 17       	cp	r20, r22
     e34:	57 07       	cpc	r21, r23
     e36:	84 f0       	brlt	.+32     	; 0xe58 <dtoa_prf+0x29c>
     e38:	66 16       	cp	r6, r22
     e3a:	77 06       	cpc	r7, r23
     e3c:	6c f4       	brge	.+26     	; 0xe58 <dtoa_prf+0x29c>
     e3e:	7f 01       	movw	r14, r30
     e40:	e4 0c       	add	r14, r4
     e42:	f5 1c       	adc	r15, r5
     e44:	a1 e0       	ldi	r26, 0x01	; 1
     e46:	b0 e0       	ldi	r27, 0x00	; 0
     e48:	ac 0f       	add	r26, r28
     e4a:	bd 1f       	adc	r27, r29
     e4c:	ea 0e       	add	r14, r26
     e4e:	fb 1e       	adc	r15, r27
     e50:	d7 01       	movw	r26, r14
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	bc 90       	ld	r11, X
     e56:	02 c0       	rjmp	.+4      	; 0xe5c <dtoa_prf+0x2a0>
     e58:	90 e3       	ldi	r25, 0x30	; 48
     e5a:	b9 2e       	mov	r11, r25
     e5c:	61 50       	subi	r22, 0x01	; 1
     e5e:	71 09       	sbc	r23, r1
     e60:	31 96       	adiw	r30, 0x01	; 1
     e62:	c6 01       	movw	r24, r12
     e64:	01 96       	adiw	r24, 0x01	; 1
     e66:	7c 01       	movw	r14, r24
     e68:	60 17       	cp	r22, r16
     e6a:	71 07       	cpc	r23, r17
     e6c:	24 f0       	brlt	.+8      	; 0xe76 <dtoa_prf+0x2ba>
     e6e:	d6 01       	movw	r26, r12
     e70:	bc 92       	st	X, r11
     e72:	6c 01       	movw	r12, r24
     e74:	d5 cf       	rjmp	.-86     	; 0xe20 <dtoa_prf+0x264>
     e76:	64 17       	cp	r22, r20
     e78:	75 07       	cpc	r23, r21
     e7a:	41 f4       	brne	.+16     	; 0xe8c <dtoa_prf+0x2d0>
     e7c:	36 33       	cpi	r19, 0x36	; 54
     e7e:	20 f4       	brcc	.+8      	; 0xe88 <dtoa_prf+0x2cc>
     e80:	35 33       	cpi	r19, 0x35	; 53
     e82:	21 f4       	brne	.+8      	; 0xe8c <dtoa_prf+0x2d0>
     e84:	a1 10       	cpse	r10, r1
     e86:	02 c0       	rjmp	.+4      	; 0xe8c <dtoa_prf+0x2d0>
     e88:	81 e3       	ldi	r24, 0x31	; 49
     e8a:	b8 2e       	mov	r11, r24
     e8c:	f6 01       	movw	r30, r12
     e8e:	b0 82       	st	Z, r11
     e90:	f7 01       	movw	r30, r14
     e92:	82 2f       	mov	r24, r18
     e94:	90 e2       	ldi	r25, 0x20	; 32
     e96:	88 23       	and	r24, r24
     e98:	19 f0       	breq	.+6      	; 0xea0 <dtoa_prf+0x2e4>
     e9a:	91 93       	st	Z+, r25
     e9c:	81 50       	subi	r24, 0x01	; 1
     e9e:	fb cf       	rjmp	.-10     	; 0xe96 <dtoa_prf+0x2da>
     ea0:	f7 01       	movw	r30, r14
     ea2:	e2 0f       	add	r30, r18
     ea4:	f1 1d       	adc	r31, r1
     ea6:	10 82       	st	Z, r1
     ea8:	80 e0       	ldi	r24, 0x00	; 0
     eaa:	90 e0       	ldi	r25, 0x00	; 0
     eac:	29 96       	adiw	r28, 0x09	; 9
     eae:	0f b6       	in	r0, 0x3f	; 63
     eb0:	f8 94       	cli
     eb2:	de bf       	out	0x3e, r29	; 62
     eb4:	0f be       	out	0x3f, r0	; 63
     eb6:	cd bf       	out	0x3d, r28	; 61
     eb8:	df 91       	pop	r29
     eba:	cf 91       	pop	r28
     ebc:	1f 91       	pop	r17
     ebe:	0f 91       	pop	r16
     ec0:	ff 90       	pop	r15
     ec2:	ef 90       	pop	r14
     ec4:	df 90       	pop	r13
     ec6:	cf 90       	pop	r12
     ec8:	bf 90       	pop	r11
     eca:	af 90       	pop	r10
     ecc:	9f 90       	pop	r9
     ece:	7f 90       	pop	r7
     ed0:	6f 90       	pop	r6
     ed2:	5f 90       	pop	r5
     ed4:	4f 90       	pop	r4
     ed6:	08 95       	ret

00000ed8 <__ftoa_engine>:
     ed8:	28 30       	cpi	r18, 0x08	; 8
     eda:	08 f0       	brcs	.+2      	; 0xede <__ftoa_engine+0x6>
     edc:	27 e0       	ldi	r18, 0x07	; 7
     ede:	33 27       	eor	r19, r19
     ee0:	da 01       	movw	r26, r20
     ee2:	99 0f       	add	r25, r25
     ee4:	31 1d       	adc	r19, r1
     ee6:	87 fd       	sbrc	r24, 7
     ee8:	91 60       	ori	r25, 0x01	; 1
     eea:	00 96       	adiw	r24, 0x00	; 0
     eec:	61 05       	cpc	r22, r1
     eee:	71 05       	cpc	r23, r1
     ef0:	39 f4       	brne	.+14     	; 0xf00 <__ftoa_engine+0x28>
     ef2:	32 60       	ori	r19, 0x02	; 2
     ef4:	2e 5f       	subi	r18, 0xFE	; 254
     ef6:	3d 93       	st	X+, r19
     ef8:	30 e3       	ldi	r19, 0x30	; 48
     efa:	2a 95       	dec	r18
     efc:	e1 f7       	brne	.-8      	; 0xef6 <__ftoa_engine+0x1e>
     efe:	08 95       	ret
     f00:	9f 3f       	cpi	r25, 0xFF	; 255
     f02:	30 f0       	brcs	.+12     	; 0xf10 <__ftoa_engine+0x38>
     f04:	80 38       	cpi	r24, 0x80	; 128
     f06:	71 05       	cpc	r23, r1
     f08:	61 05       	cpc	r22, r1
     f0a:	09 f0       	breq	.+2      	; 0xf0e <__ftoa_engine+0x36>
     f0c:	3c 5f       	subi	r19, 0xFC	; 252
     f0e:	3c 5f       	subi	r19, 0xFC	; 252
     f10:	3d 93       	st	X+, r19
     f12:	91 30       	cpi	r25, 0x01	; 1
     f14:	08 f0       	brcs	.+2      	; 0xf18 <__ftoa_engine+0x40>
     f16:	80 68       	ori	r24, 0x80	; 128
     f18:	91 1d       	adc	r25, r1
     f1a:	df 93       	push	r29
     f1c:	cf 93       	push	r28
     f1e:	1f 93       	push	r17
     f20:	0f 93       	push	r16
     f22:	ff 92       	push	r15
     f24:	ef 92       	push	r14
     f26:	19 2f       	mov	r17, r25
     f28:	98 7f       	andi	r25, 0xF8	; 248
     f2a:	96 95       	lsr	r25
     f2c:	e9 2f       	mov	r30, r25
     f2e:	96 95       	lsr	r25
     f30:	96 95       	lsr	r25
     f32:	e9 0f       	add	r30, r25
     f34:	ff 27       	eor	r31, r31
     f36:	ee 53       	subi	r30, 0x3E	; 62
     f38:	ff 4f       	sbci	r31, 0xFF	; 255
     f3a:	99 27       	eor	r25, r25
     f3c:	33 27       	eor	r19, r19
     f3e:	ee 24       	eor	r14, r14
     f40:	ff 24       	eor	r15, r15
     f42:	a7 01       	movw	r20, r14
     f44:	e7 01       	movw	r28, r14
     f46:	05 90       	lpm	r0, Z+
     f48:	08 94       	sec
     f4a:	07 94       	ror	r0
     f4c:	28 f4       	brcc	.+10     	; 0xf58 <__ftoa_engine+0x80>
     f4e:	36 0f       	add	r19, r22
     f50:	e7 1e       	adc	r14, r23
     f52:	f8 1e       	adc	r15, r24
     f54:	49 1f       	adc	r20, r25
     f56:	51 1d       	adc	r21, r1
     f58:	66 0f       	add	r22, r22
     f5a:	77 1f       	adc	r23, r23
     f5c:	88 1f       	adc	r24, r24
     f5e:	99 1f       	adc	r25, r25
     f60:	06 94       	lsr	r0
     f62:	a1 f7       	brne	.-24     	; 0xf4c <__ftoa_engine+0x74>
     f64:	05 90       	lpm	r0, Z+
     f66:	07 94       	ror	r0
     f68:	28 f4       	brcc	.+10     	; 0xf74 <__ftoa_engine+0x9c>
     f6a:	e7 0e       	add	r14, r23
     f6c:	f8 1e       	adc	r15, r24
     f6e:	49 1f       	adc	r20, r25
     f70:	56 1f       	adc	r21, r22
     f72:	c1 1d       	adc	r28, r1
     f74:	77 0f       	add	r23, r23
     f76:	88 1f       	adc	r24, r24
     f78:	99 1f       	adc	r25, r25
     f7a:	66 1f       	adc	r22, r22
     f7c:	06 94       	lsr	r0
     f7e:	a1 f7       	brne	.-24     	; 0xf68 <__ftoa_engine+0x90>
     f80:	05 90       	lpm	r0, Z+
     f82:	07 94       	ror	r0
     f84:	28 f4       	brcc	.+10     	; 0xf90 <__ftoa_engine+0xb8>
     f86:	f8 0e       	add	r15, r24
     f88:	49 1f       	adc	r20, r25
     f8a:	56 1f       	adc	r21, r22
     f8c:	c7 1f       	adc	r28, r23
     f8e:	d1 1d       	adc	r29, r1
     f90:	88 0f       	add	r24, r24
     f92:	99 1f       	adc	r25, r25
     f94:	66 1f       	adc	r22, r22
     f96:	77 1f       	adc	r23, r23
     f98:	06 94       	lsr	r0
     f9a:	a1 f7       	brne	.-24     	; 0xf84 <__ftoa_engine+0xac>
     f9c:	05 90       	lpm	r0, Z+
     f9e:	07 94       	ror	r0
     fa0:	20 f4       	brcc	.+8      	; 0xfaa <__ftoa_engine+0xd2>
     fa2:	49 0f       	add	r20, r25
     fa4:	56 1f       	adc	r21, r22
     fa6:	c7 1f       	adc	r28, r23
     fa8:	d8 1f       	adc	r29, r24
     faa:	99 0f       	add	r25, r25
     fac:	66 1f       	adc	r22, r22
     fae:	77 1f       	adc	r23, r23
     fb0:	88 1f       	adc	r24, r24
     fb2:	06 94       	lsr	r0
     fb4:	a9 f7       	brne	.-22     	; 0xfa0 <__ftoa_engine+0xc8>
     fb6:	84 91       	lpm	r24, Z
     fb8:	10 95       	com	r17
     fba:	17 70       	andi	r17, 0x07	; 7
     fbc:	41 f0       	breq	.+16     	; 0xfce <__ftoa_engine+0xf6>
     fbe:	d6 95       	lsr	r29
     fc0:	c7 95       	ror	r28
     fc2:	57 95       	ror	r21
     fc4:	47 95       	ror	r20
     fc6:	f7 94       	ror	r15
     fc8:	e7 94       	ror	r14
     fca:	1a 95       	dec	r17
     fcc:	c1 f7       	brne	.-16     	; 0xfbe <__ftoa_engine+0xe6>
     fce:	e8 e6       	ldi	r30, 0x68	; 104
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	68 94       	set
     fd4:	15 90       	lpm	r1, Z+
     fd6:	15 91       	lpm	r17, Z+
     fd8:	35 91       	lpm	r19, Z+
     fda:	65 91       	lpm	r22, Z+
     fdc:	95 91       	lpm	r25, Z+
     fde:	05 90       	lpm	r0, Z+
     fe0:	7f e2       	ldi	r23, 0x2F	; 47
     fe2:	73 95       	inc	r23
     fe4:	e1 18       	sub	r14, r1
     fe6:	f1 0a       	sbc	r15, r17
     fe8:	43 0b       	sbc	r20, r19
     fea:	56 0b       	sbc	r21, r22
     fec:	c9 0b       	sbc	r28, r25
     fee:	d0 09       	sbc	r29, r0
     ff0:	c0 f7       	brcc	.-16     	; 0xfe2 <__ftoa_engine+0x10a>
     ff2:	e1 0c       	add	r14, r1
     ff4:	f1 1e       	adc	r15, r17
     ff6:	43 1f       	adc	r20, r19
     ff8:	56 1f       	adc	r21, r22
     ffa:	c9 1f       	adc	r28, r25
     ffc:	d0 1d       	adc	r29, r0
     ffe:	7e f4       	brtc	.+30     	; 0x101e <__ftoa_engine+0x146>
    1000:	70 33       	cpi	r23, 0x30	; 48
    1002:	11 f4       	brne	.+4      	; 0x1008 <__ftoa_engine+0x130>
    1004:	8a 95       	dec	r24
    1006:	e6 cf       	rjmp	.-52     	; 0xfd4 <__ftoa_engine+0xfc>
    1008:	e8 94       	clt
    100a:	01 50       	subi	r16, 0x01	; 1
    100c:	30 f0       	brcs	.+12     	; 0x101a <__ftoa_engine+0x142>
    100e:	08 0f       	add	r16, r24
    1010:	0a f4       	brpl	.+2      	; 0x1014 <__ftoa_engine+0x13c>
    1012:	00 27       	eor	r16, r16
    1014:	02 17       	cp	r16, r18
    1016:	08 f4       	brcc	.+2      	; 0x101a <__ftoa_engine+0x142>
    1018:	20 2f       	mov	r18, r16
    101a:	23 95       	inc	r18
    101c:	02 2f       	mov	r16, r18
    101e:	7a 33       	cpi	r23, 0x3A	; 58
    1020:	28 f0       	brcs	.+10     	; 0x102c <__ftoa_engine+0x154>
    1022:	79 e3       	ldi	r23, 0x39	; 57
    1024:	7d 93       	st	X+, r23
    1026:	2a 95       	dec	r18
    1028:	e9 f7       	brne	.-6      	; 0x1024 <__ftoa_engine+0x14c>
    102a:	10 c0       	rjmp	.+32     	; 0x104c <__ftoa_engine+0x174>
    102c:	7d 93       	st	X+, r23
    102e:	2a 95       	dec	r18
    1030:	89 f6       	brne	.-94     	; 0xfd4 <__ftoa_engine+0xfc>
    1032:	06 94       	lsr	r0
    1034:	97 95       	ror	r25
    1036:	67 95       	ror	r22
    1038:	37 95       	ror	r19
    103a:	17 95       	ror	r17
    103c:	17 94       	ror	r1
    103e:	e1 18       	sub	r14, r1
    1040:	f1 0a       	sbc	r15, r17
    1042:	43 0b       	sbc	r20, r19
    1044:	56 0b       	sbc	r21, r22
    1046:	c9 0b       	sbc	r28, r25
    1048:	d0 09       	sbc	r29, r0
    104a:	98 f0       	brcs	.+38     	; 0x1072 <__ftoa_engine+0x19a>
    104c:	23 95       	inc	r18
    104e:	7e 91       	ld	r23, -X
    1050:	73 95       	inc	r23
    1052:	7a 33       	cpi	r23, 0x3A	; 58
    1054:	08 f0       	brcs	.+2      	; 0x1058 <__ftoa_engine+0x180>
    1056:	70 e3       	ldi	r23, 0x30	; 48
    1058:	7c 93       	st	X, r23
    105a:	20 13       	cpse	r18, r16
    105c:	b8 f7       	brcc	.-18     	; 0x104c <__ftoa_engine+0x174>
    105e:	7e 91       	ld	r23, -X
    1060:	70 61       	ori	r23, 0x10	; 16
    1062:	7d 93       	st	X+, r23
    1064:	30 f0       	brcs	.+12     	; 0x1072 <__ftoa_engine+0x19a>
    1066:	83 95       	inc	r24
    1068:	71 e3       	ldi	r23, 0x31	; 49
    106a:	7d 93       	st	X+, r23
    106c:	70 e3       	ldi	r23, 0x30	; 48
    106e:	2a 95       	dec	r18
    1070:	e1 f7       	brne	.-8      	; 0x106a <__ftoa_engine+0x192>
    1072:	11 24       	eor	r1, r1
    1074:	ef 90       	pop	r14
    1076:	ff 90       	pop	r15
    1078:	0f 91       	pop	r16
    107a:	1f 91       	pop	r17
    107c:	cf 91       	pop	r28
    107e:	df 91       	pop	r29
    1080:	99 27       	eor	r25, r25
    1082:	87 fd       	sbrc	r24, 7
    1084:	90 95       	com	r25
    1086:	08 95       	ret

00001088 <_exit>:
    1088:	f8 94       	cli

0000108a <__stop_program>:
    108a:	ff cf       	rjmp	.-2      	; 0x108a <__stop_program>
