{"vcs1":{"timestamp_begin":1684330721.062685611, "rt":1.55, "ut":0.56, "st":0.26}}
{"vcselab":{"timestamp_begin":1684330722.704482973, "rt":1.02, "ut":0.34, "st":0.07}}
{"link":{"timestamp_begin":1684330723.793674777, "rt":0.80, "ut":0.41, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684330720.393271407}
{"VCS_COMP_START_TIME": 1684330720.393271407}
{"VCS_COMP_END_TIME": 1684330727.334048078}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350056}}
{"stitch_vcselab": {"peak_mem": 222368}}
