
LaserMscBootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002760  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08002890  08002890  00012890  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002990  08002990  00020154  2**0
                  CONTENTS
  4 .ARM          00000000  08002990  08002990  00020154  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002990  08002990  00020154  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002990  08002990  00012990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002994  08002994  00012994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000154  20000000  08002998  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d54  20000154  08002aec  00020154  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ea8  08002aec  00020ea8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020154  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d3c  00000000  00000000  0002017d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004740  00000000  00000000  00037eb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000532d  00000000  00000000  0003c5f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000c60  00000000  00000000  00041928  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000e68  00000000  00000000  00042588  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00012098  00000000  00000000  000433f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000f3cf  00000000  00000000  00055488  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0004aba8  00000000  00000000  00064857  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000af3ff  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001c74  00000000  00000000  000af47c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000154 	.word	0x20000154
 800014c:	00000000 	.word	0x00000000
 8000150:	08002878 	.word	0x08002878

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000158 	.word	0x20000158
 800016c:	08002878 	.word	0x08002878

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000180:	4b37      	ldr	r3, [pc, #220]	; (8000260 <SystemInit+0xe0>)
{
 8000182:	b082      	sub	sp, #8
  RCC->CR |= (uint32_t)0x00000001;
 8000184:	681a      	ldr	r2, [r3, #0]
 8000186:	f042 0201 	orr.w	r2, r2, #1
 800018a:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800018c:	6859      	ldr	r1, [r3, #4]
 800018e:	4a35      	ldr	r2, [pc, #212]	; (8000264 <SystemInit+0xe4>)
 8000190:	400a      	ands	r2, r1
 8000192:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000194:	681a      	ldr	r2, [r3, #0]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
    StartUpCounter++;  
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000196:	f64f 71ff 	movw	r1, #65535	; 0xffff
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800019a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800019e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80001a2:	601a      	str	r2, [r3, #0]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80001a4:	681a      	ldr	r2, [r3, #0]
 80001a6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80001aa:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80001ac:	685a      	ldr	r2, [r3, #4]
 80001ae:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80001b2:	605a      	str	r2, [r3, #4]
  RCC->CIR = 0x009F0000;
 80001b4:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80001b8:	609a      	str	r2, [r3, #8]
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80001ba:	2200      	movs	r2, #0
 80001bc:	9200      	str	r2, [sp, #0]
 80001be:	9201      	str	r2, [sp, #4]
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80001c0:	681a      	ldr	r2, [r3, #0]
 80001c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80001c6:	601a      	str	r2, [r3, #0]
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80001c8:	681a      	ldr	r2, [r3, #0]
 80001ca:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80001ce:	9201      	str	r2, [sp, #4]
    StartUpCounter++;  
 80001d0:	9a00      	ldr	r2, [sp, #0]
 80001d2:	3201      	adds	r2, #1
 80001d4:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80001d6:	9a01      	ldr	r2, [sp, #4]
 80001d8:	b912      	cbnz	r2, 80001e0 <SystemInit+0x60>
 80001da:	9a00      	ldr	r2, [sp, #0]
 80001dc:	428a      	cmp	r2, r1
 80001de:	d1f3      	bne.n	80001c8 <SystemInit+0x48>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80001e0:	681a      	ldr	r2, [r3, #0]
 80001e2:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 80001e6:	bf18      	it	ne
 80001e8:	2201      	movne	r2, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80001ea:	9201      	str	r2, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80001ec:	9a01      	ldr	r2, [sp, #4]
 80001ee:	2a01      	cmp	r2, #1
 80001f0:	d130      	bne.n	8000254 <SystemInit+0xd4>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80001f2:	4a1d      	ldr	r2, [pc, #116]	; (8000268 <SystemInit+0xe8>)
 80001f4:	6811      	ldr	r1, [r2, #0]
 80001f6:	f041 0110 	orr.w	r1, r1, #16
 80001fa:	6011      	str	r1, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80001fc:	6811      	ldr	r1, [r2, #0]
 80001fe:	f021 0103 	bic.w	r1, r1, #3
 8000202:	6011      	str	r1, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8000204:	6811      	ldr	r1, [r2, #0]
 8000206:	f041 0102 	orr.w	r1, r1, #2
 800020a:	6011      	str	r1, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800020c:	685a      	ldr	r2, [r3, #4]
 800020e:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000210:	685a      	ldr	r2, [r3, #4]
 8000212:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000214:	685a      	ldr	r2, [r3, #4]
 8000216:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800021a:	605a      	str	r2, [r3, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 800021c:	685a      	ldr	r2, [r3, #4]
 800021e:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8000222:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000224:	685a      	ldr	r2, [r3, #4]
 8000226:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 800022a:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800022c:	681a      	ldr	r2, [r3, #0]
 800022e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000232:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000234:	681a      	ldr	r2, [r3, #0]
 8000236:	0192      	lsls	r2, r2, #6
 8000238:	d5fc      	bpl.n	8000234 <SystemInit+0xb4>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800023a:	685a      	ldr	r2, [r3, #4]
 800023c:	f022 0203 	bic.w	r2, r2, #3
 8000240:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000242:	685a      	ldr	r2, [r3, #4]
 8000244:	f042 0202 	orr.w	r2, r2, #2
 8000248:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800024a:	685a      	ldr	r2, [r3, #4]
 800024c:	f002 020c 	and.w	r2, r2, #12
 8000250:	2a08      	cmp	r2, #8
 8000252:	d1fa      	bne.n	800024a <SystemInit+0xca>
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000254:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000258:	4b04      	ldr	r3, [pc, #16]	; (800026c <SystemInit+0xec>)
 800025a:	609a      	str	r2, [r3, #8]
}
 800025c:	b002      	add	sp, #8
 800025e:	4770      	bx	lr
 8000260:	40021000 	.word	0x40021000
 8000264:	f8ff0000 	.word	0xf8ff0000
 8000268:	40022000 	.word	0x40022000
 800026c:	e000ed00 	.word	0xe000ed00

08000270 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000270:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000274:	4b02      	ldr	r3, [pc, #8]	; (8000280 <NVIC_PriorityGroupConfig+0x10>)
 8000276:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800027a:	60d8      	str	r0, [r3, #12]
}
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	e000ed00 	.word	0xe000ed00

08000284 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000284:	b570      	push	{r4, r5, r6, lr}
 8000286:	2501      	movs	r5, #1
 8000288:	7801      	ldrb	r1, [r0, #0]
 800028a:	f001 031f 	and.w	r3, r1, #31
 800028e:	409d      	lsls	r5, r3
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000290:	78c3      	ldrb	r3, [r0, #3]
 8000292:	094c      	lsrs	r4, r1, #5
 8000294:	b1c3      	cbz	r3, 80002c8 <NVIC_Init+0x44>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000296:	4b0f      	ldr	r3, [pc, #60]	; (80002d4 <NVIC_Init+0x50>)
 8000298:	68da      	ldr	r2, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800029a:	7843      	ldrb	r3, [r0, #1]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800029c:	43d2      	mvns	r2, r2
 800029e:	f3c2 2202 	ubfx	r2, r2, #8, #3
    tmppre = (0x4 - tmppriority);
 80002a2:	f1c2 0604 	rsb	r6, r2, #4
    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80002a6:	fa03 f606 	lsl.w	r6, r3, r6
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80002aa:	7883      	ldrb	r3, [r0, #2]
    tmpsub = tmpsub >> tmppriority;
 80002ac:	200f      	movs	r0, #15
 80002ae:	fa20 f202 	lsr.w	r2, r0, r2
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80002b2:	4013      	ands	r3, r2
 80002b4:	4333      	orrs	r3, r6
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80002b6:	4a08      	ldr	r2, [pc, #32]	; (80002d8 <NVIC_Init+0x54>)
    tmppriority = tmppriority << 0x04;
 80002b8:	011b      	lsls	r3, r3, #4
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80002ba:	b2db      	uxtb	r3, r3
 80002bc:	4411      	add	r1, r2
 80002be:	f881 3300 	strb.w	r3, [r1, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002c2:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80002c6:	bd70      	pop	{r4, r5, r6, pc}
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002c8:	4b03      	ldr	r3, [pc, #12]	; (80002d8 <NVIC_Init+0x54>)
 80002ca:	3420      	adds	r4, #32
 80002cc:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
}
 80002d0:	e7f9      	b.n	80002c6 <NVIC_Init+0x42>
 80002d2:	bf00      	nop
 80002d4:	e000ed00 	.word	0xe000ed00
 80002d8:	e000e100 	.word	0xe000e100

080002dc <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80002dc:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80002e0:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80002e4:	4b01      	ldr	r3, [pc, #4]	; (80002ec <NVIC_SetVectorTable+0x10>)
 80002e6:	4301      	orrs	r1, r0
 80002e8:	6099      	str	r1, [r3, #8]
}
 80002ea:	4770      	bx	lr
 80002ec:	e000ed00 	.word	0xe000ed00

080002f0 <BKP_TamperPinCmd>:
  */
void BKP_TamperPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_TPE_BB = (uint32_t)NewState;
 80002f0:	4b01      	ldr	r3, [pc, #4]	; (80002f8 <BKP_TamperPinCmd+0x8>)
 80002f2:	6018      	str	r0, [r3, #0]
}
 80002f4:	4770      	bx	lr
 80002f6:	bf00      	nop
 80002f8:	420d8600 	.word	0x420d8600

080002fc <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80002fc:	7902      	ldrb	r2, [r0, #4]
 80002fe:	b530      	push	{r4, r5, lr}
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000300:	7983      	ldrb	r3, [r0, #6]
 8000302:	6805      	ldr	r5, [r0, #0]
 8000304:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8000308:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 800030c:	43e9      	mvns	r1, r5
 800030e:	b31b      	cbz	r3, 8000358 <EXTI_Init+0x5c>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000310:	4b13      	ldr	r3, [pc, #76]	; (8000360 <EXTI_Init+0x64>)
 8000312:	681c      	ldr	r4, [r3, #0]
 8000314:	400c      	ands	r4, r1
 8000316:	601c      	str	r4, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000318:	685c      	ldr	r4, [r3, #4]
 800031a:	4021      	ands	r1, r4
 800031c:	6059      	str	r1, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800031e:	6811      	ldr	r1, [r2, #0]
 8000320:	4329      	orrs	r1, r5
 8000322:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000324:	6802      	ldr	r2, [r0, #0]
 8000326:	689c      	ldr	r4, [r3, #8]
 8000328:	43d1      	mvns	r1, r2
 800032a:	400c      	ands	r4, r1
 800032c:	609c      	str	r4, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800032e:	68dc      	ldr	r4, [r3, #12]
 8000330:	4021      	ands	r1, r4
 8000332:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000334:	7941      	ldrb	r1, [r0, #5]
 8000336:	2910      	cmp	r1, #16
 8000338:	d106      	bne.n	8000348 <EXTI_Init+0x4c>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800033a:	6899      	ldr	r1, [r3, #8]
 800033c:	4311      	orrs	r1, r2
 800033e:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000340:	68d9      	ldr	r1, [r3, #12]
 8000342:	430a      	orrs	r2, r1
 8000344:	60da      	str	r2, [r3, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000346:	bd30      	pop	{r4, r5, pc}
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000348:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
 800034c:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000350:	6819      	ldr	r1, [r3, #0]
 8000352:	430a      	orrs	r2, r1
 8000354:	601a      	str	r2, [r3, #0]
 8000356:	e7f6      	b.n	8000346 <EXTI_Init+0x4a>
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000358:	6813      	ldr	r3, [r2, #0]
 800035a:	400b      	ands	r3, r1
 800035c:	6013      	str	r3, [r2, #0]
}
 800035e:	e7f2      	b.n	8000346 <EXTI_Init+0x4a>
 8000360:	40010400 	.word	0x40010400

08000364 <EXTI_ClearITPendingBit>:
 8000364:	4b01      	ldr	r3, [pc, #4]	; (800036c <EXTI_ClearITPendingBit+0x8>)
 8000366:	6158      	str	r0, [r3, #20]
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	40010400 	.word	0x40010400

08000370 <FLASH_Unlock>:
  * @retval None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 8000370:	4b03      	ldr	r3, [pc, #12]	; (8000380 <FLASH_Unlock+0x10>)
 8000372:	4a04      	ldr	r2, [pc, #16]	; (8000384 <FLASH_Unlock+0x14>)
 8000374:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8000376:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800037a:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_XL
  /* Authorize the FPEC of Bank2 Access */
  FLASH->KEYR2 = FLASH_KEY1;
  FLASH->KEYR2 = FLASH_KEY2;
#endif /* STM32F10X_XL */
}
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	40022000 	.word	0x40022000
 8000384:	45670123 	.word	0x45670123

08000388 <FLASH_Lock>:
  * @retval None
  */
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 8000388:	4a02      	ldr	r2, [pc, #8]	; (8000394 <FLASH_Lock+0xc>)
 800038a:	6913      	ldr	r3, [r2, #16]
 800038c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000390:	6113      	str	r3, [r2, #16]

#ifdef STM32F10X_XL
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank2 */
  FLASH->CR2 |= CR_LOCK_Set;
#endif /* STM32F10X_XL */
}
 8000392:	4770      	bx	lr
 8000394:	40022000 	.word	0x40022000

08000398 <FLASH_GetBank1Status>:
  */
FLASH_Status FLASH_GetBank1Status(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 8000398:	4b08      	ldr	r3, [pc, #32]	; (80003bc <FLASH_GetBank1Status+0x24>)
 800039a:	68da      	ldr	r2, [r3, #12]
 800039c:	07d1      	lsls	r1, r2, #31
 800039e:	d409      	bmi.n	80003b4 <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 80003a0:	68da      	ldr	r2, [r3, #12]
 80003a2:	0752      	lsls	r2, r2, #29
 80003a4:	d408      	bmi.n	80003b8 <FLASH_GetBank1Status+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 80003a6:	68db      	ldr	r3, [r3, #12]
 80003a8:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80003ac:	bf14      	ite	ne
 80003ae:	2003      	movne	r0, #3
 80003b0:	2004      	moveq	r0, #4
 80003b2:	4770      	bx	lr
    flashstatus = FLASH_BUSY;
 80003b4:	2001      	movs	r0, #1
 80003b6:	4770      	bx	lr
      flashstatus = FLASH_ERROR_PG;
 80003b8:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80003ba:	4770      	bx	lr
 80003bc:	40022000 	.word	0x40022000

080003c0 <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80003c0:	b510      	push	{r4, lr}
 80003c2:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 80003c4:	f7ff ffe8 	bl	8000398 <FLASH_GetBank1Status>
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80003c8:	2801      	cmp	r0, #1
 80003ca:	d106      	bne.n	80003da <FLASH_WaitForLastOperation+0x1a>
 80003cc:	b90c      	cbnz	r4, 80003d2 <FLASH_WaitForLastOperation+0x12>
    status = FLASH_GetBank1Status();
    Timeout--;
  }
  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80003ce:	2005      	movs	r0, #5
  }
  /* Return the operation status */
  return status;
}
 80003d0:	bd10      	pop	{r4, pc}
    status = FLASH_GetBank1Status();
 80003d2:	f7ff ffe1 	bl	8000398 <FLASH_GetBank1Status>
    Timeout--;
 80003d6:	3c01      	subs	r4, #1
 80003d8:	e7f6      	b.n	80003c8 <FLASH_WaitForLastOperation+0x8>
    status = FLASH_TIMEOUT;
 80003da:	2c00      	cmp	r4, #0
 80003dc:	bf08      	it	eq
 80003de:	2005      	moveq	r0, #5
 80003e0:	e7f6      	b.n	80003d0 <FLASH_WaitForLastOperation+0x10>
	...

080003e4 <FLASH_ErasePage>:
{
 80003e4:	b538      	push	{r3, r4, r5, lr}
 80003e6:	4605      	mov	r5, r0
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80003e8:	480c      	ldr	r0, [pc, #48]	; (800041c <FLASH_ErasePage+0x38>)
 80003ea:	f7ff ffe9 	bl	80003c0 <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 80003ee:	2804      	cmp	r0, #4
 80003f0:	d112      	bne.n	8000418 <FLASH_ErasePage+0x34>
    FLASH->CR|= CR_PER_Set;
 80003f2:	4c0b      	ldr	r4, [pc, #44]	; (8000420 <FLASH_ErasePage+0x3c>)
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80003f4:	4809      	ldr	r0, [pc, #36]	; (800041c <FLASH_ErasePage+0x38>)
    FLASH->CR|= CR_PER_Set;
 80003f6:	6923      	ldr	r3, [r4, #16]
 80003f8:	f043 0302 	orr.w	r3, r3, #2
 80003fc:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 80003fe:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8000400:	6923      	ldr	r3, [r4, #16]
 8000402:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000406:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8000408:	f7ff ffda 	bl	80003c0 <FLASH_WaitForLastOperation>
    FLASH->CR &= CR_PER_Reset;
 800040c:	6923      	ldr	r3, [r4, #16]
 800040e:	f023 0302 	bic.w	r3, r3, #2
 8000412:	04db      	lsls	r3, r3, #19
 8000414:	0cdb      	lsrs	r3, r3, #19
 8000416:	6123      	str	r3, [r4, #16]
}
 8000418:	bd38      	pop	{r3, r4, r5, pc}
 800041a:	bf00      	nop
 800041c:	000fffff 	.word	0x000fffff
 8000420:	40022000 	.word	0x40022000

08000424 <FLASH_ProgramHalfWord>:
{
 8000424:	b570      	push	{r4, r5, r6, lr}
 8000426:	4605      	mov	r5, r0
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000428:	f64f 70ff 	movw	r0, #65535	; 0xffff
{
 800042c:	460e      	mov	r6, r1
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800042e:	f7ff ffc7 	bl	80003c0 <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8000432:	2804      	cmp	r0, #4
 8000434:	d10f      	bne.n	8000456 <FLASH_ProgramHalfWord+0x32>
    FLASH->CR |= CR_PG_Set;
 8000436:	4c08      	ldr	r4, [pc, #32]	; (8000458 <FLASH_ProgramHalfWord+0x34>)
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000438:	f64f 70ff 	movw	r0, #65535	; 0xffff
    FLASH->CR |= CR_PG_Set;
 800043c:	6923      	ldr	r3, [r4, #16]
 800043e:	f043 0301 	orr.w	r3, r3, #1
 8000442:	6123      	str	r3, [r4, #16]
    *(__IO uint16_t*)Address = Data;
 8000444:	802e      	strh	r6, [r5, #0]
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000446:	f7ff ffbb 	bl	80003c0 <FLASH_WaitForLastOperation>
    FLASH->CR &= CR_PG_Reset;
 800044a:	6923      	ldr	r3, [r4, #16]
 800044c:	f023 0301 	bic.w	r3, r3, #1
 8000450:	04db      	lsls	r3, r3, #19
 8000452:	0cdb      	lsrs	r3, r3, #19
 8000454:	6123      	str	r3, [r4, #16]
}
 8000456:	bd70      	pop	{r4, r5, r6, pc}
 8000458:	40022000 	.word	0x40022000

0800045c <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800045c:	78ca      	ldrb	r2, [r1, #3]
{
 800045e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000462:	06d3      	lsls	r3, r2, #27
 8000464:	bf48      	it	mi
 8000466:	788b      	ldrbmi	r3, [r1, #2]
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000468:	880e      	ldrh	r6, [r1, #0]
 800046a:	f002 050f 	and.w	r5, r2, #15
 800046e:	bf48      	it	mi
 8000470:	431d      	orrmi	r5, r3
 8000472:	f016 0fff 	tst.w	r6, #255	; 0xff
 8000476:	d01a      	beq.n	80004ae <GPIO_Init+0x52>
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000478:	2100      	movs	r1, #0
    {
      pos = ((uint32_t)0x01) << pinpos;
 800047a:	f04f 0c01 	mov.w	ip, #1
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800047e:	f04f 0e0f 	mov.w	lr, #15
    tmpreg = GPIOx->CRL;
 8000482:	6803      	ldr	r3, [r0, #0]
      pos = ((uint32_t)0x01) << pinpos;
 8000484:	fa0c f701 	lsl.w	r7, ip, r1
      if (currentpin == pos)
 8000488:	ea37 0406 	bics.w	r4, r7, r6
 800048c:	d10b      	bne.n	80004a6 <GPIO_Init+0x4a>
        pos = pinpos << 2;
 800048e:	008c      	lsls	r4, r1, #2
        pinmask = ((uint32_t)0x0F) << pos;
 8000490:	fa0e f804 	lsl.w	r8, lr, r4
        tmpreg &= ~pinmask;
 8000494:	ea23 0308 	bic.w	r3, r3, r8
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000498:	fa05 f404 	lsl.w	r4, r5, r4
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800049c:	2a28      	cmp	r2, #40	; 0x28
        tmpreg |= (currentmode << pos);
 800049e:	ea43 0304 	orr.w	r3, r3, r4
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80004a2:	d126      	bne.n	80004f2 <GPIO_Init+0x96>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80004a4:	6147      	str	r7, [r0, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80004a6:	3101      	adds	r1, #1
 80004a8:	2908      	cmp	r1, #8
 80004aa:	d1eb      	bne.n	8000484 <GPIO_Init+0x28>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80004ac:	6003      	str	r3, [r0, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80004ae:	2eff      	cmp	r6, #255	; 0xff
 80004b0:	d91d      	bls.n	80004ee <GPIO_Init+0x92>
  {
    tmpreg = GPIOx->CRH;
 80004b2:	2408      	movs	r4, #8
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80004b4:	f04f 0c01 	mov.w	ip, #1
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80004b8:	f04f 0e0f 	mov.w	lr, #15
    tmpreg = GPIOx->CRH;
 80004bc:	6841      	ldr	r1, [r0, #4]
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80004be:	fa0c f704 	lsl.w	r7, ip, r4
      if (currentpin == pos)
 80004c2:	ea37 0306 	bics.w	r3, r7, r6
 80004c6:	d10e      	bne.n	80004e6 <GPIO_Init+0x8a>
 80004c8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
 80004cc:	3b08      	subs	r3, #8
 80004ce:	009b      	lsls	r3, r3, #2
        pinmask = ((uint32_t)0x0F) << pos;
 80004d0:	fa0e f803 	lsl.w	r8, lr, r3
        tmpreg &= ~pinmask;
 80004d4:	ea21 0108 	bic.w	r1, r1, r8
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80004d8:	fa05 f303 	lsl.w	r3, r5, r3
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80004dc:	2a28      	cmp	r2, #40	; 0x28
        tmpreg |= (currentmode << pos);
 80004de:	ea41 0103 	orr.w	r1, r1, r3
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80004e2:	d10a      	bne.n	80004fa <GPIO_Init+0x9e>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80004e4:	6147      	str	r7, [r0, #20]
 80004e6:	3401      	adds	r4, #1
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80004e8:	2c10      	cmp	r4, #16
 80004ea:	d1e8      	bne.n	80004be <GPIO_Init+0x62>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80004ec:	6041      	str	r1, [r0, #4]
  }
}
 80004ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80004f2:	2a48      	cmp	r2, #72	; 0x48
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80004f4:	bf08      	it	eq
 80004f6:	6107      	streq	r7, [r0, #16]
 80004f8:	e7d5      	b.n	80004a6 <GPIO_Init+0x4a>
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80004fa:	2a48      	cmp	r2, #72	; 0x48
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80004fc:	bf08      	it	eq
 80004fe:	6107      	streq	r7, [r0, #16]
 8000500:	e7f1      	b.n	80004e6 <GPIO_Init+0x8a>

08000502 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000502:	6883      	ldr	r3, [r0, #8]
 8000504:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8000506:	bf14      	ite	ne
 8000508:	2001      	movne	r0, #1
 800050a:	2000      	moveq	r0, #0
 800050c:	4770      	bx	lr

0800050e <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 800050e:	6101      	str	r1, [r0, #16]
}
 8000510:	4770      	bx	lr

08000512 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000512:	6141      	str	r1, [r0, #20]
}
 8000514:	4770      	bx	lr
	...

08000518 <GPIO_PinRemapConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8000518:	2800      	cmp	r0, #0
 800051a:	4a16      	ldr	r2, [pc, #88]	; (8000574 <GPIO_PinRemapConfig+0x5c>)
{
 800051c:	b530      	push	{r4, r5, lr}
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800051e:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
    tmpreg = AFIO->MAPR2;
 8000522:	bfb4      	ite	lt
 8000524:	69d3      	ldrlt	r3, [r2, #28]
    tmpreg = AFIO->MAPR;
 8000526:	6853      	ldrge	r3, [r2, #4]
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8000528:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000
  tmp = GPIO_Remap & LSB_MASK;
 800052c:	b284      	uxth	r4, r0
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800052e:	d110      	bne.n	8000552 <GPIO_PinRemapConfig+0x3a>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8000530:	6855      	ldr	r5, [r2, #4]
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8000532:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8000536:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 800053a:	6055      	str	r5, [r2, #4]
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }

  if (NewState != DISABLE)
 800053c:	b119      	cbz	r1, 8000546 <GPIO_PinRemapConfig+0x2e>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 800053e:	0d42      	lsrs	r2, r0, #21
 8000540:	0112      	lsls	r2, r2, #4
 8000542:	4094      	lsls	r4, r2
 8000544:	4323      	orrs	r3, r4
 8000546:	4a0b      	ldr	r2, [pc, #44]	; (8000574 <GPIO_PinRemapConfig+0x5c>)
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8000548:	2800      	cmp	r0, #0
  {
    AFIO->MAPR2 = tmpreg;
 800054a:	bfb4      	ite	lt
 800054c:	61d3      	strlt	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
 800054e:	6053      	strge	r3, [r2, #4]
  }  
}
 8000550:	bd30      	pop	{r4, r5, pc}
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8000552:	02c2      	lsls	r2, r0, #11
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8000554:	bf4d      	iteet	mi
 8000556:	2203      	movmi	r2, #3
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8000558:	0d42      	lsrpl	r2, r0, #21
 800055a:	0112      	lslpl	r2, r2, #4
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 800055c:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8000560:	bf4c      	ite	mi
 8000562:	40aa      	lslmi	r2, r5
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8000564:	fa04 f202 	lslpl.w	r2, r4, r2
 8000568:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 800056c:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8000570:	e7e4      	b.n	800053c <GPIO_PinRemapConfig+0x24>
 8000572:	bf00      	nop
 8000574:	40010000 	.word	0x40010000

08000578 <PWR_BackupAccessCmd>:
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 8000578:	4b01      	ldr	r3, [pc, #4]	; (8000580 <PWR_BackupAccessCmd+0x8>)
 800057a:	6018      	str	r0, [r3, #0]
}
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	420e0020 	.word	0x420e0020

08000584 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8000584:	4b01      	ldr	r3, [pc, #4]	; (800058c <RCC_USBCLKConfig+0x8>)
 8000586:	6018      	str	r0, [r3, #0]
}
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	424200d8 	.word	0x424200d8

08000590 <RCC_LSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000590:	2200      	movs	r2, #0
 8000592:	4b06      	ldr	r3, [pc, #24]	; (80005ac <RCC_LSEConfig+0x1c>)
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8000594:	2801      	cmp	r0, #1
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000596:	701a      	strb	r2, [r3, #0]
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000598:	701a      	strb	r2, [r3, #0]
  switch(RCC_LSE)
 800059a:	d002      	beq.n	80005a2 <RCC_LSEConfig+0x12>
 800059c:	2804      	cmp	r0, #4
 800059e:	d002      	beq.n	80005a6 <RCC_LSEConfig+0x16>
 80005a0:	4770      	bx	lr
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80005a2:	7018      	strb	r0, [r3, #0]
      break;
 80005a4:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80005a6:	2205      	movs	r2, #5
 80005a8:	701a      	strb	r2, [r3, #0]
      break;            
      
    default:
      break;      
  }
}
 80005aa:	4770      	bx	lr
 80005ac:	40021020 	.word	0x40021020

080005b0 <RCC_GetClocksFreq>:
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80005b0:	4a1b      	ldr	r2, [pc, #108]	; (8000620 <RCC_GetClocksFreq+0x70>)
{
 80005b2:	b510      	push	{r4, lr}
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80005b4:	6853      	ldr	r3, [r2, #4]
 80005b6:	f003 030c 	and.w	r3, r3, #12
  
  switch (tmp)
 80005ba:	2b08      	cmp	r3, #8
 80005bc:	d01f      	beq.n	80005fe <RCC_GetClocksFreq+0x4e>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80005be:	4b19      	ldr	r3, [pc, #100]	; (8000624 <RCC_GetClocksFreq+0x74>)
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 80005c0:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80005c2:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80005c4:	4c18      	ldr	r4, [pc, #96]	; (8000628 <RCC_GetClocksFreq+0x78>)
  tmp = tmp >> 4;
 80005c6:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 80005ca:	5ce1      	ldrb	r1, [r4, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80005cc:	6803      	ldr	r3, [r0, #0]
 80005ce:	40cb      	lsrs	r3, r1
 80005d0:	6043      	str	r3, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80005d2:	6851      	ldr	r1, [r2, #4]
  tmp = tmp >> 8;
 80005d4:	f3c1 2102 	ubfx	r1, r1, #8, #3
  presc = APBAHBPrescTable[tmp];
 80005d8:	5c61      	ldrb	r1, [r4, r1]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80005da:	fa23 f101 	lsr.w	r1, r3, r1
 80005de:	6081      	str	r1, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80005e0:	6851      	ldr	r1, [r2, #4]
  tmp = tmp >> 11;
 80005e2:	f3c1 21c2 	ubfx	r1, r1, #11, #3
  presc = APBAHBPrescTable[tmp];
 80005e6:	5c61      	ldrb	r1, [r4, r1]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80005e8:	40cb      	lsrs	r3, r1
 80005ea:	60c3      	str	r3, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80005ec:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];
 80005ee:	490f      	ldr	r1, [pc, #60]	; (800062c <RCC_GetClocksFreq+0x7c>)
  tmp = tmp >> 14;
 80005f0:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 80005f4:	5c8a      	ldrb	r2, [r1, r2]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80005f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80005fa:	6103      	str	r3, [r0, #16]
}
 80005fc:	bd10      	pop	{r4, pc}
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80005fe:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000600:	6851      	ldr	r1, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;
 8000602:	f3c3 4383 	ubfx	r3, r3, #18, #4
      if (pllsource == 0x00)
 8000606:	03cc      	lsls	r4, r1, #15
      pllmull = ( pllmull >> 18) + 2;
 8000608:	f103 0302 	add.w	r3, r3, #2
      if (pllsource == 0x00)
 800060c:	d402      	bmi.n	8000614 <RCC_GetClocksFreq+0x64>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 800060e:	4908      	ldr	r1, [pc, #32]	; (8000630 <RCC_GetClocksFreq+0x80>)
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8000610:	434b      	muls	r3, r1
 8000612:	e7d5      	b.n	80005c0 <RCC_GetClocksFreq+0x10>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000614:	6851      	ldr	r1, [r2, #4]
 8000616:	0389      	lsls	r1, r1, #14
 8000618:	d4f9      	bmi.n	800060e <RCC_GetClocksFreq+0x5e>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 800061a:	4902      	ldr	r1, [pc, #8]	; (8000624 <RCC_GetClocksFreq+0x74>)
 800061c:	e7f8      	b.n	8000610 <RCC_GetClocksFreq+0x60>
 800061e:	bf00      	nop
 8000620:	40021000 	.word	0x40021000
 8000624:	007a1200 	.word	0x007a1200
 8000628:	20000008 	.word	0x20000008
 800062c:	20000004 	.word	0x20000004
 8000630:	003d0900 	.word	0x003d0900

08000634 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000634:	4b04      	ldr	r3, [pc, #16]	; (8000648 <RCC_APB2PeriphClockCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000636:	699a      	ldr	r2, [r3, #24]
  if (NewState != DISABLE)
 8000638:	b111      	cbz	r1, 8000640 <RCC_APB2PeriphClockCmd+0xc>
    RCC->APB2ENR |= RCC_APB2Periph;
 800063a:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800063c:	6198      	str	r0, [r3, #24]
  }
}
 800063e:	4770      	bx	lr
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000640:	ea22 0000 	bic.w	r0, r2, r0
 8000644:	e7fa      	b.n	800063c <RCC_APB2PeriphClockCmd+0x8>
 8000646:	bf00      	nop
 8000648:	40021000 	.word	0x40021000

0800064c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800064c:	4b04      	ldr	r3, [pc, #16]	; (8000660 <RCC_APB1PeriphClockCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800064e:	69da      	ldr	r2, [r3, #28]
  if (NewState != DISABLE)
 8000650:	b111      	cbz	r1, 8000658 <RCC_APB1PeriphClockCmd+0xc>
    RCC->APB1ENR |= RCC_APB1Periph;
 8000652:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000654:	61d8      	str	r0, [r3, #28]
  }
}
 8000656:	4770      	bx	lr
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000658:	ea22 0000 	bic.w	r0, r2, r0
 800065c:	e7fa      	b.n	8000654 <RCC_APB1PeriphClockCmd+0x8>
 800065e:	bf00      	nop
 8000660:	40021000 	.word	0x40021000

08000664 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	460d      	mov	r5, r1
 8000668:	4604      	mov	r4, r0
  }

  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800066a:	8a03      	ldrh	r3, [r0, #16]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
 800066c:	898a      	ldrh	r2, [r1, #12]
  tmpreg = USARTx->CR2;
 800066e:	b29b      	uxth	r3, r3
 8000670:	88c9      	ldrh	r1, [r1, #6]
 8000672:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000676:	430b      	orrs	r3, r1
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000678:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800067a:	8983      	ldrh	r3, [r0, #12]
 800067c:	88a9      	ldrh	r1, [r5, #4]
 800067e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000682:	f023 030c 	bic.w	r3, r3, #12
 8000686:	430b      	orrs	r3, r1
 8000688:	8929      	ldrh	r1, [r5, #8]
{
 800068a:	b087      	sub	sp, #28
 800068c:	430b      	orrs	r3, r1
 800068e:	8969      	ldrh	r1, [r5, #10]
 8000690:	430b      	orrs	r3, r1
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000692:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000694:	8a83      	ldrh	r3, [r0, #20]
 8000696:	b29b      	uxth	r3, r3
 8000698:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800069c:	4313      	orrs	r3, r2
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800069e:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80006a0:	a801      	add	r0, sp, #4
 80006a2:	f7ff ff85 	bl	80005b0 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80006a6:	e9dd 3103 	ldrd	r3, r1, [sp, #12]
 80006aa:	4a15      	ldr	r2, [pc, #84]	; (8000700 <USART_Init+0x9c>)
 80006ac:	4294      	cmp	r4, r2
 80006ae:	bf18      	it	ne
 80006b0:	4619      	movne	r1, r3
 80006b2:	2319      	movs	r3, #25
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80006b4:	89a2      	ldrh	r2, [r4, #12]
 80006b6:	434b      	muls	r3, r1
 80006b8:	6829      	ldr	r1, [r5, #0]
 80006ba:	0410      	lsls	r0, r2, #16
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80006bc:	bf4c      	ite	mi
 80006be:	0049      	lslmi	r1, r1, #1
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80006c0:	0089      	lslpl	r1, r1, #2
 80006c2:	fbb3 f1f1 	udiv	r1, r3, r1
  }
  tmpreg = (integerdivider / 100) << 4;
 80006c6:	2564      	movs	r5, #100	; 0x64
 80006c8:	fbb1 f3f5 	udiv	r3, r1, r5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80006cc:	89a2      	ldrh	r2, [r4, #12]
  tmpreg = (integerdivider / 100) << 4;
 80006ce:	0118      	lsls	r0, r3, #4
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80006d0:	0412      	lsls	r2, r2, #16
 80006d2:	fb05 1313 	mls	r3, r5, r3, r1
 80006d6:	d50b      	bpl.n	80006f0 <USART_Init+0x8c>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80006d8:	00da      	lsls	r2, r3, #3
 80006da:	3232      	adds	r2, #50	; 0x32
 80006dc:	fbb2 f2f5 	udiv	r2, r2, r5
 80006e0:	f002 0207 	and.w	r2, r2, #7
 80006e4:	ea42 0300 	orr.w	r3, r2, r0
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80006e8:	b29b      	uxth	r3, r3
 80006ea:	8123      	strh	r3, [r4, #8]
}
 80006ec:	b007      	add	sp, #28
 80006ee:	bd30      	pop	{r4, r5, pc}
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80006f0:	011b      	lsls	r3, r3, #4
 80006f2:	3332      	adds	r3, #50	; 0x32
 80006f4:	fbb3 f3f5 	udiv	r3, r3, r5
 80006f8:	f003 030f 	and.w	r3, r3, #15
 80006fc:	4303      	orrs	r3, r0
 80006fe:	e7f3      	b.n	80006e8 <USART_Init+0x84>
 8000700:	40013800 	.word	0x40013800

08000704 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8000704:	8983      	ldrh	r3, [r0, #12]
  if (NewState != DISABLE)
 8000706:	b119      	cbz	r1, 8000710 <USART_Cmd+0xc>
    USARTx->CR1 |= CR1_UE_Set;
 8000708:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 800070c:	8183      	strh	r3, [r0, #12]
  }
}
 800070e:	4770      	bx	lr
    USARTx->CR1 &= CR1_UE_Reset;
 8000710:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000714:	041b      	lsls	r3, r3, #16
 8000716:	0c1b      	lsrs	r3, r3, #16
 8000718:	e7f8      	b.n	800070c <USART_Cmd+0x8>
	...

0800071c <FATReadLBA>:
**********************************************************/
uint32_t FATReadLBA(uint32_t FAT_LBA,uint8_t* data, uint32_t len)
{
    /* Body */
    int32_t i;
    switch (FAT_LBA) 
 800071c:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
{
 8000720:	b510      	push	{r4, lr}
    switch (FAT_LBA) 
 8000722:	d02b      	beq.n	800077c <FATReadLBA+0x60>
 8000724:	d808      	bhi.n	8000738 <FATReadLBA+0x1c>
 8000726:	b3c0      	cbz	r0, 800079a <FATReadLBA+0x7e>
          /* All other sectors empty */
        default:
            i = 0;
            while (i++ < FATBytesPerSec) 
            {
                *data++ = 0;
 8000728:	2200      	movs	r2, #0
 800072a:	f501 6300 	add.w	r3, r1, #2048	; 0x800
            while (i++ < FATBytesPerSec) 
 800072e:	4299      	cmp	r1, r3
 8000730:	d045      	beq.n	80007be <FATReadLBA+0xa2>
                *data++ = 0;
 8000732:	f801 2b01 	strb.w	r2, [r1], #1
 8000736:	e7fa      	b.n	800072e <FATReadLBA+0x12>
    switch (FAT_LBA) 
 8000738:	f5b0 4f58 	cmp.w	r0, #55296	; 0xd800
 800073c:	d01e      	beq.n	800077c <FATReadLBA+0x60>
 800073e:	f5b0 4f60 	cmp.w	r0, #57344	; 0xe000
 8000742:	d1f1      	bne.n	8000728 <FATReadLBA+0xc>
            for(i=0;i<FATFileNameSize;i++) 
 8000744:	2300      	movs	r3, #0
                *data++ = FAT16_StatusFileName[i];
 8000746:	4822      	ldr	r0, [pc, #136]	; (80007d0 <FATReadLBA+0xb4>)
 8000748:	5c1a      	ldrb	r2, [r3, r0]
 800074a:	54ca      	strb	r2, [r1, r3]
            for(i=0;i<FATFileNameSize;i++) 
 800074c:	3301      	adds	r3, #1
 800074e:	2b0b      	cmp	r3, #11
 8000750:	d1fa      	bne.n	8000748 <FATReadLBA+0x2c>
 8000752:	4a20      	ldr	r2, [pc, #128]	; (80007d4 <FATReadLBA+0xb8>)
 8000754:	f101 030a 	add.w	r3, r1, #10
 8000758:	f101 0039 	add.w	r0, r1, #57	; 0x39
                *data++ = FAT16_RootDirSector[i];    
 800075c:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 8000760:	f803 4f01 	strb.w	r4, [r3, #1]!
            for(i=0;i<FATDirSize;i++) 
 8000764:	4283      	cmp	r3, r0
 8000766:	d1f9      	bne.n	800075c <FATReadLBA+0x40>
                *data++ = 0;
 8000768:	2200      	movs	r2, #0
 800076a:	f101 033a 	add.w	r3, r1, #58	; 0x3a
 800076e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
            while (i++ < FATBytesPerSec) 
 8000772:	428b      	cmp	r3, r1
 8000774:	d023      	beq.n	80007be <FATReadLBA+0xa2>
                *data++ = 0;
 8000776:	f803 2b01 	strb.w	r2, [r3], #1
 800077a:	e7fa      	b.n	8000772 <FATReadLBA+0x56>
                *data++ = FAT16_TableSector0[i];
 800077c:	22ff      	movs	r2, #255	; 0xff
 800077e:	23f8      	movs	r3, #248	; 0xf8
 8000780:	704a      	strb	r2, [r1, #1]
 8000782:	708a      	strb	r2, [r1, #2]
 8000784:	70ca      	strb	r2, [r1, #3]
                *data++ = 0;
 8000786:	2200      	movs	r2, #0
                *data++ = FAT16_TableSector0[i];
 8000788:	700b      	strb	r3, [r1, #0]
 800078a:	1d0b      	adds	r3, r1, #4
 800078c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
            while (i++ < FATBytesPerSec) 
 8000790:	428b      	cmp	r3, r1
 8000792:	d014      	beq.n	80007be <FATReadLBA+0xa2>
                *data++ = 0;
 8000794:	f803 2b01 	strb.w	r2, [r3], #1
 8000798:	e7fa      	b.n	8000790 <FATReadLBA+0x74>
                *data++ = FAT16_BootSector[i];
 800079a:	4a0f      	ldr	r2, [pc, #60]	; (80007d8 <FATReadLBA+0xbc>)
 800079c:	5c83      	ldrb	r3, [r0, r2]
 800079e:	540b      	strb	r3, [r1, r0]
            for(i=0;i<FATBootSize;i++)
 80007a0:	3001      	adds	r0, #1
 80007a2:	283e      	cmp	r0, #62	; 0x3e
 80007a4:	d1fa      	bne.n	800079c <FATReadLBA+0x80>
                *data++ = 0;
 80007a6:	2000      	movs	r0, #0
 80007a8:	f101 033e 	add.w	r3, r1, #62	; 0x3e
 80007ac:	f501 72ff 	add.w	r2, r1, #510	; 0x1fe
            while (i++ < 512) 
 80007b0:	4293      	cmp	r3, r2
 80007b2:	d107      	bne.n	80007c4 <FATReadLBA+0xa8>
                *data++ = 0;
 80007b4:	2200      	movs	r2, #0
 80007b6:	f201 71fd 	addw	r1, r1, #2045	; 0x7fd
            while(i++ < 2048)
 80007ba:	428b      	cmp	r3, r1
 80007bc:	d105      	bne.n	80007ca <FATReadLBA+0xae>
            } /* EndWhile */
            break;
    } /* EndSwitch */
    
    return FATBytesPerSec;
} /* EndBody */
 80007be:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80007c2:	bd10      	pop	{r4, pc}
                *data++ = 0;
 80007c4:	f803 0b01 	strb.w	r0, [r3], #1
 80007c8:	e7f2      	b.n	80007b0 <FATReadLBA+0x94>
                *data++ = 0;
 80007ca:	f803 2b01 	strb.w	r2, [r3], #1
 80007ce:	e7f4      	b.n	80007ba <FATReadLBA+0x9e>
 80007d0:	20000018 	.word	0x20000018
 80007d4:	080028cd 	.word	0x080028cd
 80007d8:	08002890 	.word	0x08002890

080007dc <FAT_RootDirWriteRequest>:

uint32_t FAT_RootDirWriteRequest(uint32_t FAT_LBA,uint8_t* data, uint32_t len)
{
 80007dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007de:	4616      	mov	r6, r2
    FAT_DIR_t* pFile = (FAT_DIR_t*) data;
    uint32_t   index = 2;
    
    pFile++; // Skip Root Dir
    pFile++; // Skip Status File
 80007e0:	f101 0340 	add.w	r3, r1, #64	; 0x40
 80007e4:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
    
    while((pFile->DIR_Attr != 0x20) && (index++ < 512))
 80007e8:	7ada      	ldrb	r2, [r3, #11]
 80007ea:	2a20      	cmp	r2, #32
 80007ec:	d009      	beq.n	8000802 <FAT_RootDirWriteRequest+0x26>
 80007ee:	428b      	cmp	r3, r1
 80007f0:	d105      	bne.n	80007fe <FAT_RootDirWriteRequest+0x22>
        FileAttr.DIR_WriteTime = 0;
        FileAttr.DIR_WriteDate = 0;
    }
    else
    {
        memset(&FileAttr, (int)0, 32);
 80007f2:	2220      	movs	r2, #32
 80007f4:	2100      	movs	r1, #0
 80007f6:	480b      	ldr	r0, [pc, #44]	; (8000824 <FAT_RootDirWriteRequest+0x48>)
 80007f8:	f002 f835 	bl	8002866 <memset>
 80007fc:	e010      	b.n	8000820 <FAT_RootDirWriteRequest+0x44>
        pFile++;
 80007fe:	3320      	adds	r3, #32
 8000800:	e7f2      	b.n	80007e8 <FAT_RootDirWriteRequest+0xc>
        memcpy(&FileAttr, pFile, 32);
 8000802:	4a08      	ldr	r2, [pc, #32]	; (8000824 <FAT_RootDirWriteRequest+0x48>)
 8000804:	f103 0720 	add.w	r7, r3, #32
 8000808:	4615      	mov	r5, r2
 800080a:	4614      	mov	r4, r2
 800080c:	6818      	ldr	r0, [r3, #0]
 800080e:	6859      	ldr	r1, [r3, #4]
 8000810:	3308      	adds	r3, #8
 8000812:	c403      	stmia	r4!, {r0, r1}
 8000814:	42bb      	cmp	r3, r7
 8000816:	4622      	mov	r2, r4
 8000818:	d1f7      	bne.n	800080a <FAT_RootDirWriteRequest+0x2e>
        FileAttr.DIR_WriteTime = 0;
 800081a:	2300      	movs	r3, #0
 800081c:	82eb      	strh	r3, [r5, #22]
        FileAttr.DIR_WriteDate = 0;
 800081e:	832b      	strh	r3, [r5, #24]
    }
    
    return len;
}
 8000820:	4630      	mov	r0, r6
 8000822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000824:	200001bc 	.word	0x200001bc

08000828 <FATSetStatusFileName>:
    
    return FATBytesPerSec;
}

uint32_t FATSetStatusFileName(const char * name)
{
 8000828:	b510      	push	{r4, lr}
 800082a:	4604      	mov	r4, r0
    uint8_t i;
    uint8_t len = (uint8_t)strlen(name);
 800082c:	f7ff fca0 	bl	8000170 <strlen>
 8000830:	2300      	movs	r3, #0
    
    for(i=0; i<8 && i<len; i++)
    {
        FAT16_StatusFileName[i] = name[i];
 8000832:	490a      	ldr	r1, [pc, #40]	; (800085c <FATSetStatusFileName+0x34>)
    uint8_t len = (uint8_t)strlen(name);
 8000834:	b2c0      	uxtb	r0, r0
    for(i=0; i<8 && i<len; i++)
 8000836:	b2da      	uxtb	r2, r3
 8000838:	4290      	cmp	r0, r2
 800083a:	d807      	bhi.n	800084c <FATSetStatusFileName+0x24>
    }
    
    for(; i < 8; i++)
    {
        FAT16_StatusFileName[i] = ' ';
 800083c:	2020      	movs	r0, #32
 800083e:	4907      	ldr	r1, [pc, #28]	; (800085c <FATSetStatusFileName+0x34>)
    for(; i < 8; i++)
 8000840:	b2da      	uxtb	r2, r3
 8000842:	2a07      	cmp	r2, #7
 8000844:	d807      	bhi.n	8000856 <FATSetStatusFileName+0x2e>
        FAT16_StatusFileName[i] = ' ';
 8000846:	5458      	strb	r0, [r3, r1]
 8000848:	3301      	adds	r3, #1
 800084a:	e7f9      	b.n	8000840 <FATSetStatusFileName+0x18>
        FAT16_StatusFileName[i] = name[i];
 800084c:	5ce2      	ldrb	r2, [r4, r3]
 800084e:	545a      	strb	r2, [r3, r1]
 8000850:	3301      	adds	r3, #1
    for(i=0; i<8 && i<len; i++)
 8000852:	2b08      	cmp	r3, #8
 8000854:	d1ef      	bne.n	8000836 <FATSetStatusFileName+0xe>
    }
    
    return i;
}
 8000856:	2008      	movs	r0, #8
 8000858:	bd10      	pop	{r4, pc}
 800085a:	bf00      	nop
 800085c:	20000018 	.word	0x20000018

08000860 <FAT_DataSectorWriteRequest>:
{
 8000860:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int32_t filesize_total = (int32_t)FileAttr.DIR_FileSize;
 8000864:	f8df a224 	ldr.w	sl, [pc, #548]	; 8000a8c <FAT_DataSectorWriteRequest+0x22c>
{
 8000868:	4606      	mov	r6, r0
    if(!memcmp(FileAttr.DIR_Name, "@\0", 1))
 800086a:	f89a 3000 	ldrb.w	r3, [sl]
{
 800086e:	4688      	mov	r8, r1
    if(!memcmp(FileAttr.DIR_Name, "@\0", 1))
 8000870:	2b40      	cmp	r3, #64	; 0x40
{
 8000872:	4614      	mov	r4, r2
    int32_t filesize_total = (int32_t)FileAttr.DIR_FileSize;
 8000874:	f8da 501c 	ldr.w	r5, [sl, #28]
 8000878:	46d3      	mov	fp, sl
    if(!memcmp(FileAttr.DIR_Name, "@\0", 1))
 800087a:	d106      	bne.n	800088a <FAT_DataSectorWriteRequest+0x2a>
    	Usart_SendData(data,len);
 800087c:	b291      	uxth	r1, r2
 800087e:	4640      	mov	r0, r8
 8000880:	f000 fa6a 	bl	8000d58 <Usart_SendData>
}
 8000884:	4620      	mov	r0, r4
 8000886:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(startFlag==0)
 800088a:	4b75      	ldr	r3, [pc, #468]	; (8000a60 <FAT_DataSectorWriteRequest+0x200>)
 800088c:	781f      	ldrb	r7, [r3, #0]
 800088e:	4699      	mov	r9, r3
 8000890:	2f00      	cmp	r7, #0
 8000892:	d17a      	bne.n	800098a <FAT_DataSectorWriteRequest+0x12a>
    	if(!memcmp(FileAttr.DIR_Name, "OLF", 3) && !memcmp(&(FileAttr.DIR_Name[8]), "BIN", 3)&&(FileAttr.DIR_FileSize==0))
 8000894:	2203      	movs	r2, #3
 8000896:	4973      	ldr	r1, [pc, #460]	; (8000a64 <FAT_DataSectorWriteRequest+0x204>)
 8000898:	4650      	mov	r0, sl
 800089a:	f001 ffd5 	bl	8002848 <memcmp>
 800089e:	2800      	cmp	r0, #0
 80008a0:	d150      	bne.n	8000944 <FAT_DataSectorWriteRequest+0xe4>
 80008a2:	2203      	movs	r2, #3
 80008a4:	4970      	ldr	r1, [pc, #448]	; (8000a68 <FAT_DataSectorWriteRequest+0x208>)
 80008a6:	f10a 0008 	add.w	r0, sl, #8
 80008aa:	f001 ffcd 	bl	8002848 <memcmp>
 80008ae:	2800      	cmp	r0, #0
 80008b0:	d148      	bne.n	8000944 <FAT_DataSectorWriteRequest+0xe4>
 80008b2:	4a6e      	ldr	r2, [pc, #440]	; (8000a6c <FAT_DataSectorWriteRequest+0x20c>)
 80008b4:	4b6e      	ldr	r3, [pc, #440]	; (8000a70 <FAT_DataSectorWriteRequest+0x210>)
    		if(((Data_Buffer[0]&(0xFFF00000))==0X20000000)&&
 80008b6:	6811      	ldr	r1, [r2, #0]
 80008b8:	4019      	ands	r1, r3
    	if(!memcmp(FileAttr.DIR_Name, "OLF", 3) && !memcmp(&(FileAttr.DIR_Name[8]), "BIN", 3)&&(FileAttr.DIR_FileSize==0))
 80008ba:	bb55      	cbnz	r5, 8000912 <FAT_DataSectorWriteRequest+0xb2>
    		if(((Data_Buffer[0]&(0xFFF00000))==0X20000000)&&
 80008bc:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80008c0:	d1e0      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
    		    	  ((Data_Buffer[1]&(0xFFF00000))==0X08000000)&&
 80008c2:	6851      	ldr	r1, [r2, #4]
 80008c4:	4019      	ands	r1, r3
    		if(((Data_Buffer[0]&(0xFFF00000))==0X20000000)&&
 80008c6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 80008ca:	d1db      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
    				  ((Data_Buffer[2]&(0xFFF00000))==0X08000000)&&
 80008cc:	6891      	ldr	r1, [r2, #8]
 80008ce:	4019      	ands	r1, r3
    		    	  ((Data_Buffer[1]&(0xFFF00000))==0X08000000)&&
 80008d0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 80008d4:	d1d6      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
    				  ((Data_Buffer[3]&(0xFFF00000))==0X08000000)&&
 80008d6:	68d1      	ldr	r1, [r2, #12]
 80008d8:	4019      	ands	r1, r3
    				  ((Data_Buffer[2]&(0xFFF00000))==0X08000000)&&
 80008da:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 80008de:	d1d1      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
    				  ((Data_Buffer[4]&(0xFFF00000))==0X08000000)&&
 80008e0:	6912      	ldr	r2, [r2, #16]
 80008e2:	4013      	ands	r3, r2
    				  ((Data_Buffer[3]&(0xFFF00000))==0X08000000)&&
 80008e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80008e8:	d1cc      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
    					startFlag=1;
 80008ea:	2301      	movs	r3, #1
				STMFLASH_Write(FLASH_START_ADDR+writeCnt,(u16*)data, len/2);
 80008ec:	4d61      	ldr	r5, [pc, #388]	; (8000a74 <FAT_DataSectorWriteRequest+0x214>)
				startFlag=3;
 80008ee:	f889 3000 	strb.w	r3, [r9]
				STMFLASH_Write(FLASH_START_ADDR+writeCnt,(u16*)data, len/2);
 80008f2:	6828      	ldr	r0, [r5, #0]
				lastFAT_LBA=FAT_LBA;
 80008f4:	4b60      	ldr	r3, [pc, #384]	; (8000a78 <FAT_DataSectorWriteRequest+0x218>)
				STMFLASH_Write(FLASH_START_ADDR+writeCnt,(u16*)data, len/2);
 80008f6:	f100 6000 	add.w	r0, r0, #134217728	; 0x8000000
 80008fa:	f3c4 024f 	ubfx	r2, r4, #1, #16
 80008fe:	4641      	mov	r1, r8
 8000900:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
				lastFAT_LBA=FAT_LBA;
 8000904:	601e      	str	r6, [r3, #0]
				STMFLASH_Write(FLASH_START_ADDR+writeCnt,(u16*)data, len/2);
 8000906:	f000 fabb 	bl	8000e80 <STMFLASH_Write>
				writeCnt += len;
 800090a:	682b      	ldr	r3, [r5, #0]
 800090c:	4423      	add	r3, r4
 800090e:	602b      	str	r3, [r5, #0]
 8000910:	e7b8      	b.n	8000884 <FAT_DataSectorWriteRequest+0x24>
	    	if(((Data_Buffer[0]&(0xFFF00000))==0X20000000)&&
 8000912:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8000916:	d1b5      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
				  ((Data_Buffer[1]&(0xFFF00000))==0X08000000)&&
 8000918:	6851      	ldr	r1, [r2, #4]
 800091a:	4019      	ands	r1, r3
	    	if(((Data_Buffer[0]&(0xFFF00000))==0X20000000)&&
 800091c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8000920:	d1b0      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
				  ((Data_Buffer[2]&(0xFFF00000))==0X08000000)&&
 8000922:	6891      	ldr	r1, [r2, #8]
 8000924:	4019      	ands	r1, r3
				  ((Data_Buffer[1]&(0xFFF00000))==0X08000000)&&
 8000926:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 800092a:	d1ab      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
				  ((Data_Buffer[3]&(0xFFF00000))==0X08000000)&&
 800092c:	68d1      	ldr	r1, [r2, #12]
 800092e:	4019      	ands	r1, r3
				  ((Data_Buffer[2]&(0xFFF00000))==0X08000000)&&
 8000930:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8000934:	d1a6      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
				  ((Data_Buffer[4]&(0xFFF00000))==0X08000000)&&
 8000936:	6912      	ldr	r2, [r2, #16]
 8000938:	4013      	ands	r3, r2
				  ((Data_Buffer[3]&(0xFFF00000))==0X08000000)&&
 800093a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800093e:	d1a1      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
					startFlag=2;
 8000940:	2302      	movs	r3, #2
 8000942:	e7d3      	b.n	80008ec <FAT_DataSectorWriteRequest+0x8c>
		else if(FileAttr.DIR_Name[8]==0x00)
 8000944:	f89b 3008 	ldrb.w	r3, [fp, #8]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d19b      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
			if(((Data_Buffer[0]&(0xFFF00000))==0X20000000)&&
 800094c:	4a47      	ldr	r2, [pc, #284]	; (8000a6c <FAT_DataSectorWriteRequest+0x20c>)
 800094e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8000952:	6811      	ldr	r1, [r2, #0]
 8000954:	4019      	ands	r1, r3
 8000956:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800095a:	d193      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
			  ((Data_Buffer[1]&(0xFFF00000))==0X08000000)&&
 800095c:	6851      	ldr	r1, [r2, #4]
 800095e:	4019      	ands	r1, r3
			if(((Data_Buffer[0]&(0xFFF00000))==0X20000000)&&
 8000960:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8000964:	d18e      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
			  ((Data_Buffer[2]&(0xFFF00000))==0X08000000)&&
 8000966:	6891      	ldr	r1, [r2, #8]
 8000968:	4019      	ands	r1, r3
			  ((Data_Buffer[1]&(0xFFF00000))==0X08000000)&&
 800096a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 800096e:	d189      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
			  ((Data_Buffer[3]&(0xFFF00000))==0X08000000)&&
 8000970:	68d1      	ldr	r1, [r2, #12]
 8000972:	4019      	ands	r1, r3
			  ((Data_Buffer[2]&(0xFFF00000))==0X08000000)&&
 8000974:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8000978:	d184      	bne.n	8000884 <FAT_DataSectorWriteRequest+0x24>
			  ((Data_Buffer[4]&(0xFFF00000))==0X08000000)&&
 800097a:	6912      	ldr	r2, [r2, #16]
 800097c:	4013      	ands	r3, r2
			  ((Data_Buffer[3]&(0xFFF00000))==0X08000000)&&
 800097e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000982:	f47f af7f 	bne.w	8000884 <FAT_DataSectorWriteRequest+0x24>
				startFlag=3;
 8000986:	2303      	movs	r3, #3
 8000988:	e7b0      	b.n	80008ec <FAT_DataSectorWriteRequest+0x8c>
    else if(startFlag==1)
 800098a:	2f01      	cmp	r7, #1
 800098c:	d124      	bne.n	80009d8 <FAT_DataSectorWriteRequest+0x178>
    	if((lastFAT_LBA+len)==FAT_LBA)
 800098e:	4a3a      	ldr	r2, [pc, #232]	; (8000a78 <FAT_DataSectorWriteRequest+0x218>)
 8000990:	6813      	ldr	r3, [r2, #0]
 8000992:	4423      	add	r3, r4
 8000994:	4283      	cmp	r3, r0
 8000996:	f47f af75 	bne.w	8000884 <FAT_DataSectorWriteRequest+0x24>
			STMFLASH_Write(FLASH_START_ADDR+writeCnt,(u16*)data, len/2);
 800099a:	4e36      	ldr	r6, [pc, #216]	; (8000a74 <FAT_DataSectorWriteRequest+0x214>)
    		lastFAT_LBA=FAT_LBA;
 800099c:	6013      	str	r3, [r2, #0]
			STMFLASH_Write(FLASH_START_ADDR+writeCnt,(u16*)data, len/2);
 800099e:	6830      	ldr	r0, [r6, #0]
 80009a0:	f3c4 024f 	ubfx	r2, r4, #1, #16
 80009a4:	f100 6000 	add.w	r0, r0, #134217728	; 0x8000000
 80009a8:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 80009ac:	f000 fa68 	bl	8000e80 <STMFLASH_Write>
			writeCnt += len;
 80009b0:	6833      	ldr	r3, [r6, #0]
 80009b2:	4423      	add	r3, r4
			if((writeCnt >= filesize_total)&&(filesize_total!=0))
 80009b4:	429d      	cmp	r5, r3
			writeCnt += len;
 80009b6:	6033      	str	r3, [r6, #0]
			if((writeCnt >= filesize_total)&&(filesize_total!=0))
 80009b8:	f63f af64 	bhi.w	8000884 <FAT_DataSectorWriteRequest+0x24>
 80009bc:	2d00      	cmp	r5, #0
 80009be:	f43f af61 	beq.w	8000884 <FAT_DataSectorWriteRequest+0x24>
				FATSetStatusFileName("SUCCESS");
 80009c2:	482e      	ldr	r0, [pc, #184]	; (8000a7c <FAT_DataSectorWriteRequest+0x21c>)
 80009c4:	f7ff ff30 	bl	8000828 <FATSetStatusFileName>
				update_result = UR_SUCCESS;
 80009c8:	4b2d      	ldr	r3, [pc, #180]	; (8000a80 <FAT_DataSectorWriteRequest+0x220>)
 80009ca:	701f      	strb	r7, [r3, #0]
				need_refresh = 1;
 80009cc:	4b2d      	ldr	r3, [pc, #180]	; (8000a84 <FAT_DataSectorWriteRequest+0x224>)
 80009ce:	701f      	strb	r7, [r3, #0]
				LED_OFF();
 80009d0:	2208      	movs	r2, #8
 80009d2:	4b2d      	ldr	r3, [pc, #180]	; (8000a88 <FAT_DataSectorWriteRequest+0x228>)
 80009d4:	615a      	str	r2, [r3, #20]
 80009d6:	e755      	b.n	8000884 <FAT_DataSectorWriteRequest+0x24>
    else if(startFlag==2)
 80009d8:	2f02      	cmp	r7, #2
 80009da:	d121      	bne.n	8000a20 <FAT_DataSectorWriteRequest+0x1c0>
    	if((lastFAT_LBA+len)==FAT_LBA)
 80009dc:	4a26      	ldr	r2, [pc, #152]	; (8000a78 <FAT_DataSectorWriteRequest+0x218>)
 80009de:	6813      	ldr	r3, [r2, #0]
 80009e0:	4423      	add	r3, r4
 80009e2:	4283      	cmp	r3, r0
 80009e4:	f47f af4e 	bne.w	8000884 <FAT_DataSectorWriteRequest+0x24>
        	STMFLASH_Write(FLASH_START_ADDR+writeCnt,(u16*)data, len/2);
 80009e8:	4e22      	ldr	r6, [pc, #136]	; (8000a74 <FAT_DataSectorWriteRequest+0x214>)
    		lastFAT_LBA=FAT_LBA;
 80009ea:	6013      	str	r3, [r2, #0]
        	STMFLASH_Write(FLASH_START_ADDR+writeCnt,(u16*)data, len/2);
 80009ec:	6830      	ldr	r0, [r6, #0]
 80009ee:	f3c4 024f 	ubfx	r2, r4, #1, #16
 80009f2:	f100 6000 	add.w	r0, r0, #134217728	; 0x8000000
 80009f6:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 80009fa:	f000 fa41 	bl	8000e80 <STMFLASH_Write>
        	writeCnt += len;
 80009fe:	6833      	ldr	r3, [r6, #0]
 8000a00:	4423      	add	r3, r4
            if(writeCnt >= filesize_total)
 8000a02:	429d      	cmp	r5, r3
 8000a04:	d901      	bls.n	8000a0a <FAT_DataSectorWriteRequest+0x1aa>
        	writeCnt += len;
 8000a06:	6033      	str	r3, [r6, #0]
 8000a08:	e73c      	b.n	8000884 <FAT_DataSectorWriteRequest+0x24>
            	writeCnt = 0;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	6033      	str	r3, [r6, #0]
				FATSetStatusFileName("SUCCESS");
 8000a0e:	481b      	ldr	r0, [pc, #108]	; (8000a7c <FAT_DataSectorWriteRequest+0x21c>)
 8000a10:	f7ff ff0a 	bl	8000828 <FATSetStatusFileName>
				update_result = UR_SUCCESS;
 8000a14:	2301      	movs	r3, #1
 8000a16:	4a1a      	ldr	r2, [pc, #104]	; (8000a80 <FAT_DataSectorWriteRequest+0x220>)
 8000a18:	7013      	strb	r3, [r2, #0]
				need_refresh = 1;
 8000a1a:	4a1a      	ldr	r2, [pc, #104]	; (8000a84 <FAT_DataSectorWriteRequest+0x224>)
 8000a1c:	7013      	strb	r3, [r2, #0]
 8000a1e:	e7d7      	b.n	80009d0 <FAT_DataSectorWriteRequest+0x170>
    else if(startFlag==3)
 8000a20:	2f03      	cmp	r7, #3
 8000a22:	d11a      	bne.n	8000a5a <FAT_DataSectorWriteRequest+0x1fa>
    	if((lastFAT_LBA+len)==FAT_LBA)
 8000a24:	4a14      	ldr	r2, [pc, #80]	; (8000a78 <FAT_DataSectorWriteRequest+0x218>)
 8000a26:	6813      	ldr	r3, [r2, #0]
 8000a28:	4423      	add	r3, r4
 8000a2a:	4283      	cmp	r3, r0
 8000a2c:	f47f af2a 	bne.w	8000884 <FAT_DataSectorWriteRequest+0x24>
			STMFLASH_Write(FLASH_START_ADDR+writeCnt,(u16*)data, len/2);
 8000a30:	4e10      	ldr	r6, [pc, #64]	; (8000a74 <FAT_DataSectorWriteRequest+0x214>)
    		lastFAT_LBA=FAT_LBA;
 8000a32:	6013      	str	r3, [r2, #0]
			STMFLASH_Write(FLASH_START_ADDR+writeCnt,(u16*)data, len/2);
 8000a34:	6830      	ldr	r0, [r6, #0]
 8000a36:	f3c4 024f 	ubfx	r2, r4, #1, #16
 8000a3a:	f100 6000 	add.w	r0, r0, #134217728	; 0x8000000
 8000a3e:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 8000a42:	f000 fa1d 	bl	8000e80 <STMFLASH_Write>
			writeCnt += len;
 8000a46:	6833      	ldr	r3, [r6, #0]
 8000a48:	4423      	add	r3, r4
			if((writeCnt >= filesize_total)&&(filesize_total!=0))
 8000a4a:	429d      	cmp	r5, r3
			writeCnt += len;
 8000a4c:	6033      	str	r3, [r6, #0]
			if((writeCnt >= filesize_total)&&(filesize_total!=0))
 8000a4e:	f63f af19 	bhi.w	8000884 <FAT_DataSectorWriteRequest+0x24>
 8000a52:	2d00      	cmp	r5, #0
 8000a54:	f43f af16 	beq.w	8000884 <FAT_DataSectorWriteRequest+0x24>
 8000a58:	e7d9      	b.n	8000a0e <FAT_DataSectorWriteRequest+0x1ae>
    	startFlag=0;
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
 8000a5e:	e711      	b.n	8000884 <FAT_DataSectorWriteRequest+0x24>
 8000a60:	20000174 	.word	0x20000174
 8000a64:	080028fd 	.word	0x080028fd
 8000a68:	08002901 	.word	0x08002901
 8000a6c:	200005f0 	.word	0x200005f0
 8000a70:	fff00000 	.word	0xfff00000
 8000a74:	20000178 	.word	0x20000178
 8000a78:	20000170 	.word	0x20000170
 8000a7c:	08002905 	.word	0x08002905
 8000a80:	20000181 	.word	0x20000181
 8000a84:	20000180 	.word	0x20000180
 8000a88:	40011000 	.word	0x40011000
 8000a8c:	200001bc 	.word	0x200001bc

08000a90 <FATWriteLBA>:
    switch(FAT_LBA)
 8000a90:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
{
 8000a94:	b538      	push	{r3, r4, r5, lr}
 8000a96:	4603      	mov	r3, r0
 8000a98:	460c      	mov	r4, r1
 8000a9a:	4615      	mov	r5, r2
    switch(FAT_LBA)
 8000a9c:	d001      	beq.n	8000aa2 <FATWriteLBA+0x12>
 8000a9e:	d803      	bhi.n	8000aa8 <FATWriteLBA+0x18>
 8000aa0:	b958      	cbnz	r0, 8000aba <FATWriteLBA+0x2a>
}
 8000aa2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000aa6:	bd38      	pop	{r3, r4, r5, pc}
    switch(FAT_LBA)
 8000aa8:	f5b0 4f58 	cmp.w	r0, #55296	; 0xd800
 8000aac:	d0f9      	beq.n	8000aa2 <FATWriteLBA+0x12>
 8000aae:	f5b0 4f60 	cmp.w	r0, #57344	; 0xe000
 8000ab2:	d102      	bne.n	8000aba <FATWriteLBA+0x2a>
             FAT_RootDirWriteRequest(FAT_LBA, data, len);
 8000ab4:	f7ff fe92 	bl	80007dc <FAT_RootDirWriteRequest>
             break;
 8000ab8:	e7f3      	b.n	8000aa2 <FATWriteLBA+0x12>
                if(FAT_LBA >= 0x12000)
 8000aba:	f5b3 3f90 	cmp.w	r3, #73728	; 0x12000
 8000abe:	d3f0      	bcc.n	8000aa2 <FATWriteLBA+0x12>
                    FAT_DataSectorWriteRequest(FAT_LBA, data, len);
 8000ac0:	462a      	mov	r2, r5
 8000ac2:	4621      	mov	r1, r4
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f7ff fecb 	bl	8000860 <FAT_DataSectorWriteRequest>
 8000aca:	e7ea      	b.n	8000aa2 <FATWriteLBA+0x12>

08000acc <Delayms>:
 11ms10001s
us
-----------------------------------*/
void Delayms(__IO uint32_t nTime) 
{ 
while(SysTick_Config(SystemCoreClock/1000)); 
 8000acc:	4b0f      	ldr	r3, [pc, #60]	; (8000b0c <Delayms+0x40>)
{ 
 8000ace:	b082      	sub	sp, #8
while(SysTick_Config(SystemCoreClock/1000)); 
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ad6:	fbb2 f2f3 	udiv	r2, r2, r3
{ 
 8000ada:	9001      	str	r0, [sp, #4]
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000adc:	3a01      	subs	r2, #1
 8000ade:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8000ae2:	d2fc      	bcs.n	8000ade <Delayms+0x12>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae4:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ae6:	4b0a      	ldr	r3, [pc, #40]	; (8000b10 <Delayms+0x44>)
 8000ae8:	605a      	str	r2, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aea:	4a0a      	ldr	r2, [pc, #40]	; (8000b14 <Delayms+0x48>)
 8000aec:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000af4:	2207      	movs	r2, #7
 8000af6:	601a      	str	r2, [r3, #0]
TimingDelay = nTime;
 8000af8:	9901      	ldr	r1, [sp, #4]
 8000afa:	4a07      	ldr	r2, [pc, #28]	; (8000b18 <Delayms+0x4c>)
 8000afc:	6011      	str	r1, [r2, #0]
while(TimingDelay != 0);
 8000afe:	6811      	ldr	r1, [r2, #0]
 8000b00:	2900      	cmp	r1, #0
 8000b02:	d1fc      	bne.n	8000afe <Delayms+0x32>
SysTick->CTRL=0x00; // 
 8000b04:	6019      	str	r1, [r3, #0]
SysTick->VAL =0X00; // 
 8000b06:	6099      	str	r1, [r3, #8]
}
 8000b08:	b002      	add	sp, #8
 8000b0a:	4770      	bx	lr
 8000b0c:	20000000 	.word	0x20000000
 8000b10:	e000e010 	.word	0xe000e010
 8000b14:	e000ed00 	.word	0xe000ed00
 8000b18:	2000017c 	.word	0x2000017c

08000b1c <TimingDelay_Decrement>:
 
  
-----------------------------------*/
void TimingDelay_Decrement(void)
{
if (TimingDelay != 0x00)
 8000b1c:	4b03      	ldr	r3, [pc, #12]	; (8000b2c <TimingDelay_Decrement+0x10>)
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	b112      	cbz	r2, 8000b28 <TimingDelay_Decrement+0xc>
{ 
TimingDelay--;
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	3a01      	subs	r2, #1
 8000b26:	601a      	str	r2, [r3, #0]
}
}
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	2000017c 	.word	0x2000017c

08000b30 <SysTick_Handler>:
 11us10001ms
us
-----------------------------------*/
void SysTick_Handler(void)
{
TimingDelay_Decrement();
 8000b30:	f7ff bff4 	b.w	8000b1c <TimingDelay_Decrement>

08000b34 <Key_GPIO_Config>:
#include "key.h" 
#include "delay.h"

void Key_GPIO_Config(void)
{
 8000b34:	b507      	push	{r0, r1, r2, lr}
#ifndef ORTUR_CNC_MODE
    RCC_APB2PeriphClockCmd( RCC_APB2Periph_GPIOC|RCC_APB2Periph_AFIO,ENABLE );
 8000b36:	2101      	movs	r1, #1
 8000b38:	2011      	movs	r0, #17
 8000b3a:	f7ff fd7b 	bl	8000634 <RCC_APB2PeriphClockCmd>
    PWR_BackupAccessCmd( ENABLE );/* RTC*/
 8000b3e:	2001      	movs	r0, #1
 8000b40:	f7ff fd1a 	bl	8000578 <PWR_BackupAccessCmd>
    RCC_LSEConfig( RCC_LSE_OFF ); /* ,PC14+PC15IO*/
 8000b44:	2000      	movs	r0, #0
 8000b46:	f7ff fd23 	bl	8000590 <RCC_LSEConfig>
    BKP_TamperPinCmd(DISABLE);  /* ,PC13IO*/
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	f7ff fbd0 	bl	80002f0 <BKP_TamperPinCmd>

    GPIO_InitTypeDef GPIO_InitStructure;
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 |GPIO_Pin_14 | GPIO_Pin_15;
 8000b50:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000b54:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000b58:	2302      	movs	r3, #2
 8000b5a:	f88d 3006 	strb.w	r3, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;          
 8000b5e:	2348      	movs	r3, #72	; 0x48
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000b60:	a901      	add	r1, sp, #4
 8000b62:	4805      	ldr	r0, [pc, #20]	; (8000b78 <Key_GPIO_Config+0x44>)
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;          
 8000b64:	f88d 3007 	strb.w	r3, [sp, #7]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000b68:	f7ff fc78 	bl	800045c <GPIO_Init>

    PWR_BackupAccessCmd(DISABLE);/* RTC*/
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f7ff fd03 	bl	8000578 <PWR_BackupAccessCmd>
    GPIO_InitStructure.GPIO_Pin = KEY_PIN;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;          
    GPIO_Init(KEY_PORT, &GPIO_InitStructure);
#endif
}
 8000b72:	b003      	add	sp, #12
 8000b74:	f85d fb04 	ldr.w	pc, [sp], #4
 8000b78:	40011000 	.word	0x40011000

08000b7c <Key_Scan>:

u8 Key_Scan(void)
{	
 8000b7c:	b508      	push	{r3, lr}
   if(GPIO_ReadInputDataBit(KEY_PORT,KEY_PIN) == 0 ) 
 8000b7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b82:	4809      	ldr	r0, [pc, #36]	; (8000ba8 <Key_Scan+0x2c>)
 8000b84:	f7ff fcbd 	bl	8000502 <GPIO_ReadInputDataBit>
 8000b88:	b958      	cbnz	r0, 8000ba2 <Key_Scan+0x26>
  {	   
    Delayms(10);
 8000b8a:	200a      	movs	r0, #10
 8000b8c:	f7ff ff9e 	bl	8000acc <Delayms>
    if(GPIO_ReadInputDataBit(KEY_PORT,KEY_PIN) == 0 )  
 8000b90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b94:	4804      	ldr	r0, [pc, #16]	; (8000ba8 <Key_Scan+0x2c>)
 8000b96:	f7ff fcb4 	bl	8000502 <GPIO_ReadInputDataBit>
    {	 
	return KEY_ON;	 
 8000b9a:	fab0 f080 	clz	r0, r0
 8000b9e:	0940      	lsrs	r0, r0, #5
    else
	return KEY_OFF;
  }
  else
    return KEY_OFF;
}
 8000ba0:	bd08      	pop	{r3, pc}
    return KEY_OFF;
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	e7fc      	b.n	8000ba0 <Key_Scan+0x24>
 8000ba6:	bf00      	nop
 8000ba8:	40011000 	.word	0x40011000

08000bac <Jump>:
  * @retval None
  */


void Jump(uint32_t address)
{
 8000bac:	b570      	push	{r4, r5, r6, lr}
    // load this address into function pointer
    Jump_To_Application = (pFunction)JumpAddress;

    // Disable all interrupts
    int i;
    for (i = 0; i < 8; i++)
 8000bae:	2200      	movs	r2, #0
{
 8000bb0:	4604      	mov	r4, r0
    JumpAddress = (vu32 *)ApplicationAddress[1];
 8000bb2:	6845      	ldr	r5, [r0, #4]
 8000bb4:	0093      	lsls	r3, r2, #2
 8000bb6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000bba:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
        NVIC->ICER[i] = NVIC->IABR[i];
 8000bbe:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
    for (i = 0; i < 8; i++)
 8000bc2:	3201      	adds	r2, #1
 8000bc4:	2a08      	cmp	r2, #8
        NVIC->ICER[i] = NVIC->IABR[i];
 8000bc6:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
    for (i = 0; i < 8; i++)
 8000bca:	d1f3      	bne.n	8000bb4 <Jump+0x8>

    // Set interrupt vector table
    NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x4000);
 8000bcc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bd0:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8000bd4:	f7ff fb82 	bl	80002dc <NVIC_SetVectorTable>

    // Set stack pointer as in application's vector table
    __set_MSP((u32)(ApplicationAddress[0]));
 8000bd8:	6823      	ldr	r3, [r4, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000bda:	f383 8808 	msr	MSP, r3

    // Go
    Jump_To_Application();
 8000bde:	462b      	mov	r3, r5
}
 8000be0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Jump_To_Application();
 8000be4:	4718      	bx	r3
	...

08000be8 <reset_usb>:

// Force USB Reconnect
void reset_usb() {
 8000be8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    GPIO_InitTypeDef GPIO_InitStructure;

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8000bea:	2101      	movs	r1, #1
 8000bec:	2004      	movs	r0, #4
 8000bee:	f7ff fd21 	bl	8000634 <RCC_APB2PeriphClockCmd>

    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000bf2:	2303      	movs	r3, #3
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8000bf4:	f44f 5580 	mov.w	r5, #4096	; 0x1000
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000bf8:	f88d 3006 	strb.w	r3, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000bfc:	2310      	movs	r3, #16

    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000bfe:	4c07      	ldr	r4, [pc, #28]	; (8000c1c <reset_usb+0x34>)
 8000c00:	a901      	add	r1, sp, #4
 8000c02:	4620      	mov	r0, r4
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000c04:	f88d 3007 	strb.w	r3, [sp, #7]
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8000c08:	f8ad 5004 	strh.w	r5, [sp, #4]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000c0c:	f7ff fc26 	bl	800045c <GPIO_Init>
    
    GPIO_ResetBits(GPIOA, GPIO_Pin_12);
 8000c10:	4629      	mov	r1, r5
 8000c12:	4620      	mov	r0, r4
 8000c14:	f7ff fc7d 	bl	8000512 <GPIO_ResetBits>
}
 8000c18:	b003      	add	sp, #12
 8000c1a:	bd30      	pop	{r4, r5, pc}
 8000c1c:	40010800 	.word	0x40010800

08000c20 <init_usb>:

void init_usb()
{
 8000c20:	b508      	push	{r3, lr}
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8000c22:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8000c26:	f7ff fb23 	bl	8000270 <NVIC_PriorityGroupConfig>
    USB_Interrupts_Config();
 8000c2a:	f000 f9a9 	bl	8000f80 <USB_Interrupts_Config>
    Set_USBClock();
 8000c2e:	f000 f99c 	bl	8000f6a <Set_USBClock>
    USB_Init();
}
 8000c32:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    USB_Init();
 8000c36:	f001 bbe9 	b.w	800240c <USB_Init>
	...

08000c3c <Leds_init>:

void Leds_init()
{
 8000c3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    //PB4 PB3 PA15IO
    //RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
    //GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);

#ifndef ORTUR_CNC_MODE
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 8000c3e:	2708      	movs	r7, #8
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000c40:	2610      	movs	r6, #16
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000c42:	2403      	movs	r4, #3
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000c44:	4d12      	ldr	r5, [pc, #72]	; (8000c90 <Leds_init+0x54>)
 8000c46:	a901      	add	r1, sp, #4
 8000c48:	4628      	mov	r0, r5
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000c4a:	f88d 4006 	strb.w	r4, [sp, #6]
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 8000c4e:	f8ad 7004 	strh.w	r7, [sp, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000c52:	f88d 6007 	strb.w	r6, [sp, #7]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000c56:	f7ff fc01 	bl	800045c <GPIO_Init>
    //
    GPIO_ResetBits(GPIOB, GPIO_Pin_3);
 8000c5a:	4628      	mov	r0, r5
    
    //
    GPIO_WriteBit(GPIOB, GPIO_Pin_3, Bit_RESET);
#endif
    
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;
 8000c5c:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    GPIO_ResetBits(GPIOB, GPIO_Pin_3);
 8000c60:	4639      	mov	r1, r7
 8000c62:	f7ff fc56 	bl	8000512 <GPIO_ResetBits>
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000c66:	f88d 4006 	strb.w	r4, [sp, #6]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000c6a:	4c0a      	ldr	r4, [pc, #40]	; (8000c94 <Leds_init+0x58>)
 8000c6c:	a901      	add	r1, sp, #4
 8000c6e:	4620      	mov	r0, r4
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;
 8000c70:	f8ad 5004 	strh.w	r5, [sp, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000c74:	f88d 6007 	strb.w	r6, [sp, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000c78:	f7ff fbf0 	bl	800045c <GPIO_Init>
    GPIO_ResetBits(GPIOA,GPIO_Pin_15);
 8000c7c:	4629      	mov	r1, r5
 8000c7e:	4620      	mov	r0, r4
 8000c80:	f7ff fc47 	bl	8000512 <GPIO_ResetBits>

    //
    GPIO_ResetBits(GPIOA, GPIO_Pin_15);
 8000c84:	4629      	mov	r1, r5
 8000c86:	4620      	mov	r0, r4
 8000c88:	f7ff fc43 	bl	8000512 <GPIO_ResetBits>
    
}
 8000c8c:	b003      	add	sp, #12
 8000c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c90:	40010c00 	.word	0x40010c00
 8000c94:	40010800 	.word	0x40010800

08000c98 <Led_Off>:

void Led_Off(void)
{
 8000c98:	b508      	push	{r3, lr}
#ifndef ORTUR_CNC_MODE
	GPIO_ResetBits(GPIOB, GPIO_Pin_3);
 8000c9a:	2108      	movs	r1, #8
 8000c9c:	4804      	ldr	r0, [pc, #16]	; (8000cb0 <Led_Off+0x18>)
 8000c9e:	f7ff fc38 	bl	8000512 <GPIO_ResetBits>
#else
	GPIO_ResetBits(GPIOA, GPIO_Pin_14);
#endif
    GPIO_ResetBits(GPIOA, GPIO_Pin_15);
}
 8000ca2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    GPIO_ResetBits(GPIOA, GPIO_Pin_15);
 8000ca6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000caa:	4802      	ldr	r0, [pc, #8]	; (8000cb4 <Led_Off+0x1c>)
 8000cac:	f7ff bc31 	b.w	8000512 <GPIO_ResetBits>
 8000cb0:	40010c00 	.word	0x40010c00
 8000cb4:	40010800 	.word	0x40010800

08000cb8 <Led_On>:

void Led_On(void)
{
 8000cb8:	b508      	push	{r3, lr}
#ifndef ORTUR_CNC_MODE
	GPIO_SetBits(GPIOB, GPIO_Pin_3);
 8000cba:	2108      	movs	r1, #8
 8000cbc:	4804      	ldr	r0, [pc, #16]	; (8000cd0 <Led_On+0x18>)
 8000cbe:	f7ff fc26 	bl	800050e <GPIO_SetBits>
#else
	GPIO_SetBits(GPIOA, GPIO_Pin_14);
#endif
	GPIO_SetBits(GPIOA, GPIO_Pin_15);
}
 8000cc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	GPIO_SetBits(GPIOA, GPIO_Pin_15);
 8000cc6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cca:	4802      	ldr	r0, [pc, #8]	; (8000cd4 <Led_On+0x1c>)
 8000ccc:	f7ff bc1f 	b.w	800050e <GPIO_SetBits>
 8000cd0:	40010c00 	.word	0x40010c00
 8000cd4:	40010800 	.word	0x40010800

08000cd8 <Usart1_Init>:
	return ch;
}
#endif

void Usart1_Init(void)
{
 8000cd8:	b530      	push	{r4, r5, lr}

	/*LED*/

	/**/

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);           //1
 8000cda:	2101      	movs	r1, #1
{
 8000cdc:	b087      	sub	sp, #28
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);           //1
 8000cde:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000ce2:	f7ff fca7 	bl	8000634 <RCC_APB2PeriphClockCmd>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA,ENABLE);            //GPIOA
 8000ce6:	2101      	movs	r1, #1
 8000ce8:	2004      	movs	r0, #4
 8000cea:	f7ff fca3 	bl	8000634 <RCC_APB2PeriphClockCmd>



	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF_PP;
 8000cee:	2318      	movs	r3, #24

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_9;

	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8000cf0:	2503      	movs	r5, #3
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF_PP;
 8000cf2:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_9;
 8000cf6:	f44f 7300 	mov.w	r3, #512	; 0x200

	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8000cfa:	4c16      	ldr	r4, [pc, #88]	; (8000d54 <Usart1_Init+0x7c>)
 8000cfc:	a901      	add	r1, sp, #4
 8000cfe:	4620      	mov	r0, r4
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_9;
 8000d00:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8000d04:	f88d 5006 	strb.w	r5, [sp, #6]
	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8000d08:	f7ff fba8 	bl	800045c <GPIO_Init>



	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000d0c:	2304      	movs	r3, #4
 8000d0e:	f88d 3007 	strb.w	r3, [sp, #7]

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_10;
 8000d12:	f44f 6380 	mov.w	r3, #1024	; 0x400

	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;

	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8000d16:	a901      	add	r1, sp, #4
 8000d18:	4620      	mov	r0, r4
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_10;
 8000d1a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8000d1e:	f88d 5006 	strb.w	r5, [sp, #6]
	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8000d22:	f7ff fb9b 	bl	800045c <GPIO_Init>


	/**/

	USART_InitStruct.USART_BaudRate = 115200;
 8000d26:	2300      	movs	r3, #0
 8000d28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d2c:	e9cd 2302 	strd	r2, r3, [sp, #8]

	USART_InitStruct.USART_WordLength = USART_WordLength_8b;

	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8000d30:	f44f 2240 	mov.w	r2, #786432	; 0xc0000

	USART_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;

	USART_Init(USART1,&USART_InitStruct);
 8000d34:	f504 5440 	add.w	r4, r4, #12288	; 0x3000
 8000d38:	a902      	add	r1, sp, #8
 8000d3a:	4620      	mov	r0, r4
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8000d3c:	9204      	str	r2, [sp, #16]
	USART_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000d3e:	f8ad 3014 	strh.w	r3, [sp, #20]
	USART_Init(USART1,&USART_InitStruct);
 8000d42:	f7ff fc8f 	bl	8000664 <USART_Init>

	USART_Cmd(USART1,ENABLE);
 8000d46:	2101      	movs	r1, #1
 8000d48:	4620      	mov	r0, r4
 8000d4a:	f7ff fcdb 	bl	8000704 <USART_Cmd>

}
 8000d4e:	b007      	add	sp, #28
 8000d50:	bd30      	pop	{r4, r5, pc}
 8000d52:	bf00      	nop
 8000d54:	40010800 	.word	0x40010800

08000d58 <Usart_SendData>:

void Usart_SendData(uint8_t* data,uint16_t len)
{
	uint16_t i=0;
	while(i<len)
 8000d58:	4602      	mov	r2, r0
{
 8000d5a:	b510      	push	{r4, lr}
	{
		while((USART1->SR&0X40)==0);//
 8000d5c:	4c06      	ldr	r4, [pc, #24]	; (8000d78 <Usart_SendData+0x20>)
	while(i<len)
 8000d5e:	1a13      	subs	r3, r2, r0
 8000d60:	b29b      	uxth	r3, r3
 8000d62:	4299      	cmp	r1, r3
 8000d64:	d800      	bhi.n	8000d68 <Usart_SendData+0x10>
		USART1->DR = (u8) data[i++];      	//DR,1
	}
}
 8000d66:	bd10      	pop	{r4, pc}
		while((USART1->SR&0X40)==0);//
 8000d68:	8823      	ldrh	r3, [r4, #0]
 8000d6a:	065b      	lsls	r3, r3, #25
 8000d6c:	d5fc      	bpl.n	8000d68 <Usart_SendData+0x10>
		USART1->DR = (u8) data[i++];      	//DR,1
 8000d6e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8000d72:	80a3      	strh	r3, [r4, #4]
 8000d74:	e7f3      	b.n	8000d5e <Usart_SendData+0x6>
 8000d76:	bf00      	nop
 8000d78:	40013800 	.word	0x40013800

08000d7c <main>:

uint8_t update_result = 0;
uint8_t need_refresh = 0;

int main(void)
{
 8000d7c:	b508      	push	{r3, lr}
     */
  
    //IO
    //PB4 PB3 PA15IO

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 8000d7e:	2101      	movs	r1, #1
 8000d80:	200d      	movs	r0, #13
 8000d82:	f7ff fc57 	bl	8000634 <RCC_APB2PeriphClockCmd>


#ifndef ORTUR_CNC_MODE
    GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);//JTAG-DP Disabled and SW-DP Enabled
 8000d86:	2101      	movs	r1, #1
 8000d88:	481f      	ldr	r0, [pc, #124]	; (8000e08 <main+0x8c>)
 8000d8a:	f7ff fbc5 	bl	8000518 <GPIO_PinRemapConfig>
#else
    GPIO_PinRemapConfig(GPIO_Remap_SWJ_Disable,ENABLE);//Full SWJ Disabled (JTAG-DP + SW-DP)
#endif

    Key_GPIO_Config();
 8000d8e:	f7ff fed1 	bl	8000b34 <Key_GPIO_Config>
    Leds_init();
 8000d92:	f7ff ff53 	bl	8000c3c <Leds_init>
    
    Usart1_Init();
 8000d96:	f7ff ff9f 	bl	8000cd8 <Usart1_Init>

    // Force USB Reconnect
    reset_usb();
 8000d9a:	f7ff ff25 	bl	8000be8 <reset_usb>
    Delayms(10);
 8000d9e:	200a      	movs	r0, #10
 8000da0:	f7ff fe94 	bl	8000acc <Delayms>
    
    //NOTE:CNC,
    // If ISP Key is not pressed, jump to user application
    if (Key_Scan() == KEY_OFF) //NOTE:
 8000da4:	f7ff feea 	bl	8000b7c <Key_Scan>
 8000da8:	b910      	cbnz	r0, 8000db0 <main+0x34>
    {
        Jump(FLASH_START_ADDR);
 8000daa:	4818      	ldr	r0, [pc, #96]	; (8000e0c <main+0x90>)
 8000dac:	f7ff fefe 	bl	8000bac <Jump>
    }

    init_usb();
 8000db0:	f7ff ff36 	bl	8000c20 <init_usb>

    while (1)
    {
      if(update_result == UR_READY)
 8000db4:	4d16      	ldr	r5, [pc, #88]	; (8000e10 <main+0x94>)
        Led_On();
        Delayms(1000);
        Led_Off();
        Delayms(1000);
        
        if(need_refresh)
 8000db6:	4c17      	ldr	r4, [pc, #92]	; (8000e14 <main+0x98>)
      if(update_result == UR_READY)
 8000db8:	782b      	ldrb	r3, [r5, #0]
 8000dba:	b95b      	cbnz	r3, 8000dd4 <main+0x58>
        need_refresh = 0;
 8000dbc:	7023      	strb	r3, [r4, #0]
        Led_On();
 8000dbe:	f7ff ff7b 	bl	8000cb8 <Led_On>
        Delayms(100);
 8000dc2:	2064      	movs	r0, #100	; 0x64
 8000dc4:	f7ff fe82 	bl	8000acc <Delayms>
        Led_Off();
 8000dc8:	f7ff ff66 	bl	8000c98 <Led_Off>
        Delayms(100);
 8000dcc:	2064      	movs	r0, #100	; 0x64
 8000dce:	f7ff fe7d 	bl	8000acc <Delayms>
 8000dd2:	e7f1      	b.n	8000db8 <main+0x3c>
      else if(update_result == UR_SUCCESS)
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d107      	bne.n	8000de8 <main+0x6c>
        Led_On();
 8000dd8:	f7ff ff6e 	bl	8000cb8 <Led_On>
        if(need_refresh)
 8000ddc:	7823      	ldrb	r3, [r4, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d0ea      	beq.n	8000db8 <main+0x3c>
          need_refresh = 0;
 8000de2:	2300      	movs	r3, #0
 8000de4:	7023      	strb	r3, [r4, #0]
 8000de6:	e7e7      	b.n	8000db8 <main+0x3c>
      else if(update_result == UR_LARGE || update_result == UR_UNKOWN)
 8000de8:	3b02      	subs	r3, #2
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d8e4      	bhi.n	8000db8 <main+0x3c>
        Led_On();
 8000dee:	f7ff ff63 	bl	8000cb8 <Led_On>
        Delayms(1000);
 8000df2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000df6:	f7ff fe69 	bl	8000acc <Delayms>
        Led_Off();
 8000dfa:	f7ff ff4d 	bl	8000c98 <Led_Off>
        Delayms(1000);
 8000dfe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e02:	f7ff fe63 	bl	8000acc <Delayms>
 8000e06:	e7e9      	b.n	8000ddc <main+0x60>
 8000e08:	00300200 	.word	0x00300200
 8000e0c:	08004000 	.word	0x08004000
 8000e10:	20000181 	.word	0x20000181
 8000e14:	20000180 	.word	0x20000180

08000e18 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8000e18:	4770      	bx	lr

08000e1a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000e1a:	e7fe      	b.n	8000e1a <HardFault_Handler>

08000e1c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000e1c:	e7fe      	b.n	8000e1c <MemManage_Handler>

08000e1e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000e1e:	e7fe      	b.n	8000e1e <BusFault_Handler>

08000e20 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000e20:	e7fe      	b.n	8000e20 <UsageFault_Handler>

08000e22 <SVC_Handler>:
 8000e22:	4770      	bx	lr

08000e24 <DebugMon_Handler>:
 8000e24:	4770      	bx	lr

08000e26 <PendSV_Handler>:
 8000e26:	4770      	bx	lr

08000e28 <USB_HP_CAN_TX_IRQHandler>:
 8000e28:	4770      	bx	lr

08000e2a <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
  USB_Istr();
 8000e2a:	f000 bbe3 	b.w	80015f4 <USB_Istr>

08000e2e <STMFLASH_Write_NoCheck>:
}

#if STM32_FLASH_WREN

void STMFLASH_Write_NoCheck(u32 WriteAddr, u16 *pBuffer, u16 NumToWrite)
{
 8000e2e:	b570      	push	{r4, r5, r6, lr}
    u16 i;
    for (i = 0; i < NumToWrite; i++)
 8000e30:	460c      	mov	r4, r1
 8000e32:	eb01 0542 	add.w	r5, r1, r2, lsl #1
 8000e36:	1a46      	subs	r6, r0, r1
 8000e38:	42ac      	cmp	r4, r5
 8000e3a:	eb06 0004 	add.w	r0, r6, r4
 8000e3e:	d100      	bne.n	8000e42 <STMFLASH_Write_NoCheck+0x14>
    {
        FLASH_ProgramHalfWord(WriteAddr, pBuffer[i]);
        WriteAddr += 2;
    }
}
 8000e40:	bd70      	pop	{r4, r5, r6, pc}
        FLASH_ProgramHalfWord(WriteAddr, pBuffer[i]);
 8000e42:	f834 1b02 	ldrh.w	r1, [r4], #2
 8000e46:	f7ff faed 	bl	8000424 <FLASH_ProgramHalfWord>
 8000e4a:	e7f5      	b.n	8000e38 <STMFLASH_Write_NoCheck+0xa>

08000e4c <STMFLASH_Read>:
void STMFLASH_Read(u32 ReadAddr, u16 *pBuffer, u16 NumToRead)
{
    uint32_t addr = 0x08016000 + 400 * 1024;
    u16 i;

    if (ReadAddr >= addr)
 8000e4c:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <STMFLASH_Read+0x30>)
{
 8000e4e:	b510      	push	{r4, lr}
    if (ReadAddr >= addr)
 8000e50:	4298      	cmp	r0, r3
 8000e52:	d810      	bhi.n	8000e76 <STMFLASH_Read+0x2a>
 8000e54:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8000e58:	1a40      	subs	r0, r0, r1
        }

        return;
    }

    for (i = 0; i < NumToRead; i++)
 8000e5a:	4291      	cmp	r1, r2
 8000e5c:	d100      	bne.n	8000e60 <STMFLASH_Read+0x14>
    {
        pBuffer[i] = STMFLASH_ReadHalfWord(ReadAddr);
        ReadAddr += 2;
    }
}
 8000e5e:	bd10      	pop	{r4, pc}
    return *(vu16 *)faddr;
 8000e60:	5a43      	ldrh	r3, [r0, r1]
        pBuffer[i] = STMFLASH_ReadHalfWord(ReadAddr);
 8000e62:	f821 3b02 	strh.w	r3, [r1], #2
 8000e66:	e7f8      	b.n	8000e5a <STMFLASH_Read+0xe>
            pBuffer[i] = 0x0000;
 8000e68:	f821 4013 	strh.w	r4, [r1, r3, lsl #1]
 8000e6c:	3301      	adds	r3, #1
        for (i = 0; i < NumToRead; i++)
 8000e6e:	b298      	uxth	r0, r3
 8000e70:	4282      	cmp	r2, r0
 8000e72:	d8f9      	bhi.n	8000e68 <STMFLASH_Read+0x1c>
 8000e74:	e7f3      	b.n	8000e5e <STMFLASH_Read+0x12>
 8000e76:	2300      	movs	r3, #0
            pBuffer[i] = 0x0000;
 8000e78:	461c      	mov	r4, r3
 8000e7a:	e7f8      	b.n	8000e6e <STMFLASH_Read+0x22>
 8000e7c:	08079fff 	.word	0x08079fff

08000e80 <STMFLASH_Write>:
{
 8000e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000e84:	4604      	mov	r4, r0
 8000e86:	4616      	mov	r6, r2
    offaddr = WriteAddr - STM32_FLASH_BASE;
 8000e88:	f104 4478 	add.w	r4, r4, #4160749568	; 0xf8000000
    secoff = (offaddr % STM_SECTOR_SIZE) / 2;
 8000e8c:	f3c4 0848 	ubfx	r8, r4, #1, #9
    secremain = STM_SECTOR_SIZE / 2 - secoff;
 8000e90:	f5c8 7500 	rsb	r5, r8, #512	; 0x200
 8000e94:	b2ad      	uxth	r5, r5
{
 8000e96:	460f      	mov	r7, r1
    FLASH_Unlock();
 8000e98:	f7ff fa6a 	bl	8000370 <FLASH_Unlock>
 8000e9c:	42b5      	cmp	r5, r6
 8000e9e:	bf28      	it	cs
 8000ea0:	4635      	movcs	r5, r6
 8000ea2:	f424 747f 	bic.w	r4, r4, #1020	; 0x3fc
 8000ea6:	f024 0403 	bic.w	r4, r4, #3
        STMFLASH_Read(secpos * STM_SECTOR_SIZE + STM32_FLASH_BASE, STMFLASH_BUF, STM_SECTOR_SIZE / 2);
 8000eaa:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8000f14 <STMFLASH_Write+0x94>
 8000eae:	f104 6400 	add.w	r4, r4, #134217728	; 0x8000000
 8000eb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000eb6:	4649      	mov	r1, r9
 8000eb8:	4620      	mov	r0, r4
 8000eba:	f7ff ffc7 	bl	8000e4c <STMFLASH_Read>
            FLASH_ErasePage(secpos * STM_SECTOR_SIZE + STM32_FLASH_BASE);
 8000ebe:	4620      	mov	r0, r4
 8000ec0:	f7ff fa90 	bl	80003e4 <FLASH_ErasePage>
            for (i = 0; i < secremain; i++)
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	42aa      	cmp	r2, r5
 8000eca:	d316      	bcc.n	8000efa <STMFLASH_Write+0x7a>
            STMFLASH_Write_NoCheck(secpos * STM_SECTOR_SIZE + STM32_FLASH_BASE, STMFLASH_BUF, STM_SECTOR_SIZE / 2);
 8000ecc:	4620      	mov	r0, r4
 8000ece:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	f7ff ffab 	bl	8000e2e <STMFLASH_Write_NoCheck>
        if (NumToWrite == secremain)
 8000ed8:	42ae      	cmp	r6, r5
 8000eda:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000ede:	d014      	beq.n	8000f0a <STMFLASH_Write+0x8a>
            NumToWrite -= secremain;
 8000ee0:	1b76      	subs	r6, r6, r5
 8000ee2:	b2b6      	uxth	r6, r6
 8000ee4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
            pBuffer += secremain;
 8000ee8:	eb07 0745 	add.w	r7, r7, r5, lsl #1
 8000eec:	f04f 0800 	mov.w	r8, #0
 8000ef0:	4635      	mov	r5, r6
 8000ef2:	bf28      	it	cs
 8000ef4:	f44f 7500 	movcs.w	r5, #512	; 0x200
 8000ef8:	e7db      	b.n	8000eb2 <STMFLASH_Write+0x32>
                STMFLASH_BUF[i + secoff] = pBuffer[i];
 8000efa:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000efe:	eb08 0203 	add.w	r2, r8, r3
 8000f02:	f829 1012 	strh.w	r1, [r9, r2, lsl #1]
 8000f06:	3301      	adds	r3, #1
 8000f08:	e7dd      	b.n	8000ec6 <STMFLASH_Write+0x46>
}
 8000f0a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    FLASH_Lock();
 8000f0e:	f7ff ba3b 	b.w	8000388 <FLASH_Lock>
 8000f12:	bf00      	nop
 8000f14:	200001dc 	.word	0x200001dc

08000f18 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f18:	480d      	ldr	r0, [pc, #52]	; (8000f50 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f1a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000f1c:	f7ff f930 	bl	8000180 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f20:	480c      	ldr	r0, [pc, #48]	; (8000f54 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f22:	490d      	ldr	r1, [pc, #52]	; (8000f58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f24:	4a0d      	ldr	r2, [pc, #52]	; (8000f5c <LoopForever+0xe>)
  movs r3, #0
 8000f26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f28:	e002      	b.n	8000f30 <LoopCopyDataInit>

08000f2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f2e:	3304      	adds	r3, #4

08000f30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f34:	d3f9      	bcc.n	8000f2a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f36:	4a0a      	ldr	r2, [pc, #40]	; (8000f60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f38:	4c0a      	ldr	r4, [pc, #40]	; (8000f64 <LoopForever+0x16>)
  movs r3, #0
 8000f3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f3c:	e001      	b.n	8000f42 <LoopFillZerobss>

08000f3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f40:	3204      	adds	r2, #4

08000f42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f44:	d3fb      	bcc.n	8000f3e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f46:	f001 fc5b 	bl	8002800 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f4a:	f7ff ff17 	bl	8000d7c <main>

08000f4e <LoopForever>:

LoopForever:
    b LoopForever
 8000f4e:	e7fe      	b.n	8000f4e <LoopForever>
  ldr   r0, =_estack
 8000f50:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000f54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f58:	20000154 	.word	0x20000154
  ldr r2, =_sidata
 8000f5c:	08002998 	.word	0x08002998
  ldr r2, =_sbss
 8000f60:	20000154 	.word	0x20000154
  ldr r4, =_ebss
 8000f64:	20000ea8 	.word	0x20000ea8

08000f68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f68:	e7fe      	b.n	8000f68 <ADC1_2_IRQHandler>

08000f6a <Set_USBClock>:
#include "mass_mal.h"
#include "usb_desc.h"
#include "usb_pwr.h"				    			 

void Set_USBClock(void)
{
 8000f6a:	b508      	push	{r3, lr}
	RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 8000f6c:	2000      	movs	r0, #0
 8000f6e:	f7ff fb09 	bl	8000584 <RCC_USBCLKConfig>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
	 					 
}
 8000f72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
 8000f76:	2101      	movs	r1, #1
 8000f78:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000f7c:	f7ff bb66 	b.w	800064c <RCC_APB1PeriphClockCmd>

08000f80 <USB_Interrupts_Config>:
		bDeviceState = ATTACHED;
	}
}   

void USB_Interrupts_Config(void)
{
 8000f80:	b51f      	push	{r0, r1, r2, r3, r4, lr}

	NVIC_InitTypeDef NVIC_InitStructure;
	EXTI_InitTypeDef EXTI_InitStructure;

	/* 2 bit for pre-emption priority, 2 bits for subpriority */
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8000f82:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8000f86:	f7ff f973 	bl	8000270 <NVIC_PriorityGroupConfig>
 

	/* Configure the EXTI line 18 connected internally to the USB IP */
	EXTI_ClearITPendingBit(EXTI_Line18);
 8000f8a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000f8e:	f7ff f9e9 	bl	8000364 <EXTI_ClearITPendingBit>
	EXTI_InitStructure.EXTI_Line = EXTI_Line18;
 8000f92:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000f96:	9302      	str	r3, [sp, #8]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 8000f98:	2308      	movs	r3, #8
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8000f9a:	2401      	movs	r4, #1
	EXTI_Init(&EXTI_InitStructure); 	 
 8000f9c:	eb0d 0003 	add.w	r0, sp, r3
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 8000fa0:	f88d 300d 	strb.w	r3, [sp, #13]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8000fa4:	f88d 400e 	strb.w	r4, [sp, #14]
	EXTI_Init(&EXTI_InitStructure); 	 
 8000fa8:	f7ff f9a8 	bl	80002fc <EXTI_Init>

	/* Enable the USB interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 8000fac:	f44f 738a 	mov.w	r3, #276	; 0x114
 8000fb0:	f8ad 3004 	strh.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000fb4:	2300      	movs	r3, #0
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8000fb6:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000fb8:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000fbc:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000fc0:	f7ff f960 	bl	8000284 <NVIC_Init>
	
	/* Enable the USB Wake-up interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USBWakeUp_IRQn;
 8000fc4:	232a      	movs	r3, #42	; 0x2a
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_Init(&NVIC_InitStructure);  	 
 8000fc6:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannel = USBWakeUp_IRQn;
 8000fc8:	f8ad 3004 	strh.w	r3, [sp, #4]
	NVIC_Init(&NVIC_InitStructure);  	 
 8000fcc:	f7ff f95a 	bl	8000284 <NVIC_Init>
}		 
 8000fd0:	b004      	add	sp, #16
 8000fd2:	bd10      	pop	{r4, pc}

08000fd4 <Led_RW_ON>:
* Return         : None.
*******************************************************************************/
void Led_RW_ON(void)
{
	
}
 8000fd4:	4770      	bx	lr

08000fd6 <Led_RW_OFF>:
 8000fd6:	4770      	bx	lr

08000fd8 <USB_NotConfigured_LED>:
 8000fd8:	4770      	bx	lr

08000fda <USB_Cable_Config>:
	}
	else
	{
		// Turn off LED
	}
}
 8000fda:	4770      	bx	lr

08000fdc <Get_SerialNum>:
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
	u32 Device_Serial0, Device_Serial1, Device_Serial2;		 
	Device_Serial0 = *(vu32*)(0x1FFFF7E8);
 8000fdc:	4b0e      	ldr	r3, [pc, #56]	; (8001018 <Get_SerialNum+0x3c>)
{
 8000fde:	b510      	push	{r4, lr}
	Device_Serial0 = *(vu32*)(0x1FFFF7E8);
 8000fe0:	681a      	ldr	r2, [r3, #0]
	Device_Serial1 = *(vu32*)(0x1FFFF7EC);
 8000fe2:	6858      	ldr	r0, [r3, #4]
	Device_Serial2 = *(vu32*)(0x1FFFF7F0);
 8000fe4:	6899      	ldr	r1, [r3, #8]
	if (Device_Serial0 != 0)
 8000fe6:	b1aa      	cbz	r2, 8001014 <Get_SerialNum+0x38>
	{
		MASS_StringSerial[2] = (u8)(Device_Serial0 & 0x000000FF);
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	; (800101c <Get_SerialNum+0x40>)
		MASS_StringSerial[4] = (u8)((Device_Serial0 & 0x0000FF00) >> 8);
 8000fea:	0a14      	lsrs	r4, r2, #8
		MASS_StringSerial[2] = (u8)(Device_Serial0 & 0x000000FF);
 8000fec:	709a      	strb	r2, [r3, #2]
		MASS_StringSerial[4] = (u8)((Device_Serial0 & 0x0000FF00) >> 8);
 8000fee:	711c      	strb	r4, [r3, #4]
		MASS_StringSerial[6] = (u8)((Device_Serial0 & 0x00FF0000) >> 16);
 8000ff0:	0c14      	lsrs	r4, r2, #16
		MASS_StringSerial[8] = (u8)((Device_Serial0 & 0xFF000000) >> 24);
 8000ff2:	0e12      	lsrs	r2, r2, #24
 8000ff4:	721a      	strb	r2, [r3, #8]
		MASS_StringSerial[10] = (u8)(Device_Serial1 & 0x000000FF);
		MASS_StringSerial[12] = (u8)((Device_Serial1 & 0x0000FF00) >> 8);
 8000ff6:	0a02      	lsrs	r2, r0, #8
 8000ff8:	731a      	strb	r2, [r3, #12]
		MASS_StringSerial[14] = (u8)((Device_Serial1 & 0x00FF0000) >> 16);
 8000ffa:	0c02      	lsrs	r2, r0, #16
 8000ffc:	739a      	strb	r2, [r3, #14]
		MASS_StringSerial[16] = (u8)((Device_Serial1 & 0xFF000000) >> 24);
		MASS_StringSerial[18] = (u8)(Device_Serial2 & 0x000000FF);
		MASS_StringSerial[20] = (u8)((Device_Serial2 & 0x0000FF00) >> 8);
 8000ffe:	0a0a      	lsrs	r2, r1, #8
		MASS_StringSerial[10] = (u8)(Device_Serial1 & 0x000000FF);
 8001000:	7298      	strb	r0, [r3, #10]
		MASS_StringSerial[18] = (u8)(Device_Serial2 & 0x000000FF);
 8001002:	7499      	strb	r1, [r3, #18]
		MASS_StringSerial[16] = (u8)((Device_Serial1 & 0xFF000000) >> 24);
 8001004:	0e00      	lsrs	r0, r0, #24
		MASS_StringSerial[20] = (u8)((Device_Serial2 & 0x0000FF00) >> 8);
 8001006:	751a      	strb	r2, [r3, #20]
		MASS_StringSerial[22] = (u8)((Device_Serial2 & 0x00FF0000) >> 16);
 8001008:	0c0a      	lsrs	r2, r1, #16
		MASS_StringSerial[24] = (u8)((Device_Serial2 & 0xFF000000) >> 24);
 800100a:	0e09      	lsrs	r1, r1, #24
		MASS_StringSerial[6] = (u8)((Device_Serial0 & 0x00FF0000) >> 16);
 800100c:	719c      	strb	r4, [r3, #6]
		MASS_StringSerial[16] = (u8)((Device_Serial1 & 0xFF000000) >> 24);
 800100e:	7418      	strb	r0, [r3, #16]
		MASS_StringSerial[22] = (u8)((Device_Serial2 & 0x00FF0000) >> 16);
 8001010:	759a      	strb	r2, [r3, #22]
		MASS_StringSerial[24] = (u8)((Device_Serial2 & 0xFF000000) >> 24);
 8001012:	7619      	strb	r1, [r3, #24]
	}
}	  
 8001014:	bd10      	pop	{r4, pc}
 8001016:	bf00      	nop
 8001018:	1ffff7e8 	.word	0x1ffff7e8
 800101c:	20000071 	.word	0x20000071

08001020 <MAL_Write>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
uint16_t MAL_Write(uint8_t lun, uint32_t Memory_Offset, uint32_t *Writebuff, uint16_t Transfer_Length)
{
 8001020:	b538      	push	{r3, r4, r5, lr}
 8001022:	460d      	mov	r5, r1
    uint16_t result = MAL_FAIL;
    
    if(0 == lun)
 8001024:	4604      	mov	r4, r0
{
 8001026:	4611      	mov	r1, r2
    if(0 == lun)
 8001028:	b928      	cbnz	r0, 8001036 <MAL_Write+0x16>
    {

        FATWriteLBA(Memory_Offset,(uint8_t*) Writebuff, (uint32_t) Transfer_Length);
 800102a:	461a      	mov	r2, r3
 800102c:	4628      	mov	r0, r5
 800102e:	f7ff fd2f 	bl	8000a90 <FATWriteLBA>
        result = MAL_OK;
 8001032:	4620      	mov	r0, r4
    }
    
    return result;
}
 8001034:	bd38      	pop	{r3, r4, r5, pc}
    uint16_t result = MAL_FAIL;
 8001036:	2001      	movs	r0, #1
 8001038:	e7fc      	b.n	8001034 <MAL_Write+0x14>

0800103a <MAL_Read>:
* Input          : None
* Output         : None
* Return         : Buffer pointer
*******************************************************************************/
uint16_t MAL_Read(uint8_t lun, uint32_t Memory_Offset, uint32_t *Readbuff, uint16_t Transfer_Length)
{
 800103a:	b538      	push	{r3, r4, r5, lr}
 800103c:	460d      	mov	r5, r1
    uint16_t result = MAL_FAIL;

    if(0 == lun)
 800103e:	4604      	mov	r4, r0
{
 8001040:	4611      	mov	r1, r2
    if(0 == lun)
 8001042:	b928      	cbnz	r0, 8001050 <MAL_Read+0x16>
    {
        FATReadLBA(Memory_Offset,(uint8_t*)Readbuff, (uint32_t)Transfer_Length);
 8001044:	461a      	mov	r2, r3
 8001046:	4628      	mov	r0, r5
 8001048:	f7ff fb68 	bl	800071c <FATReadLBA>
        result = MAL_OK;
 800104c:	4620      	mov	r0, r4
    }
    
    return result;
}
 800104e:	bd38      	pop	{r3, r4, r5, pc}
    uint16_t result = MAL_FAIL;
 8001050:	2001      	movs	r0, #1
 8001052:	e7fc      	b.n	800104e <MAL_Read+0x14>

08001054 <MAL_GetStatus>:
*******************************************************************************/
uint16_t MAL_GetStatus (uint8_t lun)
{
    uint16_t result = MAL_FAIL;
    
   	if (lun == 0)
 8001054:	b960      	cbnz	r0, 8001070 <MAL_GetStatus+0x1c>
   	{
  		Mass_Block_Count[0] = MAL_SIZE/MAL_PAGE_SIZE; 
 8001056:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800105a:	4b06      	ldr	r3, [pc, #24]	; (8001074 <MAL_GetStatus+0x20>)
 800105c:	601a      	str	r2, [r3, #0]
		Mass_Block_Size[0]  = MAL_PAGE_SIZE;                    
 800105e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001062:	4b05      	ldr	r3, [pc, #20]	; (8001078 <MAL_GetStatus+0x24>)
 8001064:	601a      	str	r2, [r3, #0]
		Mass_Memory_Size[0] = MAL_SIZE;        
 8001066:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 800106a:	4b04      	ldr	r3, [pc, #16]	; (800107c <MAL_GetStatus+0x28>)
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	4770      	bx	lr
    uint16_t result = MAL_FAIL;
 8001070:	2001      	movs	r0, #1
        
		result = MAL_OK;
	}
 
  	return result;
}
 8001072:	4770      	bx	lr
 8001074:	200005e4 	.word	0x200005e4
 8001078:	200005e0 	.word	0x200005e0
 800107c:	200005dc 	.word	0x200005dc

08001080 <Read_Memory>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Read_Memory(u8 lun, u32 Memory_Offset, u32 Transfer_Length)
{
 8001080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    static u32 Offset, Length;
    u8 STA;

    if (TransferState == TXFR_IDLE)
 8001084:	4c37      	ldr	r4, [pc, #220]	; (8001164 <Read_Memory+0xe4>)
{
 8001086:	4680      	mov	r8, r0
    if (TransferState == TXFR_IDLE)
 8001088:	7823      	ldrb	r3, [r4, #0]
 800108a:	4d37      	ldr	r5, [pc, #220]	; (8001168 <Read_Memory+0xe8>)
 800108c:	b94b      	cbnz	r3, 80010a2 <Read_Memory+0x22>
    {
        Offset = Memory_Offset * Mass_Block_Size[lun];
 800108e:	4b37      	ldr	r3, [pc, #220]	; (800116c <Read_Memory+0xec>)
 8001090:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001094:	4836      	ldr	r0, [pc, #216]	; (8001170 <Read_Memory+0xf0>)
 8001096:	4359      	muls	r1, r3
        Length = Transfer_Length * Mass_Block_Size[lun];
 8001098:	435a      	muls	r2, r3
        TransferState = TXFR_ONGOING;
 800109a:	2301      	movs	r3, #1
        Offset = Memory_Offset * Mass_Block_Size[lun];
 800109c:	6001      	str	r1, [r0, #0]
        Length = Transfer_Length * Mass_Block_Size[lun];
 800109e:	602a      	str	r2, [r5, #0]
        TransferState = TXFR_ONGOING;
 80010a0:	7023      	strb	r3, [r4, #0]
    }

    if (TransferState == TXFR_ONGOING)
 80010a2:	7823      	ldrb	r3, [r4, #0]
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d13d      	bne.n	8001124 <Read_Memory+0xa4>
    {
        if (!Block_Read_count)
 80010a8:	4f32      	ldr	r7, [pc, #200]	; (8001174 <Read_Memory+0xf4>)
 80010aa:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8001170 <Read_Memory+0xf0>
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	46ba      	mov	sl, r7
 80010b2:	4e31      	ldr	r6, [pc, #196]	; (8001178 <Read_Memory+0xf8>)
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d145      	bne.n	8001144 <Read_Memory+0xc4>
        {
            STA = MAL_Read(lun,
                           Offset,
                           Data_Buffer,
                           Mass_Block_Size[lun]);
 80010b8:	4f2c      	ldr	r7, [pc, #176]	; (800116c <Read_Memory+0xec>)
            STA = MAL_Read(lun,
 80010ba:	4a30      	ldr	r2, [pc, #192]	; (800117c <Read_Memory+0xfc>)
 80010bc:	f837 3028 	ldrh.w	r3, [r7, r8, lsl #2]
 80010c0:	f8d9 1000 	ldr.w	r1, [r9]
 80010c4:	4640      	mov	r0, r8
 80010c6:	f7ff ffb8 	bl	800103a <MAL_Read>
            if (STA)
 80010ca:	f010 0fff 	tst.w	r0, #255	; 0xff
                USB_STATUS_REG |= 0X08;
 80010ce:	bf18      	it	ne
 80010d0:	4a2b      	ldrne	r2, [pc, #172]	; (8001180 <Read_Memory+0x100>)
            UserToPMABufferCopy((u8 *)Data_Buffer, ENDP1_TXADDR, BULK_MAX_PACKET_SIZE);
 80010d2:	f04f 0198 	mov.w	r1, #152	; 0x98
                USB_STATUS_REG |= 0X08;
 80010d6:	bf18      	it	ne
 80010d8:	7813      	ldrbne	r3, [r2, #0]
            UserToPMABufferCopy((u8 *)Data_Buffer, ENDP1_TXADDR, BULK_MAX_PACKET_SIZE);
 80010da:	4828      	ldr	r0, [pc, #160]	; (800117c <Read_Memory+0xfc>)
                USB_STATUS_REG |= 0X08;
 80010dc:	bf1c      	itt	ne
 80010de:	f043 0308 	orrne.w	r3, r3, #8
 80010e2:	7013      	strbne	r3, [r2, #0]
            UserToPMABufferCopy((u8 *)Data_Buffer, ENDP1_TXADDR, BULK_MAX_PACKET_SIZE);
 80010e4:	2240      	movs	r2, #64	; 0x40
 80010e6:	f001 fa63 	bl	80025b0 <UserToPMABufferCopy>
            Block_Read_count = Mass_Block_Size[lun] - BULK_MAX_PACKET_SIZE;
 80010ea:	f857 3028 	ldr.w	r3, [r7, r8, lsl #2]
 80010ee:	3b40      	subs	r3, #64	; 0x40
 80010f0:	f8ca 3000 	str.w	r3, [sl]
            Block_offset = BULK_MAX_PACKET_SIZE;
 80010f4:	2340      	movs	r3, #64	; 0x40
        {
            UserToPMABufferCopy((u8 *)Data_Buffer + Block_offset, ENDP1_TXADDR, BULK_MAX_PACKET_SIZE);
            Block_Read_count -= BULK_MAX_PACKET_SIZE;
            Block_offset += BULK_MAX_PACKET_SIZE;
        }
        SetEPTxCount(ENDP1, BULK_MAX_PACKET_SIZE);
 80010f6:	2140      	movs	r1, #64	; 0x40
 80010f8:	2001      	movs	r0, #1
            Block_offset += BULK_MAX_PACKET_SIZE;
 80010fa:	6033      	str	r3, [r6, #0]
        SetEPTxCount(ENDP1, BULK_MAX_PACKET_SIZE);
 80010fc:	f001 fb3c 	bl	8002778 <SetEPTxCount>
        SetEPTxStatus(ENDP1, EP_TX_VALID);
 8001100:	2130      	movs	r1, #48	; 0x30
 8001102:	2001      	movs	r0, #1
 8001104:	f001 fa8c 	bl	8002620 <SetEPTxStatus>
        Offset += BULK_MAX_PACKET_SIZE;
 8001108:	f8d9 3000 	ldr.w	r3, [r9]
        Length -= BULK_MAX_PACKET_SIZE;

        CSW.dDataResidue -= BULK_MAX_PACKET_SIZE;
 800110c:	4a1d      	ldr	r2, [pc, #116]	; (8001184 <Read_Memory+0x104>)
        Offset += BULK_MAX_PACKET_SIZE;
 800110e:	3340      	adds	r3, #64	; 0x40
 8001110:	f8c9 3000 	str.w	r3, [r9]
        Length -= BULK_MAX_PACKET_SIZE;
 8001114:	682b      	ldr	r3, [r5, #0]
 8001116:	3b40      	subs	r3, #64	; 0x40
 8001118:	602b      	str	r3, [r5, #0]
        CSW.dDataResidue -= BULK_MAX_PACKET_SIZE;
 800111a:	6893      	ldr	r3, [r2, #8]
 800111c:	3b40      	subs	r3, #64	; 0x40
 800111e:	6093      	str	r3, [r2, #8]
        Led_RW_ON();
 8001120:	f7ff ff58 	bl	8000fd4 <Led_RW_ON>
    }

    if (Length == 0)
 8001124:	682b      	ldr	r3, [r5, #0]
 8001126:	b9d3      	cbnz	r3, 800115e <Read_Memory+0xde>
    {
        Block_Read_count = 0;
        Block_offset = 0;
        Offset = 0;
        Bot_State = BOT_DATA_IN_LAST;
 8001128:	2103      	movs	r1, #3
        Block_Read_count = 0;
 800112a:	4a12      	ldr	r2, [pc, #72]	; (8001174 <Read_Memory+0xf4>)
        TransferState = TXFR_IDLE;
 800112c:	7023      	strb	r3, [r4, #0]
        Block_Read_count = 0;
 800112e:	6013      	str	r3, [r2, #0]
        Block_offset = 0;
 8001130:	4a11      	ldr	r2, [pc, #68]	; (8001178 <Read_Memory+0xf8>)
 8001132:	6013      	str	r3, [r2, #0]
        Offset = 0;
 8001134:	4a0e      	ldr	r2, [pc, #56]	; (8001170 <Read_Memory+0xf0>)
 8001136:	6013      	str	r3, [r2, #0]
        Bot_State = BOT_DATA_IN_LAST;
 8001138:	4a13      	ldr	r2, [pc, #76]	; (8001188 <Read_Memory+0x108>)
 800113a:	7011      	strb	r1, [r2, #0]
        Led_RW_OFF();
    }
}
 800113c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        Led_RW_OFF();
 8001140:	f7ff bf49 	b.w	8000fd6 <Led_RW_OFF>
            UserToPMABufferCopy((u8 *)Data_Buffer + Block_offset, ENDP1_TXADDR, BULK_MAX_PACKET_SIZE);
 8001144:	6833      	ldr	r3, [r6, #0]
 8001146:	480d      	ldr	r0, [pc, #52]	; (800117c <Read_Memory+0xfc>)
 8001148:	2240      	movs	r2, #64	; 0x40
 800114a:	4418      	add	r0, r3
 800114c:	2198      	movs	r1, #152	; 0x98
 800114e:	f001 fa2f 	bl	80025b0 <UserToPMABufferCopy>
            Block_Read_count -= BULK_MAX_PACKET_SIZE;
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	3b40      	subs	r3, #64	; 0x40
 8001156:	603b      	str	r3, [r7, #0]
            Block_offset += BULK_MAX_PACKET_SIZE;
 8001158:	6833      	ldr	r3, [r6, #0]
 800115a:	3340      	adds	r3, #64	; 0x40
 800115c:	e7cb      	b.n	80010f6 <Read_Memory+0x76>
}
 800115e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001162:	bf00      	nop
 8001164:	20000194 	.word	0x20000194
 8001168:	2000018c 	.word	0x2000018c
 800116c:	200005e0 	.word	0x200005e0
 8001170:	20000190 	.word	0x20000190
 8001174:	20000184 	.word	0x20000184
 8001178:	200005e8 	.word	0x200005e8
 800117c:	200005f0 	.word	0x200005f0
 8001180:	20000195 	.word	0x20000195
 8001184:	20000e18 	.word	0x20000e18
 8001188:	20000e12 	.word	0x20000e12

0800118c <Write_Memory>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Write_Memory(u8 lun, u32 Memory_Offset, u32 Transfer_Length)
{
 800118c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    static u32 W_Offset, W_Length;
    u8 STA;
    u32 temp = Counter + 64;
    if (TransferState == TXFR_IDLE)
 800118e:	4d37      	ldr	r5, [pc, #220]	; (800126c <Write_Memory+0xe0>)
    u32 temp = Counter + 64;
 8001190:	4c37      	ldr	r4, [pc, #220]	; (8001270 <Write_Memory+0xe4>)
    if (TransferState == TXFR_IDLE)
 8001192:	782b      	ldrb	r3, [r5, #0]
    u32 temp = Counter + 64;
 8001194:	6827      	ldr	r7, [r4, #0]
    if (TransferState == TXFR_IDLE)
 8001196:	b953      	cbnz	r3, 80011ae <Write_Memory+0x22>
    {
        W_Offset = Memory_Offset * Mass_Block_Size[lun];
 8001198:	4b36      	ldr	r3, [pc, #216]	; (8001274 <Write_Memory+0xe8>)
 800119a:	4e37      	ldr	r6, [pc, #220]	; (8001278 <Write_Memory+0xec>)
 800119c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80011a0:	4359      	muls	r1, r3
        W_Length = Transfer_Length * Mass_Block_Size[lun];
 80011a2:	4353      	muls	r3, r2
 80011a4:	4a35      	ldr	r2, [pc, #212]	; (800127c <Write_Memory+0xf0>)
        W_Offset = Memory_Offset * Mass_Block_Size[lun];
 80011a6:	6031      	str	r1, [r6, #0]
        W_Length = Transfer_Length * Mass_Block_Size[lun];
 80011a8:	6013      	str	r3, [r2, #0]
        TransferState = TXFR_ONGOING;
 80011aa:	2301      	movs	r3, #1
 80011ac:	702b      	strb	r3, [r5, #0]
    }

    if (TransferState == TXFR_ONGOING)
 80011ae:	782b      	ldrb	r3, [r5, #0]
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d13c      	bne.n	800122e <Write_Memory+0xa2>
    {
        for (Idx = 0; Counter < temp; Counter++)
 80011b4:	2300      	movs	r3, #0
 80011b6:	4619      	mov	r1, r3
 80011b8:	4e31      	ldr	r6, [pc, #196]	; (8001280 <Write_Memory+0xf4>)
        {
            *((u8 *)Data_Buffer + Counter) = Bulk_Data_Buff[Idx++];
 80011ba:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 8001288 <Write_Memory+0xfc>
 80011be:	f8df e0d8 	ldr.w	lr, [pc, #216]	; 8001298 <Write_Memory+0x10c>
        for (Idx = 0; Counter < temp; Counter++)
 80011c2:	6033      	str	r3, [r6, #0]
    u32 temp = Counter + 64;
 80011c4:	f107 0240 	add.w	r2, r7, #64	; 0x40
        for (Idx = 0; Counter < temp; Counter++)
 80011c8:	6827      	ldr	r7, [r4, #0]
 80011ca:	4297      	cmp	r7, r2
 80011cc:	d341      	bcc.n	8001252 <Write_Memory+0xc6>
 80011ce:	b101      	cbz	r1, 80011d2 <Write_Memory+0x46>
 80011d0:	6033      	str	r3, [r6, #0]
        }
        W_Offset += Data_Len;
 80011d2:	4b29      	ldr	r3, [pc, #164]	; (8001278 <Write_Memory+0xec>)
 80011d4:	4e2b      	ldr	r6, [pc, #172]	; (8001284 <Write_Memory+0xf8>)
 80011d6:	681f      	ldr	r7, [r3, #0]
 80011d8:	f8b6 c000 	ldrh.w	ip, [r6]
        W_Length -= Data_Len;
 80011dc:	4a27      	ldr	r2, [pc, #156]	; (800127c <Write_Memory+0xf0>)
        W_Offset += Data_Len;
 80011de:	4467      	add	r7, ip
 80011e0:	601f      	str	r7, [r3, #0]
        W_Length -= Data_Len;
 80011e2:	6813      	ldr	r3, [r2, #0]
 80011e4:	eba3 030c 	sub.w	r3, r3, ip
 80011e8:	6013      	str	r3, [r2, #0]
        if (!(W_Length % Mass_Block_Size[lun]))
 80011ea:	4a22      	ldr	r2, [pc, #136]	; (8001274 <Write_Memory+0xe8>)
 80011ec:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 80011f0:	fbb3 f2f1 	udiv	r2, r3, r1
 80011f4:	fb01 3312 	mls	r3, r1, r2, r3
 80011f8:	b96b      	cbnz	r3, 8001216 <Write_Memory+0x8a>
        {
            Counter = 0;
            STA = MAL_Write(lun,
 80011fa:	4a23      	ldr	r2, [pc, #140]	; (8001288 <Write_Memory+0xfc>)
            Counter = 0;
 80011fc:	6023      	str	r3, [r4, #0]
            STA = MAL_Write(lun,
 80011fe:	b28b      	uxth	r3, r1
 8001200:	1a79      	subs	r1, r7, r1
 8001202:	f7ff ff0d 	bl	8001020 <MAL_Write>
                            W_Offset - Mass_Block_Size[lun],
                            Data_Buffer,
                            Mass_Block_Size[lun]);
            if (STA)
 8001206:	f010 0fff 	tst.w	r0, #255	; 0xff
                USB_STATUS_REG |= 0X04;
 800120a:	bf1f      	itttt	ne
 800120c:	4a1f      	ldrne	r2, [pc, #124]	; (800128c <Write_Memory+0x100>)
 800120e:	7813      	ldrbne	r3, [r2, #0]
 8001210:	f043 0304 	orrne.w	r3, r3, #4
 8001214:	7013      	strbne	r3, [r2, #0]
        }
        CSW.dDataResidue -= Data_Len;
 8001216:	4a1e      	ldr	r2, [pc, #120]	; (8001290 <Write_Memory+0x104>)
 8001218:	8831      	ldrh	r1, [r6, #0]
 800121a:	6893      	ldr	r3, [r2, #8]
        SetEPRxStatus(ENDP2, EP_RX_VALID); /* enable the next transaction*/
 800121c:	2002      	movs	r0, #2
        CSW.dDataResidue -= Data_Len;
 800121e:	1a5b      	subs	r3, r3, r1
        SetEPRxStatus(ENDP2, EP_RX_VALID); /* enable the next transaction*/
 8001220:	f44f 5140 	mov.w	r1, #12288	; 0x3000
        CSW.dDataResidue -= Data_Len;
 8001224:	6093      	str	r3, [r2, #8]
        SetEPRxStatus(ENDP2, EP_RX_VALID); /* enable the next transaction*/
 8001226:	f001 fa10 	bl	800264a <SetEPRxStatus>
        Led_RW_ON();
 800122a:	f7ff fed3 	bl	8000fd4 <Led_RW_ON>
    }

    if ((W_Length == 0) || (Bot_State == BOT_CSW_Send))
 800122e:	4b13      	ldr	r3, [pc, #76]	; (800127c <Write_Memory+0xf0>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	b11b      	cbz	r3, 800123c <Write_Memory+0xb0>
 8001234:	4b17      	ldr	r3, [pc, #92]	; (8001294 <Write_Memory+0x108>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b04      	cmp	r3, #4
 800123a:	d115      	bne.n	8001268 <Write_Memory+0xdc>
    {
        Counter = 0;
 800123c:	2600      	movs	r6, #0
        Set_CSW(CSW_CMD_PASSED, SEND_CSW_ENABLE);
 800123e:	2101      	movs	r1, #1
 8001240:	4630      	mov	r0, r6
        Counter = 0;
 8001242:	6026      	str	r6, [r4, #0]
        Set_CSW(CSW_CMD_PASSED, SEND_CSW_ENABLE);
 8001244:	f000 f852 	bl	80012ec <Set_CSW>
        TransferState = TXFR_IDLE;
 8001248:	702e      	strb	r6, [r5, #0]
        Led_RW_OFF();
    }
}
 800124a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        Led_RW_OFF();
 800124e:	f7ff bec2 	b.w	8000fd6 <Led_RW_OFF>
            *((u8 *)Data_Buffer + Counter) = Bulk_Data_Buff[Idx++];
 8001252:	6821      	ldr	r1, [r4, #0]
 8001254:	f813 700e 	ldrb.w	r7, [r3, lr]
 8001258:	3301      	adds	r3, #1
 800125a:	f801 700c 	strb.w	r7, [r1, ip]
        for (Idx = 0; Counter < temp; Counter++)
 800125e:	6821      	ldr	r1, [r4, #0]
 8001260:	3101      	adds	r1, #1
 8001262:	6021      	str	r1, [r4, #0]
 8001264:	2101      	movs	r1, #1
 8001266:	e7af      	b.n	80011c8 <Write_Memory+0x3c>
}
 8001268:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800126a:	bf00      	nop
 800126c:	20000194 	.word	0x20000194
 8001270:	20000188 	.word	0x20000188
 8001274:	200005e0 	.word	0x200005e0
 8001278:	2000019c 	.word	0x2000019c
 800127c:	20000198 	.word	0x20000198
 8001280:	200005ec 	.word	0x200005ec
 8001284:	20000e10 	.word	0x20000e10
 8001288:	200005f0 	.word	0x200005f0
 800128c:	20000195 	.word	0x20000195
 8001290:	20000e18 	.word	0x20000e18
 8001294:	20000e12 	.word	0x20000e12
 8001298:	20000e2c 	.word	0x20000e2c

0800129c <Bot_Abort.part.1>:
* Description    : Stall the needed Endpoint according to the selected direction.
* Input          : Endpoint direction IN, OUT or both directions
* Output         : None.
* Return         : None.
*******************************************************************************/
void Bot_Abort(u8 Direction)
 800129c:	b508      	push	{r3, lr}
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 800129e:	2110      	movs	r1, #16
 80012a0:	2001      	movs	r0, #1
 80012a2:	f001 f9bd 	bl	8002620 <SetEPTxStatus>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 80012a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 80012aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012ae:	2002      	movs	r0, #2
 80012b0:	f001 b9cb 	b.w	800264a <SetEPRxStatus>

080012b4 <Transfer_Data_Request>:
{
 80012b4:	b510      	push	{r4, lr}
 80012b6:	460c      	mov	r4, r1
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len);
 80012b8:	460a      	mov	r2, r1
 80012ba:	2198      	movs	r1, #152	; 0x98
 80012bc:	f001 f978 	bl	80025b0 <UserToPMABufferCopy>
  SetEPTxCount(ENDP1, Data_Len);
 80012c0:	4621      	mov	r1, r4
 80012c2:	2001      	movs	r0, #1
 80012c4:	f001 fa58 	bl	8002778 <SetEPTxCount>
  SetEPTxStatus(ENDP1, EP_TX_VALID);
 80012c8:	2130      	movs	r1, #48	; 0x30
 80012ca:	2001      	movs	r0, #1
 80012cc:	f001 f9a8 	bl	8002620 <SetEPTxStatus>
  Bot_State = BOT_DATA_IN_LAST;
 80012d0:	2203      	movs	r2, #3
 80012d2:	4b04      	ldr	r3, [pc, #16]	; (80012e4 <Transfer_Data_Request+0x30>)
 80012d4:	701a      	strb	r2, [r3, #0]
  CSW.bStatus = CSW_CMD_PASSED;
 80012d6:	2200      	movs	r2, #0
  CSW.dDataResidue -= Data_Len;
 80012d8:	4b03      	ldr	r3, [pc, #12]	; (80012e8 <Transfer_Data_Request+0x34>)
 80012da:	6899      	ldr	r1, [r3, #8]
  CSW.bStatus = CSW_CMD_PASSED;
 80012dc:	731a      	strb	r2, [r3, #12]
  CSW.dDataResidue -= Data_Len;
 80012de:	1b09      	subs	r1, r1, r4
 80012e0:	6099      	str	r1, [r3, #8]
}
 80012e2:	bd10      	pop	{r4, pc}
 80012e4:	20000e12 	.word	0x20000e12
 80012e8:	20000e18 	.word	0x20000e18

080012ec <Set_CSW>:
{
 80012ec:	b510      	push	{r4, lr}
 80012ee:	460c      	mov	r4, r1
  CSW.dSignature = BOT_CSW_SIGNATURE;
 80012f0:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <Set_CSW+0x38>)
 80012f2:	4a0d      	ldr	r2, [pc, #52]	; (8001328 <Set_CSW+0x3c>)
  CSW.bStatus = CSW_Status;
 80012f4:	7318      	strb	r0, [r3, #12]
  CSW.dSignature = BOT_CSW_SIGNATURE;
 80012f6:	601a      	str	r2, [r3, #0]
  UserToPMABufferCopy(((u8 *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 80012f8:	4618      	mov	r0, r3
 80012fa:	220d      	movs	r2, #13
 80012fc:	2198      	movs	r1, #152	; 0x98
 80012fe:	f001 f957 	bl	80025b0 <UserToPMABufferCopy>
  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
 8001302:	210d      	movs	r1, #13
 8001304:	2001      	movs	r0, #1
 8001306:	f001 fa37 	bl	8002778 <SetEPTxCount>
 800130a:	4b08      	ldr	r3, [pc, #32]	; (800132c <Set_CSW+0x40>)
  if (Send_Permission)
 800130c:	b914      	cbnz	r4, 8001314 <Set_CSW+0x28>
  Bot_State = BOT_ERROR;
 800130e:	2205      	movs	r2, #5
 8001310:	701a      	strb	r2, [r3, #0]
}
 8001312:	bd10      	pop	{r4, pc}
    Bot_State = BOT_CSW_Send;
 8001314:	2204      	movs	r2, #4
 8001316:	701a      	strb	r2, [r3, #0]
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 8001318:	2130      	movs	r1, #48	; 0x30
}
 800131a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 800131e:	2001      	movs	r0, #1
 8001320:	f001 b97e 	b.w	8002620 <SetEPTxStatus>
 8001324:	20000e18 	.word	0x20000e18
 8001328:	53425355 	.word	0x53425355
 800132c:	20000e12 	.word	0x20000e12

08001330 <Mass_Storage_In>:
{
 8001330:	b508      	push	{r3, lr}
	USB_STATUS_REG|=0X10;
 8001332:	4b16      	ldr	r3, [pc, #88]	; (800138c <Mass_Storage_In+0x5c>)
 8001334:	781a      	ldrb	r2, [r3, #0]
 8001336:	f042 0110 	orr.w	r1, r2, #16
 800133a:	7019      	strb	r1, [r3, #0]
	switch (Bot_State)
 800133c:	4914      	ldr	r1, [pc, #80]	; (8001390 <Mass_Storage_In+0x60>)
 800133e:	7808      	ldrb	r0, [r1, #0]
 8001340:	3802      	subs	r0, #2
 8001342:	2803      	cmp	r0, #3
 8001344:	d821      	bhi.n	800138a <Mass_Storage_In+0x5a>
 8001346:	e8df f000 	tbb	[pc, r0]
 800134a:	1b0b      	.short	0x1b0b
 800134c:	0202      	.short	0x0202
			Bot_State = BOT_IDLE;
 800134e:	2300      	movs	r3, #0
 8001350:	700b      	strb	r3, [r1, #0]
			SetEPRxStatus(ENDP2, EP_RX_VALID);
 8001352:	f44f 5140 	mov.w	r1, #12288	; 0x3000
}
 8001356:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			SetEPRxStatus(ENDP2, EP_RX_VALID);
 800135a:	2002      	movs	r0, #2
 800135c:	f001 b975 	b.w	800264a <SetEPRxStatus>
			switch (CBW.CB[0])
 8001360:	480c      	ldr	r0, [pc, #48]	; (8001394 <Mass_Storage_In+0x64>)
 8001362:	7bc1      	ldrb	r1, [r0, #15]
 8001364:	2928      	cmp	r1, #40	; 0x28
 8001366:	d110      	bne.n	800138a <Mass_Storage_In+0x5a>
					USB_STATUS_REG|=0X02;
 8001368:	f042 0212 	orr.w	r2, r2, #18
 800136c:	701a      	strb	r2, [r3, #0]
					SCSI_Read10_Cmd(CBW.bLUN , SCSI_LBA , SCSI_BlkLen);
 800136e:	4b0a      	ldr	r3, [pc, #40]	; (8001398 <Mass_Storage_In+0x68>)
 8001370:	7b40      	ldrb	r0, [r0, #13]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b09      	ldr	r3, [pc, #36]	; (800139c <Mass_Storage_In+0x6c>)
 8001376:	6819      	ldr	r1, [r3, #0]
}
 8001378:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
					SCSI_Read10_Cmd(CBW.bLUN , SCSI_LBA , SCSI_BlkLen);
 800137c:	f000 bbee 	b.w	8001b5c <SCSI_Read10_Cmd>
			Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 8001380:	2101      	movs	r1, #1
 8001382:	2000      	movs	r0, #0
 8001384:	f7ff ffb2 	bl	80012ec <Set_CSW>
 8001388:	e7e3      	b.n	8001352 <Mass_Storage_In+0x22>
}
 800138a:	bd08      	pop	{r3, pc}
 800138c:	20000195 	.word	0x20000195
 8001390:	20000e12 	.word	0x20000e12
 8001394:	20000df0 	.word	0x20000df0
 8001398:	20000e28 	.word	0x20000e28
 800139c:	20000e14 	.word	0x20000e14

080013a0 <CBW_Decode>:
{
 80013a0:	b538      	push	{r3, r4, r5, lr}
  for (Counter = 0; Counter < Data_Len; Counter++)
 80013a2:	4b5d      	ldr	r3, [pc, #372]	; (8001518 <CBW_Decode+0x178>)
 80013a4:	4c5d      	ldr	r4, [pc, #372]	; (800151c <CBW_Decode+0x17c>)
 80013a6:	881a      	ldrh	r2, [r3, #0]
 80013a8:	2300      	movs	r3, #0
    *((u8 *)&CBW + Counter) = Bulk_Data_Buff[Counter];
 80013aa:	495d      	ldr	r1, [pc, #372]	; (8001520 <CBW_Decode+0x180>)
  for (Counter = 0; Counter < Data_Len; Counter++)
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d815      	bhi.n	80013dc <CBW_Decode+0x3c>
  CSW.dTag = CBW.dTag;
 80013b0:	4b5c      	ldr	r3, [pc, #368]	; (8001524 <CBW_Decode+0x184>)
 80013b2:	6861      	ldr	r1, [r4, #4]
  if (Data_Len != BOT_CBW_PACKET_LENGTH)
 80013b4:	2a1f      	cmp	r2, #31
  CSW.dTag = CBW.dTag;
 80013b6:	6059      	str	r1, [r3, #4]
  CSW.dDataResidue = CBW.dDataLength;
 80013b8:	68a1      	ldr	r1, [r4, #8]
 80013ba:	6099      	str	r1, [r3, #8]
  if (Data_Len != BOT_CBW_PACKET_LENGTH)
 80013bc:	d012      	beq.n	80013e4 <CBW_Decode+0x44>
    CBW.dSignature = 0;
 80013be:	2500      	movs	r5, #0
 80013c0:	f7ff ff6c 	bl	800129c <Bot_Abort.part.1>
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, PARAMETER_LIST_LENGTH_ERROR);
 80013c4:	221a      	movs	r2, #26
    CBW.dSignature = 0;
 80013c6:	6025      	str	r5, [r4, #0]
          Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
 80013c8:	7b60      	ldrb	r0, [r4, #13]
 80013ca:	2105      	movs	r1, #5
 80013cc:	f000 fb1c 	bl	8001a08 <Set_Scsi_Sense_Data>
}
 80013d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 80013d4:	2100      	movs	r1, #0
 80013d6:	2001      	movs	r0, #1
 80013d8:	f7ff bf88 	b.w	80012ec <Set_CSW>
    *((u8 *)&CBW + Counter) = Bulk_Data_Buff[Counter];
 80013dc:	5c58      	ldrb	r0, [r3, r1]
 80013de:	54e0      	strb	r0, [r4, r3]
  for (Counter = 0; Counter < Data_Len; Counter++)
 80013e0:	3301      	adds	r3, #1
 80013e2:	e7e3      	b.n	80013ac <CBW_Decode+0xc>
  if ((CBW.CB[0] == SCSI_READ10 ) || (CBW.CB[0] == SCSI_WRITE10 ))
 80013e4:	7be3      	ldrb	r3, [r4, #15]
 80013e6:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 80013ea:	2a28      	cmp	r2, #40	; 0x28
 80013ec:	d109      	bne.n	8001402 <CBW_Decode+0x62>
 80013ee:	f8d4 2011 	ldr.w	r2, [r4, #17]
    SCSI_LBA = (CBW.CB[2] << 24) | (CBW.CB[3] << 16) | (CBW.CB[4] <<  8) | CBW.CB[5];
 80013f2:	494d      	ldr	r1, [pc, #308]	; (8001528 <CBW_Decode+0x188>)
 80013f4:	ba12      	rev	r2, r2
 80013f6:	600a      	str	r2, [r1, #0]
    SCSI_BlkLen = (CBW.CB[7] <<  8) | CBW.CB[8];
 80013f8:	8ae2      	ldrh	r2, [r4, #22]
 80013fa:	494c      	ldr	r1, [pc, #304]	; (800152c <CBW_Decode+0x18c>)
 80013fc:	ba52      	rev16	r2, r2
 80013fe:	b292      	uxth	r2, r2
 8001400:	600a      	str	r2, [r1, #0]
  if (CBW.dSignature == BOT_CBW_SIGNATURE)
 8001402:	6821      	ldr	r1, [r4, #0]
 8001404:	4a4a      	ldr	r2, [pc, #296]	; (8001530 <CBW_Decode+0x190>)
 8001406:	4291      	cmp	r1, r2
 8001408:	d119      	bne.n	800143e <CBW_Decode+0x9e>
    if ((CBW.bLUN > Max_Lun) || (CBW.bCBLength < 1) || (CBW.bCBLength > 16))
 800140a:	4a4a      	ldr	r2, [pc, #296]	; (8001534 <CBW_Decode+0x194>)
 800140c:	7b60      	ldrb	r0, [r4, #13]
 800140e:	6812      	ldr	r2, [r2, #0]
 8001410:	4290      	cmp	r0, r2
 8001412:	d803      	bhi.n	800141c <CBW_Decode+0x7c>
 8001414:	7ba2      	ldrb	r2, [r4, #14]
 8001416:	3a01      	subs	r2, #1
 8001418:	2a0f      	cmp	r2, #15
 800141a:	d903      	bls.n	8001424 <CBW_Decode+0x84>
 800141c:	f7ff ff3e 	bl	800129c <Bot_Abort.part.1>
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8001420:	2224      	movs	r2, #36	; 0x24
 8001422:	e7d1      	b.n	80013c8 <CBW_Decode+0x28>
      switch (CBW.CB[0])
 8001424:	2b25      	cmp	r3, #37	; 0x25
 8001426:	d05e      	beq.n	80014e6 <CBW_Decode+0x146>
 8001428:	d826      	bhi.n	8001478 <CBW_Decode+0xd8>
 800142a:	2b12      	cmp	r3, #18
 800142c:	d04f      	beq.n	80014ce <CBW_Decode+0x12e>
 800142e:	d812      	bhi.n	8001456 <CBW_Decode+0xb6>
 8001430:	2b04      	cmp	r3, #4
 8001432:	d06c      	beq.n	800150e <CBW_Decode+0x16e>
 8001434:	d807      	bhi.n	8001446 <CBW_Decode+0xa6>
 8001436:	2b00      	cmp	r3, #0
 8001438:	d059      	beq.n	80014ee <CBW_Decode+0x14e>
 800143a:	2b03      	cmp	r3, #3
 800143c:	d043      	beq.n	80014c6 <CBW_Decode+0x126>
 800143e:	f7ff ff2d 	bl	800129c <Bot_Abort.part.1>
          Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
 8001442:	2220      	movs	r2, #32
 8001444:	e7c0      	b.n	80013c8 <CBW_Decode+0x28>
      switch (CBW.CB[0])
 8001446:	2b08      	cmp	r3, #8
 8001448:	d001      	beq.n	800144e <CBW_Decode+0xae>
 800144a:	2b0a      	cmp	r3, #10
 800144c:	d1f7      	bne.n	800143e <CBW_Decode+0x9e>
}
 800144e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_Verify16_Cmd(CBW.bLUN);
 8001452:	f000 bb2f 	b.w	8001ab4 <SCSI_Invalid_Cmd>
      switch (CBW.CB[0])
 8001456:	2b1b      	cmp	r3, #27
 8001458:	d03d      	beq.n	80014d6 <CBW_Decode+0x136>
 800145a:	d807      	bhi.n	800146c <CBW_Decode+0xcc>
 800145c:	2b15      	cmp	r3, #21
 800145e:	d0f6      	beq.n	800144e <CBW_Decode+0xae>
 8001460:	2b1a      	cmp	r3, #26
 8001462:	d1ec      	bne.n	800143e <CBW_Decode+0x9e>
}
 8001464:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_ModeSense6_Cmd (CBW.bLUN);
 8001468:	f000 bab6 	b.w	80019d8 <SCSI_ModeSense6_Cmd>
      switch (CBW.CB[0])
 800146c:	2b1e      	cmp	r3, #30
 800146e:	d032      	beq.n	80014d6 <CBW_Decode+0x136>
 8001470:	2b23      	cmp	r3, #35	; 0x23
 8001472:	d034      	beq.n	80014de <CBW_Decode+0x13e>
 8001474:	2b1d      	cmp	r3, #29
 8001476:	e7e9      	b.n	800144c <CBW_Decode+0xac>
 8001478:	2b88      	cmp	r3, #136	; 0x88
 800147a:	d0e8      	beq.n	800144e <CBW_Decode+0xae>
 800147c:	d816      	bhi.n	80014ac <CBW_Decode+0x10c>
 800147e:	2b2f      	cmp	r3, #47	; 0x2f
 8001480:	d041      	beq.n	8001506 <CBW_Decode+0x166>
 8001482:	d80b      	bhi.n	800149c <CBW_Decode+0xfc>
 8001484:	2b28      	cmp	r3, #40	; 0x28
 8001486:	d036      	beq.n	80014f6 <CBW_Decode+0x156>
 8001488:	2b2a      	cmp	r3, #42	; 0x2a
 800148a:	d1d8      	bne.n	800143e <CBW_Decode+0x9e>
          SCSI_Write10_Cmd(CBW.bLUN, SCSI_LBA , SCSI_BlkLen);
 800148c:	4b27      	ldr	r3, [pc, #156]	; (800152c <CBW_Decode+0x18c>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4b25      	ldr	r3, [pc, #148]	; (8001528 <CBW_Decode+0x188>)
 8001492:	6819      	ldr	r1, [r3, #0]
}
 8001494:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_Write10_Cmd(CBW.bLUN, SCSI_LBA , SCSI_BlkLen);
 8001498:	f000 bb96 	b.w	8001bc8 <SCSI_Write10_Cmd>
      switch (CBW.CB[0])
 800149c:	2b55      	cmp	r3, #85	; 0x55
 800149e:	d0d6      	beq.n	800144e <CBW_Decode+0xae>
 80014a0:	2b5a      	cmp	r3, #90	; 0x5a
 80014a2:	d1cc      	bne.n	800143e <CBW_Decode+0x9e>
}
 80014a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_ModeSense10_Cmd (CBW.bLUN);
 80014a8:	f000 ba9c 	b.w	80019e4 <SCSI_ModeSense10_Cmd>
      switch (CBW.CB[0])
 80014ac:	2b9e      	cmp	r3, #158	; 0x9e
 80014ae:	d0ce      	beq.n	800144e <CBW_Decode+0xae>
 80014b0:	d803      	bhi.n	80014ba <CBW_Decode+0x11a>
 80014b2:	2b8a      	cmp	r3, #138	; 0x8a
 80014b4:	d0cb      	beq.n	800144e <CBW_Decode+0xae>
 80014b6:	2b8f      	cmp	r3, #143	; 0x8f
 80014b8:	e7c8      	b.n	800144c <CBW_Decode+0xac>
 80014ba:	2baa      	cmp	r3, #170	; 0xaa
 80014bc:	d0c7      	beq.n	800144e <CBW_Decode+0xae>
 80014be:	2baf      	cmp	r3, #175	; 0xaf
 80014c0:	d0c5      	beq.n	800144e <CBW_Decode+0xae>
 80014c2:	2ba8      	cmp	r3, #168	; 0xa8
 80014c4:	e7c2      	b.n	800144c <CBW_Decode+0xac>
}
 80014c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_RequestSense_Cmd (CBW.bLUN);
 80014ca:	f000 ba91 	b.w	80019f0 <SCSI_RequestSense_Cmd>
}
 80014ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_Inquiry_Cmd(CBW.bLUN);
 80014d2:	f000 ba01 	b.w	80018d8 <SCSI_Inquiry_Cmd>
}
 80014d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_Start_Stop_Unit_Cmd(CBW.bLUN);
 80014da:	f000 ba9b 	b.w	8001a14 <SCSI_Start_Stop_Unit_Cmd>
}
 80014de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_ReadFormatCapacity_Cmd(CBW.bLUN);
 80014e2:	f000 ba0f 	b.w	8001904 <SCSI_ReadFormatCapacity_Cmd>
}
 80014e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_ReadCapacity10_Cmd(CBW.bLUN);
 80014ea:	f000 ba3f 	b.w	800196c <SCSI_ReadCapacity10_Cmd>
}
 80014ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_TestUnitReady_Cmd(CBW.bLUN);
 80014f2:	f000 baaf 	b.w	8001a54 <SCSI_TestUnitReady_Cmd>
          SCSI_Read10_Cmd(CBW.bLUN, SCSI_LBA , SCSI_BlkLen);
 80014f6:	4b0d      	ldr	r3, [pc, #52]	; (800152c <CBW_Decode+0x18c>)
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <CBW_Decode+0x188>)
 80014fc:	6819      	ldr	r1, [r3, #0]
}
 80014fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_Read10_Cmd(CBW.bLUN, SCSI_LBA , SCSI_BlkLen);
 8001502:	f000 bb2b 	b.w	8001b5c <SCSI_Read10_Cmd>
}
 8001506:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_Verify10_Cmd(CBW.bLUN);
 800150a:	f000 ba87 	b.w	8001a1c <SCSI_Verify10_Cmd>
}
 800150e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SCSI_Format_Cmd(CBW.bLUN);
 8001512:	f000 bab9 	b.w	8001a88 <SCSI_Format_Cmd>
 8001516:	bf00      	nop
 8001518:	20000e10 	.word	0x20000e10
 800151c:	20000df0 	.word	0x20000df0
 8001520:	20000e2c 	.word	0x20000e2c
 8001524:	20000e18 	.word	0x20000e18
 8001528:	20000e14 	.word	0x20000e14
 800152c:	20000e28 	.word	0x20000e28
 8001530:	43425355 	.word	0x43425355
 8001534:	200001b0 	.word	0x200001b0

08001538 <Bot_Abort>:
  switch (Direction)
 8001538:	2801      	cmp	r0, #1
 800153a:	d007      	beq.n	800154c <Bot_Abort+0x14>
 800153c:	d302      	bcc.n	8001544 <Bot_Abort+0xc>
 800153e:	2802      	cmp	r0, #2
 8001540:	d009      	beq.n	8001556 <Bot_Abort+0x1e>
 8001542:	4770      	bx	lr
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 8001544:	2110      	movs	r1, #16
 8001546:	2001      	movs	r0, #1
 8001548:	f001 b86a 	b.w	8002620 <SetEPTxStatus>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800154c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001550:	2002      	movs	r0, #2
 8001552:	f001 b87a 	b.w	800264a <SetEPRxStatus>
 8001556:	f7ff bea1 	b.w	800129c <Bot_Abort.part.1>
	...

0800155c <Mass_Storage_Out>:
{
 800155c:	b570      	push	{r4, r5, r6, lr}
	USB_STATUS_REG|=0X10;
 800155e:	4d1c      	ldr	r5, [pc, #112]	; (80015d0 <Mass_Storage_Out+0x74>)
	CMD = CBW.CB[0];
 8001560:	4c1c      	ldr	r4, [pc, #112]	; (80015d4 <Mass_Storage_Out+0x78>)
	USB_STATUS_REG|=0X10;
 8001562:	782b      	ldrb	r3, [r5, #0]
	Data_Len = GetEPRxCount(ENDP2);
 8001564:	2002      	movs	r0, #2
	USB_STATUS_REG|=0X10;
 8001566:	f043 0310 	orr.w	r3, r3, #16
 800156a:	702b      	strb	r3, [r5, #0]
	CMD = CBW.CB[0];
 800156c:	7be6      	ldrb	r6, [r4, #15]
	Data_Len = GetEPRxCount(ENDP2);
 800156e:	f001 f931 	bl	80027d4 <GetEPRxCount>
 8001572:	4b19      	ldr	r3, [pc, #100]	; (80015d8 <Mass_Storage_Out+0x7c>)
 8001574:	4602      	mov	r2, r0
 8001576:	8018      	strh	r0, [r3, #0]
	PMAToUserBufferCopy(Bulk_Data_Buff, ENDP2_RXADDR, Data_Len);
 8001578:	21d8      	movs	r1, #216	; 0xd8
 800157a:	4818      	ldr	r0, [pc, #96]	; (80015dc <Mass_Storage_Out+0x80>)
 800157c:	f001 f827 	bl	80025ce <PMAToUserBufferCopy>
	switch (Bot_State)
 8001580:	4b17      	ldr	r3, [pc, #92]	; (80015e0 <Mass_Storage_Out+0x84>)
 8001582:	7818      	ldrb	r0, [r3, #0]
 8001584:	b120      	cbz	r0, 8001590 <Mass_Storage_Out+0x34>
 8001586:	2801      	cmp	r0, #1
 8001588:	d006      	beq.n	8001598 <Mass_Storage_Out+0x3c>
 800158a:	f7ff fe87 	bl	800129c <Bot_Abort.part.1>
 800158e:	e014      	b.n	80015ba <Mass_Storage_Out+0x5e>
}
 8001590:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			CBW_Decode();
 8001594:	f7ff bf04 	b.w	80013a0 <CBW_Decode>
			if (CMD == SCSI_WRITE10)
 8001598:	2e2a      	cmp	r6, #42	; 0x2a
 800159a:	d10c      	bne.n	80015b6 <Mass_Storage_Out+0x5a>
				USB_STATUS_REG|=0X01;
 800159c:	782b      	ldrb	r3, [r5, #0]
				SCSI_Write10_Cmd(CBW.bLUN , SCSI_LBA , SCSI_BlkLen);
 800159e:	7b60      	ldrb	r0, [r4, #13]
				USB_STATUS_REG|=0X01;
 80015a0:	f043 0301 	orr.w	r3, r3, #1
 80015a4:	702b      	strb	r3, [r5, #0]
				SCSI_Write10_Cmd(CBW.bLUN , SCSI_LBA , SCSI_BlkLen);
 80015a6:	4b0f      	ldr	r3, [pc, #60]	; (80015e4 <Mass_Storage_Out+0x88>)
}
 80015a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				SCSI_Write10_Cmd(CBW.bLUN , SCSI_LBA , SCSI_BlkLen);
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	4b0e      	ldr	r3, [pc, #56]	; (80015e8 <Mass_Storage_Out+0x8c>)
 80015b0:	6819      	ldr	r1, [r3, #0]
 80015b2:	f000 bb09 	b.w	8001bc8 <SCSI_Write10_Cmd>
			Bot_Abort(DIR_OUT);
 80015b6:	f7ff ffbf 	bl	8001538 <Bot_Abort>
			Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 80015ba:	7b60      	ldrb	r0, [r4, #13]
 80015bc:	2105      	movs	r1, #5
 80015be:	2224      	movs	r2, #36	; 0x24
 80015c0:	f000 fa22 	bl	8001a08 <Set_Scsi_Sense_Data>
}
 80015c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
 80015c8:	2100      	movs	r1, #0
 80015ca:	2002      	movs	r0, #2
 80015cc:	f7ff be8e 	b.w	80012ec <Set_CSW>
 80015d0:	20000195 	.word	0x20000195
 80015d4:	20000df0 	.word	0x20000df0
 80015d8:	20000e10 	.word	0x20000e10
 80015dc:	20000e2c 	.word	0x20000e2c
 80015e0:	20000e12 	.word	0x20000e12
 80015e4:	20000e28 	.word	0x20000e28
 80015e8:	20000e14 	.word	0x20000e14

080015ec <EP1_IN_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback(void)
{
  Mass_Storage_In();
 80015ec:	f7ff bea0 	b.w	8001330 <Mass_Storage_In>

080015f0 <EP2_OUT_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP2_OUT_Callback(void)
{
  Mass_Storage_Out();
 80015f0:	f7ff bfb4 	b.w	800155c <Mass_Storage_Out>

080015f4 <USB_Istr>:
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{

  wIstr = _GetISTR();
 80015f4:	480e      	ldr	r0, [pc, #56]	; (8001630 <USB_Istr+0x3c>)
{
 80015f6:	b538      	push	{r3, r4, r5, lr}
  wIstr = _GetISTR();
 80015f8:	6802      	ldr	r2, [r0, #0]
 80015fa:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <USB_Istr+0x40>)
 80015fc:	b292      	uxth	r2, r2

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 80015fe:	4d0e      	ldr	r5, [pc, #56]	; (8001638 <USB_Istr+0x44>)
  wIstr = _GetISTR();
 8001600:	801a      	strh	r2, [r3, #0]
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 8001602:	882c      	ldrh	r4, [r5, #0]
 8001604:	8819      	ldrh	r1, [r3, #0]
 8001606:	4021      	ands	r1, r4
 8001608:	f411 6f80 	tst.w	r1, #1024	; 0x400
 800160c:	461c      	mov	r4, r3
 800160e:	d005      	beq.n	800161c <USB_Istr+0x28>
  {
    _SetISTR((u16)CLR_RESET);
 8001610:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8001614:	6003      	str	r3, [r0, #0]
    Device_Property.Reset();
 8001616:	4b09      	ldr	r3, [pc, #36]	; (800163c <USB_Istr+0x48>)
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	4798      	blx	r3
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
 800161c:	8823      	ldrh	r3, [r4, #0]
 800161e:	882a      	ldrh	r2, [r5, #0]
 8001620:	4013      	ands	r3, r2
 8001622:	041b      	lsls	r3, r3, #16
 8001624:	d503      	bpl.n	800162e <USB_Istr+0x3a>
#ifdef CTR_CALLBACK
    CTR_Callback();
#endif
  }
#endif
} /* USB_Istr */
 8001626:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    CTR_LP();
 800162a:	f000 bf09 	b.w	8002440 <CTR_LP>
} /* USB_Istr */
 800162e:	bd38      	pop	{r3, r4, r5, pc}
 8001630:	40005c44 	.word	0x40005c44
 8001634:	20000e6c 	.word	0x20000e6c
 8001638:	20000ea0 	.word	0x20000ea0
 800163c:	200000d4 	.word	0x200000d4

08001640 <Mass_Storage_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8001640:	2204      	movs	r2, #4
 8001642:	4b01      	ldr	r3, [pc, #4]	; (8001648 <Mass_Storage_SetDeviceAddress+0x8>)
 8001644:	601a      	str	r2, [r3, #0]
}
 8001646:	4770      	bx	lr
 8001648:	200001b4 	.word	0x200001b4

0800164c <MASS_Status_In>:
* Return         : None.
*******************************************************************************/
void MASS_Status_In(void)
{
  return;
}
 800164c:	4770      	bx	lr

0800164e <MASS_Get_Interface_Setting>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  if (AlternateSetting > 0)
 800164e:	b921      	cbnz	r1, 800165a <MASS_Get_Interface_Setting+0xc>
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
  }
  else if (Interface > 0)
 8001650:	2800      	cmp	r0, #0
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
  }
  return USB_SUCCESS;
 8001652:	bf14      	ite	ne
 8001654:	2002      	movne	r0, #2
 8001656:	2000      	moveq	r0, #0
 8001658:	4770      	bx	lr
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 800165a:	2002      	movs	r0, #2
}
 800165c:	4770      	bx	lr
	...

08001660 <Get_Max_Lun>:
* Output         : None.
* Return         : None.
*******************************************************************************/
u8 *Get_Max_Lun(u16 Length)
{
  if (Length == 0)
 8001660:	b920      	cbnz	r0, 800166c <Get_Max_Lun+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 8001662:	2201      	movs	r2, #1
 8001664:	4b02      	ldr	r3, [pc, #8]	; (8001670 <Get_Max_Lun+0x10>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	821a      	strh	r2, [r3, #16]
    return 0;
 800166a:	4770      	bx	lr
  }
  else
  {
    return((u8*)(&Max_Lun));
 800166c:	4801      	ldr	r0, [pc, #4]	; (8001674 <Get_Max_Lun+0x14>)
  }
}
 800166e:	4770      	bx	lr
 8001670:	20000e9c 	.word	0x20000e9c
 8001674:	200001b0 	.word	0x200001b0

08001678 <MASS_init>:
{
 8001678:	b510      	push	{r4, lr}
  pInformation->Current_Configuration = 0;
 800167a:	2400      	movs	r4, #0
  Get_SerialNum();
 800167c:	f7ff fcae 	bl	8000fdc <Get_SerialNum>
  pInformation->Current_Configuration = 0;
 8001680:	4b07      	ldr	r3, [pc, #28]	; (80016a0 <MASS_init+0x28>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	729c      	strb	r4, [r3, #10]
  PowerOn();
 8001686:	f000 f90f 	bl	80018a8 <PowerOn>
  _SetISTR(0);
 800168a:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <MASS_init+0x2c>)
  wInterrupt_Mask = IMR_MSK;
 800168c:	4a06      	ldr	r2, [pc, #24]	; (80016a8 <MASS_init+0x30>)
  _SetISTR(0);
 800168e:	601c      	str	r4, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
 8001690:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8001694:	8013      	strh	r3, [r2, #0]
  _SetCNTR(wInterrupt_Mask);
 8001696:	4a05      	ldr	r2, [pc, #20]	; (80016ac <MASS_init+0x34>)
 8001698:	6013      	str	r3, [r2, #0]
  bDeviceState = UNCONNECTED;
 800169a:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <MASS_init+0x38>)
 800169c:	601c      	str	r4, [r3, #0]
}
 800169e:	bd10      	pop	{r4, pc}
 80016a0:	20000e9c 	.word	0x20000e9c
 80016a4:	40005c44 	.word	0x40005c44
 80016a8:	20000ea0 	.word	0x20000ea0
 80016ac:	40005c40 	.word	0x40005c40
 80016b0:	200001b4 	.word	0x200001b4

080016b4 <MASS_Reset>:
{
 80016b4:	b538      	push	{r3, r4, r5, lr}
  Device_Info.Current_Configuration = 0;
 80016b6:	2400      	movs	r4, #0
 80016b8:	4b31      	ldr	r3, [pc, #196]	; (8001780 <MASS_Reset+0xcc>)
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 80016ba:	4a32      	ldr	r2, [pc, #200]	; (8001784 <MASS_Reset+0xd0>)
  Device_Info.Current_Configuration = 0;
 80016bc:	729c      	strb	r4, [r3, #10]
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 80016be:	4b32      	ldr	r3, [pc, #200]	; (8001788 <MASS_Reset+0xd4>)
 80016c0:	79d2      	ldrb	r2, [r2, #7]
 80016c2:	681b      	ldr	r3, [r3, #0]
  SetBTABLE(BTABLE_ADDRESS);
 80016c4:	4620      	mov	r0, r4
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 80016c6:	725a      	strb	r2, [r3, #9]
  SetBTABLE(BTABLE_ADDRESS);
 80016c8:	f000 ff94 	bl	80025f4 <SetBTABLE>
  SetEPType(ENDP0, EP_CONTROL);
 80016cc:	4620      	mov	r0, r4
 80016ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016d2:	f000 ff97 	bl	8002604 <SetEPType>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 80016d6:	4d2d      	ldr	r5, [pc, #180]	; (800178c <MASS_Reset+0xd8>)
  SetEPTxStatus(ENDP0, EP_TX_NAK);
 80016d8:	4620      	mov	r0, r4
 80016da:	2120      	movs	r1, #32
 80016dc:	f000 ffa0 	bl	8002620 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 80016e0:	4620      	mov	r0, r4
 80016e2:	2118      	movs	r1, #24
 80016e4:	f001 f81c 	bl	8002720 <SetEPRxAddr>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 80016e8:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 80016ec:	4620      	mov	r0, r4
 80016ee:	f001 f851 	bl	8002794 <SetEPRxCount>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 80016f2:	2158      	movs	r1, #88	; 0x58
 80016f4:	4620      	mov	r0, r4
 80016f6:	f001 f803 	bl	8002700 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 80016fa:	4620      	mov	r0, r4
 80016fc:	f000 ffd7 	bl	80026ae <Clear_Status_Out>
  SetEPRxValid(ENDP0);
 8001700:	4620      	mov	r0, r4
 8001702:	f000 ffb7 	bl	8002674 <SetEPRxValid>
  SetEPType(ENDP1, EP_BULK);
 8001706:	4621      	mov	r1, r4
 8001708:	2001      	movs	r0, #1
 800170a:	f000 ff7b 	bl	8002604 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 800170e:	2198      	movs	r1, #152	; 0x98
 8001710:	2001      	movs	r0, #1
 8001712:	f000 fff5 	bl	8002700 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8001716:	2120      	movs	r1, #32
 8001718:	2001      	movs	r0, #1
 800171a:	f000 ff81 	bl	8002620 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 800171e:	4621      	mov	r1, r4
 8001720:	2001      	movs	r0, #1
 8001722:	f000 ff92 	bl	800264a <SetEPRxStatus>
  SetEPType(ENDP2, EP_BULK);
 8001726:	4621      	mov	r1, r4
 8001728:	2002      	movs	r0, #2
 800172a:	f000 ff6b 	bl	8002604 <SetEPType>
  SetEPRxAddr(ENDP2, ENDP2_RXADDR);
 800172e:	21d8      	movs	r1, #216	; 0xd8
 8001730:	2002      	movs	r0, #2
 8001732:	f000 fff5 	bl	8002720 <SetEPRxAddr>
  SetEPRxCount(ENDP2, Device_Property.MaxPacketSize);
 8001736:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 800173a:	2002      	movs	r0, #2
 800173c:	f001 f82a 	bl	8002794 <SetEPRxCount>
  SetEPRxStatus(ENDP2, EP_RX_VALID);
 8001740:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001744:	2002      	movs	r0, #2
 8001746:	f000 ff80 	bl	800264a <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_DIS);
 800174a:	4621      	mov	r1, r4
 800174c:	2002      	movs	r0, #2
 800174e:	f000 ff67 	bl	8002620 <SetEPTxStatus>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001752:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 8001756:	4620      	mov	r0, r4
 8001758:	f001 f81c 	bl	8002794 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 800175c:	4620      	mov	r0, r4
 800175e:	f000 ff89 	bl	8002674 <SetEPRxValid>
  SetDeviceAddress(0);
 8001762:	4620      	mov	r0, r4
 8001764:	f000 fe06 	bl	8002374 <SetDeviceAddress>
  bDeviceState = ATTACHED;
 8001768:	2201      	movs	r2, #1
 800176a:	4b09      	ldr	r3, [pc, #36]	; (8001790 <MASS_Reset+0xdc>)
 800176c:	601a      	str	r2, [r3, #0]
  CBW.dSignature = BOT_CBW_SIGNATURE;
 800176e:	4b09      	ldr	r3, [pc, #36]	; (8001794 <MASS_Reset+0xe0>)
 8001770:	4a09      	ldr	r2, [pc, #36]	; (8001798 <MASS_Reset+0xe4>)
 8001772:	601a      	str	r2, [r3, #0]
  Bot_State = BOT_IDLE;
 8001774:	4b09      	ldr	r3, [pc, #36]	; (800179c <MASS_Reset+0xe8>)
 8001776:	701c      	strb	r4, [r3, #0]
}
 8001778:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  USB_NotConfigured_LED();
 800177c:	f7ff bc2c 	b.w	8000fd8 <USB_NotConfigured_LED>
 8001780:	20000e7c 	.word	0x20000e7c
 8001784:	0800290d 	.word	0x0800290d
 8001788:	20000e9c 	.word	0x20000e9c
 800178c:	200000d4 	.word	0x200000d4
 8001790:	200001b4 	.word	0x200001b4
 8001794:	20000df0 	.word	0x20000df0
 8001798:	43425355 	.word	0x43425355
 800179c:	20000e12 	.word	0x20000e12

080017a0 <Mass_Storage_ClearFeature>:
  if (CBW.dSignature != BOT_CBW_SIGNATURE)
 80017a0:	4b04      	ldr	r3, [pc, #16]	; (80017b4 <Mass_Storage_ClearFeature+0x14>)
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	4b04      	ldr	r3, [pc, #16]	; (80017b8 <Mass_Storage_ClearFeature+0x18>)
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d002      	beq.n	80017b0 <Mass_Storage_ClearFeature+0x10>
    Bot_Abort(BOTH_DIR);
 80017aa:	2002      	movs	r0, #2
 80017ac:	f7ff bec4 	b.w	8001538 <Bot_Abort>
}
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	20000df0 	.word	0x20000df0
 80017b8:	43425355 	.word	0x43425355

080017bc <MASS_GetDeviceDescriptor>:
  return Standard_GetDescriptorData(Length, &Device_Descriptor );
 80017bc:	4901      	ldr	r1, [pc, #4]	; (80017c4 <MASS_GetDeviceDescriptor+0x8>)
 80017be:	f000 bbe9 	b.w	8001f94 <Standard_GetDescriptorData>
 80017c2:	bf00      	nop
 80017c4:	200000cc 	.word	0x200000cc

080017c8 <MASS_GetConfigDescriptor>:
  return Standard_GetDescriptorData(Length, &Config_Descriptor );
 80017c8:	4901      	ldr	r1, [pc, #4]	; (80017d0 <MASS_GetConfigDescriptor+0x8>)
 80017ca:	f000 bbe3 	b.w	8001f94 <Standard_GetDescriptorData>
 80017ce:	bf00      	nop
 80017d0:	200000c4 	.word	0x200000c4

080017d4 <MASS_GetStringDescriptor>:
  u8 wValue0 = pInformation->USBwValue0;
 80017d4:	4b05      	ldr	r3, [pc, #20]	; (80017ec <MASS_GetStringDescriptor+0x18>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	78db      	ldrb	r3, [r3, #3]
  if (wValue0 > 5)
 80017da:	2b05      	cmp	r3, #5
 80017dc:	d804      	bhi.n	80017e8 <MASS_GetStringDescriptor+0x14>
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 80017de:	4904      	ldr	r1, [pc, #16]	; (80017f0 <MASS_GetStringDescriptor+0x1c>)
 80017e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80017e4:	f000 bbd6 	b.w	8001f94 <Standard_GetDescriptorData>
}
 80017e8:	2000      	movs	r0, #0
 80017ea:	4770      	bx	lr
 80017ec:	20000e9c 	.word	0x20000e9c
 80017f0:	20000108 	.word	0x20000108

080017f4 <Mass_Storage_SetConfiguration>:
{
 80017f4:	b508      	push	{r3, lr}
  if (pInformation->Current_Configuration != 0)
 80017f6:	4b08      	ldr	r3, [pc, #32]	; (8001818 <Mass_Storage_SetConfiguration+0x24>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	7a9b      	ldrb	r3, [r3, #10]
 80017fc:	b15b      	cbz	r3, 8001816 <Mass_Storage_SetConfiguration+0x22>
    bDeviceState = CONFIGURED;	  
 80017fe:	2205      	movs	r2, #5
 8001800:	4b06      	ldr	r3, [pc, #24]	; (800181c <Mass_Storage_SetConfiguration+0x28>)
    ClearDTOG_TX(ENDP1);
 8001802:	2001      	movs	r0, #1
    bDeviceState = CONFIGURED;	  
 8001804:	601a      	str	r2, [r3, #0]
    ClearDTOG_TX(ENDP1);
 8001806:	f000 ff67 	bl	80026d8 <ClearDTOG_TX>
    ClearDTOG_RX(ENDP2);
 800180a:	2002      	movs	r0, #2
 800180c:	f000 ff51 	bl	80026b2 <ClearDTOG_RX>
    Bot_State = BOT_IDLE; /* set the Bot state machine to the IDLE state */
 8001810:	2200      	movs	r2, #0
 8001812:	4b03      	ldr	r3, [pc, #12]	; (8001820 <Mass_Storage_SetConfiguration+0x2c>)
 8001814:	701a      	strb	r2, [r3, #0]
}
 8001816:	bd08      	pop	{r3, pc}
 8001818:	20000e9c 	.word	0x20000e9c
 800181c:	200001b4 	.word	0x200001b4
 8001820:	20000e12 	.word	0x20000e12

08001824 <MASS_NoData_Setup>:
{
 8001824:	b510      	push	{r4, lr}
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8001826:	4b0e      	ldr	r3, [pc, #56]	; (8001860 <MASS_NoData_Setup+0x3c>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	781a      	ldrb	r2, [r3, #0]
 800182c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001830:	2a21      	cmp	r2, #33	; 0x21
 8001832:	d112      	bne.n	800185a <MASS_NoData_Setup+0x36>
      && (RequestNo == MASS_STORAGE_RESET) && (pInformation->USBwValue == 0)
 8001834:	28ff      	cmp	r0, #255	; 0xff
 8001836:	d110      	bne.n	800185a <MASS_NoData_Setup+0x36>
 8001838:	885a      	ldrh	r2, [r3, #2]
 800183a:	b972      	cbnz	r2, 800185a <MASS_NoData_Setup+0x36>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x00))
 800183c:	685c      	ldr	r4, [r3, #4]
 800183e:	b964      	cbnz	r4, 800185a <MASS_NoData_Setup+0x36>
    ClearDTOG_TX(ENDP1);
 8001840:	2001      	movs	r0, #1
 8001842:	f000 ff49 	bl	80026d8 <ClearDTOG_TX>
    ClearDTOG_RX(ENDP2);
 8001846:	2002      	movs	r0, #2
 8001848:	f000 ff33 	bl	80026b2 <ClearDTOG_RX>
    Bot_State = BOT_IDLE;
 800184c:	4620      	mov	r0, r4
    CBW.dSignature = BOT_CBW_SIGNATURE;
 800184e:	4b05      	ldr	r3, [pc, #20]	; (8001864 <MASS_NoData_Setup+0x40>)
 8001850:	4a05      	ldr	r2, [pc, #20]	; (8001868 <MASS_NoData_Setup+0x44>)
 8001852:	601a      	str	r2, [r3, #0]
    Bot_State = BOT_IDLE;
 8001854:	4b05      	ldr	r3, [pc, #20]	; (800186c <MASS_NoData_Setup+0x48>)
 8001856:	701c      	strb	r4, [r3, #0]
}
 8001858:	bd10      	pop	{r4, pc}
  return USB_UNSUPPORT;
 800185a:	2002      	movs	r0, #2
 800185c:	e7fc      	b.n	8001858 <MASS_NoData_Setup+0x34>
 800185e:	bf00      	nop
 8001860:	20000e9c 	.word	0x20000e9c
 8001864:	20000df0 	.word	0x20000df0
 8001868:	43425355 	.word	0x43425355
 800186c:	20000e12 	.word	0x20000e12

08001870 <MASS_Status_Out>:
 8001870:	4770      	bx	lr
	...

08001874 <MASS_Data_Setup>:
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8001874:	4b0a      	ldr	r3, [pc, #40]	; (80018a0 <MASS_Data_Setup+0x2c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	781a      	ldrb	r2, [r3, #0]
 800187a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800187e:	2a21      	cmp	r2, #33	; 0x21
 8001880:	d10c      	bne.n	800189c <MASS_Data_Setup+0x28>
      && (RequestNo == GET_MAX_LUN) && (pInformation->USBwValue == 0)
 8001882:	28fe      	cmp	r0, #254	; 0xfe
 8001884:	d10a      	bne.n	800189c <MASS_Data_Setup+0x28>
 8001886:	8858      	ldrh	r0, [r3, #2]
 8001888:	b940      	cbnz	r0, 800189c <MASS_Data_Setup+0x28>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x01))
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001890:	d104      	bne.n	800189c <MASS_Data_Setup+0x28>
  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8001892:	4a04      	ldr	r2, [pc, #16]	; (80018a4 <MASS_Data_Setup+0x30>)
 8001894:	619a      	str	r2, [r3, #24]
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 8001896:	2201      	movs	r2, #1
 8001898:	611a      	str	r2, [r3, #16]
 800189a:	4770      	bx	lr
    return USB_UNSUPPORT;
 800189c:	2002      	movs	r0, #2
}
 800189e:	4770      	bx	lr
 80018a0:	20000e9c 	.word	0x20000e9c
 80018a4:	08001661 	.word	0x08001661

080018a8 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 80018a8:	b508      	push	{r3, lr}
  u16 wRegVal;

  /*** cable plugged-in ? ***/
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);
 80018aa:	2001      	movs	r0, #1
 80018ac:	f7ff fb95 	bl	8000fda <USB_Cable_Config>

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 80018b0:	2201      	movs	r2, #1

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 80018b2:	2000      	movs	r0, #0
  _SetCNTR(wRegVal);
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <PowerOn+0x24>)
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 80018b6:	4906      	ldr	r1, [pc, #24]	; (80018d0 <PowerOn+0x28>)
  _SetCNTR(wRegVal);
 80018b8:	601a      	str	r2, [r3, #0]
  _SetISTR(0);
 80018ba:	4a06      	ldr	r2, [pc, #24]	; (80018d4 <PowerOn+0x2c>)
  _SetCNTR(wInterrupt_Mask);
 80018bc:	6018      	str	r0, [r3, #0]
  _SetISTR(0);
 80018be:	6010      	str	r0, [r2, #0]
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 80018c0:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80018c4:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 80018c6:	601a      	str	r2, [r3, #0]

  return USB_SUCCESS;
}
 80018c8:	bd08      	pop	{r3, pc}
 80018ca:	bf00      	nop
 80018cc:	40005c40 	.word	0x40005c40
 80018d0:	20000ea0 	.word	0x20000ea0
 80018d4:	40005c44 	.word	0x40005c44

080018d8 <SCSI_Inquiry_Cmd>:
void SCSI_Inquiry_Cmd(u8 lun)
{
  u8* Inquiry_Data;
  u16 Inquiry_Data_Length;

  if (CBW.CB[1] & 0x01)/*Evpd is set*/
 80018d8:	4b07      	ldr	r3, [pc, #28]	; (80018f8 <SCSI_Inquiry_Cmd+0x20>)
 80018da:	7c1a      	ldrb	r2, [r3, #16]
 80018dc:	07d2      	lsls	r2, r2, #31
 80018de:	d405      	bmi.n	80018ec <SCSI_Inquiry_Cmd+0x14>
    if ( lun == 0)
    {
      Inquiry_Data = Standard_Inquiry_Data;
    }

    if (CBW.CB[4] <= STANDARD_INQUIRY_DATA_LEN)
 80018e0:	7cd9      	ldrb	r1, [r3, #19]
 80018e2:	2924      	cmp	r1, #36	; 0x24
 80018e4:	d806      	bhi.n	80018f4 <SCSI_Inquiry_Cmd+0x1c>
      Inquiry_Data_Length = CBW.CB[4];
 80018e6:	b289      	uxth	r1, r1
 80018e8:	4804      	ldr	r0, [pc, #16]	; (80018fc <SCSI_Inquiry_Cmd+0x24>)
 80018ea:	e001      	b.n	80018f0 <SCSI_Inquiry_Cmd+0x18>
    Inquiry_Data_Length = 5;
 80018ec:	2105      	movs	r1, #5
    Inquiry_Data = Page00_Inquiry_Data;
 80018ee:	4804      	ldr	r0, [pc, #16]	; (8001900 <SCSI_Inquiry_Cmd+0x28>)
    else
      Inquiry_Data_Length = STANDARD_INQUIRY_DATA_LEN;

  }
  Transfer_Data_Request(Inquiry_Data, Inquiry_Data_Length);
 80018f0:	f7ff bce0 	b.w	80012b4 <Transfer_Data_Request>
      Inquiry_Data_Length = STANDARD_INQUIRY_DATA_LEN;
 80018f4:	2124      	movs	r1, #36	; 0x24
 80018f6:	e7f7      	b.n	80018e8 <SCSI_Inquiry_Cmd+0x10>
 80018f8:	20000df0 	.word	0x20000df0
 80018fc:	2000004d 	.word	0x2000004d
 8001900:	200001a0 	.word	0x200001a0

08001904 <SCSI_ReadFormatCapacity_Cmd>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SCSI_ReadFormatCapacity_Cmd(u8 lun)
{
 8001904:	b510      	push	{r4, lr}
 8001906:	4604      	mov	r4, r0

  if (MAL_GetStatus(lun) != 0 )
 8001908:	f7ff fba4 	bl	8001054 <MAL_GetStatus>
 800190c:	b168      	cbz	r0, 800192a <SCSI_ReadFormatCapacity_Cmd+0x26>
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_Scsi_Sense_Data(u8 lun, u8 Sens_Key, u8 Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 800190e:	2202      	movs	r2, #2
 8001910:	4b12      	ldr	r3, [pc, #72]	; (800195c <SCSI_ReadFormatCapacity_Cmd+0x58>)
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001912:	2101      	movs	r1, #1
  Scsi_Sense_Data[2] = Sens_Key;
 8001914:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 8001916:	223a      	movs	r2, #58	; 0x3a
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001918:	4608      	mov	r0, r1
  Scsi_Sense_Data[12] = Asc;
 800191a:	731a      	strb	r2, [r3, #12]
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 800191c:	f7ff fce6 	bl	80012ec <Set_CSW>
}
 8001920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Bot_Abort(DIR_IN);
 8001924:	2000      	movs	r0, #0
 8001926:	f7ff be07 	b.w	8001538 <Bot_Abort>
  ReadFormatCapacity_Data[4] = (u8)(Mass_Block_Count[lun] >> 24);
 800192a:	4b0d      	ldr	r3, [pc, #52]	; (8001960 <SCSI_ReadFormatCapacity_Cmd+0x5c>)
 800192c:	480d      	ldr	r0, [pc, #52]	; (8001964 <SCSI_ReadFormatCapacity_Cmd+0x60>)
 800192e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  Transfer_Data_Request(ReadFormatCapacity_Data, READ_FORMAT_CAPACITY_DATA_LEN);
 8001932:	210c      	movs	r1, #12
  ReadFormatCapacity_Data[4] = (u8)(Mass_Block_Count[lun] >> 24);
 8001934:	0e1a      	lsrs	r2, r3, #24
 8001936:	7102      	strb	r2, [r0, #4]
  ReadFormatCapacity_Data[5] = (u8)(Mass_Block_Count[lun] >> 16);
 8001938:	0c1a      	lsrs	r2, r3, #16
 800193a:	7142      	strb	r2, [r0, #5]
  ReadFormatCapacity_Data[7] = (u8)(Mass_Block_Count[lun]);
 800193c:	71c3      	strb	r3, [r0, #7]
  ReadFormatCapacity_Data[6] = (u8)(Mass_Block_Count[lun] >>  8);
 800193e:	0a1a      	lsrs	r2, r3, #8
  ReadFormatCapacity_Data[9] = (u8)(Mass_Block_Size[lun] >>  16);
 8001940:	4b09      	ldr	r3, [pc, #36]	; (8001968 <SCSI_ReadFormatCapacity_Cmd+0x64>)
  ReadFormatCapacity_Data[6] = (u8)(Mass_Block_Count[lun] >>  8);
 8001942:	7182      	strb	r2, [r0, #6]
  ReadFormatCapacity_Data[9] = (u8)(Mass_Block_Size[lun] >>  16);
 8001944:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8001948:	0c1a      	lsrs	r2, r3, #16
 800194a:	7242      	strb	r2, [r0, #9]
  ReadFormatCapacity_Data[10] = (u8)(Mass_Block_Size[lun] >>  8);
 800194c:	0a1a      	lsrs	r2, r3, #8
 800194e:	7282      	strb	r2, [r0, #10]
  ReadFormatCapacity_Data[11] = (u8)(Mass_Block_Size[lun]);
 8001950:	72c3      	strb	r3, [r0, #11]
}
 8001952:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Transfer_Data_Request(ReadFormatCapacity_Data, READ_FORMAT_CAPACITY_DATA_LEN);
 8001956:	f7ff bcad 	b.w	80012b4 <Transfer_Data_Request>
 800195a:	bf00      	nop
 800195c:	2000003b 	.word	0x2000003b
 8001960:	200005e4 	.word	0x200005e4
 8001964:	2000002f 	.word	0x2000002f
 8001968:	200005e0 	.word	0x200005e0

0800196c <SCSI_ReadCapacity10_Cmd>:
{
 800196c:	b510      	push	{r4, lr}
 800196e:	4604      	mov	r4, r0
  if (MAL_GetStatus(lun))
 8001970:	f7ff fb70 	bl	8001054 <MAL_GetStatus>
 8001974:	b168      	cbz	r0, 8001992 <SCSI_ReadCapacity10_Cmd+0x26>
  Scsi_Sense_Data[2] = Sens_Key;
 8001976:	2202      	movs	r2, #2
 8001978:	4b13      	ldr	r3, [pc, #76]	; (80019c8 <SCSI_ReadCapacity10_Cmd+0x5c>)
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 800197a:	2101      	movs	r1, #1
  Scsi_Sense_Data[2] = Sens_Key;
 800197c:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 800197e:	223a      	movs	r2, #58	; 0x3a
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001980:	4608      	mov	r0, r1
  Scsi_Sense_Data[12] = Asc;
 8001982:	731a      	strb	r2, [r3, #12]
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001984:	f7ff fcb2 	bl	80012ec <Set_CSW>
}
 8001988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Bot_Abort(DIR_IN);
 800198c:	2000      	movs	r0, #0
 800198e:	f7ff bdd3 	b.w	8001538 <Bot_Abort>
  ReadCapacity10_Data[0] = (u8)(Mass_Block_Count[lun] - 1 >> 24);
 8001992:	4b0e      	ldr	r3, [pc, #56]	; (80019cc <SCSI_ReadCapacity10_Cmd+0x60>)
 8001994:	480e      	ldr	r0, [pc, #56]	; (80019d0 <SCSI_ReadCapacity10_Cmd+0x64>)
 8001996:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  Transfer_Data_Request(ReadCapacity10_Data, READ_CAPACITY10_DATA_LEN);
 800199a:	2108      	movs	r1, #8
  ReadCapacity10_Data[0] = (u8)(Mass_Block_Count[lun] - 1 >> 24);
 800199c:	3b01      	subs	r3, #1
 800199e:	0e1a      	lsrs	r2, r3, #24
 80019a0:	7002      	strb	r2, [r0, #0]
  ReadCapacity10_Data[1] = (u8)(Mass_Block_Count[lun] - 1 >> 16);
 80019a2:	0c1a      	lsrs	r2, r3, #16
 80019a4:	7042      	strb	r2, [r0, #1]
  ReadCapacity10_Data[3] = (u8)(Mass_Block_Count[lun] - 1);
 80019a6:	70c3      	strb	r3, [r0, #3]
  ReadCapacity10_Data[2] = (u8)(Mass_Block_Count[lun] - 1 >>  8);
 80019a8:	0a1a      	lsrs	r2, r3, #8
  ReadCapacity10_Data[4] = (u8)(Mass_Block_Size[lun] >>  24);
 80019aa:	4b0a      	ldr	r3, [pc, #40]	; (80019d4 <SCSI_ReadCapacity10_Cmd+0x68>)
  ReadCapacity10_Data[2] = (u8)(Mass_Block_Count[lun] - 1 >>  8);
 80019ac:	7082      	strb	r2, [r0, #2]
  ReadCapacity10_Data[4] = (u8)(Mass_Block_Size[lun] >>  24);
 80019ae:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80019b2:	0e1a      	lsrs	r2, r3, #24
 80019b4:	7102      	strb	r2, [r0, #4]
  ReadCapacity10_Data[5] = (u8)(Mass_Block_Size[lun] >>  16);
 80019b6:	0c1a      	lsrs	r2, r3, #16
 80019b8:	7142      	strb	r2, [r0, #5]
  ReadCapacity10_Data[6] = (u8)(Mass_Block_Size[lun] >>  8);
 80019ba:	0a1a      	lsrs	r2, r3, #8
 80019bc:	7182      	strb	r2, [r0, #6]
  ReadCapacity10_Data[7] = (u8)(Mass_Block_Size[lun]);
 80019be:	71c3      	strb	r3, [r0, #7]
}
 80019c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Transfer_Data_Request(ReadCapacity10_Data, READ_CAPACITY10_DATA_LEN);
 80019c4:	f7ff bc76 	b.w	80012b4 <Transfer_Data_Request>
 80019c8:	2000003b 	.word	0x2000003b
 80019cc:	200005e4 	.word	0x200005e4
 80019d0:	200001a5 	.word	0x200001a5
 80019d4:	200005e0 	.word	0x200005e0

080019d8 <SCSI_ModeSense6_Cmd>:
  Transfer_Data_Request(Mode_Sense6_data, MODE_SENSE6_DATA_LEN);
 80019d8:	2104      	movs	r1, #4
 80019da:	4801      	ldr	r0, [pc, #4]	; (80019e0 <SCSI_ModeSense6_Cmd+0x8>)
 80019dc:	f7ff bc6a 	b.w	80012b4 <Transfer_Data_Request>
 80019e0:	2000002b 	.word	0x2000002b

080019e4 <SCSI_ModeSense10_Cmd>:
  Transfer_Data_Request(Mode_Sense10_data, MODE_SENSE10_DATA_LEN);
 80019e4:	2108      	movs	r1, #8
 80019e6:	4801      	ldr	r0, [pc, #4]	; (80019ec <SCSI_ModeSense10_Cmd+0x8>)
 80019e8:	f7ff bc64 	b.w	80012b4 <Transfer_Data_Request>
 80019ec:	20000023 	.word	0x20000023

080019f0 <SCSI_RequestSense_Cmd>:
  if (CBW.CB[4] <= REQUEST_SENSE_DATA_LEN)
 80019f0:	4b03      	ldr	r3, [pc, #12]	; (8001a00 <SCSI_RequestSense_Cmd+0x10>)
  Transfer_Data_Request(Scsi_Sense_Data, Request_Sense_data_Length);
 80019f2:	4804      	ldr	r0, [pc, #16]	; (8001a04 <SCSI_RequestSense_Cmd+0x14>)
 80019f4:	7cd9      	ldrb	r1, [r3, #19]
 80019f6:	2912      	cmp	r1, #18
 80019f8:	bf28      	it	cs
 80019fa:	2112      	movcs	r1, #18
 80019fc:	f7ff bc5a 	b.w	80012b4 <Transfer_Data_Request>
 8001a00:	20000df0 	.word	0x20000df0
 8001a04:	2000003b 	.word	0x2000003b

08001a08 <Set_Scsi_Sense_Data>:
  Scsi_Sense_Data[2] = Sens_Key;
 8001a08:	4b01      	ldr	r3, [pc, #4]	; (8001a10 <Set_Scsi_Sense_Data+0x8>)
 8001a0a:	7099      	strb	r1, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 8001a0c:	731a      	strb	r2, [r3, #12]
}
 8001a0e:	4770      	bx	lr
 8001a10:	2000003b 	.word	0x2000003b

08001a14 <SCSI_Start_Stop_Unit_Cmd>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SCSI_Start_Stop_Unit_Cmd(u8 lun)
{
  Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 8001a14:	2101      	movs	r1, #1
 8001a16:	2000      	movs	r0, #0
 8001a18:	f7ff bc68 	b.w	80012ec <Set_CSW>

08001a1c <SCSI_Verify10_Cmd>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SCSI_Verify10_Cmd(u8 lun)
{
 8001a1c:	b508      	push	{r3, lr}
  if ((CBW.dDataLength == 0) && !(CBW.CB[1] & BLKVFY))/* BLKVFY not set*/
 8001a1e:	4b0b      	ldr	r3, [pc, #44]	; (8001a4c <SCSI_Verify10_Cmd+0x30>)
 8001a20:	689a      	ldr	r2, [r3, #8]
 8001a22:	b942      	cbnz	r2, 8001a36 <SCSI_Verify10_Cmd+0x1a>
 8001a24:	7c18      	ldrb	r0, [r3, #16]
 8001a26:	f010 0004 	ands.w	r0, r0, #4
 8001a2a:	d104      	bne.n	8001a36 <SCSI_Verify10_Cmd+0x1a>
  {
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 8001a2c:	2101      	movs	r1, #1
  {
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8001a2e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8001a32:	f7ff bc5b 	b.w	80012ec <Set_CSW>
    Bot_Abort(BOTH_DIR);
 8001a36:	2002      	movs	r0, #2
 8001a38:	f7ff fd7e 	bl	8001538 <Bot_Abort>
  Scsi_Sense_Data[2] = Sens_Key;
 8001a3c:	2205      	movs	r2, #5
 8001a3e:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <SCSI_Verify10_Cmd+0x34>)
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8001a40:	2100      	movs	r1, #0
  Scsi_Sense_Data[2] = Sens_Key;
 8001a42:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 8001a44:	2224      	movs	r2, #36	; 0x24
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8001a46:	2001      	movs	r0, #1
  Scsi_Sense_Data[12] = Asc;
 8001a48:	731a      	strb	r2, [r3, #12]
 8001a4a:	e7f0      	b.n	8001a2e <SCSI_Verify10_Cmd+0x12>
 8001a4c:	20000df0 	.word	0x20000df0
 8001a50:	2000003b 	.word	0x2000003b

08001a54 <SCSI_TestUnitReady_Cmd>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SCSI_TestUnitReady_Cmd(u8 lun)
{
 8001a54:	b508      	push	{r3, lr}
  if (MAL_GetStatus(lun))
 8001a56:	f7ff fafd 	bl	8001054 <MAL_GetStatus>
 8001a5a:	b168      	cbz	r0, 8001a78 <SCSI_TestUnitReady_Cmd+0x24>
  Scsi_Sense_Data[2] = Sens_Key;
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <SCSI_TestUnitReady_Cmd+0x30>)
  {
    Set_Scsi_Sense_Data(CBW.bLUN, NOT_READY, MEDIUM_NOT_PRESENT);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001a60:	2101      	movs	r1, #1
  Scsi_Sense_Data[2] = Sens_Key;
 8001a62:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 8001a64:	223a      	movs	r2, #58	; 0x3a
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001a66:	4608      	mov	r0, r1
  Scsi_Sense_Data[12] = Asc;
 8001a68:	731a      	strb	r2, [r3, #12]
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001a6a:	f7ff fc3f 	bl	80012ec <Set_CSW>
  }
  else
  {
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
  }
}
 8001a6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Bot_Abort(DIR_IN);
 8001a72:	2000      	movs	r0, #0
 8001a74:	f7ff bd60 	b.w	8001538 <Bot_Abort>
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 8001a78:	2101      	movs	r1, #1
}
 8001a7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 8001a7e:	f7ff bc35 	b.w	80012ec <Set_CSW>
 8001a82:	bf00      	nop
 8001a84:	2000003b 	.word	0x2000003b

08001a88 <SCSI_Format_Cmd>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SCSI_Format_Cmd(u8 lun)
{
 8001a88:	b508      	push	{r3, lr}
  if (MAL_GetStatus(lun))
 8001a8a:	f7ff fae3 	bl	8001054 <MAL_GetStatus>
 8001a8e:	b168      	cbz	r0, 8001aac <SCSI_Format_Cmd+0x24>
  Scsi_Sense_Data[2] = Sens_Key;
 8001a90:	2202      	movs	r2, #2
 8001a92:	4b07      	ldr	r3, [pc, #28]	; (8001ab0 <SCSI_Format_Cmd+0x28>)
  {
    Set_Scsi_Sense_Data(CBW.bLUN, NOT_READY, MEDIUM_NOT_PRESENT);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001a94:	2101      	movs	r1, #1
  Scsi_Sense_Data[2] = Sens_Key;
 8001a96:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 8001a98:	223a      	movs	r2, #58	; 0x3a
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001a9a:	4608      	mov	r0, r1
  Scsi_Sense_Data[12] = Asc;
 8001a9c:	731a      	strb	r2, [r3, #12]
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001a9e:	f7ff fc25 	bl	80012ec <Set_CSW>
    Bot_Abort(DIR_IN);
    return;
  }		   
}
 8001aa2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Bot_Abort(DIR_IN);
 8001aa6:	2000      	movs	r0, #0
 8001aa8:	f7ff bd46 	b.w	8001538 <Bot_Abort>
}
 8001aac:	bd08      	pop	{r3, pc}
 8001aae:	bf00      	nop
 8001ab0:	2000003b 	.word	0x2000003b

08001ab4 <SCSI_Invalid_Cmd>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SCSI_Invalid_Cmd(u8 lun)
{
 8001ab4:	b508      	push	{r3, lr}
  if (CBW.dDataLength == 0)
 8001ab6:	4b0b      	ldr	r3, [pc, #44]	; (8001ae4 <SCSI_Invalid_Cmd+0x30>)
 8001ab8:	689a      	ldr	r2, [r3, #8]
 8001aba:	b96a      	cbnz	r2, 8001ad8 <SCSI_Invalid_Cmd+0x24>
  {
    Bot_Abort(DIR_IN);
 8001abc:	2000      	movs	r0, #0
    {
      Bot_Abort(DIR_IN);
    }
    else
    {
      Bot_Abort(BOTH_DIR);
 8001abe:	f7ff fd3b 	bl	8001538 <Bot_Abort>
  Scsi_Sense_Data[2] = Sens_Key;
 8001ac2:	2205      	movs	r2, #5
 8001ac4:	4b08      	ldr	r3, [pc, #32]	; (8001ae8 <SCSI_Invalid_Cmd+0x34>)
    }
  }
  Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
  Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8001ac6:	2100      	movs	r1, #0
  Scsi_Sense_Data[2] = Sens_Key;
 8001ac8:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 8001aca:	2220      	movs	r2, #32
 8001acc:	731a      	strb	r2, [r3, #12]
  Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8001ace:	2001      	movs	r0, #1
}
 8001ad0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8001ad4:	f7ff bc0a 	b.w	80012ec <Set_CSW>
    if ((CBW.bmFlags & 0x80) != 0)
 8001ad8:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	dbed      	blt.n	8001abc <SCSI_Invalid_Cmd+0x8>
      Bot_Abort(BOTH_DIR);
 8001ae0:	2002      	movs	r0, #2
 8001ae2:	e7ec      	b.n	8001abe <SCSI_Invalid_Cmd+0xa>
 8001ae4:	20000df0 	.word	0x20000df0
 8001ae8:	2000003b 	.word	0x2000003b

08001aec <SCSI_Address_Management>:
* Input          : u8 Cmd : the command can be SCSI_READ10 or SCSI_WRITE10.
* Output         : None.
* Return         : Read\Write status (bool).
*******************************************************************************/
bool SCSI_Address_Management(u8 lun , u8 Cmd , u32 LBA , u32 BlockNbr)
{
 8001aec:	b510      	push	{r4, lr}

  if ((LBA + BlockNbr) > Mass_Block_Count[lun] )
 8001aee:	4c17      	ldr	r4, [pc, #92]	; (8001b4c <SCSI_Address_Management+0x60>)
 8001af0:	441a      	add	r2, r3
 8001af2:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8001af6:	42a2      	cmp	r2, r4
 8001af8:	d912      	bls.n	8001b20 <SCSI_Address_Management+0x34>
  {
    if (Cmd == SCSI_WRITE10)
 8001afa:	292a      	cmp	r1, #42	; 0x2a
 8001afc:	d102      	bne.n	8001b04 <SCSI_Address_Management+0x18>
    {
      Bot_Abort(BOTH_DIR);
 8001afe:	2002      	movs	r0, #2
 8001b00:	f7ff fd1a 	bl	8001538 <Bot_Abort>
    }
    Bot_Abort(DIR_IN);
 8001b04:	2000      	movs	r0, #0
 8001b06:	f7ff fd17 	bl	8001538 <Bot_Abort>
  Scsi_Sense_Data[2] = Sens_Key;
 8001b0a:	2205      	movs	r2, #5
 8001b0c:	4b10      	ldr	r3, [pc, #64]	; (8001b50 <SCSI_Address_Management+0x64>)
 8001b0e:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 8001b10:	2221      	movs	r2, #33	; 0x21
    else
    {
      Bot_Abort(DIR_IN);
    }
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8001b12:	2001      	movs	r0, #1
 8001b14:	2100      	movs	r1, #0
  Scsi_Sense_Data[12] = Asc;
 8001b16:	731a      	strb	r2, [r3, #12]
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8001b18:	f7ff fbe8 	bl	80012ec <Set_CSW>
 8001b1c:	2000      	movs	r0, #0
    return (FALSE);
  }
  return (TRUE);
}
 8001b1e:	bd10      	pop	{r4, pc}
  if (CBW.dDataLength != BlockNbr * Mass_Block_Size[lun])
 8001b20:	4a0c      	ldr	r2, [pc, #48]	; (8001b54 <SCSI_Address_Management+0x68>)
 8001b22:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8001b26:	4353      	muls	r3, r2
 8001b28:	4a0b      	ldr	r2, [pc, #44]	; (8001b58 <SCSI_Address_Management+0x6c>)
 8001b2a:	6892      	ldr	r2, [r2, #8]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d00a      	beq.n	8001b46 <SCSI_Address_Management+0x5a>
    if (Cmd == SCSI_WRITE10)
 8001b30:	292a      	cmp	r1, #42	; 0x2a
      Bot_Abort(BOTH_DIR);
 8001b32:	bf0c      	ite	eq
 8001b34:	2002      	moveq	r0, #2
      Bot_Abort(DIR_IN);
 8001b36:	2000      	movne	r0, #0
 8001b38:	f7ff fcfe 	bl	8001538 <Bot_Abort>
  Scsi_Sense_Data[2] = Sens_Key;
 8001b3c:	2205      	movs	r2, #5
 8001b3e:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <SCSI_Address_Management+0x64>)
 8001b40:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 8001b42:	2224      	movs	r2, #36	; 0x24
 8001b44:	e7e5      	b.n	8001b12 <SCSI_Address_Management+0x26>
  return (TRUE);
 8001b46:	2001      	movs	r0, #1
 8001b48:	e7e9      	b.n	8001b1e <SCSI_Address_Management+0x32>
 8001b4a:	bf00      	nop
 8001b4c:	200005e4 	.word	0x200005e4
 8001b50:	2000003b 	.word	0x2000003b
 8001b54:	200005e0 	.word	0x200005e0
 8001b58:	20000df0 	.word	0x20000df0

08001b5c <SCSI_Read10_Cmd>:
{
 8001b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (Bot_State == BOT_IDLE)
 8001b60:	4e16      	ldr	r6, [pc, #88]	; (8001bbc <SCSI_Read10_Cmd+0x60>)
{
 8001b62:	4680      	mov	r8, r0
  if (Bot_State == BOT_IDLE)
 8001b64:	7833      	ldrb	r3, [r6, #0]
{
 8001b66:	460c      	mov	r4, r1
 8001b68:	4615      	mov	r5, r2
  if (Bot_State == BOT_IDLE)
 8001b6a:	bb13      	cbnz	r3, 8001bb2 <SCSI_Read10_Cmd+0x56>
    if (!(SCSI_Address_Management(CBW.bLUN, SCSI_READ10, LBA, BlockNbr)))/*address out of range*/
 8001b6c:	4f14      	ldr	r7, [pc, #80]	; (8001bc0 <SCSI_Read10_Cmd+0x64>)
 8001b6e:	4613      	mov	r3, r2
 8001b70:	7b78      	ldrb	r0, [r7, #13]
 8001b72:	460a      	mov	r2, r1
 8001b74:	2128      	movs	r1, #40	; 0x28
 8001b76:	f7ff ffb9 	bl	8001aec <SCSI_Address_Management>
 8001b7a:	b1e0      	cbz	r0, 8001bb6 <SCSI_Read10_Cmd+0x5a>
    if ((CBW.bmFlags & 0x80) != 0)
 8001b7c:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	da08      	bge.n	8001b96 <SCSI_Read10_Cmd+0x3a>
      Bot_State = BOT_DATA_IN;
 8001b84:	2302      	movs	r3, #2
      Read_Memory(lun, LBA , BlockNbr);
 8001b86:	462a      	mov	r2, r5
 8001b88:	4621      	mov	r1, r4
 8001b8a:	4640      	mov	r0, r8
      Bot_State = BOT_DATA_IN;
 8001b8c:	7033      	strb	r3, [r6, #0]
}
 8001b8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    Read_Memory(lun , LBA , BlockNbr);
 8001b92:	f7ff ba75 	b.w	8001080 <Read_Memory>
      Bot_Abort(BOTH_DIR);
 8001b96:	2002      	movs	r0, #2
 8001b98:	f7ff fcce 	bl	8001538 <Bot_Abort>
  Scsi_Sense_Data[2] = Sens_Key;
 8001b9c:	2205      	movs	r2, #5
 8001b9e:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <SCSI_Read10_Cmd+0x68>)
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001ba0:	2101      	movs	r1, #1
  Scsi_Sense_Data[2] = Sens_Key;
 8001ba2:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 8001ba4:	2224      	movs	r2, #36	; 0x24
 8001ba6:	731a      	strb	r2, [r3, #12]
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001ba8:	4608      	mov	r0, r1
}
 8001baa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8001bae:	f7ff bb9d 	b.w	80012ec <Set_CSW>
  else if (Bot_State == BOT_DATA_IN)
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d0eb      	beq.n	8001b8e <SCSI_Read10_Cmd+0x32>
}
 8001bb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000e12 	.word	0x20000e12
 8001bc0:	20000df0 	.word	0x20000df0
 8001bc4:	2000003b 	.word	0x2000003b

08001bc8 <SCSI_Write10_Cmd>:
{
 8001bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (Bot_State == BOT_IDLE)
 8001bca:	4d16      	ldr	r5, [pc, #88]	; (8001c24 <SCSI_Write10_Cmd+0x5c>)
{
 8001bcc:	4613      	mov	r3, r2
  if (Bot_State == BOT_IDLE)
 8001bce:	782c      	ldrb	r4, [r5, #0]
 8001bd0:	bb0c      	cbnz	r4, 8001c16 <SCSI_Write10_Cmd+0x4e>
    if (!(SCSI_Address_Management(CBW.bLUN, SCSI_WRITE10 , LBA, BlockNbr)))/*address out of range*/
 8001bd2:	4e15      	ldr	r6, [pc, #84]	; (8001c28 <SCSI_Write10_Cmd+0x60>)
 8001bd4:	460a      	mov	r2, r1
 8001bd6:	7b70      	ldrb	r0, [r6, #13]
 8001bd8:	212a      	movs	r1, #42	; 0x2a
 8001bda:	f7ff ff87 	bl	8001aec <SCSI_Address_Management>
 8001bde:	b300      	cbz	r0, 8001c22 <SCSI_Write10_Cmd+0x5a>
    if ((CBW.bmFlags & 0x80) == 0)
 8001be0:	f996 300c 	ldrsb.w	r3, [r6, #12]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	db08      	blt.n	8001bfa <SCSI_Write10_Cmd+0x32>
      Bot_State = BOT_DATA_OUT;
 8001be8:	2301      	movs	r3, #1
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 8001bea:	f44f 5140 	mov.w	r1, #12288	; 0x3000
      Bot_State = BOT_DATA_OUT;
 8001bee:	702b      	strb	r3, [r5, #0]
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 8001bf0:	2002      	movs	r0, #2
}
 8001bf2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 8001bf6:	f000 bd28 	b.w	800264a <SetEPRxStatus>
      Bot_Abort(DIR_IN);
 8001bfa:	4620      	mov	r0, r4
 8001bfc:	f7ff fc9c 	bl	8001538 <Bot_Abort>
  Scsi_Sense_Data[2] = Sens_Key;
 8001c00:	2205      	movs	r2, #5
 8001c02:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <SCSI_Write10_Cmd+0x64>)
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8001c04:	4621      	mov	r1, r4
  Scsi_Sense_Data[2] = Sens_Key;
 8001c06:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 8001c08:	2224      	movs	r2, #36	; 0x24
 8001c0a:	731a      	strb	r2, [r3, #12]
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8001c0c:	2001      	movs	r0, #1
}
 8001c0e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8001c12:	f7ff bb6b 	b.w	80012ec <Set_CSW>
  else if (Bot_State == BOT_DATA_OUT)
 8001c16:	2c01      	cmp	r4, #1
 8001c18:	d103      	bne.n	8001c22 <SCSI_Write10_Cmd+0x5a>
}
 8001c1a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    Write_Memory(lun , LBA , BlockNbr);
 8001c1e:	f7ff bab5 	b.w	800118c <Write_Memory>
}
 8001c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c24:	20000e12 	.word	0x20000e12
 8001c28:	20000df0 	.word	0x20000df0
 8001c2c:	2000003b 	.word	0x2000003b

08001c30 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetConfiguration(u16 Length)
{
 8001c30:	b510      	push	{r4, lr}
 8001c32:	4c06      	ldr	r4, [pc, #24]	; (8001c4c <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 8001c34:	b918      	cbnz	r0, 8001c3e <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001c36:	2201      	movs	r2, #1
 8001c38:	6823      	ldr	r3, [r4, #0]
 8001c3a:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
  }
  pUser_Standard_Requests->User_GetConfiguration();
  return (u8 *)&pInformation->Current_Configuration;
}
 8001c3c:	bd10      	pop	{r4, pc}
  pUser_Standard_Requests->User_GetConfiguration();
 8001c3e:	4b04      	ldr	r3, [pc, #16]	; (8001c50 <Standard_GetConfiguration+0x20>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4798      	blx	r3
  return (u8 *)&pInformation->Current_Configuration;
 8001c46:	6820      	ldr	r0, [r4, #0]
 8001c48:	300a      	adds	r0, #10
 8001c4a:	e7f7      	b.n	8001c3c <Standard_GetConfiguration+0xc>
 8001c4c:	20000e9c 	.word	0x20000e9c
 8001c50:	20000e98 	.word	0x20000e98

08001c54 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetInterface(u16 Length)
{
 8001c54:	b510      	push	{r4, lr}
 8001c56:	4c06      	ldr	r4, [pc, #24]	; (8001c70 <Standard_GetInterface+0x1c>)
  if (Length == 0)
 8001c58:	b918      	cbnz	r0, 8001c62 <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	6823      	ldr	r3, [r4, #0]
 8001c5e:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
  }
  pUser_Standard_Requests->User_GetInterface();
  return (u8 *)&pInformation->Current_AlternateSetting;
}
 8001c60:	bd10      	pop	{r4, pc}
  pUser_Standard_Requests->User_GetInterface();
 8001c62:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <Standard_GetInterface+0x20>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	4798      	blx	r3
  return (u8 *)&pInformation->Current_AlternateSetting;
 8001c6a:	6820      	ldr	r0, [r4, #0]
 8001c6c:	300c      	adds	r0, #12
 8001c6e:	e7f7      	b.n	8001c60 <Standard_GetInterface+0xc>
 8001c70:	20000e9c 	.word	0x20000e9c
 8001c74:	20000e98 	.word	0x20000e98

08001c78 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
u8 *Standard_GetStatus(u16 Length)
{
 8001c78:	4b1e      	ldr	r3, [pc, #120]	; (8001cf4 <Standard_GetStatus+0x7c>)
 8001c7a:	b510      	push	{r4, lr}
 8001c7c:	681c      	ldr	r4, [r3, #0]
 8001c7e:	2300      	movs	r3, #0
  if (Length == 0)
 8001c80:	b910      	cbnz	r0, 8001c88 <Standard_GetStatus+0x10>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8001c82:	2302      	movs	r3, #2
 8001c84:	8223      	strh	r3, [r4, #16]
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
  return (u8 *)&StatusInfo;
}
 8001c86:	bd10      	pop	{r4, pc}
  StatusInfo.w = 0;
 8001c88:	481b      	ldr	r0, [pc, #108]	; (8001cf8 <Standard_GetStatus+0x80>)
 8001c8a:	8003      	strh	r3, [r0, #0]
 8001c8c:	7821      	ldrb	r1, [r4, #0]
 8001c8e:	4602      	mov	r2, r0
  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001c90:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 8001c94:	d112      	bne.n	8001cbc <Standard_GetStatus+0x44>
    u8 Feature = pInformation->Current_Feature;
 8001c96:	7a61      	ldrb	r1, [r4, #9]
    if (ValBit(Feature, 5))
 8001c98:	068c      	lsls	r4, r1, #26
      SetBit(StatusInfo0, 1);
 8001c9a:	bf44      	itt	mi
 8001c9c:	2302      	movmi	r3, #2
 8001c9e:	7003      	strbmi	r3, [r0, #0]
 8001ca0:	7803      	ldrb	r3, [r0, #0]
    if (ValBit(Feature, 6))
 8001ca2:	0648      	lsls	r0, r1, #25
      ClrBit(StatusInfo0, 0);
 8001ca4:	bf4c      	ite	mi
 8001ca6:	f023 0301 	bicmi.w	r3, r3, #1
      SetBit(StatusInfo0, 0);
 8001caa:	f043 0301 	orrpl.w	r3, r3, #1
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8001cae:	7013      	strb	r3, [r2, #0]
  pUser_Standard_Requests->User_GetStatus();
 8001cb0:	4b12      	ldr	r3, [pc, #72]	; (8001cfc <Standard_GetStatus+0x84>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	691b      	ldr	r3, [r3, #16]
 8001cb6:	4798      	blx	r3
  return (u8 *)&StatusInfo;
 8001cb8:	480f      	ldr	r0, [pc, #60]	; (8001cf8 <Standard_GetStatus+0x80>)
 8001cba:	e7e4      	b.n	8001c86 <Standard_GetStatus+0xe>
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001cbc:	2901      	cmp	r1, #1
 8001cbe:	d0e2      	beq.n	8001c86 <Standard_GetStatus+0xe>
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001cc0:	2902      	cmp	r1, #2
 8001cc2:	d115      	bne.n	8001cf0 <Standard_GetStatus+0x78>
    u8 wIndex0 = pInformation->USBwIndex0;
 8001cc4:	7961      	ldrb	r1, [r4, #5]
 8001cc6:	f001 030f 	and.w	r3, r1, #15
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001cd0:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    if (ValBit(wIndex0, 7))
 8001cd4:	0609      	lsls	r1, r1, #24
      if (_GetTxStallStatus(Related_Endpoint))
 8001cd6:	681b      	ldr	r3, [r3, #0]
    if (ValBit(wIndex0, 7))
 8001cd8:	d505      	bpl.n	8001ce6 <Standard_GetStatus+0x6e>
      if (_GetTxStallStatus(Related_Endpoint))
 8001cda:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001cde:	2b10      	cmp	r3, #16
 8001ce0:	d1e6      	bne.n	8001cb0 <Standard_GetStatus+0x38>
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e7e3      	b.n	8001cae <Standard_GetStatus+0x36>
      if (_GetRxStallStatus(Related_Endpoint))
 8001ce6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001cea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cee:	e7f7      	b.n	8001ce0 <Standard_GetStatus+0x68>
    return NULL;
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	e7c8      	b.n	8001c86 <Standard_GetStatus+0xe>
 8001cf4:	20000e9c 	.word	0x20000e9c
 8001cf8:	20000e6e 	.word	0x20000e6e
 8001cfc:	20000e98 	.word	0x20000e98

08001d00 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8001d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8001d04:	4f23      	ldr	r7, [pc, #140]	; (8001d94 <DataStageIn+0x94>)
 8001d06:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8001da8 <DataStageIn+0xa8>
 8001d0a:	683d      	ldr	r5, [r7, #0]
  u32 save_wLength = pEPinfo->Usb_wLength;
 8001d0c:	8a2c      	ldrh	r4, [r5, #16]
  u32 ControlState = pInformation->ControlState;

  u8 *DataBuffer;
  u32 Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8001d0e:	b9d4      	cbnz	r4, 8001d46 <DataStageIn+0x46>
 8001d10:	7a2e      	ldrb	r6, [r5, #8]
 8001d12:	2e04      	cmp	r6, #4
 8001d14:	d117      	bne.n	8001d46 <DataStageIn+0x46>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8001d16:	4920      	ldr	r1, [pc, #128]	; (8001d98 <DataStageIn+0x98>)
 8001d18:	780b      	ldrb	r3, [r1, #0]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d10e      	bne.n	8001d3c <DataStageIn+0x3c>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001d1e:	4b1f      	ldr	r3, [pc, #124]	; (8001d9c <DataStageIn+0x9c>)
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	4b1f      	ldr	r3, [pc, #124]	; (8001da0 <DataStageIn+0xa0>)
 8001d24:	b292      	uxth	r2, r2
 8001d26:	4413      	add	r3, r2
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	601c      	str	r4, [r3, #0]
 8001d2c:	2330      	movs	r3, #48	; 0x30
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8001d2e:	700c      	strb	r4, [r1, #0]
      Send0LengthData();
 8001d30:	f8a8 3000 	strh.w	r3, [r8]
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	721e      	strb	r6, [r3, #8]
}
 8001d38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      vSetEPTxStatus(EP_TX_STALL);
 8001d3c:	2310      	movs	r3, #16
      ControlState = WAIT_STATUS_OUT;
 8001d3e:	2607      	movs	r6, #7
      vSetEPTxStatus(EP_TX_STALL);
 8001d40:	f8a8 3000 	strh.w	r3, [r8]
 8001d44:	e7f6      	b.n	8001d34 <DataStageIn+0x34>
  Length = pEPinfo->PacketSize;
 8001d46:	8aab      	ldrh	r3, [r5, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8001d48:	429c      	cmp	r4, r3
 8001d4a:	bf94      	ite	ls
 8001d4c:	2604      	movls	r6, #4
 8001d4e:	2602      	movhi	r6, #2
  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001d50:	429c      	cmp	r4, r3
 8001d52:	bf28      	it	cs
 8001d54:	461c      	movcs	r4, r3
 8001d56:	69ab      	ldr	r3, [r5, #24]
 8001d58:	4620      	mov	r0, r4
 8001d5a:	4798      	blx	r3
 8001d5c:	4681      	mov	r9, r0
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8001d5e:	2000      	movs	r0, #0
 8001d60:	f000 fcee 	bl	8002740 <GetEPTxAddr>
 8001d64:	4622      	mov	r2, r4
 8001d66:	4601      	mov	r1, r0
 8001d68:	4648      	mov	r0, r9
 8001d6a:	f000 fc21 	bl	80025b0 <UserToPMABufferCopy>
  SetEPTxCount(ENDP0, Length);
 8001d6e:	4621      	mov	r1, r4
 8001d70:	2000      	movs	r0, #0
 8001d72:	f000 fd01 	bl	8002778 <SetEPTxCount>
  pEPinfo->Usb_wLength -= Length;
 8001d76:	8a2b      	ldrh	r3, [r5, #16]
  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001d78:	f44f 5240 	mov.w	r2, #12288	; 0x3000
  pEPinfo->Usb_wLength -= Length;
 8001d7c:	1b1b      	subs	r3, r3, r4
 8001d7e:	822b      	strh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
 8001d80:	8a6b      	ldrh	r3, [r5, #18]
 8001d82:	441c      	add	r4, r3
  vSetEPTxStatus(EP_TX_VALID);
 8001d84:	2330      	movs	r3, #48	; 0x30
 8001d86:	f8a8 3000 	strh.w	r3, [r8]
  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001d8a:	4b06      	ldr	r3, [pc, #24]	; (8001da4 <DataStageIn+0xa4>)
  pEPinfo->Usb_wOffset += Length;
 8001d8c:	826c      	strh	r4, [r5, #18]
  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001d8e:	801a      	strh	r2, [r3, #0]
 8001d90:	e7d0      	b.n	8001d34 <DataStageIn+0x34>
 8001d92:	bf00      	nop
 8001d94:	20000e9c 	.word	0x20000e9c
 8001d98:	200001b8 	.word	0x200001b8
 8001d9c:	40005c50 	.word	0x40005c50
 8001da0:	20003002 	.word	0x20003002
 8001da4:	20000ea2 	.word	0x20000ea2
 8001da8:	20000ea4 	.word	0x20000ea4

08001dac <Standard_SetConfiguration>:
{
 8001dac:	b510      	push	{r4, lr}
  if ((pInformation->USBwValue0 <=
 8001dae:	4b0a      	ldr	r3, [pc, #40]	; (8001dd8 <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001db0:	490a      	ldr	r1, [pc, #40]	; (8001ddc <Standard_SetConfiguration+0x30>)
  if ((pInformation->USBwValue0 <=
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	7849      	ldrb	r1, [r1, #1]
 8001db6:	78da      	ldrb	r2, [r3, #3]
 8001db8:	4291      	cmp	r1, r2
 8001dba:	d30a      	bcc.n	8001dd2 <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001dbc:	7899      	ldrb	r1, [r3, #2]
 8001dbe:	b941      	cbnz	r1, 8001dd2 <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8001dc0:	889c      	ldrh	r4, [r3, #4]
 8001dc2:	b934      	cbnz	r4, 8001dd2 <Standard_SetConfiguration+0x26>
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8001dc4:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8001dc6:	4b06      	ldr	r3, [pc, #24]	; (8001de0 <Standard_SetConfiguration+0x34>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	4798      	blx	r3
    return USB_SUCCESS;
 8001dce:	4620      	mov	r0, r4
}
 8001dd0:	bd10      	pop	{r4, pc}
    return USB_UNSUPPORT;
 8001dd2:	2002      	movs	r0, #2
 8001dd4:	e7fc      	b.n	8001dd0 <Standard_SetConfiguration+0x24>
 8001dd6:	bf00      	nop
 8001dd8:	20000e9c 	.word	0x20000e9c
 8001ddc:	20000104 	.word	0x20000104
 8001de0:	20000e98 	.word	0x20000e98

08001de4 <Standard_SetInterface>:
{
 8001de4:	b538      	push	{r3, r4, r5, lr}
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001de6:	4a0f      	ldr	r2, [pc, #60]	; (8001e24 <Standard_SetInterface+0x40>)
 8001de8:	4d0f      	ldr	r5, [pc, #60]	; (8001e28 <Standard_SetInterface+0x44>)
 8001dea:	6812      	ldr	r2, [r2, #0]
 8001dec:	682b      	ldr	r3, [r5, #0]
 8001dee:	6992      	ldr	r2, [r2, #24]
 8001df0:	78d9      	ldrb	r1, [r3, #3]
 8001df2:	7958      	ldrb	r0, [r3, #5]
 8001df4:	4790      	blx	r2
  if (pInformation->Current_Configuration != 0)
 8001df6:	682b      	ldr	r3, [r5, #0]
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001df8:	4604      	mov	r4, r0
  if (pInformation->Current_Configuration != 0)
 8001dfa:	7a9a      	ldrb	r2, [r3, #10]
 8001dfc:	b17a      	cbz	r2, 8001e1e <Standard_SetInterface+0x3a>
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8001dfe:	b970      	cbnz	r0, 8001e1e <Standard_SetInterface+0x3a>
 8001e00:	791a      	ldrb	r2, [r3, #4]
 8001e02:	b962      	cbnz	r2, 8001e1e <Standard_SetInterface+0x3a>
        || (pInformation->USBwValue1 != 0))
 8001e04:	789b      	ldrb	r3, [r3, #2]
 8001e06:	b953      	cbnz	r3, 8001e1e <Standard_SetInterface+0x3a>
      pUser_Standard_Requests->User_SetInterface();
 8001e08:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <Standard_SetInterface+0x48>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001e10:	682b      	ldr	r3, [r5, #0]
 8001e12:	795a      	ldrb	r2, [r3, #5]
 8001e14:	72da      	strb	r2, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001e16:	78da      	ldrb	r2, [r3, #3]
 8001e18:	731a      	strb	r2, [r3, #12]
}
 8001e1a:	4620      	mov	r0, r4
 8001e1c:	bd38      	pop	{r3, r4, r5, pc}
  return USB_UNSUPPORT;
 8001e1e:	2402      	movs	r4, #2
 8001e20:	e7fb      	b.n	8001e1a <Standard_SetInterface+0x36>
 8001e22:	bf00      	nop
 8001e24:	20000e74 	.word	0x20000e74
 8001e28:	20000e9c 	.word	0x20000e9c
 8001e2c:	20000e98 	.word	0x20000e98

08001e30 <Standard_ClearFeature>:
{
 8001e30:	b538      	push	{r3, r4, r5, lr}
  u32     Type_Rec = Type_Recipient;
 8001e32:	4b2b      	ldr	r3, [pc, #172]	; (8001ee0 <Standard_ClearFeature+0xb0>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	7818      	ldrb	r0, [r3, #0]
  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001e38:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8001e3c:	d104      	bne.n	8001e48 <Standard_ClearFeature+0x18>
    ClrBit(pInformation->Current_Feature, 5);
 8001e3e:	7a5a      	ldrb	r2, [r3, #9]
 8001e40:	f022 0220 	bic.w	r2, r2, #32
 8001e44:	725a      	strb	r2, [r3, #9]
}
 8001e46:	bd38      	pop	{r3, r4, r5, pc}
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001e48:	2802      	cmp	r0, #2
 8001e4a:	d147      	bne.n	8001edc <Standard_ClearFeature+0xac>
    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8001e4c:	885a      	ldrh	r2, [r3, #2]
 8001e4e:	2a00      	cmp	r2, #0
 8001e50:	d1f9      	bne.n	8001e46 <Standard_ClearFeature+0x16>
        || (pInformation->USBwIndex1 != 0))
 8001e52:	791a      	ldrb	r2, [r3, #4]
 8001e54:	2a00      	cmp	r2, #0
 8001e56:	d1f6      	bne.n	8001e46 <Standard_ClearFeature+0x16>
    wIndex0 = pInformation->USBwIndex0;
 8001e58:	7959      	ldrb	r1, [r3, #5]
    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001e5a:	4d22      	ldr	r5, [pc, #136]	; (8001ee4 <Standard_ClearFeature+0xb4>)
    rEP = wIndex0 & ~0x80;
 8001e5c:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 8001e60:	0084      	lsls	r4, r0, #2
 8001e62:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001e66:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
      Status = _GetEPTxStatus(Related_Endpoint);
 8001e6a:	6822      	ldr	r2, [r4, #0]
    if (ValBit(pInformation->USBwIndex0, 7))
 8001e6c:	b249      	sxtb	r1, r1
    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001e6e:	782d      	ldrb	r5, [r5, #0]
    if (ValBit(pInformation->USBwIndex0, 7))
 8001e70:	2900      	cmp	r1, #0
      Status = _GetEPTxStatus(Related_Endpoint);
 8001e72:	bfb4      	ite	lt
 8001e74:	f002 0230 	andlt.w	r2, r2, #48	; 0x30
      Status = _GetEPRxStatus(Related_Endpoint);
 8001e78:	f402 5240 	andge.w	r2, r2, #12288	; 0x3000
    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001e7c:	4285      	cmp	r5, r0
 8001e7e:	d92d      	bls.n	8001edc <Standard_ClearFeature+0xac>
 8001e80:	b362      	cbz	r2, 8001edc <Standard_ClearFeature+0xac>
        || (pInformation->Current_Configuration == 0))
 8001e82:	7a9b      	ldrb	r3, [r3, #10]
 8001e84:	b353      	cbz	r3, 8001edc <Standard_ClearFeature+0xac>
    if (wIndex0 & 0x80)
 8001e86:	2900      	cmp	r1, #0
      if (_GetTxStallStatus(Related_Endpoint ))
 8001e88:	6823      	ldr	r3, [r4, #0]
    if (wIndex0 & 0x80)
 8001e8a:	da11      	bge.n	8001eb0 <Standard_ClearFeature+0x80>
      if (_GetTxStallStatus(Related_Endpoint ))
 8001e8c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001e90:	2b10      	cmp	r3, #16
 8001e92:	d107      	bne.n	8001ea4 <Standard_ClearFeature+0x74>
        ClearDTOG_TX(Related_Endpoint);
 8001e94:	b2c4      	uxtb	r4, r0
 8001e96:	4620      	mov	r0, r4
 8001e98:	f000 fc1e 	bl	80026d8 <ClearDTOG_TX>
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8001e9c:	2130      	movs	r1, #48	; 0x30
 8001e9e:	4620      	mov	r0, r4
 8001ea0:	f000 fbbe 	bl	8002620 <SetEPTxStatus>
    pUser_Standard_Requests->User_ClearFeature();
 8001ea4:	4b10      	ldr	r3, [pc, #64]	; (8001ee8 <Standard_ClearFeature+0xb8>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	695b      	ldr	r3, [r3, #20]
 8001eaa:	4798      	blx	r3
    return USB_SUCCESS;
 8001eac:	2000      	movs	r0, #0
 8001eae:	e7ca      	b.n	8001e46 <Standard_ClearFeature+0x16>
      if (_GetRxStallStatus(Related_Endpoint))
 8001eb0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001eb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001eb8:	d1f4      	bne.n	8001ea4 <Standard_ClearFeature+0x74>
 8001eba:	4d0c      	ldr	r5, [pc, #48]	; (8001eec <Standard_ClearFeature+0xbc>)
        if (Related_Endpoint == ENDP0)
 8001ebc:	b958      	cbnz	r0, 8001ed6 <Standard_ClearFeature+0xa6>
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <Standard_ClearFeature+0xc0>)
 8001ec0:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001ec4:	f000 fc66 	bl	8002794 <SetEPRxCount>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8001ec8:	6823      	ldr	r3, [r4, #0]
 8001eca:	402b      	ands	r3, r5
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001ed2:	6023      	str	r3, [r4, #0]
 8001ed4:	e7e6      	b.n	8001ea4 <Standard_ClearFeature+0x74>
          ClearDTOG_RX(Related_Endpoint);
 8001ed6:	f000 fbec 	bl	80026b2 <ClearDTOG_RX>
 8001eda:	e7f5      	b.n	8001ec8 <Standard_ClearFeature+0x98>
  return USB_UNSUPPORT;
 8001edc:	2002      	movs	r0, #2
 8001ede:	e7b2      	b.n	8001e46 <Standard_ClearFeature+0x16>
 8001ee0:	20000e9c 	.word	0x20000e9c
 8001ee4:	20000104 	.word	0x20000104
 8001ee8:	20000e98 	.word	0x20000e98
 8001eec:	ffffbf8f 	.word	0xffffbf8f
 8001ef0:	200000d4 	.word	0x200000d4

08001ef4 <Standard_SetEndPointFeature>:
{
 8001ef4:	b538      	push	{r3, r4, r5, lr}
  wIndex0 = pInformation->USBwIndex0;
 8001ef6:	4b1b      	ldr	r3, [pc, #108]	; (8001f64 <Standard_SetEndPointFeature+0x70>)
  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001ef8:	4d1b      	ldr	r5, [pc, #108]	; (8001f68 <Standard_SetEndPointFeature+0x74>)
  wIndex0 = pInformation->USBwIndex0;
 8001efa:	6818      	ldr	r0, [r3, #0]
  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001efc:	782d      	ldrb	r5, [r5, #0]
  wIndex0 = pInformation->USBwIndex0;
 8001efe:	7941      	ldrb	r1, [r0, #5]
  rEP = wIndex0 & ~0x80;
 8001f00:	f021 0480 	bic.w	r4, r1, #128	; 0x80
 8001f04:	00a3      	lsls	r3, r4, #2
 8001f06:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001f0a:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    Status = _GetEPTxStatus(Related_Endpoint);
 8001f0e:	681a      	ldr	r2, [r3, #0]
  if (ValBit(pInformation->USBwIndex0, 7))
 8001f10:	b249      	sxtb	r1, r1
 8001f12:	2900      	cmp	r1, #0
    Status = _GetEPTxStatus(Related_Endpoint);
 8001f14:	bfb4      	ite	lt
 8001f16:	f002 0230 	andlt.w	r2, r2, #48	; 0x30
    Status = _GetEPRxStatus(Related_Endpoint);
 8001f1a:	f402 5240 	andge.w	r2, r2, #12288	; 0x3000
  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001f1e:	42a5      	cmp	r5, r4
 8001f20:	d91d      	bls.n	8001f5e <Standard_SetEndPointFeature+0x6a>
      || pInformation->USBwValue != 0 || Status == 0
 8001f22:	8844      	ldrh	r4, [r0, #2]
 8001f24:	b9dc      	cbnz	r4, 8001f5e <Standard_SetEndPointFeature+0x6a>
 8001f26:	b1d2      	cbz	r2, 8001f5e <Standard_SetEndPointFeature+0x6a>
      || pInformation->Current_Configuration == 0)
 8001f28:	7a82      	ldrb	r2, [r0, #10]
 8001f2a:	b1c2      	cbz	r2, 8001f5e <Standard_SetEndPointFeature+0x6a>
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001f2c:	681a      	ldr	r2, [r3, #0]
    if (wIndex0 & 0x80)
 8001f2e:	2900      	cmp	r1, #0
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001f30:	bfb5      	itete	lt
 8001f32:	f422 42e0 	biclt.w	r2, r2, #28672	; 0x7000
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001f36:	f422 4280 	bicge.w	r2, r2, #16384	; 0x4000
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001f3a:	f022 0240 	biclt.w	r2, r2, #64	; 0x40
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001f3e:	f022 0270 	bicge.w	r2, r2, #112	; 0x70
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001f42:	bfb5      	itete	lt
 8001f44:	b292      	uxthlt	r2, r2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001f46:	b292      	uxthge	r2, r2
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001f48:	f082 0210 	eorlt.w	r2, r2, #16
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001f4c:	f482 5280 	eorge.w	r2, r2, #4096	; 0x1000
 8001f50:	601a      	str	r2, [r3, #0]
  pUser_Standard_Requests->User_SetEndPointFeature();
 8001f52:	4b06      	ldr	r3, [pc, #24]	; (8001f6c <Standard_SetEndPointFeature+0x78>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	4798      	blx	r3
  return USB_SUCCESS;
 8001f5a:	2000      	movs	r0, #0
}
 8001f5c:	bd38      	pop	{r3, r4, r5, pc}
    return USB_UNSUPPORT;
 8001f5e:	2002      	movs	r0, #2
 8001f60:	e7fc      	b.n	8001f5c <Standard_SetEndPointFeature+0x68>
 8001f62:	bf00      	nop
 8001f64:	20000e9c 	.word	0x20000e9c
 8001f68:	20000104 	.word	0x20000104
 8001f6c:	20000e98 	.word	0x20000e98

08001f70 <Standard_SetDeviceFeature>:
{
 8001f70:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8001f72:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <Standard_SetDeviceFeature+0x1c>)
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	7a53      	ldrb	r3, [r2, #9]
 8001f78:	f043 0320 	orr.w	r3, r3, #32
 8001f7c:	7253      	strb	r3, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8001f7e:	4b04      	ldr	r3, [pc, #16]	; (8001f90 <Standard_SetDeviceFeature+0x20>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	69db      	ldr	r3, [r3, #28]
 8001f84:	4798      	blx	r3
}
 8001f86:	2000      	movs	r0, #0
 8001f88:	bd08      	pop	{r3, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20000e9c 	.word	0x20000e9c
 8001f90:	20000e98 	.word	0x20000e98

08001f94 <Standard_GetDescriptorData>:
  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001f94:	4b05      	ldr	r3, [pc, #20]	; (8001fac <Standard_GetDescriptorData+0x18>)
{
 8001f96:	b510      	push	{r4, lr}
  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001f98:	681c      	ldr	r4, [r3, #0]
 8001f9a:	8a62      	ldrh	r2, [r4, #18]
  if (Length == 0)
 8001f9c:	b918      	cbnz	r0, 8001fa6 <Standard_GetDescriptorData+0x12>
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8001f9e:	888b      	ldrh	r3, [r1, #4]
 8001fa0:	1a9b      	subs	r3, r3, r2
 8001fa2:	8223      	strh	r3, [r4, #16]
}
 8001fa4:	bd10      	pop	{r4, pc}
  return pDesc->Descriptor + wOffset;
 8001fa6:	6808      	ldr	r0, [r1, #0]
 8001fa8:	4410      	add	r0, r2
 8001faa:	e7fb      	b.n	8001fa4 <Standard_GetDescriptorData+0x10>
 8001fac:	20000e9c 	.word	0x20000e9c

08001fb0 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
u8 Post0_Process(void)
{
 8001fb0:	b508      	push	{r3, lr}
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001fb2:	4b0b      	ldr	r3, [pc, #44]	; (8001fe0 <Post0_Process+0x30>)
 8001fb4:	2000      	movs	r0, #0
 8001fb6:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001fba:	f000 fbeb 	bl	8002794 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8001fbe:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <Post0_Process+0x34>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	7a18      	ldrb	r0, [r3, #8]
 8001fc4:	2808      	cmp	r0, #8
 8001fc6:	d106      	bne.n	8001fd6 <Post0_Process+0x26>
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001fc8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001fcc:	4b06      	ldr	r3, [pc, #24]	; (8001fe8 <Post0_Process+0x38>)
 8001fce:	801a      	strh	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8001fd0:	2210      	movs	r2, #16
 8001fd2:	4b06      	ldr	r3, [pc, #24]	; (8001fec <Post0_Process+0x3c>)
 8001fd4:	801a      	strh	r2, [r3, #0]
  }

  return (pInformation->ControlState == PAUSE);
}
 8001fd6:	f1a0 0309 	sub.w	r3, r0, #9
 8001fda:	4258      	negs	r0, r3
 8001fdc:	4158      	adcs	r0, r3
 8001fde:	bd08      	pop	{r3, pc}
 8001fe0:	200000d4 	.word	0x200000d4
 8001fe4:	20000e9c 	.word	0x20000e9c
 8001fe8:	20000ea2 	.word	0x20000ea2
 8001fec:	20000ea4 	.word	0x20000ea4

08001ff0 <Setup0_Process>:
{
 8001ff0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (pInformation->ControlState != PAUSE)
 8001ff2:	4c98      	ldr	r4, [pc, #608]	; (8002254 <Setup0_Process+0x264>)
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001ff4:	4e98      	ldr	r6, [pc, #608]	; (8002258 <Setup0_Process+0x268>)
  if (pInformation->ControlState != PAUSE)
 8001ff6:	6827      	ldr	r7, [r4, #0]
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001ff8:	6832      	ldr	r2, [r6, #0]
  if (pInformation->ControlState != PAUSE)
 8001ffa:	7a3b      	ldrb	r3, [r7, #8]
 8001ffc:	2b09      	cmp	r3, #9
 8001ffe:	d019      	beq.n	8002034 <Setup0_Process+0x44>
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8002000:	4b96      	ldr	r3, [pc, #600]	; (800225c <Setup0_Process+0x26c>)
 8002002:	b292      	uxth	r2, r2
 8002004:	4413      	add	r3, r2
 8002006:	005b      	lsls	r3, r3, #1
 8002008:	881d      	ldrh	r5, [r3, #0]
 800200a:	006d      	lsls	r5, r5, #1
 800200c:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8002010:	f505 45c0 	add.w	r5, r5, #24576	; 0x6000
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8002014:	782b      	ldrb	r3, [r5, #0]
 8002016:	703b      	strb	r3, [r7, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8002018:	786b      	ldrb	r3, [r5, #1]
 800201a:	707b      	strb	r3, [r7, #1]
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 800201c:	88a8      	ldrh	r0, [r5, #4]
 800201e:	f000 fbe9 	bl	80027f4 <ByteSwap>
 8002022:	8078      	strh	r0, [r7, #2]
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8002024:	8928      	ldrh	r0, [r5, #8]
 8002026:	6827      	ldr	r7, [r4, #0]
 8002028:	f000 fbe4 	bl	80027f4 <ByteSwap>
 800202c:	80b8      	strh	r0, [r7, #4]
    pInformation->USBwLength = *pBuf.w; /* wLength */
 800202e:	89aa      	ldrh	r2, [r5, #12]
 8002030:	6823      	ldr	r3, [r4, #0]
 8002032:	80da      	strh	r2, [r3, #6]
  pInformation->ControlState = SETTING_UP;
 8002034:	2201      	movs	r2, #1
 8002036:	6823      	ldr	r3, [r4, #0]
 8002038:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 800203a:	88da      	ldrh	r2, [r3, #6]
 800203c:	785d      	ldrb	r5, [r3, #1]
 800203e:	2a00      	cmp	r2, #0
 8002040:	d164      	bne.n	800210c <Setup0_Process+0x11c>
 8002042:	781a      	ldrb	r2, [r3, #0]
  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8002044:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8002048:	d14d      	bne.n	80020e6 <Setup0_Process+0xf6>
    if (RequestNo == SET_CONFIGURATION)
 800204a:	2d09      	cmp	r5, #9
 800204c:	d103      	bne.n	8002056 <Setup0_Process+0x66>
      Result = Standard_SetConfiguration();
 800204e:	f7ff fead 	bl	8001dac <Standard_SetConfiguration>
  if (Result != USB_SUCCESS)
 8002052:	bb40      	cbnz	r0, 80020a6 <Setup0_Process+0xb6>
 8002054:	e016      	b.n	8002084 <Setup0_Process+0x94>
    else if (RequestNo == SET_ADDRESS)
 8002056:	2d05      	cmp	r5, #5
 8002058:	d120      	bne.n	800209c <Setup0_Process+0xac>
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 800205a:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800205e:	2a00      	cmp	r2, #0
 8002060:	da07      	bge.n	8002072 <Setup0_Process+0x82>
        ControlState = STALLED;
 8002062:	2308      	movs	r3, #8
  pInformation->ControlState = ControlState;
 8002064:	6822      	ldr	r2, [r4, #0]
 8002066:	7213      	strb	r3, [r2, #8]
}
 8002068:	b003      	add	sp, #12
 800206a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  return Post0_Process();
 800206e:	f7ff bf9f 	b.w	8001fb0 <Post0_Process>
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8002072:	789a      	ldrb	r2, [r3, #2]
 8002074:	2a00      	cmp	r2, #0
 8002076:	d1f4      	bne.n	8002062 <Setup0_Process+0x72>
          || (pInformation->USBwIndex != 0)
 8002078:	889a      	ldrh	r2, [r3, #4]
 800207a:	2a00      	cmp	r2, #0
 800207c:	d1f1      	bne.n	8002062 <Setup0_Process+0x72>
          || (pInformation->Current_Configuration != 0))
 800207e:	7a9b      	ldrb	r3, [r3, #10]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1ee      	bne.n	8002062 <Setup0_Process+0x72>
  USB_StatusIn();
 8002084:	6832      	ldr	r2, [r6, #0]
 8002086:	4b76      	ldr	r3, [pc, #472]	; (8002260 <Setup0_Process+0x270>)
 8002088:	b292      	uxth	r2, r2
 800208a:	4413      	add	r3, r2
 800208c:	2200      	movs	r2, #0
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	2230      	movs	r2, #48	; 0x30
 8002094:	4b73      	ldr	r3, [pc, #460]	; (8002264 <Setup0_Process+0x274>)
 8002096:	801a      	strh	r2, [r3, #0]
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8002098:	2306      	movs	r3, #6
 800209a:	e7e3      	b.n	8002064 <Setup0_Process+0x74>
    else if (RequestNo == SET_FEATURE)
 800209c:	2d03      	cmp	r5, #3
 800209e:	d114      	bne.n	80020ca <Setup0_Process+0xda>
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 80020a0:	78da      	ldrb	r2, [r3, #3]
 80020a2:	2a01      	cmp	r2, #1
 80020a4:	d008      	beq.n	80020b8 <Setup0_Process+0xc8>
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 80020a6:	4b70      	ldr	r3, [pc, #448]	; (8002268 <Setup0_Process+0x278>)
 80020a8:	4628      	mov	r0, r5
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 80020b0:	2803      	cmp	r0, #3
 80020b2:	d128      	bne.n	8002106 <Setup0_Process+0x116>
      ControlState = PAUSE;
 80020b4:	2309      	movs	r3, #9
 80020b6:	e7d5      	b.n	8002064 <Setup0_Process+0x74>
          && (pInformation->USBwIndex == 0)
 80020b8:	889a      	ldrh	r2, [r3, #4]
 80020ba:	2a00      	cmp	r2, #0
 80020bc:	d1f3      	bne.n	80020a6 <Setup0_Process+0xb6>
          && (ValBit(pInformation->Current_Feature, 5)))
 80020be:	7a5b      	ldrb	r3, [r3, #9]
 80020c0:	069b      	lsls	r3, r3, #26
 80020c2:	d5f0      	bpl.n	80020a6 <Setup0_Process+0xb6>
        Result = Standard_SetDeviceFeature();
 80020c4:	f7ff ff54 	bl	8001f70 <Standard_SetDeviceFeature>
 80020c8:	e7c3      	b.n	8002052 <Setup0_Process+0x62>
    else if (RequestNo == CLEAR_FEATURE)
 80020ca:	2d01      	cmp	r5, #1
 80020cc:	d1eb      	bne.n	80020a6 <Setup0_Process+0xb6>
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 80020ce:	78da      	ldrb	r2, [r3, #3]
 80020d0:	2a01      	cmp	r2, #1
 80020d2:	d1e8      	bne.n	80020a6 <Setup0_Process+0xb6>
          && pInformation->USBwIndex == 0
 80020d4:	889a      	ldrh	r2, [r3, #4]
 80020d6:	2a00      	cmp	r2, #0
 80020d8:	d1e5      	bne.n	80020a6 <Setup0_Process+0xb6>
          && ValBit(pInformation->Current_Feature, 5))
 80020da:	7a5b      	ldrb	r3, [r3, #9]
 80020dc:	069f      	lsls	r7, r3, #26
 80020de:	d5e2      	bpl.n	80020a6 <Setup0_Process+0xb6>
        Result = Standard_ClearFeature();
 80020e0:	f7ff fea6 	bl	8001e30 <Standard_ClearFeature>
 80020e4:	e7b5      	b.n	8002052 <Setup0_Process+0x62>
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80020e6:	2a01      	cmp	r2, #1
 80020e8:	d104      	bne.n	80020f4 <Setup0_Process+0x104>
    if (RequestNo == SET_INTERFACE)
 80020ea:	2d0b      	cmp	r5, #11
 80020ec:	d1db      	bne.n	80020a6 <Setup0_Process+0xb6>
      Result = Standard_SetInterface();
 80020ee:	f7ff fe79 	bl	8001de4 <Standard_SetInterface>
 80020f2:	e7ae      	b.n	8002052 <Setup0_Process+0x62>
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 80020f4:	2a02      	cmp	r2, #2
 80020f6:	d1d6      	bne.n	80020a6 <Setup0_Process+0xb6>
    if (RequestNo == CLEAR_FEATURE)
 80020f8:	2d01      	cmp	r5, #1
 80020fa:	d0f1      	beq.n	80020e0 <Setup0_Process+0xf0>
    else if (RequestNo == SET_FEATURE)
 80020fc:	2d03      	cmp	r5, #3
 80020fe:	d1d2      	bne.n	80020a6 <Setup0_Process+0xb6>
      Result = Standard_SetEndPointFeature();
 8002100:	f7ff fef8 	bl	8001ef4 <Standard_SetEndPointFeature>
 8002104:	e7a5      	b.n	8002052 <Setup0_Process+0x62>
  if (Result != USB_SUCCESS)
 8002106:	2800      	cmp	r0, #0
 8002108:	d1ab      	bne.n	8002062 <Setup0_Process+0x72>
 800210a:	e7bb      	b.n	8002084 <Setup0_Process+0x94>
  if (Request_No == GET_DESCRIPTOR)
 800210c:	2d06      	cmp	r5, #6
 800210e:	d112      	bne.n	8002136 <Setup0_Process+0x146>
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8002110:	781a      	ldrb	r2, [r3, #0]
 8002112:	0655      	lsls	r5, r2, #25
 8002114:	d15a      	bne.n	80021cc <Setup0_Process+0x1dc>
      u8 wValue1 = pInformation->USBwValue1;
 8002116:	789b      	ldrb	r3, [r3, #2]
 8002118:	4a53      	ldr	r2, [pc, #332]	; (8002268 <Setup0_Process+0x278>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 800211a:	2b01      	cmp	r3, #1
 800211c:	6812      	ldr	r2, [r2, #0]
 800211e:	d102      	bne.n	8002126 <Setup0_Process+0x136>
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8002120:	69d3      	ldr	r3, [r2, #28]
  if (CopyRoutine)
 8002122:	b9db      	cbnz	r3, 800215c <Setup0_Process+0x16c>
 8002124:	e052      	b.n	80021cc <Setup0_Process+0x1dc>
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8002126:	2b02      	cmp	r3, #2
 8002128:	d101      	bne.n	800212e <Setup0_Process+0x13e>
        CopyRoutine = pProperty->GetConfigDescriptor;
 800212a:	6a13      	ldr	r3, [r2, #32]
 800212c:	e7f9      	b.n	8002122 <Setup0_Process+0x132>
      else if (wValue1 == STRING_DESCRIPTOR)
 800212e:	2b03      	cmp	r3, #3
 8002130:	d14c      	bne.n	80021cc <Setup0_Process+0x1dc>
        CopyRoutine = pProperty->GetStringDescriptor;
 8002132:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002134:	e7f5      	b.n	8002122 <Setup0_Process+0x132>
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8002136:	2d00      	cmp	r5, #0
 8002138:	d154      	bne.n	80021e4 <Setup0_Process+0x1f4>
 800213a:	8859      	ldrh	r1, [r3, #2]
 800213c:	2900      	cmp	r1, #0
 800213e:	d145      	bne.n	80021cc <Setup0_Process+0x1dc>
           && (pInformation->USBwIndex1 == 0))
 8002140:	685a      	ldr	r2, [r3, #4]
 8002142:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002146:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 800214a:	d13f      	bne.n	80021cc <Setup0_Process+0x1dc>
 800214c:	781a      	ldrb	r2, [r3, #0]
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 800214e:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8002152:	d116      	bne.n	8002182 <Setup0_Process+0x192>
        && (pInformation->USBwIndex == 0))
 8002154:	889b      	ldrh	r3, [r3, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d138      	bne.n	80021cc <Setup0_Process+0x1dc>
      CopyRoutine = Standard_GetStatus;
 800215a:	4b44      	ldr	r3, [pc, #272]	; (800226c <Setup0_Process+0x27c>)
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 800215c:	2500      	movs	r5, #0
 800215e:	6822      	ldr	r2, [r4, #0]
    (*CopyRoutine)(0);
 8002160:	4628      	mov	r0, r5
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8002162:	8255      	strh	r5, [r2, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8002164:	6193      	str	r3, [r2, #24]
    (*CopyRoutine)(0);
 8002166:	4798      	blx	r3
    Result = USB_SUCCESS;
 8002168:	4628      	mov	r0, r5
  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 800216a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800216e:	6823      	ldr	r3, [r4, #0]
 8002170:	8a1a      	ldrh	r2, [r3, #16]
 8002172:	428a      	cmp	r2, r1
 8002174:	d033      	beq.n	80021de <Setup0_Process+0x1ee>
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 8002176:	2802      	cmp	r0, #2
 8002178:	d001      	beq.n	800217e <Setup0_Process+0x18e>
 800217a:	2a00      	cmp	r2, #0
 800217c:	d155      	bne.n	800222a <Setup0_Process+0x23a>
    pInformation->ControlState = STALLED;
 800217e:	2208      	movs	r2, #8
 8002180:	e02e      	b.n	80021e0 <Setup0_Process+0x1f0>
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002182:	2a01      	cmp	r2, #1
 8002184:	d10a      	bne.n	800219c <Setup0_Process+0x1ac>
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8002186:	4a38      	ldr	r2, [pc, #224]	; (8002268 <Setup0_Process+0x278>)
 8002188:	7958      	ldrb	r0, [r3, #5]
 800218a:	6812      	ldr	r2, [r2, #0]
 800218c:	6992      	ldr	r2, [r2, #24]
 800218e:	4790      	blx	r2
 8002190:	b9e0      	cbnz	r0, 80021cc <Setup0_Process+0x1dc>
          && (pInformation->Current_Configuration != 0))
 8002192:	6823      	ldr	r3, [r4, #0]
 8002194:	7a9b      	ldrb	r3, [r3, #10]
          && (Status != 0))
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1df      	bne.n	800215a <Setup0_Process+0x16a>
 800219a:	e017      	b.n	80021cc <Setup0_Process+0x1dc>
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 800219c:	2a02      	cmp	r2, #2
 800219e:	d115      	bne.n	80021cc <Setup0_Process+0x1dc>
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 80021a0:	795a      	ldrb	r2, [r3, #5]
 80021a2:	f002 010f 	and.w	r1, r2, #15
 80021a6:	008b      	lsls	r3, r1, #2
      if (ValBit(pInformation->USBwIndex0, 7))
 80021a8:	0610      	lsls	r0, r2, #24
 80021aa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 80021ae:	4830      	ldr	r0, [pc, #192]	; (8002270 <Setup0_Process+0x280>)
 80021b0:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
        Status = _GetEPTxStatus(Related_Endpoint);
 80021b4:	681b      	ldr	r3, [r3, #0]
      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 80021b6:	7800      	ldrb	r0, [r0, #0]
        Status = _GetEPTxStatus(Related_Endpoint);
 80021b8:	bf4c      	ite	mi
 80021ba:	f003 0330 	andmi.w	r3, r3, #48	; 0x30
        Status = _GetEPRxStatus(Related_Endpoint);
 80021be:	f403 5340 	andpl.w	r3, r3, #12288	; 0x3000
      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 80021c2:	4288      	cmp	r0, r1
 80021c4:	d902      	bls.n	80021cc <Setup0_Process+0x1dc>
 80021c6:	f012 0f70 	tst.w	r2, #112	; 0x70
 80021ca:	d0e4      	beq.n	8002196 <Setup0_Process+0x1a6>
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 80021cc:	4b26      	ldr	r3, [pc, #152]	; (8002268 <Setup0_Process+0x278>)
 80021ce:	6822      	ldr	r2, [r4, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	7850      	ldrb	r0, [r2, #1]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 80021d8:	2803      	cmp	r0, #3
 80021da:	d1c6      	bne.n	800216a <Setup0_Process+0x17a>
      pInformation->ControlState = PAUSE;
 80021dc:	6823      	ldr	r3, [r4, #0]
    pInformation->ControlState = PAUSE;
 80021de:	2209      	movs	r2, #9
    pInformation->ControlState = STALLED;
 80021e0:	721a      	strb	r2, [r3, #8]
 80021e2:	e741      	b.n	8002068 <Setup0_Process+0x78>
  else if (Request_No == GET_CONFIGURATION)
 80021e4:	2d08      	cmp	r5, #8
 80021e6:	d104      	bne.n	80021f2 <Setup0_Process+0x202>
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	065b      	lsls	r3, r3, #25
 80021ec:	d1ee      	bne.n	80021cc <Setup0_Process+0x1dc>
      CopyRoutine = Standard_GetConfiguration;
 80021ee:	4b21      	ldr	r3, [pc, #132]	; (8002274 <Setup0_Process+0x284>)
 80021f0:	e7b4      	b.n	800215c <Setup0_Process+0x16c>
  else if (Request_No == GET_INTERFACE)
 80021f2:	2d0a      	cmp	r5, #10
 80021f4:	d1ea      	bne.n	80021cc <Setup0_Process+0x1dc>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80021f6:	781a      	ldrb	r2, [r3, #0]
 80021f8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80021fc:	2a01      	cmp	r2, #1
 80021fe:	d1e5      	bne.n	80021cc <Setup0_Process+0x1dc>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 8002200:	7a9a      	ldrb	r2, [r3, #10]
 8002202:	2a00      	cmp	r2, #0
 8002204:	d0e2      	beq.n	80021cc <Setup0_Process+0x1dc>
 8002206:	8859      	ldrh	r1, [r3, #2]
 8002208:	2900      	cmp	r1, #0
 800220a:	d1df      	bne.n	80021cc <Setup0_Process+0x1dc>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 800220c:	685a      	ldr	r2, [r3, #4]
 800220e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002212:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002216:	d1d9      	bne.n	80021cc <Setup0_Process+0x1dc>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8002218:	4a13      	ldr	r2, [pc, #76]	; (8002268 <Setup0_Process+0x278>)
 800221a:	7958      	ldrb	r0, [r3, #5]
 800221c:	6812      	ldr	r2, [r2, #0]
 800221e:	6992      	ldr	r2, [r2, #24]
 8002220:	4790      	blx	r2
 8002222:	2800      	cmp	r0, #0
 8002224:	d1d2      	bne.n	80021cc <Setup0_Process+0x1dc>
      CopyRoutine = Standard_GetInterface;
 8002226:	4b14      	ldr	r3, [pc, #80]	; (8002278 <Setup0_Process+0x288>)
 8002228:	e798      	b.n	800215c <Setup0_Process+0x16c>
  if (ValBit(pInformation->USBbmRequestType, 7))
 800222a:	f993 1000 	ldrsb.w	r1, [r3]
 800222e:	2900      	cmp	r1, #0
 8002230:	da35      	bge.n	800229e <Setup0_Process+0x2ae>
    vu32 wLength = pInformation->USBwLength;
 8002232:	88d9      	ldrh	r1, [r3, #6]
 8002234:	480c      	ldr	r0, [pc, #48]	; (8002268 <Setup0_Process+0x278>)
 8002236:	9101      	str	r1, [sp, #4]
 8002238:	6800      	ldr	r0, [r0, #0]
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 800223a:	9d01      	ldr	r5, [sp, #4]
 800223c:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 8002240:	42aa      	cmp	r2, r5
 8002242:	b284      	uxth	r4, r0
 8002244:	d91a      	bls.n	800227c <Setup0_Process+0x28c>
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 8002246:	9a01      	ldr	r2, [sp, #4]
 8002248:	821a      	strh	r2, [r3, #16]
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 800224a:	829c      	strh	r4, [r3, #20]
    DataStageIn();
 800224c:	f7ff fd58 	bl	8001d00 <DataStageIn>
 8002250:	e70a      	b.n	8002068 <Setup0_Process+0x78>
 8002252:	bf00      	nop
 8002254:	20000e9c 	.word	0x20000e9c
 8002258:	40005c50 	.word	0x40005c50
 800225c:	20003004 	.word	0x20003004
 8002260:	20003002 	.word	0x20003002
 8002264:	20000ea4 	.word	0x20000ea4
 8002268:	20000e74 	.word	0x20000e74
 800226c:	08001c79 	.word	0x08001c79
 8002270:	20000104 	.word	0x20000104
 8002274:	08001c31 	.word	0x08001c31
 8002278:	08001c55 	.word	0x08001c55
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 800227c:	428a      	cmp	r2, r1
 800227e:	d2e4      	bcs.n	800224a <Setup0_Process+0x25a>
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8002280:	4294      	cmp	r4, r2
 8002282:	d903      	bls.n	800228c <Setup0_Process+0x29c>
        Data_Mul_MaxPacketSize = FALSE;
 8002284:	2100      	movs	r1, #0
 8002286:	4a09      	ldr	r2, [pc, #36]	; (80022ac <Setup0_Process+0x2bc>)
        Data_Mul_MaxPacketSize = TRUE;
 8002288:	7011      	strb	r1, [r2, #0]
 800228a:	e7de      	b.n	800224a <Setup0_Process+0x25a>
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 800228c:	fb92 f1f0 	sdiv	r1, r2, r0
 8002290:	fb00 2211 	mls	r2, r0, r1, r2
 8002294:	2a00      	cmp	r2, #0
 8002296:	d1d8      	bne.n	800224a <Setup0_Process+0x25a>
        Data_Mul_MaxPacketSize = TRUE;
 8002298:	4a04      	ldr	r2, [pc, #16]	; (80022ac <Setup0_Process+0x2bc>)
 800229a:	2101      	movs	r1, #1
 800229c:	e7f4      	b.n	8002288 <Setup0_Process+0x298>
    pInformation->ControlState = OUT_DATA;
 800229e:	2203      	movs	r2, #3
 80022a0:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 80022a2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80022a6:	4b02      	ldr	r3, [pc, #8]	; (80022b0 <Setup0_Process+0x2c0>)
 80022a8:	801a      	strh	r2, [r3, #0]
 80022aa:	e6dd      	b.n	8002068 <Setup0_Process+0x78>
 80022ac:	200001b8 	.word	0x200001b8
 80022b0:	20000ea2 	.word	0x20000ea2

080022b4 <Out0_Process>:
{
 80022b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32 ControlState = pInformation->ControlState;
 80022b6:	4e29      	ldr	r6, [pc, #164]	; (800235c <Out0_Process+0xa8>)
 80022b8:	6834      	ldr	r4, [r6, #0]
 80022ba:	7a23      	ldrb	r3, [r4, #8]
  if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 80022bc:	2b03      	cmp	r3, #3
 80022be:	d001      	beq.n	80022c4 <Out0_Process+0x10>
 80022c0:	2b05      	cmp	r3, #5
 80022c2:	d143      	bne.n	800234c <Out0_Process+0x98>
  if (pEPinfo->CopyData && save_rLength)
 80022c4:	69a3      	ldr	r3, [r4, #24]
 80022c6:	b1b3      	cbz	r3, 80022f6 <Out0_Process+0x42>
  save_rLength = pEPinfo->Usb_rLength;
 80022c8:	8a25      	ldrh	r5, [r4, #16]
  if (pEPinfo->CopyData && save_rLength)
 80022ca:	b1a5      	cbz	r5, 80022f6 <Out0_Process+0x42>
    Length = pEPinfo->PacketSize;
 80022cc:	8aa2      	ldrh	r2, [r4, #20]
    Buffer = (*pEPinfo->CopyData)(Length);
 80022ce:	4295      	cmp	r5, r2
 80022d0:	bf28      	it	cs
 80022d2:	4615      	movcs	r5, r2
 80022d4:	4628      	mov	r0, r5
 80022d6:	4798      	blx	r3
    pEPinfo->Usb_rLength -= Length;
 80022d8:	8a23      	ldrh	r3, [r4, #16]
    Buffer = (*pEPinfo->CopyData)(Length);
 80022da:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 80022dc:	1b5b      	subs	r3, r3, r5
 80022de:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 80022e0:	8a63      	ldrh	r3, [r4, #18]
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 80022e2:	2000      	movs	r0, #0
    pEPinfo->Usb_rOffset += Length;
 80022e4:	442b      	add	r3, r5
 80022e6:	8263      	strh	r3, [r4, #18]
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 80022e8:	f000 fa38 	bl	800275c <GetEPRxAddr>
 80022ec:	462a      	mov	r2, r5
 80022ee:	4601      	mov	r1, r0
 80022f0:	4638      	mov	r0, r7
 80022f2:	f000 f96c 	bl	80025ce <PMAToUserBufferCopy>
  if (pEPinfo->Usb_rLength != 0)
 80022f6:	8a23      	ldrh	r3, [r4, #16]
 80022f8:	b153      	cbz	r3, 8002310 <Out0_Process+0x5c>
    SetEPTxCount(ENDP0, 0);
 80022fa:	2100      	movs	r1, #0
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 80022fc:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002300:	4b17      	ldr	r3, [pc, #92]	; (8002360 <Out0_Process+0xac>)
    SetEPTxCount(ENDP0, 0);
 8002302:	4608      	mov	r0, r1
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8002304:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8002306:	f000 fa37 	bl	8002778 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 800230a:	2230      	movs	r2, #48	; 0x30
 800230c:	4b15      	ldr	r3, [pc, #84]	; (8002364 <Out0_Process+0xb0>)
 800230e:	801a      	strh	r2, [r3, #0]
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8002310:	8a21      	ldrh	r1, [r4, #16]
 8002312:	8aa3      	ldrh	r3, [r4, #20]
 8002314:	6832      	ldr	r2, [r6, #0]
 8002316:	428b      	cmp	r3, r1
 8002318:	d808      	bhi.n	800232c <Out0_Process+0x78>
    pInformation->ControlState = OUT_DATA;
 800231a:	2303      	movs	r3, #3
      pInformation->ControlState = LAST_OUT_DATA;
 800231c:	7213      	strb	r3, [r2, #8]
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 800231e:	7a13      	ldrb	r3, [r2, #8]
  pInformation->ControlState = ControlState;
 8002320:	6832      	ldr	r2, [r6, #0]
 8002322:	7213      	strb	r3, [r2, #8]
}
 8002324:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return Post0_Process();
 8002328:	f7ff be42 	b.w	8001fb0 <Post0_Process>
    if (pEPinfo->Usb_rLength > 0)
 800232c:	b109      	cbz	r1, 8002332 <Out0_Process+0x7e>
      pInformation->ControlState = LAST_OUT_DATA;
 800232e:	2305      	movs	r3, #5
 8002330:	e7f4      	b.n	800231c <Out0_Process+0x68>
      pInformation->ControlState = WAIT_STATUS_IN;
 8002332:	2306      	movs	r3, #6
 8002334:	7213      	strb	r3, [r2, #8]
      USB_StatusIn();
 8002336:	4b0c      	ldr	r3, [pc, #48]	; (8002368 <Out0_Process+0xb4>)
 8002338:	6818      	ldr	r0, [r3, #0]
 800233a:	4b0c      	ldr	r3, [pc, #48]	; (800236c <Out0_Process+0xb8>)
 800233c:	b280      	uxth	r0, r0
 800233e:	4403      	add	r3, r0
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	6019      	str	r1, [r3, #0]
 8002344:	2130      	movs	r1, #48	; 0x30
 8002346:	4b07      	ldr	r3, [pc, #28]	; (8002364 <Out0_Process+0xb0>)
 8002348:	8019      	strh	r1, [r3, #0]
 800234a:	e7e8      	b.n	800231e <Out0_Process+0x6a>
  else if (ControlState == WAIT_STATUS_OUT)
 800234c:	2b07      	cmp	r3, #7
 800234e:	d103      	bne.n	8002358 <Out0_Process+0xa4>
    (*pProperty->Process_Status_OUT)();
 8002350:	4b07      	ldr	r3, [pc, #28]	; (8002370 <Out0_Process+0xbc>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	4798      	blx	r3
    ControlState = STALLED;
 8002358:	2308      	movs	r3, #8
 800235a:	e7e1      	b.n	8002320 <Out0_Process+0x6c>
 800235c:	20000e9c 	.word	0x20000e9c
 8002360:	20000ea2 	.word	0x20000ea2
 8002364:	20000ea4 	.word	0x20000ea4
 8002368:	40005c50 	.word	0x40005c50
 800236c:	20003002 	.word	0x20003002
 8002370:	20000e74 	.word	0x20000e74

08002374 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
{
 8002374:	b530      	push	{r4, r5, lr}
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8002376:	2200      	movs	r2, #0
  {
    _SetEPAddress((u8)i, (u8)i);
 8002378:	f648 758f 	movw	r5, #36751	; 0x8f8f
  u32 nEP = Device_Table.Total_Endpoint;
 800237c:	4b09      	ldr	r3, [pc, #36]	; (80023a4 <SetDeviceAddress+0x30>)
 800237e:	781c      	ldrb	r4, [r3, #0]
  for (i = 0; i < nEP; i++)
 8002380:	42a2      	cmp	r2, r4
 8002382:	d304      	bcc.n	800238e <SetDeviceAddress+0x1a>
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 8002384:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <SetDeviceAddress+0x34>)
 8002386:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 800238a:	6018      	str	r0, [r3, #0]
}
 800238c:	bd30      	pop	{r4, r5, pc}
 800238e:	f102 5380 	add.w	r3, r2, #268435456	; 0x10000000
 8002392:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8002396:	009b      	lsls	r3, r3, #2
    _SetEPAddress((u8)i, (u8)i);
 8002398:	6819      	ldr	r1, [r3, #0]
 800239a:	4029      	ands	r1, r5
 800239c:	4311      	orrs	r1, r2
 800239e:	6019      	str	r1, [r3, #0]
  for (i = 0; i < nEP; i++)
 80023a0:	3201      	adds	r2, #1
 80023a2:	e7ed      	b.n	8002380 <SetDeviceAddress+0xc>
 80023a4:	20000104 	.word	0x20000104
 80023a8:	40005c4c 	.word	0x40005c4c

080023ac <In0_Process>:
{
 80023ac:	b510      	push	{r4, lr}
  u32 ControlState = pInformation->ControlState;
 80023ae:	4c13      	ldr	r4, [pc, #76]	; (80023fc <In0_Process+0x50>)
 80023b0:	6823      	ldr	r3, [r4, #0]
 80023b2:	7a1a      	ldrb	r2, [r3, #8]
  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 80023b4:	2a02      	cmp	r2, #2
 80023b6:	d001      	beq.n	80023bc <In0_Process+0x10>
 80023b8:	2a04      	cmp	r2, #4
 80023ba:	d109      	bne.n	80023d0 <In0_Process+0x24>
    DataStageIn();
 80023bc:	f7ff fca0 	bl	8001d00 <DataStageIn>
    ControlState = pInformation->ControlState;
 80023c0:	6823      	ldr	r3, [r4, #0]
 80023c2:	7a1b      	ldrb	r3, [r3, #8]
  pInformation->ControlState = ControlState;
 80023c4:	6822      	ldr	r2, [r4, #0]
 80023c6:	7213      	strb	r3, [r2, #8]
}
 80023c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return Post0_Process();
 80023cc:	f7ff bdf0 	b.w	8001fb0 <Post0_Process>
  else if (ControlState == WAIT_STATUS_IN)
 80023d0:	2a06      	cmp	r2, #6
 80023d2:	d110      	bne.n	80023f6 <In0_Process+0x4a>
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80023d4:	785a      	ldrb	r2, [r3, #1]
 80023d6:	2a05      	cmp	r2, #5
 80023d8:	d109      	bne.n	80023ee <In0_Process+0x42>
 80023da:	781a      	ldrb	r2, [r3, #0]
 80023dc:	0652      	lsls	r2, r2, #25
 80023de:	d106      	bne.n	80023ee <In0_Process+0x42>
      SetDeviceAddress(pInformation->USBwValue0);
 80023e0:	78d8      	ldrb	r0, [r3, #3]
 80023e2:	f7ff ffc7 	bl	8002374 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 80023e6:	4b06      	ldr	r3, [pc, #24]	; (8002400 <In0_Process+0x54>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6a1b      	ldr	r3, [r3, #32]
 80023ec:	4798      	blx	r3
    (*pProperty->Process_Status_IN)();
 80023ee:	4b05      	ldr	r3, [pc, #20]	; (8002404 <In0_Process+0x58>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	4798      	blx	r3
    ControlState = STALLED;
 80023f6:	2308      	movs	r3, #8
 80023f8:	e7e4      	b.n	80023c4 <In0_Process+0x18>
 80023fa:	bf00      	nop
 80023fc:	20000e9c 	.word	0x20000e9c
 8002400:	20000e98 	.word	0x20000e98
 8002404:	20000e74 	.word	0x20000e74

08002408 <NOP_Process>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8002408:	4770      	bx	lr
	...

0800240c <USB_Init>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void USB_Init(void)
{
	pInformation = &Device_Info;
 800240c:	4b06      	ldr	r3, [pc, #24]	; (8002428 <USB_Init+0x1c>)
 800240e:	4a07      	ldr	r2, [pc, #28]	; (800242c <USB_Init+0x20>)
	pInformation->ControlState = 2;
	pProperty = &Device_Property;
	pUser_Standard_Requests = &User_Standard_Requests;
 8002410:	4907      	ldr	r1, [pc, #28]	; (8002430 <USB_Init+0x24>)
	pInformation = &Device_Info;
 8002412:	6013      	str	r3, [r2, #0]
	pInformation->ControlState = 2;
 8002414:	2202      	movs	r2, #2
 8002416:	721a      	strb	r2, [r3, #8]
	pProperty = &Device_Property;
 8002418:	4b06      	ldr	r3, [pc, #24]	; (8002434 <USB_Init+0x28>)
 800241a:	4a07      	ldr	r2, [pc, #28]	; (8002438 <USB_Init+0x2c>)
 800241c:	6013      	str	r3, [r2, #0]
	pUser_Standard_Requests = &User_Standard_Requests;
 800241e:	4a07      	ldr	r2, [pc, #28]	; (800243c <USB_Init+0x30>)
	/* Initialize devices one by one */
	pProperty->Init();
 8002420:	681b      	ldr	r3, [r3, #0]
	pUser_Standard_Requests = &User_Standard_Requests;
 8002422:	6011      	str	r1, [r2, #0]
	pProperty->Init();
 8002424:	4718      	bx	r3
 8002426:	bf00      	nop
 8002428:	20000e7c 	.word	0x20000e7c
 800242c:	20000e9c 	.word	0x20000e9c
 8002430:	20000130 	.word	0x20000130
 8002434:	200000d4 	.word	0x200000d4
 8002438:	20000e74 	.word	0x20000e74
 800243c:	20000e98 	.word	0x20000e98

08002440 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8002440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u32 wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8002444:	f8df 8160 	ldr.w	r8, [pc, #352]	; 80025a8 <CTR_LP+0x168>
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 8002448:	f8df 9160 	ldr.w	r9, [pc, #352]	; 80025ac <CTR_LP+0x16c>
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 800244c:	f8d8 3000 	ldr.w	r3, [r8]
 8002450:	4a4e      	ldr	r2, [pc, #312]	; (800258c <CTR_LP+0x14c>)
 8002452:	b299      	uxth	r1, r3
 8002454:	041b      	lsls	r3, r3, #16
 8002456:	8011      	strh	r1, [r2, #0]
 8002458:	d551      	bpl.n	80024fe <CTR_LP+0xbe>
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
 800245a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800245e:	f8c8 3000 	str.w	r3, [r8]
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 8002462:	8813      	ldrh	r3, [r2, #0]
 8002464:	f003 030f 	and.w	r3, r3, #15
 8002468:	f889 3000 	strb.w	r3, [r9]
    if (EPindex == 0)
 800246c:	2b00      	cmp	r3, #0
 800246e:	d162      	bne.n	8002536 <CTR_LP+0xf6>
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8002470:	4c47      	ldr	r4, [pc, #284]	; (8002590 <CTR_LP+0x150>)
 8002472:	4e48      	ldr	r6, [pc, #288]	; (8002594 <CTR_LP+0x154>)
 8002474:	6823      	ldr	r3, [r4, #0]
      SaveTState = _GetEPTxStatus(ENDP0);
 8002476:	4d48      	ldr	r5, [pc, #288]	; (8002598 <CTR_LP+0x158>)
      SaveRState = _GetEPRxStatus(ENDP0);
 8002478:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800247c:	8033      	strh	r3, [r6, #0]
      SaveTState = _GetEPTxStatus(ENDP0);
 800247e:	6823      	ldr	r3, [r4, #0]
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 8002480:	4f46      	ldr	r7, [pc, #280]	; (800259c <CTR_LP+0x15c>)
      SaveTState = _GetEPTxStatus(ENDP0);
 8002482:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002486:	802b      	strh	r3, [r5, #0]
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 8002488:	6823      	ldr	r3, [r4, #0]
 800248a:	403b      	ands	r3, r7
 800248c:	b29b      	uxth	r3, r3
 800248e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002492:	6023      	str	r3, [r4, #0]
      _SetEPTxStatus(ENDP0, EP_TX_NAK);
 8002494:	6823      	ldr	r3, [r4, #0]
 8002496:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800249a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800249e:	b29b      	uxth	r3, r3
 80024a0:	f083 0320 	eor.w	r3, r3, #32
 80024a4:	6023      	str	r3, [r4, #0]


      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 80024a6:	8813      	ldrh	r3, [r2, #0]
 80024a8:	f013 0f10 	tst.w	r3, #16

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
 80024ac:	6823      	ldr	r3, [r4, #0]
      if ((wIstr & ISTR_DIR) == 0)
 80024ae:	d128      	bne.n	8002502 <CTR_LP+0xc2>
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
        if ((wEPVal & EP_CTR_TX) != 0)
        {
          _ClearEP_CTR_TX(ENDP0);
 80024b0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80024b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024b8:	041b      	lsls	r3, r3, #16
 80024ba:	0c1b      	lsrs	r3, r3, #16
 80024bc:	6023      	str	r3, [r4, #0]
          In0_Process();
 80024be:	f7ff ff75 	bl	80023ac <In0_Process>
        else if ((wEPVal & EP_CTR_RX) != 0)
        {
          _ClearEP_CTR_RX(ENDP0);
          Out0_Process();
          /* before terminate set Tx & Rx status */
          _SetEPRxStatus(ENDP0, SaveRState);
 80024c2:	6823      	ldr	r3, [r4, #0]
 80024c4:	8832      	ldrh	r2, [r6, #0]
 80024c6:	403b      	ands	r3, r7
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	04d7      	lsls	r7, r2, #19
 80024cc:	bf48      	it	mi
 80024ce:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 80024d2:	0496      	lsls	r6, r2, #18
 80024d4:	4a2e      	ldr	r2, [pc, #184]	; (8002590 <CTR_LP+0x150>)
 80024d6:	bf48      	it	mi
 80024d8:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 80024dc:	6013      	str	r3, [r2, #0]
          _SetEPTxStatus(ENDP0, SaveTState);
 80024de:	6813      	ldr	r3, [r2, #0]
 80024e0:	8829      	ldrh	r1, [r5, #0]
 80024e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80024e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	06cc      	lsls	r4, r1, #27
 80024ee:	bf48      	it	mi
 80024f0:	f083 0310 	eormi.w	r3, r3, #16
 80024f4:	0688      	lsls	r0, r1, #26
 80024f6:	bf48      	it	mi
 80024f8:	f083 0320 	eormi.w	r3, r3, #32
 80024fc:	6013      	str	r3, [r2, #0]
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 80024fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if ((wEPVal & EP_CTR_TX) != 0)
 8002502:	0619      	lsls	r1, r3, #24
 8002504:	d501      	bpl.n	800250a <CTR_LP+0xca>
          _ClearEP_CTR_TX(ENDP0);
 8002506:	6823      	ldr	r3, [r4, #0]
 8002508:	e7d2      	b.n	80024b0 <CTR_LP+0x70>
        else if ((wEPVal &EP_SETUP) != 0)
 800250a:	051a      	lsls	r2, r3, #20
 800250c:	d508      	bpl.n	8002520 <CTR_LP+0xe0>
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 800250e:	6823      	ldr	r3, [r4, #0]
 8002510:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002514:	051b      	lsls	r3, r3, #20
 8002516:	0d1b      	lsrs	r3, r3, #20
 8002518:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 800251a:	f7ff fd69 	bl	8001ff0 <Setup0_Process>
 800251e:	e7d0      	b.n	80024c2 <CTR_LP+0x82>
        else if ((wEPVal & EP_CTR_RX) != 0)
 8002520:	041b      	lsls	r3, r3, #16
 8002522:	d593      	bpl.n	800244c <CTR_LP+0xc>
          _ClearEP_CTR_RX(ENDP0);
 8002524:	6823      	ldr	r3, [r4, #0]
 8002526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800252a:	051b      	lsls	r3, r3, #20
 800252c:	0d1b      	lsrs	r3, r3, #20
 800252e:	6023      	str	r3, [r4, #0]
          Out0_Process();
 8002530:	f7ff fec0 	bl	80022b4 <Out0_Process>
 8002534:	e7c5      	b.n	80024c2 <CTR_LP+0x82>
      wEPVal = _GetENDPOINT(EPindex);
 8002536:	009a      	lsls	r2, r3, #2
 8002538:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800253c:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8002540:	6814      	ldr	r4, [r2, #0]
      if ((wEPVal & EP_CTR_RX) != 0)
 8002542:	0421      	lsls	r1, r4, #16
 8002544:	d50a      	bpl.n	800255c <CTR_LP+0x11c>
        _ClearEP_CTR_RX(EPindex);
 8002546:	6811      	ldr	r1, [r2, #0]
        (*pEpInt_OUT[EPindex-1])();
 8002548:	3b01      	subs	r3, #1
        _ClearEP_CTR_RX(EPindex);
 800254a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 800254e:	0509      	lsls	r1, r1, #20
 8002550:	0d09      	lsrs	r1, r1, #20
 8002552:	6011      	str	r1, [r2, #0]
        (*pEpInt_OUT[EPindex-1])();
 8002554:	4a12      	ldr	r2, [pc, #72]	; (80025a0 <CTR_LP+0x160>)
 8002556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800255a:	4798      	blx	r3
      if ((wEPVal & EP_CTR_TX) != 0)
 800255c:	0622      	lsls	r2, r4, #24
 800255e:	f57f af75 	bpl.w	800244c <CTR_LP+0xc>
        _ClearEP_CTR_TX(EPindex);
 8002562:	f899 2000 	ldrb.w	r2, [r9]
 8002566:	0093      	lsls	r3, r2, #2
 8002568:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800256c:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8002570:	6819      	ldr	r1, [r3, #0]
        (*pEpInt_IN[EPindex-1])();
 8002572:	3a01      	subs	r2, #1
        _ClearEP_CTR_TX(EPindex);
 8002574:	f421 41e1 	bic.w	r1, r1, #28800	; 0x7080
 8002578:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 800257c:	0409      	lsls	r1, r1, #16
 800257e:	0c09      	lsrs	r1, r1, #16
 8002580:	6019      	str	r1, [r3, #0]
        (*pEpInt_IN[EPindex-1])();
 8002582:	4b08      	ldr	r3, [pc, #32]	; (80025a4 <CTR_LP+0x164>)
 8002584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002588:	4798      	blx	r3
 800258a:	e75f      	b.n	800244c <CTR_LP+0xc>
 800258c:	20000e6c 	.word	0x20000e6c
 8002590:	40005c00 	.word	0x40005c00
 8002594:	20000ea2 	.word	0x20000ea2
 8002598:	20000ea4 	.word	0x20000ea4
 800259c:	ffffbf8f 	.word	0xffffbf8f
 80025a0:	200000a8 	.word	0x200000a8
 80025a4:	2000008c 	.word	0x2000008c
 80025a8:	40005c44 	.word	0x40005c44
 80025ac:	20000e78 	.word	0x20000e78

080025b0 <UserToPMABufferCopy>:
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 80025b0:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 80025b4:	3201      	adds	r2, #1
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 80025b6:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 80025ba:	1052      	asrs	r2, r2, #1
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 80025bc:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 80025be:	b902      	cbnz	r2, 80025c2 <UserToPMABufferCopy+0x12>
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 80025c0:	4770      	bx	lr
 80025c2:	f830 3b02 	ldrh.w	r3, [r0], #2
  for (i = n; i != 0; i--)
 80025c6:	3a01      	subs	r2, #1
    *pdwVal++ = temp2;
 80025c8:	f821 3b04 	strh.w	r3, [r1], #4
 80025cc:	e7f7      	b.n	80025be <UserToPMABufferCopy+0xe>

080025ce <PMAToUserBufferCopy>:
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 80025ce:	2300      	movs	r3, #0
{
 80025d0:	b510      	push	{r4, lr}
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 80025d2:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 80025d6:	3201      	adds	r2, #1
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 80025d8:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 80025dc:	1052      	asrs	r2, r2, #1
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 80025de:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d100      	bne.n	80025e6 <PMAToUserBufferCopy+0x18>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
    pbUsrBuf++;
  }
}
 80025e4:	bd10      	pop	{r4, pc}
    *(u16*)pbUsrBuf++ = *pdwVal++;
 80025e6:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 80025ea:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 80025ee:	3301      	adds	r3, #1
 80025f0:	e7f6      	b.n	80025e0 <PMAToUserBufferCopy+0x12>
	...

080025f4 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(u16 wRegValue)
{
  _SetBTABLE(wRegValue);
 80025f4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80025f8:	4a01      	ldr	r2, [pc, #4]	; (8002600 <SetBTABLE+0xc>)
 80025fa:	4003      	ands	r3, r0
 80025fc:	6013      	str	r3, [r2, #0]
}
 80025fe:	4770      	bx	lr
 8002600:	40005c50 	.word	0x40005c50

08002604 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(u8 bEpNum, u16 wType)
{
  _SetEPType(bEpNum, wType);
 8002604:	0080      	lsls	r0, r0, #2
 8002606:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800260a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800260e:	6803      	ldr	r3, [r0, #0]
 8002610:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8002614:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002618:	4319      	orrs	r1, r3
 800261a:	b289      	uxth	r1, r1
 800261c:	6001      	str	r1, [r0, #0]
}
 800261e:	4770      	bx	lr

08002620 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(u8 bEpNum, u16 wState)
{
  _SetEPTxStatus(bEpNum, wState);
 8002620:	0080      	lsls	r0, r0, #2
 8002622:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002626:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800262a:	6803      	ldr	r3, [r0, #0]
 800262c:	06ca      	lsls	r2, r1, #27
 800262e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002632:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002636:	b29b      	uxth	r3, r3
 8002638:	bf48      	it	mi
 800263a:	f083 0310 	eormi.w	r3, r3, #16
 800263e:	068a      	lsls	r2, r1, #26
 8002640:	bf48      	it	mi
 8002642:	f083 0320 	eormi.w	r3, r3, #32
 8002646:	6003      	str	r3, [r0, #0]
}
 8002648:	4770      	bx	lr

0800264a <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(u8 bEpNum, u16 wState)
{
  _SetEPRxStatus(bEpNum, wState);
 800264a:	0080      	lsls	r0, r0, #2
 800264c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002650:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002654:	6803      	ldr	r3, [r0, #0]
 8002656:	04ca      	lsls	r2, r1, #19
 8002658:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800265c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002660:	b29b      	uxth	r3, r3
 8002662:	bf48      	it	mi
 8002664:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8002668:	048a      	lsls	r2, r1, #18
 800266a:	bf48      	it	mi
 800266c:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8002670:	6003      	str	r3, [r0, #0]
}
 8002672:	4770      	bx	lr

08002674 <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(u8 bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 8002674:	0080      	lsls	r0, r0, #2
 8002676:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800267a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800267e:	6803      	ldr	r3, [r0, #0]
 8002680:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002684:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002688:	b29b      	uxth	r3, r3
 800268a:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800268e:	6003      	str	r3, [r0, #0]
}
 8002690:	4770      	bx	lr

08002692 <ClearEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_KIND(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8002692:	0080      	lsls	r0, r0, #2
 8002694:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002698:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800269c:	6803      	ldr	r3, [r0, #0]
 800269e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80026a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026a6:	041b      	lsls	r3, r3, #16
 80026a8:	0c1b      	lsrs	r3, r3, #16
 80026aa:	6003      	str	r3, [r0, #0]
}
 80026ac:	4770      	bx	lr

080026ae <Clear_Status_Out>:
 80026ae:	f7ff bff0 	b.w	8002692 <ClearEP_KIND>

080026b2 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(u8 bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 80026b2:	0080      	lsls	r0, r0, #2
 80026b4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80026b8:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80026bc:	6803      	ldr	r3, [r0, #0]
 80026be:	045b      	lsls	r3, r3, #17
 80026c0:	d509      	bpl.n	80026d6 <ClearDTOG_RX+0x24>
 80026c2:	6803      	ldr	r3, [r0, #0]
 80026c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80026c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026cc:	041b      	lsls	r3, r3, #16
 80026ce:	0c1b      	lsrs	r3, r3, #16
 80026d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026d4:	6003      	str	r3, [r0, #0]
}
 80026d6:	4770      	bx	lr

080026d8 <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(u8 bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 80026d8:	0080      	lsls	r0, r0, #2
 80026da:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80026de:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80026e2:	6803      	ldr	r3, [r0, #0]
 80026e4:	065b      	lsls	r3, r3, #25
 80026e6:	d509      	bpl.n	80026fc <ClearDTOG_TX+0x24>
 80026e8:	6803      	ldr	r3, [r0, #0]
 80026ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80026ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026f2:	041b      	lsls	r3, r3, #16
 80026f4:	0c1b      	lsrs	r3, r3, #16
 80026f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026fa:	6003      	str	r3, [r0, #0]
}
 80026fc:	4770      	bx	lr
	...

08002700 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 8002700:	4b06      	ldr	r3, [pc, #24]	; (800271c <SetEPTxAddr+0x1c>)
 8002702:	0849      	lsrs	r1, r1, #1
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	0049      	lsls	r1, r1, #1
 8002708:	b29b      	uxth	r3, r3
 800270a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800270e:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8002712:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8002716:	0040      	lsls	r0, r0, #1
 8002718:	6001      	str	r1, [r0, #0]
}
 800271a:	4770      	bx	lr
 800271c:	40005c50 	.word	0x40005c50

08002720 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 8002720:	4b05      	ldr	r3, [pc, #20]	; (8002738 <SetEPRxAddr+0x18>)
 8002722:	0849      	lsrs	r1, r1, #1
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	0049      	lsls	r1, r1, #1
 8002728:	b29b      	uxth	r3, r3
 800272a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800272e:	4b03      	ldr	r3, [pc, #12]	; (800273c <SetEPRxAddr+0x1c>)
 8002730:	4403      	add	r3, r0
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	6019      	str	r1, [r3, #0]
}
 8002736:	4770      	bx	lr
 8002738:	40005c50 	.word	0x40005c50
 800273c:	20003004 	.word	0x20003004

08002740 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8002740:	4b05      	ldr	r3, [pc, #20]	; (8002758 <GetEPTxAddr+0x18>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	b29b      	uxth	r3, r3
 8002746:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800274a:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 800274e:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8002752:	0040      	lsls	r0, r0, #1
}
 8002754:	8800      	ldrh	r0, [r0, #0]
 8002756:	4770      	bx	lr
 8002758:	40005c50 	.word	0x40005c50

0800275c <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 800275c:	4b04      	ldr	r3, [pc, #16]	; (8002770 <GetEPRxAddr+0x14>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	b29b      	uxth	r3, r3
 8002762:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002766:	4b03      	ldr	r3, [pc, #12]	; (8002774 <GetEPRxAddr+0x18>)
 8002768:	4403      	add	r3, r0
 800276a:	005b      	lsls	r3, r3, #1
}
 800276c:	8818      	ldrh	r0, [r3, #0]
 800276e:	4770      	bx	lr
 8002770:	40005c50 	.word	0x40005c50
 8002774:	20003004 	.word	0x20003004

08002778 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8002778:	4b04      	ldr	r3, [pc, #16]	; (800278c <SetEPTxCount+0x14>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	b29b      	uxth	r3, r3
 800277e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002782:	4b03      	ldr	r3, [pc, #12]	; (8002790 <SetEPTxCount+0x18>)
 8002784:	4403      	add	r3, r0
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	6019      	str	r1, [r3, #0]
}
 800278a:	4770      	bx	lr
 800278c:	40005c50 	.word	0x40005c50
 8002790:	20003002 	.word	0x20003002

08002794 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 8002794:	4b0d      	ldr	r3, [pc, #52]	; (80027cc <SetEPRxCount+0x38>)
 8002796:	4a0e      	ldr	r2, [pc, #56]	; (80027d0 <SetEPRxCount+0x3c>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	293e      	cmp	r1, #62	; 0x3e
 800279c:	b29b      	uxth	r3, r3
 800279e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80027a2:	4402      	add	r2, r0
 80027a4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80027a8:	d90a      	bls.n	80027c0 <SetEPRxCount+0x2c>
 80027aa:	094b      	lsrs	r3, r1, #5
 80027ac:	06c8      	lsls	r0, r1, #27
 80027ae:	bf04      	itt	eq
 80027b0:	f103 33ff 	addeq.w	r3, r3, #4294967295
 80027b4:	b29b      	uxtheq	r3, r3
 80027b6:	029b      	lsls	r3, r3, #10
 80027b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027bc:	6013      	str	r3, [r2, #0]
}
 80027be:	4770      	bx	lr
  _SetEPRxCount(bEpNum, wCount);
 80027c0:	084b      	lsrs	r3, r1, #1
 80027c2:	07c9      	lsls	r1, r1, #31
 80027c4:	bf48      	it	mi
 80027c6:	3301      	addmi	r3, #1
 80027c8:	029b      	lsls	r3, r3, #10
 80027ca:	e7f7      	b.n	80027bc <SetEPRxCount+0x28>
 80027cc:	40005c50 	.word	0x40005c50
 80027d0:	20003006 	.word	0x20003006

080027d4 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 80027d4:	4b05      	ldr	r3, [pc, #20]	; (80027ec <GetEPRxCount+0x18>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	b29b      	uxth	r3, r3
 80027da:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80027de:	4b04      	ldr	r3, [pc, #16]	; (80027f0 <GetEPRxCount+0x1c>)
 80027e0:	4403      	add	r3, r0
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	6818      	ldr	r0, [r3, #0]
}
 80027e6:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80027ea:	4770      	bx	lr
 80027ec:	40005c50 	.word	0x40005c50
 80027f0:	20003006 	.word	0x20003006

080027f4 <ByteSwap>:
u16 ByteSwap(u16 wSwW)
{
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
 80027f4:	b2c3      	uxtb	r3, r0
 80027f6:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 80027f8:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80027fc:	4770      	bx	lr
	...

08002800 <__libc_init_array>:
 8002800:	b570      	push	{r4, r5, r6, lr}
 8002802:	2500      	movs	r5, #0
 8002804:	4e0c      	ldr	r6, [pc, #48]	; (8002838 <__libc_init_array+0x38>)
 8002806:	4c0d      	ldr	r4, [pc, #52]	; (800283c <__libc_init_array+0x3c>)
 8002808:	1ba4      	subs	r4, r4, r6
 800280a:	10a4      	asrs	r4, r4, #2
 800280c:	42a5      	cmp	r5, r4
 800280e:	d109      	bne.n	8002824 <__libc_init_array+0x24>
 8002810:	f000 f832 	bl	8002878 <_init>
 8002814:	2500      	movs	r5, #0
 8002816:	4e0a      	ldr	r6, [pc, #40]	; (8002840 <__libc_init_array+0x40>)
 8002818:	4c0a      	ldr	r4, [pc, #40]	; (8002844 <__libc_init_array+0x44>)
 800281a:	1ba4      	subs	r4, r4, r6
 800281c:	10a4      	asrs	r4, r4, #2
 800281e:	42a5      	cmp	r5, r4
 8002820:	d105      	bne.n	800282e <__libc_init_array+0x2e>
 8002822:	bd70      	pop	{r4, r5, r6, pc}
 8002824:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002828:	4798      	blx	r3
 800282a:	3501      	adds	r5, #1
 800282c:	e7ee      	b.n	800280c <__libc_init_array+0xc>
 800282e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002832:	4798      	blx	r3
 8002834:	3501      	adds	r5, #1
 8002836:	e7f2      	b.n	800281e <__libc_init_array+0x1e>
 8002838:	08002990 	.word	0x08002990
 800283c:	08002990 	.word	0x08002990
 8002840:	08002990 	.word	0x08002990
 8002844:	08002994 	.word	0x08002994

08002848 <memcmp>:
 8002848:	b530      	push	{r4, r5, lr}
 800284a:	2400      	movs	r4, #0
 800284c:	42a2      	cmp	r2, r4
 800284e:	d101      	bne.n	8002854 <memcmp+0xc>
 8002850:	2000      	movs	r0, #0
 8002852:	e007      	b.n	8002864 <memcmp+0x1c>
 8002854:	5d03      	ldrb	r3, [r0, r4]
 8002856:	3401      	adds	r4, #1
 8002858:	190d      	adds	r5, r1, r4
 800285a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 800285e:	42ab      	cmp	r3, r5
 8002860:	d0f4      	beq.n	800284c <memcmp+0x4>
 8002862:	1b58      	subs	r0, r3, r5
 8002864:	bd30      	pop	{r4, r5, pc}

08002866 <memset>:
 8002866:	4603      	mov	r3, r0
 8002868:	4402      	add	r2, r0
 800286a:	4293      	cmp	r3, r2
 800286c:	d100      	bne.n	8002870 <memset+0xa>
 800286e:	4770      	bx	lr
 8002870:	f803 1b01 	strb.w	r1, [r3], #1
 8002874:	e7f9      	b.n	800286a <memset+0x4>
	...

08002878 <_init>:
 8002878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800287a:	bf00      	nop
 800287c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800287e:	bc08      	pop	{r3}
 8002880:	469e      	mov	lr, r3
 8002882:	4770      	bx	lr

08002884 <_fini>:
 8002884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002886:	bf00      	nop
 8002888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800288a:	bc08      	pop	{r3}
 800288c:	469e      	mov	lr, r3
 800288e:	4770      	bx	lr
