cycle 1: Memory address of the instruction: 8
Executed Instruction: addi $s0, $zero, 1000
$s0 = 1000, Memory not modified

cycle 2: Memory address of the instruction: 12
Executed Instruction: addi $s1, $zero, 2000
$s1 = 2000, Memory not modified

cycle 3: Memory address of the instruction: 16
Executed Instruction: addi $s2, $zero, 1004
$s2 = 1004, Memory not modified

cycle 4: Memory address of the instruction: 20
Executed Instruction: addi $t0, $zero, 1
$t0 = 1, Memory not modified

cycle 5: Memory address of the instruction: 24
Executed Instruction: addi $t1, $zero, 1
$t1 = 1, Memory not modified

cycle 6: Memory address of the instruction: 28
Executed Instruction: addi $a0, $zero, 4
$a0 = 4, Memory not modified

cycle 7: Memory address of the instruction: 44
Executed Instruction: sw $t0, 0($s0)
DRAM request issued

cycle 8: Memory address of the instruction: 48
Executed Instruction: sw $t1, 0($s1)
DRAM request issued

cycle 9: Memory address of the instruction: 52
Executed Instruction: lw $t9, 0($s1)
DRAM request issued

cycle 10: Memory address of the instruction: 56
Executed Instruction: lw $t8, 0($s0)
DRAM request issued

cycle 8-19: No register modified, Updated memory address 1000-1003 = 1, Activated row 0 and accessed address 1000

cycle 20-21: $t8=1, Row buffer not updated, Accessed address 1000 from row buffer

cycle 22-43: No register modified, Updated memory address 2000-2003 = 1, Copied a row and activated row 1 and accessed address 2000

cycle 44-45: $t9=1, Row buffer not updated, Accessed address 2000 from row buffer

cycle 46: Memory address of the instruction: 60
Executed Instruction: add $t7, $t8, $t9
$t7 = 2, Memory not modified

cycle 47: Memory address of the instruction: 64
Executed Instruction: add $t6, $t6, $t7
$t6 = 2, Memory not modified

cycle 48: Memory address of the instruction: 68
Executed Instruction: sw $t6, 0($s2)
DRAM request issued

cycle 49: Memory address of the instruction: 72
Executed Instruction: addi $s2, $s2, 4
$s2 = 1008, Memory not modified

cycle 50: Memory address of the instruction: 76
Executed Instruction: bne $t6, $a0, loop
No register modified, Memory not modified

cycle 51: Memory address of the instruction: 44
Executed Instruction: sw $t0, 0($s0)
DRAM request issued

cycle 52: Memory address of the instruction: 48
Executed Instruction: sw $t1, 0($s1)
DRAM request issued

cycle 53: Memory address of the instruction: 52
Executed Instruction: lw $t9, 0($s1)
DRAM request issued

cycle 54: Memory address of the instruction: 56
Executed Instruction: lw $t8, 0($s0)
DRAM request issued

cycle 49-70: No register modified, Updated memory address 1004-1007 = 2, Copied a row and activated row 0 and accessed address 1004

cycle 71-72: No register modified, Updated memory address 1000-1003 = 1, Accessed address 1000 from the row buffer

cycle 73-74: $t8=1, Row buffer not updated, Accessed address 1000 from row buffer

cycle 75-96: No register modified, Updated memory address 2000-2003 = 1, Copied a row and activated row 1 and accessed address 2000

cycle 97-98: $t9=1, Row buffer not updated, Accessed address 2000 from row buffer

cycle 99: Memory address of the instruction: 60
Executed Instruction: add $t7, $t8, $t9
No register modified, Memory not modified

cycle 100: Memory address of the instruction: 64
Executed Instruction: add $t6, $t6, $t7
$t6 = 4, Memory not modified

cycle 101: Memory address of the instruction: 68
Executed Instruction: sw $t6, 0($s2)
DRAM request issued

cycle 102: Memory address of the instruction: 72
Executed Instruction: addi $s2, $s2, 4
$s2 = 1012, Memory not modified

cycle 103: Memory address of the instruction: 76
Executed Instruction: bne $t6, $a0, loop
No register modified, Memory not modified

cycle 102-123: No register modified, Updated memory address 1008-1011 = 4, Copied a row and activated row 0 and accessed address 1008

cycle 124-133: write back row buffer to DRAM

Clock Cycles: 133

1000-1003 = 1
1004-1007 = 2
1008-1011 = 4
2000-2003 = 1

Total Buffer Updates: 11

