v 20121031 2
L 300 800 800 500 3 0 0 0 -1 -1
L 800 500 300 200 3 0 0 0 -1 -1
L 300 800 300 500 3 0 0 0 -1 -1
L 300 500 300 200 3 0 0 0 -1 -1
P 1100 500 800 500 1 0 0
{
T 915 550 5 8 0 1 0 0 1
pinnumber=OUT
T 915 550 5 8 0 0 0 0 1
pinseq=1
T 915 550 5 8 0 1 0 0 1
pintype=io
T 915 550 5 8 0 1 0 0 1
pinlabel=n_a
}
P 300 500 0 500 1 0 1
{
T 100 550 5 8 0 1 0 0 1
pinnumber=IN
T 100 550 5 8 0 0 0 0 1
pinseq=2
T 100 550 5 8 0 1 0 0 1
pintype=io
T 100 550 5 8 0 1 0 0 1
pinlabel=n_a
}
T 200 900 2 10 0 0 0 0 1
comment=VERILOG_PORTS=POSITIONAL
T 200 1000 2 10 0 0 0 0 1
device=buf
T 500 300 5 10 1 1 0 2 1
refdes=U?
T 600 100 9 10 0 0 0 0 1
numslots=0
T 600 100 9 10 0 0 0 0 1
footprint=unknown
