
LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d34  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000028c  08005ec4  08005ec4  00006ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006150  08006150  0000805c  2**0
                  CONTENTS
  4 .ARM          00000008  08006150  08006150  00007150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006158  08006158  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006158  08006158  00007158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800615c  0800615c  0000715c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006160  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a4  2000005c  080061bc  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000400  080061bc  00008400  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c12  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b37  00000000  00000000  00019c9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  0001c7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a95  00000000  00000000  0001d5a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000277be  00000000  00000000  0001e035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013916  00000000  00000000  000457f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ecc46  00000000  00000000  00059109  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00145d4f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d30  00000000  00000000  00145d94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00149ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005eac 	.word	0x08005eac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08005eac 	.word	0x08005eac

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08a      	sub	sp, #40	@ 0x28
 8000574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 0314 	add.w	r3, r7, #20
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000586:	4b2b      	ldr	r3, [pc, #172]	@ (8000634 <MX_GPIO_Init+0xc4>)
 8000588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800058a:	4a2a      	ldr	r2, [pc, #168]	@ (8000634 <MX_GPIO_Init+0xc4>)
 800058c:	f043 0304 	orr.w	r3, r3, #4
 8000590:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000592:	4b28      	ldr	r3, [pc, #160]	@ (8000634 <MX_GPIO_Init+0xc4>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	613b      	str	r3, [r7, #16]
 800059c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800059e:	4b25      	ldr	r3, [pc, #148]	@ (8000634 <MX_GPIO_Init+0xc4>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005a2:	4a24      	ldr	r2, [pc, #144]	@ (8000634 <MX_GPIO_Init+0xc4>)
 80005a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005aa:	4b22      	ldr	r3, [pc, #136]	@ (8000634 <MX_GPIO_Init+0xc4>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005b2:	60fb      	str	r3, [r7, #12]
 80005b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b6:	4b1f      	ldr	r3, [pc, #124]	@ (8000634 <MX_GPIO_Init+0xc4>)
 80005b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ba:	4a1e      	ldr	r2, [pc, #120]	@ (8000634 <MX_GPIO_Init+0xc4>)
 80005bc:	f043 0301 	orr.w	r3, r3, #1
 80005c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000634 <MX_GPIO_Init+0xc4>)
 80005c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c6:	f003 0301 	and.w	r3, r3, #1
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ce:	4b19      	ldr	r3, [pc, #100]	@ (8000634 <MX_GPIO_Init+0xc4>)
 80005d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005d2:	4a18      	ldr	r2, [pc, #96]	@ (8000634 <MX_GPIO_Init+0xc4>)
 80005d4:	f043 0302 	orr.w	r3, r3, #2
 80005d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005da:	4b16      	ldr	r3, [pc, #88]	@ (8000634 <MX_GPIO_Init+0xc4>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005de:	f003 0302 	and.w	r3, r3, #2
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005e6:	2200      	movs	r2, #0
 80005e8:	2120      	movs	r1, #32
 80005ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005ee:	f001 fa75 	bl	8001adc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005f8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80005fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fe:	2300      	movs	r3, #0
 8000600:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000602:	f107 0314 	add.w	r3, r7, #20
 8000606:	4619      	mov	r1, r3
 8000608:	480b      	ldr	r0, [pc, #44]	@ (8000638 <MX_GPIO_Init+0xc8>)
 800060a:	f001 f8bd 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800060e:	2320      	movs	r3, #32
 8000610:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000612:	2301      	movs	r3, #1
 8000614:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000616:	2300      	movs	r3, #0
 8000618:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061a:	2300      	movs	r3, #0
 800061c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	4619      	mov	r1, r3
 8000624:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000628:	f001 f8ae 	bl	8001788 <HAL_GPIO_Init>

}
 800062c:	bf00      	nop
 800062e:	3728      	adds	r7, #40	@ 0x28
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40021000 	.word	0x40021000
 8000638:	48000800 	.word	0x48000800

0800063c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000640:	4b1b      	ldr	r3, [pc, #108]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000642:	4a1c      	ldr	r2, [pc, #112]	@ (80006b4 <MX_I2C1_Init+0x78>)
 8000644:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000646:	4b1a      	ldr	r3, [pc, #104]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000648:	4a1b      	ldr	r2, [pc, #108]	@ (80006b8 <MX_I2C1_Init+0x7c>)
 800064a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800064c:	4b18      	ldr	r3, [pc, #96]	@ (80006b0 <MX_I2C1_Init+0x74>)
 800064e:	2200      	movs	r2, #0
 8000650:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000652:	4b17      	ldr	r3, [pc, #92]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000654:	2201      	movs	r2, #1
 8000656:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000658:	4b15      	ldr	r3, [pc, #84]	@ (80006b0 <MX_I2C1_Init+0x74>)
 800065a:	2200      	movs	r2, #0
 800065c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800065e:	4b14      	ldr	r3, [pc, #80]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000660:	2200      	movs	r2, #0
 8000662:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000664:	4b12      	ldr	r3, [pc, #72]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000666:	2200      	movs	r2, #0
 8000668:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800066a:	4b11      	ldr	r3, [pc, #68]	@ (80006b0 <MX_I2C1_Init+0x74>)
 800066c:	2200      	movs	r2, #0
 800066e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000670:	4b0f      	ldr	r3, [pc, #60]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000672:	2200      	movs	r2, #0
 8000674:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000676:	480e      	ldr	r0, [pc, #56]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000678:	f001 fa48 	bl	8001b0c <HAL_I2C_Init>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000682:	f000 fc6e 	bl	8000f62 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000686:	2100      	movs	r1, #0
 8000688:	4809      	ldr	r0, [pc, #36]	@ (80006b0 <MX_I2C1_Init+0x74>)
 800068a:	f001 ff01 	bl	8002490 <HAL_I2CEx_ConfigAnalogFilter>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000694:	f000 fc65 	bl	8000f62 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000698:	2100      	movs	r1, #0
 800069a:	4805      	ldr	r0, [pc, #20]	@ (80006b0 <MX_I2C1_Init+0x74>)
 800069c:	f001 ff43 	bl	8002526 <HAL_I2CEx_ConfigDigitalFilter>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006a6:	f000 fc5c 	bl	8000f62 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	20000078 	.word	0x20000078
 80006b4:	40005400 	.word	0x40005400
 80006b8:	10d19ce4 	.word	0x10d19ce4

080006bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b0ac      	sub	sp, #176	@ 0xb0
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]
 80006cc:	605a      	str	r2, [r3, #4]
 80006ce:	609a      	str	r2, [r3, #8]
 80006d0:	60da      	str	r2, [r3, #12]
 80006d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006d4:	f107 0314 	add.w	r3, r7, #20
 80006d8:	2288      	movs	r2, #136	@ 0x88
 80006da:	2100      	movs	r1, #0
 80006dc:	4618      	mov	r0, r3
 80006de:	f004 ff2f 	bl	8005540 <memset>
  if(i2cHandle->Instance==I2C1)
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4a21      	ldr	r2, [pc, #132]	@ (800076c <HAL_I2C_MspInit+0xb0>)
 80006e8:	4293      	cmp	r3, r2
 80006ea:	d13b      	bne.n	8000764 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80006ec:	2340      	movs	r3, #64	@ 0x40
 80006ee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006f0:	2300      	movs	r3, #0
 80006f2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006f4:	f107 0314 	add.w	r3, r7, #20
 80006f8:	4618      	mov	r0, r3
 80006fa:	f002 fdc5 	bl	8003288 <HAL_RCCEx_PeriphCLKConfig>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000704:	f000 fc2d 	bl	8000f62 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000708:	4b19      	ldr	r3, [pc, #100]	@ (8000770 <HAL_I2C_MspInit+0xb4>)
 800070a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800070c:	4a18      	ldr	r2, [pc, #96]	@ (8000770 <HAL_I2C_MspInit+0xb4>)
 800070e:	f043 0302 	orr.w	r3, r3, #2
 8000712:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000714:	4b16      	ldr	r3, [pc, #88]	@ (8000770 <HAL_I2C_MspInit+0xb4>)
 8000716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000718:	f003 0302 	and.w	r3, r3, #2
 800071c:	613b      	str	r3, [r7, #16]
 800071e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000720:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000724:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000728:	2312      	movs	r3, #18
 800072a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072e:	2300      	movs	r3, #0
 8000730:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000734:	2303      	movs	r3, #3
 8000736:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800073a:	2304      	movs	r3, #4
 800073c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000740:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000744:	4619      	mov	r1, r3
 8000746:	480b      	ldr	r0, [pc, #44]	@ (8000774 <HAL_I2C_MspInit+0xb8>)
 8000748:	f001 f81e 	bl	8001788 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800074c:	4b08      	ldr	r3, [pc, #32]	@ (8000770 <HAL_I2C_MspInit+0xb4>)
 800074e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000750:	4a07      	ldr	r2, [pc, #28]	@ (8000770 <HAL_I2C_MspInit+0xb4>)
 8000752:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000756:	6593      	str	r3, [r2, #88]	@ 0x58
 8000758:	4b05      	ldr	r3, [pc, #20]	@ (8000770 <HAL_I2C_MspInit+0xb4>)
 800075a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800075c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000760:	60fb      	str	r3, [r7, #12]
 8000762:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000764:	bf00      	nop
 8000766:	37b0      	adds	r7, #176	@ 0xb0
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40005400 	.word	0x40005400
 8000770:	40021000 	.word	0x40021000
 8000774:	48000400 	.word	0x48000400

08000778 <lcd_init>:
#include "i2c.h"



void lcd_init(I2C_HandleTypeDef* I2Cx, rgb_lcd* DataStruct)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b08a      	sub	sp, #40	@ 0x28
 800077c:	af02      	add	r7, sp, #8
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	61fb      	str	r3, [r7, #28]
	DataStruct->_displayfunction |= LCD_2LINE | LCD_5x10DOTS; // MODE 2 LIGNES
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	f043 030c 	orr.w	r3, r3, #12
 800078e:	b2da      	uxtb	r2, r3
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[0] = 0x80;
 8000794:	2380      	movs	r3, #128	@ 0x80
 8000796:	763b      	strb	r3, [r7, #24]
	data[1] = LCD_FUNCTIONSET | DataStruct->_displayfunction;
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	f043 0320 	orr.w	r3, r3, #32
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	767b      	strb	r3, [r7, #25]

	HAL_UART_Transmit(&huart2,(uint8_t *)data,2,10);
 80007a4:	f107 0118 	add.w	r1, r7, #24
 80007a8:	230a      	movs	r3, #10
 80007aa:	2202      	movs	r2, #2
 80007ac:	486c      	ldr	r0, [pc, #432]	@ (8000960 <lcd_init+0x1e8>)
 80007ae:	f003 fa75 	bl	8003c9c <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80007b2:	f640 230d 	movw	r3, #2573	@ 0xa0d
 80007b6:	82bb      	strh	r3, [r7, #20]
	HAL_UART_Transmit(&huart2, (uint8_t *) newline, 2, 10);
 80007b8:	f107 0114 	add.w	r1, r7, #20
 80007bc:	230a      	movs	r3, #10
 80007be:	2202      	movs	r2, #2
 80007c0:	4867      	ldr	r0, [pc, #412]	@ (8000960 <lcd_init+0x1e8>)
 80007c2:	f003 fa6b 	bl	8003c9c <HAL_UART_Transmit>

	HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(Handle,LCD_ADDRESS,5,100);
 80007c6:	2364      	movs	r3, #100	@ 0x64
 80007c8:	2205      	movs	r2, #5
 80007ca:	217c      	movs	r1, #124	@ 0x7c
 80007cc:	69f8      	ldr	r0, [r7, #28]
 80007ce:	f001 fb51 	bl	8001e74 <HAL_I2C_IsDeviceReady>
 80007d2:	4603      	mov	r3, r0
 80007d4:	74fb      	strb	r3, [r7, #19]
	HAL_UART_Transmit(&huart2,&status,1,10);
 80007d6:	f107 0113 	add.w	r1, r7, #19
 80007da:	230a      	movs	r3, #10
 80007dc:	2201      	movs	r2, #1
 80007de:	4860      	ldr	r0, [pc, #384]	@ (8000960 <lcd_init+0x1e8>)
 80007e0:	f003 fa5c 	bl	8003c9c <HAL_UART_Transmit>
	HAL_Delay(50);
 80007e4:	2032      	movs	r0, #50	@ 0x32
 80007e6:	f000 fe17 	bl	8001418 <HAL_Delay>

	HAL_StatusTypeDef status2 = HAL_I2C_Master_Transmit(Handle, LCD_ADDRESS, data,2,5000);
 80007ea:	f107 0218 	add.w	r2, r7, #24
 80007ee:	f241 3388 	movw	r3, #5000	@ 0x1388
 80007f2:	9300      	str	r3, [sp, #0]
 80007f4:	2302      	movs	r3, #2
 80007f6:	217c      	movs	r1, #124	@ 0x7c
 80007f8:	69f8      	ldr	r0, [r7, #28]
 80007fa:	f001 fa23 	bl	8001c44 <HAL_I2C_Master_Transmit>
 80007fe:	4603      	mov	r3, r0
 8000800:	74bb      	strb	r3, [r7, #18]
	HAL_UART_Transmit(&huart2,&status2,1,10);
 8000802:	f107 0112 	add.w	r1, r7, #18
 8000806:	230a      	movs	r3, #10
 8000808:	2201      	movs	r2, #1
 800080a:	4855      	ldr	r0, [pc, #340]	@ (8000960 <lcd_init+0x1e8>)
 800080c:	f003 fa46 	bl	8003c9c <HAL_UART_Transmit>
	HAL_Delay(50);
 8000810:	2032      	movs	r0, #50	@ 0x32
 8000812:	f000 fe01 	bl	8001418 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 8000816:	f107 0218 	add.w	r2, r7, #24
 800081a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800081e:	9300      	str	r3, [sp, #0]
 8000820:	2302      	movs	r3, #2
 8000822:	217c      	movs	r1, #124	@ 0x7c
 8000824:	69f8      	ldr	r0, [r7, #28]
 8000826:	f001 fa0d 	bl	8001c44 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 800082a:	2005      	movs	r0, #5
 800082c:	f000 fdf4 	bl	8001418 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 8000830:	f107 0218 	add.w	r2, r7, #24
 8000834:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	2302      	movs	r3, #2
 800083c:	217c      	movs	r1, #124	@ 0x7c
 800083e:	69f8      	ldr	r0, [r7, #28]
 8000840:	f001 fa00 	bl	8001c44 <HAL_I2C_Master_Transmit>

	// CONTROL
	DataStruct->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	2204      	movs	r2, #4
 8000848:	705a      	strb	r2, [r3, #1]

	data[1] = LCD_DISPLAYCONTROL | DataStruct->_displaycontrol;
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	785b      	ldrb	r3, [r3, #1]
 800084e:	f043 0308 	orr.w	r3, r3, #8
 8000852:	b2db      	uxtb	r3, r3
 8000854:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
 8000856:	f107 0218 	add.w	r2, r7, #24
 800085a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800085e:	9300      	str	r3, [sp, #0]
 8000860:	2302      	movs	r3, #2
 8000862:	217c      	movs	r1, #124	@ 0x7c
 8000864:	69f8      	ldr	r0, [r7, #28]
 8000866:	f001 f9ed 	bl	8001c44 <HAL_I2C_Master_Transmit>

	data[1] = LCD_CLEARDISPLAY;
 800086a:	2301      	movs	r3, #1
 800086c:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 800086e:	f107 0218 	add.w	r2, r7, #24
 8000872:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000876:	9300      	str	r3, [sp, #0]
 8000878:	2302      	movs	r3, #2
 800087a:	217c      	movs	r1, #124	@ 0x7c
 800087c:	69f8      	ldr	r0, [r7, #28]
 800087e:	f001 f9e1 	bl	8001c44 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 8000882:	2002      	movs	r0, #2
 8000884:	f000 fdc8 	bl	8001418 <HAL_Delay>

	// MODE
	DataStruct->_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	2202      	movs	r2, #2
 800088c:	709a      	strb	r2, [r3, #2]
	data[1] = LCD_ENTRYMODESET | DataStruct->_displaymode;
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	789b      	ldrb	r3, [r3, #2]
 8000892:	f043 0304 	orr.w	r3, r3, #4
 8000896:	b2db      	uxtb	r3, r3
 8000898:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 800089a:	f107 0218 	add.w	r2, r7, #24
 800089e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	2302      	movs	r3, #2
 80008a6:	217c      	movs	r1, #124	@ 0x7c
 80008a8:	69f8      	ldr	r0, [r7, #28]
 80008aa:	f001 f9cb 	bl	8001c44 <HAL_I2C_Master_Transmit>

	// initialisation du lcd_rgb_Backight
		uint8_t data_backlight[2];
		data_backlight[0] = REG_MODE1;
 80008ae:	2300      	movs	r3, #0
 80008b0:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0;
 80008b2:	2300      	movs	r3, #0
 80008b4:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 80008b6:	f107 0210 	add.w	r2, r7, #16
 80008ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008be:	9300      	str	r3, [sp, #0]
 80008c0:	2302      	movs	r3, #2
 80008c2:	2160      	movs	r1, #96	@ 0x60
 80008c4:	69f8      	ldr	r0, [r7, #28]
 80008c6:	f001 f9bd 	bl	8001c44 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_OUTPUT;
 80008ca:	2308      	movs	r3, #8
 80008cc:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0xFF;
 80008ce:	23ff      	movs	r3, #255	@ 0xff
 80008d0:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 80008d2:	f107 0210 	add.w	r2, r7, #16
 80008d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008da:	9300      	str	r3, [sp, #0]
 80008dc:	2302      	movs	r3, #2
 80008de:	2160      	movs	r1, #96	@ 0x60
 80008e0:	69f8      	ldr	r0, [r7, #28]
 80008e2:	f001 f9af 	bl	8001c44 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_MODE2;
 80008e6:	2301      	movs	r3, #1
 80008e8:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0x20;
 80008ea:	2320      	movs	r3, #32
 80008ec:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 80008ee:	f107 0210 	add.w	r2, r7, #16
 80008f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008f6:	9300      	str	r3, [sp, #0]
 80008f8:	2302      	movs	r3, #2
 80008fa:	2160      	movs	r1, #96	@ 0x60
 80008fc:	69f8      	ldr	r0, [r7, #28]
 80008fe:	f001 f9a1 	bl	8001c44 <HAL_I2C_Master_Transmit>

		//couleur du LCD en Blanc
		uint8_t data_rgb[2];
		data_rgb[0] = REG_RED;
 8000902:	2304      	movs	r3, #4
 8000904:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8000906:	23ff      	movs	r3, #255	@ 0xff
 8000908:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 800090a:	f107 020c 	add.w	r2, r7, #12
 800090e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000912:	9300      	str	r3, [sp, #0]
 8000914:	2302      	movs	r3, #2
 8000916:	2160      	movs	r1, #96	@ 0x60
 8000918:	69f8      	ldr	r0, [r7, #28]
 800091a:	f001 f993 	bl	8001c44 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_GREEN;
 800091e:	2303      	movs	r3, #3
 8000920:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8000922:	23ff      	movs	r3, #255	@ 0xff
 8000924:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 8000926:	f107 020c 	add.w	r2, r7, #12
 800092a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800092e:	9300      	str	r3, [sp, #0]
 8000930:	2302      	movs	r3, #2
 8000932:	2160      	movs	r1, #96	@ 0x60
 8000934:	69f8      	ldr	r0, [r7, #28]
 8000936:	f001 f985 	bl	8001c44 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_BLUE;
 800093a:	2302      	movs	r3, #2
 800093c:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 800093e:	23ff      	movs	r3, #255	@ 0xff
 8000940:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 8000942:	f107 020c 	add.w	r2, r7, #12
 8000946:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800094a:	9300      	str	r3, [sp, #0]
 800094c:	2302      	movs	r3, #2
 800094e:	2160      	movs	r1, #96	@ 0x60
 8000950:	69f8      	ldr	r0, [r7, #28]
 8000952:	f001 f977 	bl	8001c44 <HAL_I2C_Master_Transmit>


}
 8000956:	bf00      	nop
 8000958:	3720      	adds	r7, #32
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	2000022c 	.word	0x2000022c

08000964 <clearlcd>:



void clearlcd(void) // permet d'effacer tout ce qui s'affiche sur le lcd
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
	lcd_position(&hi2c1,0,0);
 8000968:	2200      	movs	r2, #0
 800096a:	2100      	movs	r1, #0
 800096c:	4808      	ldr	r0, [pc, #32]	@ (8000990 <clearlcd+0x2c>)
 800096e:	f000 f83c 	bl	80009ea <lcd_position>
	lcd_print(&hi2c1,"                ");
 8000972:	4908      	ldr	r1, [pc, #32]	@ (8000994 <clearlcd+0x30>)
 8000974:	4806      	ldr	r0, [pc, #24]	@ (8000990 <clearlcd+0x2c>)
 8000976:	f000 f80f 	bl	8000998 <lcd_print>
	lcd_position(&hi2c1,0,1);
 800097a:	2201      	movs	r2, #1
 800097c:	2100      	movs	r1, #0
 800097e:	4804      	ldr	r0, [pc, #16]	@ (8000990 <clearlcd+0x2c>)
 8000980:	f000 f833 	bl	80009ea <lcd_position>
	lcd_print(&hi2c1,"                ");
 8000984:	4903      	ldr	r1, [pc, #12]	@ (8000994 <clearlcd+0x30>)
 8000986:	4802      	ldr	r0, [pc, #8]	@ (8000990 <clearlcd+0x2c>)
 8000988:	f000 f806 	bl	8000998 <lcd_print>
}
 800098c:	bf00      	nop
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000078 	.word	0x20000078
 8000994:	08005ec4 	.word	0x08005ec4

08000998 <lcd_print>:
    unsigned char data[2] = {0x40, value};
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
}

void lcd_print(I2C_HandleTypeDef* I2Cx, char *str)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b088      	sub	sp, #32
 800099c:	af02      	add	r7, sp, #8
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	613b      	str	r3, [r7, #16]
    char data[2];
    data[0] = 0x40;
 80009a6:	2340      	movs	r3, #64	@ 0x40
 80009a8:	733b      	strb	r3, [r7, #12]
    int i=0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 80009ae:	e011      	b.n	80009d4 <lcd_print+0x3c>
    {
            data[1] = str[i];
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	683a      	ldr	r2, [r7, #0]
 80009b4:	4413      	add	r3, r2
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	737b      	strb	r3, [r7, #13]
            HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 80009ba:	f107 020c 	add.w	r2, r7, #12
 80009be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009c2:	9300      	str	r3, [sp, #0]
 80009c4:	2302      	movs	r3, #2
 80009c6:	217c      	movs	r1, #124	@ 0x7c
 80009c8:	6938      	ldr	r0, [r7, #16]
 80009ca:	f001 f93b 	bl	8001c44 <HAL_I2C_Master_Transmit>
            i++;
 80009ce:	697b      	ldr	r3, [r7, #20]
 80009d0:	3301      	adds	r3, #1
 80009d2:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	683a      	ldr	r2, [r7, #0]
 80009d8:	4413      	add	r3, r2
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d1e7      	bne.n	80009b0 <lcd_print+0x18>
   }
}
 80009e0:	bf00      	nop
 80009e2:	bf00      	nop
 80009e4:	3718      	adds	r7, #24
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}

080009ea <lcd_position>:

void lcd_position(I2C_HandleTypeDef* I2Cx,char col, char row) // position du curseur le lcd
{
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b086      	sub	sp, #24
 80009ee:	af02      	add	r7, sp, #8
 80009f0:	6078      	str	r0, [r7, #4]
 80009f2:	460b      	mov	r3, r1
 80009f4:	70fb      	strb	r3, [r7, #3]
 80009f6:	4613      	mov	r3, r2
 80009f8:	70bb      	strb	r3, [r7, #2]
	I2C_HandleTypeDef* Handle = I2Cx;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	60fb      	str	r3, [r7, #12]
    if(row == 0)
 80009fe:	78bb      	ldrb	r3, [r7, #2]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d104      	bne.n	8000a0e <lcd_position+0x24>
    {
        col = col | 0x80;
 8000a04:	78fb      	ldrb	r3, [r7, #3]
 8000a06:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000a0a:	70fb      	strb	r3, [r7, #3]
 8000a0c:	e003      	b.n	8000a16 <lcd_position+0x2c>
    }
    else
    {
        col = col | 0xc0;
 8000a0e:	78fb      	ldrb	r3, [r7, #3]
 8000a10:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8000a14:	70fb      	strb	r3, [r7, #3]
    }

    char data[2];
    data[0] = 0x80;
 8000a16:	2380      	movs	r3, #128	@ 0x80
 8000a18:	723b      	strb	r3, [r7, #8]
    data[1] = col;
 8000a1a:	78fb      	ldrb	r3, [r7, #3]
 8000a1c:	727b      	strb	r3, [r7, #9]
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 8000a1e:	f107 0208 	add.w	r2, r7, #8
 8000a22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a26:	9300      	str	r3, [sp, #0]
 8000a28:	2302      	movs	r3, #2
 8000a2a:	217c      	movs	r1, #124	@ 0x7c
 8000a2c:	68f8      	ldr	r0, [r7, #12]
 8000a2e:	f001 f909 	bl	8001c44 <HAL_I2C_Master_Transmit>
}
 8000a32:	bf00      	nop
 8000a34:	3710      	adds	r7, #16
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
	...

08000a3c <reglagecouleur>:

void reglagecouleur(uint8_t R,uint8_t G,uint8_t B)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b088      	sub	sp, #32
 8000a40:	af02      	add	r7, sp, #8
 8000a42:	4603      	mov	r3, r0
 8000a44:	71fb      	strb	r3, [r7, #7]
 8000a46:	460b      	mov	r3, r1
 8000a48:	71bb      	strb	r3, [r7, #6]
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	717b      	strb	r3, [r7, #5]
	I2C_HandleTypeDef* Handle = &hi2c1;
 8000a4e:	4b18      	ldr	r3, [pc, #96]	@ (8000ab0 <reglagecouleur+0x74>)
 8000a50:	617b      	str	r3, [r7, #20]
	uint8_t data_r[2];
	uint8_t data_g[2];
	uint8_t data_b[2];
	data_r[0] = REG_RED;
 8000a52:	2304      	movs	r3, #4
 8000a54:	743b      	strb	r3, [r7, #16]
	data_r[1] = R;
 8000a56:	79fb      	ldrb	r3, [r7, #7]
 8000a58:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_r,2,1000);
 8000a5a:	f107 0210 	add.w	r2, r7, #16
 8000a5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a62:	9300      	str	r3, [sp, #0]
 8000a64:	2302      	movs	r3, #2
 8000a66:	2160      	movs	r1, #96	@ 0x60
 8000a68:	6978      	ldr	r0, [r7, #20]
 8000a6a:	f001 f8eb 	bl	8001c44 <HAL_I2C_Master_Transmit>

	data_g[0] = REG_GREEN;
 8000a6e:	2303      	movs	r3, #3
 8000a70:	733b      	strb	r3, [r7, #12]
	data_g[1] = G;
 8000a72:	79bb      	ldrb	r3, [r7, #6]
 8000a74:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_g,2,1000);
 8000a76:	f107 020c 	add.w	r2, r7, #12
 8000a7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a7e:	9300      	str	r3, [sp, #0]
 8000a80:	2302      	movs	r3, #2
 8000a82:	2160      	movs	r1, #96	@ 0x60
 8000a84:	6978      	ldr	r0, [r7, #20]
 8000a86:	f001 f8dd 	bl	8001c44 <HAL_I2C_Master_Transmit>

	data_b[0] = REG_BLUE;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	723b      	strb	r3, [r7, #8]
	data_b[1] = B;
 8000a8e:	797b      	ldrb	r3, [r7, #5]
 8000a90:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_b,2,1000);
 8000a92:	f107 0208 	add.w	r2, r7, #8
 8000a96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a9a:	9300      	str	r3, [sp, #0]
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	2160      	movs	r1, #96	@ 0x60
 8000aa0:	6978      	ldr	r0, [r7, #20]
 8000aa2:	f001 f8cf 	bl	8001c44 <HAL_I2C_Master_Transmit>
}
 8000aa6:	bf00      	nop
 8000aa8:	3718      	adds	r7, #24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	20000078 	.word	0x20000078

08000ab4 <lora_envoiebrut>:

/* ─────────────────────────────────────────
   Envoi brut AT
───────────────────────────────────────── */
void lora_envoiebrut(char *cmd)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b0c2      	sub	sp, #264	@ 0x108
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000abe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000ac2:	6018      	str	r0, [r3, #0]
    char buffer[255];
    snprintf(buffer, sizeof(buffer), "%s\r\n", cmd);
 8000ac4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000ac8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000acc:	f107 0008 	add.w	r0, r7, #8
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	4a0d      	ldr	r2, [pc, #52]	@ (8000b08 <lora_envoiebrut+0x54>)
 8000ad4:	21ff      	movs	r1, #255	@ 0xff
 8000ad6:	f004 fcff 	bl	80054d8 <sniprintf>
    HAL_UART_Transmit(&huart4, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000ada:	f107 0308 	add.w	r3, r7, #8
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff fb76 	bl	80001d0 <strlen>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	b29a      	uxth	r2, r3
 8000ae8:	f107 0108 	add.w	r1, r7, #8
 8000aec:	f04f 33ff 	mov.w	r3, #4294967295
 8000af0:	4806      	ldr	r0, [pc, #24]	@ (8000b0c <lora_envoiebrut+0x58>)
 8000af2:	f003 f8d3 	bl	8003c9c <HAL_UART_Transmit>
    HAL_Delay(300); // laisser le module répondre
 8000af6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000afa:	f000 fc8d 	bl	8001418 <HAL_Delay>
}
 8000afe:	bf00      	nop
 8000b00:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	08005ed8 	.word	0x08005ed8
 8000b0c:	200001a4 	.word	0x200001a4

08000b10 <lora_init>:
/* ─────────────────────────────────────────
   Init : même config RF sur les 2 modules
   mode = LORA_MODE_EMETTEUR ou RECEPTEUR
───────────────────────────────────────── */
void lora_init(LoRa_Mode mode)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	71fb      	strb	r3, [r7, #7]
    lora_mode_actuel = mode;
 8000b1a:	4a17      	ldr	r2, [pc, #92]	@ (8000b78 <lora_init+0x68>)
 8000b1c:	79fb      	ldrb	r3, [r7, #7]
 8000b1e:	7013      	strb	r3, [r2, #0]

    HAL_Delay(2000); // attendre démarrage module
 8000b20:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000b24:	f000 fc78 	bl	8001418 <HAL_Delay>

    lora_envoiebrut("AT");
 8000b28:	4814      	ldr	r0, [pc, #80]	@ (8000b7c <lora_init+0x6c>)
 8000b2a:	f7ff ffc3 	bl	8000ab4 <lora_envoiebrut>
    lora_envoiebrut("AT+MODE=TEST");
 8000b2e:	4814      	ldr	r0, [pc, #80]	@ (8000b80 <lora_init+0x70>)
 8000b30:	f7ff ffc0 	bl	8000ab4 <lora_envoiebrut>

    // Config RF identique sur les 2 modules ← c'est ce qui les "lie"
    lora_envoiebrut("AT+TEST=RFCFG,868000000,SF7,125,12,15,14,ON,OFF,OFF");
 8000b34:	4813      	ldr	r0, [pc, #76]	@ (8000b84 <lora_init+0x74>)
 8000b36:	f7ff ffbd 	bl	8000ab4 <lora_envoiebrut>

    // Afficher le mode sur LCD
    clearlcd();
 8000b3a:	f7ff ff13 	bl	8000964 <clearlcd>
    lcd_position(&hi2c1, 0, 0);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	2100      	movs	r1, #0
 8000b42:	4811      	ldr	r0, [pc, #68]	@ (8000b88 <lora_init+0x78>)
 8000b44:	f7ff ff51 	bl	80009ea <lcd_position>
    if (mode == LORA_MODE_EMETTEUR)
 8000b48:	79fb      	ldrb	r3, [r7, #7]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d104      	bne.n	8000b58 <lora_init+0x48>
    {
        lcd_print(&hi2c1, "Mode: Emetteur");
 8000b4e:	490f      	ldr	r1, [pc, #60]	@ (8000b8c <lora_init+0x7c>)
 8000b50:	480d      	ldr	r0, [pc, #52]	@ (8000b88 <lora_init+0x78>)
 8000b52:	f7ff ff21 	bl	8000998 <lcd_print>
 8000b56:	e005      	b.n	8000b64 <lora_init+0x54>
        // l'emetteur n'écoute pas au démarrage
    }
    else
    {
        lcd_print(&hi2c1, "Mode: Recepteur");
 8000b58:	490d      	ldr	r1, [pc, #52]	@ (8000b90 <lora_init+0x80>)
 8000b5a:	480b      	ldr	r0, [pc, #44]	@ (8000b88 <lora_init+0x78>)
 8000b5c:	f7ff ff1c 	bl	8000998 <lcd_print>
        lora_startrecep(); // le récepteur écoute tout de suite
 8000b60:	f000 f81c 	bl	8000b9c <lora_startrecep>
    }

    // Armer l'interruption UART dans tous les cas
    HAL_UART_Receive_IT(&huart4, &rx_char, 1);
 8000b64:	2201      	movs	r2, #1
 8000b66:	490b      	ldr	r1, [pc, #44]	@ (8000b94 <lora_init+0x84>)
 8000b68:	480b      	ldr	r0, [pc, #44]	@ (8000b98 <lora_init+0x88>)
 8000b6a:	f003 f92b 	bl	8003dc4 <HAL_UART_Receive_IT>
}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	2000019a 	.word	0x2000019a
 8000b7c:	08005ee0 	.word	0x08005ee0
 8000b80:	08005ee4 	.word	0x08005ee4
 8000b84:	08005ef4 	.word	0x08005ef4
 8000b88:	20000078 	.word	0x20000078
 8000b8c:	08005f28 	.word	0x08005f28
 8000b90:	08005f38 	.word	0x08005f38
 8000b94:	200000cc 	.word	0x200000cc
 8000b98:	200001a4 	.word	0x200001a4

08000b9c <lora_startrecep>:

/* ─────────────────────────────────────────
   Passer en mode écoute
───────────────────────────────────────── */
void lora_startrecep(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
    lora_envoiebrut("AT+TEST=RXLRPKT");
 8000ba0:	4806      	ldr	r0, [pc, #24]	@ (8000bbc <lora_startrecep+0x20>)
 8000ba2:	f7ff ff87 	bl	8000ab4 <lora_envoiebrut>
    lcd_position(&hi2c1, 0, 1);
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4805      	ldr	r0, [pc, #20]	@ (8000bc0 <lora_startrecep+0x24>)
 8000bac:	f7ff ff1d 	bl	80009ea <lcd_position>
    lcd_print(&hi2c1, "Ecoute...       ");
 8000bb0:	4904      	ldr	r1, [pc, #16]	@ (8000bc4 <lora_startrecep+0x28>)
 8000bb2:	4803      	ldr	r0, [pc, #12]	@ (8000bc0 <lora_startrecep+0x24>)
 8000bb4:	f7ff fef0 	bl	8000998 <lcd_print>
}
 8000bb8:	bf00      	nop
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	08005f7c 	.word	0x08005f7c
 8000bc0:	20000078 	.word	0x20000078
 8000bc4:	08005f8c 	.word	0x08005f8c

08000bc8 <hex_vers_texte>:
   Traitement d'une ligne reçue
   Exemple de réponse module :
   +TEST: RX "48656C6C6F"
───────────────────────────────────────── */
static void hex_vers_texte(char *hex, char *out, int out_size)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b088      	sub	sp, #32
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
    int len = strlen(hex);
 8000bd4:	68f8      	ldr	r0, [r7, #12]
 8000bd6:	f7ff fafb 	bl	80001d0 <strlen>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	617b      	str	r3, [r7, #20]
    int j = 0;
 8000bde:	2300      	movs	r3, #0
 8000be0:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i + 1 < len && j < out_size - 1; i += 2)
 8000be2:	2300      	movs	r3, #0
 8000be4:	61bb      	str	r3, [r7, #24]
 8000be6:	e01f      	b.n	8000c28 <hex_vers_texte+0x60>
    {
        char octet[3] = {hex[i], hex[i+1], '\0'};
 8000be8:	69bb      	ldr	r3, [r7, #24]
 8000bea:	68fa      	ldr	r2, [r7, #12]
 8000bec:	4413      	add	r3, r2
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	743b      	strb	r3, [r7, #16]
 8000bf2:	69bb      	ldr	r3, [r7, #24]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	68fa      	ldr	r2, [r7, #12]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	747b      	strb	r3, [r7, #17]
 8000bfe:	2300      	movs	r3, #0
 8000c00:	74bb      	strb	r3, [r7, #18]
        out[j++] = (char)strtol(octet, NULL, 16);
 8000c02:	f107 0310 	add.w	r3, r7, #16
 8000c06:	2210      	movs	r2, #16
 8000c08:	2100      	movs	r1, #0
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f004 fc5a 	bl	80054c4 <strtol>
 8000c10:	4601      	mov	r1, r0
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	1c5a      	adds	r2, r3, #1
 8000c16:	61fa      	str	r2, [r7, #28]
 8000c18:	461a      	mov	r2, r3
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	b2ca      	uxtb	r2, r1
 8000c20:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i + 1 < len && j < out_size - 1; i += 2)
 8000c22:	69bb      	ldr	r3, [r7, #24]
 8000c24:	3302      	adds	r3, #2
 8000c26:	61bb      	str	r3, [r7, #24]
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	697a      	ldr	r2, [r7, #20]
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	dd04      	ble.n	8000c3c <hex_vers_texte+0x74>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	3b01      	subs	r3, #1
 8000c36:	69fa      	ldr	r2, [r7, #28]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	dbd5      	blt.n	8000be8 <hex_vers_texte+0x20>
    }
    out[j] = '\0';
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	68ba      	ldr	r2, [r7, #8]
 8000c40:	4413      	add	r3, r2
 8000c42:	2200      	movs	r2, #0
 8000c44:	701a      	strb	r2, [r3, #0]
}
 8000c46:	bf00      	nop
 8000c48:	3720      	adds	r7, #32
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
	...

08000c50 <lora_traiterecep>:


void lora_traiterecep(char *line)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b0c0      	sub	sp, #256	@ 0x100
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
    // Afficher TOUTE réponse du module pour déboguer
    clearlcd();
 8000c58:	f7ff fe84 	bl	8000964 <clearlcd>
    lcd_position(&hi2c1, 0, 0);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4857      	ldr	r0, [pc, #348]	@ (8000dc0 <lora_traiterecep+0x170>)
 8000c62:	f7ff fec2 	bl	80009ea <lcd_position>
    lcd_print(&hi2c1, "RX brut:");
 8000c66:	4957      	ldr	r1, [pc, #348]	@ (8000dc4 <lora_traiterecep+0x174>)
 8000c68:	4855      	ldr	r0, [pc, #340]	@ (8000dc0 <lora_traiterecep+0x170>)
 8000c6a:	f7ff fe95 	bl	8000998 <lcd_print>
    lcd_position(&hi2c1, 0, 1);
 8000c6e:	2201      	movs	r2, #1
 8000c70:	2100      	movs	r1, #0
 8000c72:	4853      	ldr	r0, [pc, #332]	@ (8000dc0 <lora_traiterecep+0x170>)
 8000c74:	f7ff feb9 	bl	80009ea <lcd_position>
    char affichage[17] = {0};
 8000c78:	2300      	movs	r3, #0
 8000c7a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000c7e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	731a      	strb	r2, [r3, #12]
    strncpy(affichage, line, 16);
 8000c8c:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000c90:	2210      	movs	r2, #16
 8000c92:	6879      	ldr	r1, [r7, #4]
 8000c94:	4618      	mov	r0, r3
 8000c96:	f004 fc68 	bl	800556a <strncpy>
    lcd_print(&hi2c1, affichage);
 8000c9a:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4847      	ldr	r0, [pc, #284]	@ (8000dc0 <lora_traiterecep+0x170>)
 8000ca2:	f7ff fe79 	bl	8000998 <lcd_print>
    HAL_Delay(1000);
 8000ca6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000caa:	f000 fbb5 	bl	8001418 <HAL_Delay>

    // La réponse ressemble à : +TEST: RX "48656C6C6F"
    //if (strstr(line, "+TEST: RX") == NULL) return;

    char *start = strchr(line, '"');
 8000cae:	2122      	movs	r1, #34	@ 0x22
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f004 fc4d 	bl	8005550 <strchr>
 8000cb6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    char *end   = strrchr(line, '"');
 8000cba:	2122      	movs	r1, #34	@ 0x22
 8000cbc:	6878      	ldr	r0, [r7, #4]
 8000cbe:	f004 fc67 	bl	8005590 <strrchr>
 8000cc2:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8

    if (start && end && end > start)
 8000cc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d072      	beq.n	8000db4 <lora_traiterecep+0x164>
 8000cce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d06e      	beq.n	8000db4 <lora_traiterecep+0x164>
 8000cd6:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 8000cda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	d968      	bls.n	8000db4 <lora_traiterecep+0x164>
    {
        char hex[128] = {0};
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000ce6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000cea:	227c      	movs	r2, #124	@ 0x7c
 8000cec:	2100      	movs	r1, #0
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f004 fc26 	bl	8005540 <memset>
        int len = end - start - 1;
 8000cf4:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 8000cf8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	3b01      	subs	r3, #1
 8000d00:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4

        if (len > 0 && len < (int)sizeof(hex))
 8000d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	dd53      	ble.n	8000db4 <lora_traiterecep+0x164>
 8000d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000d10:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d12:	dc4f      	bgt.n	8000db4 <lora_traiterecep+0x164>
        {
            strncpy(hex, start + 1, len);
 8000d14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000d18:	1c59      	adds	r1, r3, #1
 8000d1a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8000d1e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000d22:	4618      	mov	r0, r3
 8000d24:	f004 fc21 	bl	800556a <strncpy>
            hex[len] = '\0';
 8000d28:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8000d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000d30:	4413      	add	r3, r2
 8000d32:	2200      	movs	r2, #0
 8000d34:	701a      	strb	r2, [r3, #0]

            // Convertir hex en texte lisible
            char message[64] = {0};
 8000d36:	2300      	movs	r3, #0
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	f107 0310 	add.w	r3, r7, #16
 8000d3e:	223c      	movs	r2, #60	@ 0x3c
 8000d40:	2100      	movs	r1, #0
 8000d42:	4618      	mov	r0, r3
 8000d44:	f004 fbfc 	bl	8005540 <memset>
            hex_vers_texte(hex, message, sizeof(message));
 8000d48:	f107 010c 	add.w	r1, r7, #12
 8000d4c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000d50:	2240      	movs	r2, #64	@ 0x40
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff ff38 	bl	8000bc8 <hex_vers_texte>

            // Affichage sur LCD
            clearlcd();
 8000d58:	f7ff fe04 	bl	8000964 <clearlcd>

            // Ligne 0 : label
            lcd_position(&hi2c1, 0, 0);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2100      	movs	r1, #0
 8000d60:	4817      	ldr	r0, [pc, #92]	@ (8000dc0 <lora_traiterecep+0x170>)
 8000d62:	f7ff fe42 	bl	80009ea <lcd_position>
            lcd_print(&hi2c1, "Recu:");
 8000d66:	4918      	ldr	r1, [pc, #96]	@ (8000dc8 <lora_traiterecep+0x178>)
 8000d68:	4815      	ldr	r0, [pc, #84]	@ (8000dc0 <lora_traiterecep+0x170>)
 8000d6a:	f7ff fe15 	bl	8000998 <lcd_print>

            // Ligne 1 : le message (16 chars max)
            lcd_position(&hi2c1, 0, 1);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	2100      	movs	r1, #0
 8000d72:	4813      	ldr	r0, [pc, #76]	@ (8000dc0 <lora_traiterecep+0x170>)
 8000d74:	f7ff fe39 	bl	80009ea <lcd_position>

            // Tronquer à 16 caractères si trop long
            char affichage[17] = {0};
 8000d78:	2300      	movs	r3, #0
 8000d7a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000d7e:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	731a      	strb	r2, [r3, #12]
            strncpy(affichage, message, 16);
 8000d8c:	f107 010c 	add.w	r1, r7, #12
 8000d90:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000d94:	2210      	movs	r2, #16
 8000d96:	4618      	mov	r0, r3
 8000d98:	f004 fbe7 	bl	800556a <strncpy>
            lcd_print(&hi2c1, affichage);
 8000d9c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000da0:	4619      	mov	r1, r3
 8000da2:	4807      	ldr	r0, [pc, #28]	@ (8000dc0 <lora_traiterecep+0x170>)
 8000da4:	f7ff fdf8 	bl	8000998 <lcd_print>

            HAL_Delay(2000);
 8000da8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000dac:	f000 fb34 	bl	8001418 <HAL_Delay>

            // Relancer l'écoute
            lora_startrecep();
 8000db0:	f7ff fef4 	bl	8000b9c <lora_startrecep>
        }
    }
}
 8000db4:	bf00      	nop
 8000db6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	20000078 	.word	0x20000078
 8000dc4:	08005fa0 	.word	0x08005fa0
 8000dc8:	08005fac 	.word	0x08005fac

08000dcc <lora_uart_callback>:

/* ─────────────────────────────────────────
   À appeler depuis HAL_UART_RxCpltCallback
───────────────────────────────────────── */
void lora_uart_callback(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
    if (rx_index < sizeof(rx_line) - 1)
 8000dd0:	4b12      	ldr	r3, [pc, #72]	@ (8000e1c <lora_uart_callback+0x50>)
 8000dd2:	881b      	ldrh	r3, [r3, #0]
 8000dd4:	2bc6      	cmp	r3, #198	@ 0xc6
 8000dd6:	d80a      	bhi.n	8000dee <lora_uart_callback+0x22>
    {
        rx_line[rx_index++] = rx_char;
 8000dd8:	4b10      	ldr	r3, [pc, #64]	@ (8000e1c <lora_uart_callback+0x50>)
 8000dda:	881b      	ldrh	r3, [r3, #0]
 8000ddc:	1c5a      	adds	r2, r3, #1
 8000dde:	b291      	uxth	r1, r2
 8000de0:	4a0e      	ldr	r2, [pc, #56]	@ (8000e1c <lora_uart_callback+0x50>)
 8000de2:	8011      	strh	r1, [r2, #0]
 8000de4:	461a      	mov	r2, r3
 8000de6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e20 <lora_uart_callback+0x54>)
 8000de8:	7819      	ldrb	r1, [r3, #0]
 8000dea:	4b0e      	ldr	r3, [pc, #56]	@ (8000e24 <lora_uart_callback+0x58>)
 8000dec:	5499      	strb	r1, [r3, r2]
    }

    if (rx_char == '\n')
 8000dee:	4b0c      	ldr	r3, [pc, #48]	@ (8000e20 <lora_uart_callback+0x54>)
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	2b0a      	cmp	r3, #10
 8000df4:	d10b      	bne.n	8000e0e <lora_uart_callback+0x42>
    {
        rx_line[rx_index] = '\0';
 8000df6:	4b09      	ldr	r3, [pc, #36]	@ (8000e1c <lora_uart_callback+0x50>)
 8000df8:	881b      	ldrh	r3, [r3, #0]
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	4b09      	ldr	r3, [pc, #36]	@ (8000e24 <lora_uart_callback+0x58>)
 8000dfe:	2100      	movs	r1, #0
 8000e00:	5499      	strb	r1, [r3, r2]
        lora_traiterecep(rx_line);
 8000e02:	4808      	ldr	r0, [pc, #32]	@ (8000e24 <lora_uart_callback+0x58>)
 8000e04:	f7ff ff24 	bl	8000c50 <lora_traiterecep>
        rx_index = 0;
 8000e08:	4b04      	ldr	r3, [pc, #16]	@ (8000e1c <lora_uart_callback+0x50>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	801a      	strh	r2, [r3, #0]
    }

    HAL_UART_Receive_IT(&huart4, &rx_char, 1);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	4903      	ldr	r1, [pc, #12]	@ (8000e20 <lora_uart_callback+0x54>)
 8000e12:	4805      	ldr	r0, [pc, #20]	@ (8000e28 <lora_uart_callback+0x5c>)
 8000e14:	f002 ffd6 	bl	8003dc4 <HAL_UART_Receive_IT>
}
 8000e18:	bf00      	nop
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000198 	.word	0x20000198
 8000e20:	200000cc 	.word	0x200000cc
 8000e24:	200000d0 	.word	0x200000d0
 8000e28:	200001a4 	.word	0x200001a4

08000e2c <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART4)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a04      	ldr	r2, [pc, #16]	@ (8000e4c <HAL_UART_RxCpltCallback+0x20>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d101      	bne.n	8000e42 <HAL_UART_RxCpltCallback+0x16>
    {
        lora_uart_callback();
 8000e3e:	f7ff ffc5 	bl	8000dcc <lora_uart_callback>
    }
}
 8000e42:	bf00      	nop
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40004c00 	.word	0x40004c00

08000e50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e54:	f000 fa64 	bl	8001320 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e58:	f000 f832 	bl	8000ec0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e5c:	f7ff fb88 	bl	8000570 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e60:	f000 f95c 	bl	800111c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000e64:	f7ff fbea 	bl	800063c <MX_I2C1_Init>
  MX_UART4_Init();
 8000e68:	f000 f928 	bl	80010bc <MX_UART4_Init>
  lora_init(LORA_MODE_RECEPTEUR);
	*/


  // Init LCD
  lcd_init(&hi2c1, &lcd);
 8000e6c:	4910      	ldr	r1, [pc, #64]	@ (8000eb0 <main+0x60>)
 8000e6e:	4811      	ldr	r0, [pc, #68]	@ (8000eb4 <main+0x64>)
 8000e70:	f7ff fc82 	bl	8000778 <lcd_init>
  reglagecouleur(0, 0, 255); // bleu pour distinguer le récepteur
 8000e74:	22ff      	movs	r2, #255	@ 0xff
 8000e76:	2100      	movs	r1, #0
 8000e78:	2000      	movs	r0, #0
 8000e7a:	f7ff fddf 	bl	8000a3c <reglagecouleur>

  lcd_position(&hi2c1, 0, 0);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2100      	movs	r1, #0
 8000e82:	480c      	ldr	r0, [pc, #48]	@ (8000eb4 <main+0x64>)
 8000e84:	f7ff fdb1 	bl	80009ea <lcd_position>
  lcd_print(&hi2c1, "Init LoRa...");
 8000e88:	490b      	ldr	r1, [pc, #44]	@ (8000eb8 <main+0x68>)
 8000e8a:	480a      	ldr	r0, [pc, #40]	@ (8000eb4 <main+0x64>)
 8000e8c:	f7ff fd84 	bl	8000998 <lcd_print>

  // Init LoRa en mode récepteur
  lora_init(LORA_MODE_RECEPTEUR);
 8000e90:	2001      	movs	r0, #1
 8000e92:	f7ff fe3d 	bl	8000b10 <lora_init>

  // LCD prêt
  clearlcd();
 8000e96:	f7ff fd65 	bl	8000964 <clearlcd>
  lcd_position(&hi2c1, 0, 0);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4805      	ldr	r0, [pc, #20]	@ (8000eb4 <main+0x64>)
 8000ea0:	f7ff fda3 	bl	80009ea <lcd_position>
  lcd_print(&hi2c1, "En attente...");
 8000ea4:	4905      	ldr	r1, [pc, #20]	@ (8000ebc <main+0x6c>)
 8000ea6:	4803      	ldr	r0, [pc, #12]	@ (8000eb4 <main+0x64>)
 8000ea8:	f7ff fd76 	bl	8000998 <lcd_print>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <main+0x5c>
 8000eb0:	2000019c 	.word	0x2000019c
 8000eb4:	20000078 	.word	0x20000078
 8000eb8:	08005fb4 	.word	0x08005fb4
 8000ebc:	08005fc4 	.word	0x08005fc4

08000ec0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b096      	sub	sp, #88	@ 0x58
 8000ec4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ec6:	f107 0314 	add.w	r3, r7, #20
 8000eca:	2244      	movs	r2, #68	@ 0x44
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f004 fb36 	bl	8005540 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ed4:	463b      	mov	r3, r7
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]
 8000edc:	609a      	str	r2, [r3, #8]
 8000ede:	60da      	str	r2, [r3, #12]
 8000ee0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ee2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000ee6:	f001 fb79 	bl	80025dc <HAL_PWREx_ControlVoltageScaling>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ef0:	f000 f837 	bl	8000f62 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ef8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000efc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000efe:	2310      	movs	r3, #16
 8000f00:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f02:	2302      	movs	r3, #2
 8000f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f06:	2302      	movs	r3, #2
 8000f08:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000f0e:	230a      	movs	r3, #10
 8000f10:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f12:	2307      	movs	r3, #7
 8000f14:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f16:	2302      	movs	r3, #2
 8000f18:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4618      	mov	r0, r3
 8000f24:	f001 fbb0 	bl	8002688 <HAL_RCC_OscConfig>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000f2e:	f000 f818 	bl	8000f62 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f32:	230f      	movs	r3, #15
 8000f34:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f36:	2303      	movs	r3, #3
 8000f38:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f42:	2300      	movs	r3, #0
 8000f44:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f46:	463b      	mov	r3, r7
 8000f48:	2104      	movs	r1, #4
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f001 ff78 	bl	8002e40 <HAL_RCC_ClockConfig>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f56:	f000 f804 	bl	8000f62 <Error_Handler>
  }
}
 8000f5a:	bf00      	nop
 8000f5c:	3758      	adds	r7, #88	@ 0x58
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f62:	b480      	push	{r7}
 8000f64:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f66:	b672      	cpsid	i
}
 8000f68:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f6a:	bf00      	nop
 8000f6c:	e7fd      	b.n	8000f6a <Error_Handler+0x8>
	...

08000f70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f76:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb4 <HAL_MspInit+0x44>)
 8000f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f7a:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb4 <HAL_MspInit+0x44>)
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f82:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb4 <HAL_MspInit+0x44>)
 8000f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f86:	f003 0301 	and.w	r3, r3, #1
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f8e:	4b09      	ldr	r3, [pc, #36]	@ (8000fb4 <HAL_MspInit+0x44>)
 8000f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f92:	4a08      	ldr	r2, [pc, #32]	@ (8000fb4 <HAL_MspInit+0x44>)
 8000f94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f98:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f9a:	4b06      	ldr	r3, [pc, #24]	@ (8000fb4 <HAL_MspInit+0x44>)
 8000f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fa2:	603b      	str	r3, [r7, #0]
 8000fa4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	40021000 	.word	0x40021000

08000fb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fbc:	bf00      	nop
 8000fbe:	e7fd      	b.n	8000fbc <NMI_Handler+0x4>

08000fc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fc4:	bf00      	nop
 8000fc6:	e7fd      	b.n	8000fc4 <HardFault_Handler+0x4>

08000fc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <MemManage_Handler+0x4>

08000fd0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <BusFault_Handler+0x4>

08000fd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <UsageFault_Handler+0x4>

08000fe0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr

08000ffc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800100e:	f000 f9e3 	bl	80013d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800101c:	4802      	ldr	r0, [pc, #8]	@ (8001028 <UART4_IRQHandler+0x10>)
 800101e:	f002 ff1d 	bl	8003e5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	200001a4 	.word	0x200001a4

0800102c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001034:	4a14      	ldr	r2, [pc, #80]	@ (8001088 <_sbrk+0x5c>)
 8001036:	4b15      	ldr	r3, [pc, #84]	@ (800108c <_sbrk+0x60>)
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001040:	4b13      	ldr	r3, [pc, #76]	@ (8001090 <_sbrk+0x64>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d102      	bne.n	800104e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001048:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <_sbrk+0x64>)
 800104a:	4a12      	ldr	r2, [pc, #72]	@ (8001094 <_sbrk+0x68>)
 800104c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800104e:	4b10      	ldr	r3, [pc, #64]	@ (8001090 <_sbrk+0x64>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	429a      	cmp	r2, r3
 800105a:	d207      	bcs.n	800106c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800105c:	f004 faae 	bl	80055bc <__errno>
 8001060:	4603      	mov	r3, r0
 8001062:	220c      	movs	r2, #12
 8001064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001066:	f04f 33ff 	mov.w	r3, #4294967295
 800106a:	e009      	b.n	8001080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800106c:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <_sbrk+0x64>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001072:	4b07      	ldr	r3, [pc, #28]	@ (8001090 <_sbrk+0x64>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4413      	add	r3, r2
 800107a:	4a05      	ldr	r2, [pc, #20]	@ (8001090 <_sbrk+0x64>)
 800107c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800107e:	68fb      	ldr	r3, [r7, #12]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20018000 	.word	0x20018000
 800108c:	00000400 	.word	0x00000400
 8001090:	200001a0 	.word	0x200001a0
 8001094:	20000400 	.word	0x20000400

08001098 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800109c:	4b06      	ldr	r3, [pc, #24]	@ (80010b8 <SystemInit+0x20>)
 800109e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010a2:	4a05      	ldr	r2, [pc, #20]	@ (80010b8 <SystemInit+0x20>)
 80010a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart2;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80010c0:	4b14      	ldr	r3, [pc, #80]	@ (8001114 <MX_UART4_Init+0x58>)
 80010c2:	4a15      	ldr	r2, [pc, #84]	@ (8001118 <MX_UART4_Init+0x5c>)
 80010c4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80010c6:	4b13      	ldr	r3, [pc, #76]	@ (8001114 <MX_UART4_Init+0x58>)
 80010c8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80010cc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80010ce:	4b11      	ldr	r3, [pc, #68]	@ (8001114 <MX_UART4_Init+0x58>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80010d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001114 <MX_UART4_Init+0x58>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80010da:	4b0e      	ldr	r3, [pc, #56]	@ (8001114 <MX_UART4_Init+0x58>)
 80010dc:	2200      	movs	r2, #0
 80010de:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80010e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001114 <MX_UART4_Init+0x58>)
 80010e2:	220c      	movs	r2, #12
 80010e4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001114 <MX_UART4_Init+0x58>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80010ec:	4b09      	ldr	r3, [pc, #36]	@ (8001114 <MX_UART4_Init+0x58>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010f2:	4b08      	ldr	r3, [pc, #32]	@ (8001114 <MX_UART4_Init+0x58>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010f8:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <MX_UART4_Init+0x58>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80010fe:	4805      	ldr	r0, [pc, #20]	@ (8001114 <MX_UART4_Init+0x58>)
 8001100:	f002 fd7e 	bl	8003c00 <HAL_UART_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800110a:	f7ff ff2a 	bl	8000f62 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	200001a4 	.word	0x200001a4
 8001118:	40004c00 	.word	0x40004c00

0800111c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001120:	4b14      	ldr	r3, [pc, #80]	@ (8001174 <MX_USART2_UART_Init+0x58>)
 8001122:	4a15      	ldr	r2, [pc, #84]	@ (8001178 <MX_USART2_UART_Init+0x5c>)
 8001124:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001126:	4b13      	ldr	r3, [pc, #76]	@ (8001174 <MX_USART2_UART_Init+0x58>)
 8001128:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800112c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800112e:	4b11      	ldr	r3, [pc, #68]	@ (8001174 <MX_USART2_UART_Init+0x58>)
 8001130:	2200      	movs	r2, #0
 8001132:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001134:	4b0f      	ldr	r3, [pc, #60]	@ (8001174 <MX_USART2_UART_Init+0x58>)
 8001136:	2200      	movs	r2, #0
 8001138:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800113a:	4b0e      	ldr	r3, [pc, #56]	@ (8001174 <MX_USART2_UART_Init+0x58>)
 800113c:	2200      	movs	r2, #0
 800113e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001140:	4b0c      	ldr	r3, [pc, #48]	@ (8001174 <MX_USART2_UART_Init+0x58>)
 8001142:	220c      	movs	r2, #12
 8001144:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001146:	4b0b      	ldr	r3, [pc, #44]	@ (8001174 <MX_USART2_UART_Init+0x58>)
 8001148:	2200      	movs	r2, #0
 800114a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800114c:	4b09      	ldr	r3, [pc, #36]	@ (8001174 <MX_USART2_UART_Init+0x58>)
 800114e:	2200      	movs	r2, #0
 8001150:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001152:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <MX_USART2_UART_Init+0x58>)
 8001154:	2200      	movs	r2, #0
 8001156:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001158:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <MX_USART2_UART_Init+0x58>)
 800115a:	2200      	movs	r2, #0
 800115c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800115e:	4805      	ldr	r0, [pc, #20]	@ (8001174 <MX_USART2_UART_Init+0x58>)
 8001160:	f002 fd4e 	bl	8003c00 <HAL_UART_Init>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800116a:	f7ff fefa 	bl	8000f62 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800116e:	bf00      	nop
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	2000022c 	.word	0x2000022c
 8001178:	40004400 	.word	0x40004400

0800117c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b0ae      	sub	sp, #184	@ 0xb8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001184:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001194:	f107 031c 	add.w	r3, r7, #28
 8001198:	2288      	movs	r2, #136	@ 0x88
 800119a:	2100      	movs	r1, #0
 800119c:	4618      	mov	r0, r3
 800119e:	f004 f9cf 	bl	8005540 <memset>
  if(uartHandle->Instance==UART4)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a46      	ldr	r2, [pc, #280]	@ (80012c0 <HAL_UART_MspInit+0x144>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d144      	bne.n	8001236 <HAL_UART_MspInit+0xba>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80011ac:	2308      	movs	r3, #8
 80011ae:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80011b0:	2300      	movs	r3, #0
 80011b2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011b4:	f107 031c 	add.w	r3, r7, #28
 80011b8:	4618      	mov	r0, r3
 80011ba:	f002 f865 	bl	8003288 <HAL_RCCEx_PeriphCLKConfig>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80011c4:	f7ff fecd 	bl	8000f62 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80011c8:	4b3e      	ldr	r3, [pc, #248]	@ (80012c4 <HAL_UART_MspInit+0x148>)
 80011ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011cc:	4a3d      	ldr	r2, [pc, #244]	@ (80012c4 <HAL_UART_MspInit+0x148>)
 80011ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80011d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80011d4:	4b3b      	ldr	r3, [pc, #236]	@ (80012c4 <HAL_UART_MspInit+0x148>)
 80011d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80011dc:	61bb      	str	r3, [r7, #24]
 80011de:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e0:	4b38      	ldr	r3, [pc, #224]	@ (80012c4 <HAL_UART_MspInit+0x148>)
 80011e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e4:	4a37      	ldr	r2, [pc, #220]	@ (80012c4 <HAL_UART_MspInit+0x148>)
 80011e6:	f043 0301 	orr.w	r3, r3, #1
 80011ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ec:	4b35      	ldr	r3, [pc, #212]	@ (80012c4 <HAL_UART_MspInit+0x148>)
 80011ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f0:	f003 0301 	and.w	r3, r3, #1
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011f8:	2303      	movs	r3, #3
 80011fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fe:	2302      	movs	r3, #2
 8001200:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	2300      	movs	r3, #0
 8001206:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800120a:	2303      	movs	r3, #3
 800120c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001210:	2308      	movs	r3, #8
 8001212:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001216:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800121a:	4619      	mov	r1, r3
 800121c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001220:	f000 fab2 	bl	8001788 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001224:	2200      	movs	r2, #0
 8001226:	2100      	movs	r1, #0
 8001228:	2034      	movs	r0, #52	@ 0x34
 800122a:	f000 f9f4 	bl	8001616 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800122e:	2034      	movs	r0, #52	@ 0x34
 8001230:	f000 fa0d 	bl	800164e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001234:	e040      	b.n	80012b8 <HAL_UART_MspInit+0x13c>
  else if(uartHandle->Instance==USART2)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a23      	ldr	r2, [pc, #140]	@ (80012c8 <HAL_UART_MspInit+0x14c>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d13b      	bne.n	80012b8 <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001240:	2302      	movs	r3, #2
 8001242:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001244:	2300      	movs	r3, #0
 8001246:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001248:	f107 031c 	add.w	r3, r7, #28
 800124c:	4618      	mov	r0, r3
 800124e:	f002 f81b 	bl	8003288 <HAL_RCCEx_PeriphCLKConfig>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8001258:	f7ff fe83 	bl	8000f62 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800125c:	4b19      	ldr	r3, [pc, #100]	@ (80012c4 <HAL_UART_MspInit+0x148>)
 800125e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001260:	4a18      	ldr	r2, [pc, #96]	@ (80012c4 <HAL_UART_MspInit+0x148>)
 8001262:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001266:	6593      	str	r3, [r2, #88]	@ 0x58
 8001268:	4b16      	ldr	r3, [pc, #88]	@ (80012c4 <HAL_UART_MspInit+0x148>)
 800126a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800126c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001274:	4b13      	ldr	r3, [pc, #76]	@ (80012c4 <HAL_UART_MspInit+0x148>)
 8001276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001278:	4a12      	ldr	r2, [pc, #72]	@ (80012c4 <HAL_UART_MspInit+0x148>)
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001280:	4b10      	ldr	r3, [pc, #64]	@ (80012c4 <HAL_UART_MspInit+0x148>)
 8001282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001284:	f003 0301 	and.w	r3, r3, #1
 8001288:	60fb      	str	r3, [r7, #12]
 800128a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800128c:	230c      	movs	r3, #12
 800128e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129e:	2303      	movs	r3, #3
 80012a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012a4:	2307      	movs	r3, #7
 80012a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012aa:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80012ae:	4619      	mov	r1, r3
 80012b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012b4:	f000 fa68 	bl	8001788 <HAL_GPIO_Init>
}
 80012b8:	bf00      	nop
 80012ba:	37b8      	adds	r7, #184	@ 0xb8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40004c00 	.word	0x40004c00
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40004400 	.word	0x40004400

080012cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80012cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001304 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012d0:	f7ff fee2 	bl	8001098 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012d4:	480c      	ldr	r0, [pc, #48]	@ (8001308 <LoopForever+0x6>)
  ldr r1, =_edata
 80012d6:	490d      	ldr	r1, [pc, #52]	@ (800130c <LoopForever+0xa>)
  ldr r2, =_sidata
 80012d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001310 <LoopForever+0xe>)
  movs r3, #0
 80012da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012dc:	e002      	b.n	80012e4 <LoopCopyDataInit>

080012de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012e2:	3304      	adds	r3, #4

080012e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e8:	d3f9      	bcc.n	80012de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001314 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001318 <LoopForever+0x16>)
  movs r3, #0
 80012ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f0:	e001      	b.n	80012f6 <LoopFillZerobss>

080012f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012f4:	3204      	adds	r2, #4

080012f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f8:	d3fb      	bcc.n	80012f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012fa:	f004 f965 	bl	80055c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012fe:	f7ff fda7 	bl	8000e50 <main>

08001302 <LoopForever>:

LoopForever:
    b LoopForever
 8001302:	e7fe      	b.n	8001302 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001304:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001308:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800130c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001310:	08006160 	.word	0x08006160
  ldr r2, =_sbss
 8001314:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001318:	20000400 	.word	0x20000400

0800131c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800131c:	e7fe      	b.n	800131c <ADC1_2_IRQHandler>
	...

08001320 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001326:	2300      	movs	r3, #0
 8001328:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800132a:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <HAL_Init+0x3c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a0b      	ldr	r2, [pc, #44]	@ (800135c <HAL_Init+0x3c>)
 8001330:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001334:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001336:	2003      	movs	r0, #3
 8001338:	f000 f962 	bl	8001600 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800133c:	2000      	movs	r0, #0
 800133e:	f000 f80f 	bl	8001360 <HAL_InitTick>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d002      	beq.n	800134e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	71fb      	strb	r3, [r7, #7]
 800134c:	e001      	b.n	8001352 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800134e:	f7ff fe0f 	bl	8000f70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001352:	79fb      	ldrb	r3, [r7, #7]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40022000 	.word	0x40022000

08001360 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001368:	2300      	movs	r3, #0
 800136a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800136c:	4b17      	ldr	r3, [pc, #92]	@ (80013cc <HAL_InitTick+0x6c>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d023      	beq.n	80013bc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001374:	4b16      	ldr	r3, [pc, #88]	@ (80013d0 <HAL_InitTick+0x70>)
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	4b14      	ldr	r3, [pc, #80]	@ (80013cc <HAL_InitTick+0x6c>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4619      	mov	r1, r3
 800137e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001382:	fbb3 f3f1 	udiv	r3, r3, r1
 8001386:	fbb2 f3f3 	udiv	r3, r2, r3
 800138a:	4618      	mov	r0, r3
 800138c:	f000 f96d 	bl	800166a <HAL_SYSTICK_Config>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d10f      	bne.n	80013b6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2b0f      	cmp	r3, #15
 800139a:	d809      	bhi.n	80013b0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800139c:	2200      	movs	r2, #0
 800139e:	6879      	ldr	r1, [r7, #4]
 80013a0:	f04f 30ff 	mov.w	r0, #4294967295
 80013a4:	f000 f937 	bl	8001616 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013a8:	4a0a      	ldr	r2, [pc, #40]	@ (80013d4 <HAL_InitTick+0x74>)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6013      	str	r3, [r2, #0]
 80013ae:	e007      	b.n	80013c0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	73fb      	strb	r3, [r7, #15]
 80013b4:	e004      	b.n	80013c0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	73fb      	strb	r3, [r7, #15]
 80013ba:	e001      	b.n	80013c0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000008 	.word	0x20000008
 80013d0:	20000000 	.word	0x20000000
 80013d4:	20000004 	.word	0x20000004

080013d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_IncTick+0x20>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	461a      	mov	r2, r3
 80013e2:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <HAL_IncTick+0x24>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4413      	add	r3, r2
 80013e8:	4a04      	ldr	r2, [pc, #16]	@ (80013fc <HAL_IncTick+0x24>)
 80013ea:	6013      	str	r3, [r2, #0]
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	20000008 	.word	0x20000008
 80013fc:	200002b4 	.word	0x200002b4

08001400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  return uwTick;
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <HAL_GetTick+0x14>)
 8001406:	681b      	ldr	r3, [r3, #0]
}
 8001408:	4618      	mov	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	200002b4 	.word	0x200002b4

08001418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001420:	f7ff ffee 	bl	8001400 <HAL_GetTick>
 8001424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001430:	d005      	beq.n	800143e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001432:	4b0a      	ldr	r3, [pc, #40]	@ (800145c <HAL_Delay+0x44>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	461a      	mov	r2, r3
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	4413      	add	r3, r2
 800143c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800143e:	bf00      	nop
 8001440:	f7ff ffde 	bl	8001400 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	429a      	cmp	r2, r3
 800144e:	d8f7      	bhi.n	8001440 <HAL_Delay+0x28>
  {
  }
}
 8001450:	bf00      	nop
 8001452:	bf00      	nop
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000008 	.word	0x20000008

08001460 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001470:	4b0c      	ldr	r3, [pc, #48]	@ (80014a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001476:	68ba      	ldr	r2, [r7, #8]
 8001478:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800147c:	4013      	ands	r3, r2
 800147e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001488:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800148c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001492:	4a04      	ldr	r2, [pc, #16]	@ (80014a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	60d3      	str	r3, [r2, #12]
}
 8001498:	bf00      	nop
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014ac:	4b04      	ldr	r3, [pc, #16]	@ (80014c0 <__NVIC_GetPriorityGrouping+0x18>)
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	0a1b      	lsrs	r3, r3, #8
 80014b2:	f003 0307 	and.w	r3, r3, #7
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	db0b      	blt.n	80014ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	f003 021f 	and.w	r2, r3, #31
 80014dc:	4907      	ldr	r1, [pc, #28]	@ (80014fc <__NVIC_EnableIRQ+0x38>)
 80014de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e2:	095b      	lsrs	r3, r3, #5
 80014e4:	2001      	movs	r0, #1
 80014e6:	fa00 f202 	lsl.w	r2, r0, r2
 80014ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014ee:	bf00      	nop
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	e000e100 	.word	0xe000e100

08001500 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	6039      	str	r1, [r7, #0]
 800150a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800150c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001510:	2b00      	cmp	r3, #0
 8001512:	db0a      	blt.n	800152a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	b2da      	uxtb	r2, r3
 8001518:	490c      	ldr	r1, [pc, #48]	@ (800154c <__NVIC_SetPriority+0x4c>)
 800151a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151e:	0112      	lsls	r2, r2, #4
 8001520:	b2d2      	uxtb	r2, r2
 8001522:	440b      	add	r3, r1
 8001524:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001528:	e00a      	b.n	8001540 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	b2da      	uxtb	r2, r3
 800152e:	4908      	ldr	r1, [pc, #32]	@ (8001550 <__NVIC_SetPriority+0x50>)
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	f003 030f 	and.w	r3, r3, #15
 8001536:	3b04      	subs	r3, #4
 8001538:	0112      	lsls	r2, r2, #4
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	440b      	add	r3, r1
 800153e:	761a      	strb	r2, [r3, #24]
}
 8001540:	bf00      	nop
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	e000e100 	.word	0xe000e100
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001554:	b480      	push	{r7}
 8001556:	b089      	sub	sp, #36	@ 0x24
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	f1c3 0307 	rsb	r3, r3, #7
 800156e:	2b04      	cmp	r3, #4
 8001570:	bf28      	it	cs
 8001572:	2304      	movcs	r3, #4
 8001574:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	3304      	adds	r3, #4
 800157a:	2b06      	cmp	r3, #6
 800157c:	d902      	bls.n	8001584 <NVIC_EncodePriority+0x30>
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3b03      	subs	r3, #3
 8001582:	e000      	b.n	8001586 <NVIC_EncodePriority+0x32>
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001588:	f04f 32ff 	mov.w	r2, #4294967295
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	fa02 f303 	lsl.w	r3, r2, r3
 8001592:	43da      	mvns	r2, r3
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	401a      	ands	r2, r3
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800159c:	f04f 31ff 	mov.w	r1, #4294967295
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	fa01 f303 	lsl.w	r3, r1, r3
 80015a6:	43d9      	mvns	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015ac:	4313      	orrs	r3, r2
         );
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3724      	adds	r7, #36	@ 0x24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
	...

080015bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3b01      	subs	r3, #1
 80015c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015cc:	d301      	bcc.n	80015d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ce:	2301      	movs	r3, #1
 80015d0:	e00f      	b.n	80015f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015d2:	4a0a      	ldr	r2, [pc, #40]	@ (80015fc <SysTick_Config+0x40>)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3b01      	subs	r3, #1
 80015d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015da:	210f      	movs	r1, #15
 80015dc:	f04f 30ff 	mov.w	r0, #4294967295
 80015e0:	f7ff ff8e 	bl	8001500 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015e4:	4b05      	ldr	r3, [pc, #20]	@ (80015fc <SysTick_Config+0x40>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ea:	4b04      	ldr	r3, [pc, #16]	@ (80015fc <SysTick_Config+0x40>)
 80015ec:	2207      	movs	r2, #7
 80015ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	e000e010 	.word	0xe000e010

08001600 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f7ff ff29 	bl	8001460 <__NVIC_SetPriorityGrouping>
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b086      	sub	sp, #24
 800161a:	af00      	add	r7, sp, #0
 800161c:	4603      	mov	r3, r0
 800161e:	60b9      	str	r1, [r7, #8]
 8001620:	607a      	str	r2, [r7, #4]
 8001622:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001628:	f7ff ff3e 	bl	80014a8 <__NVIC_GetPriorityGrouping>
 800162c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	68b9      	ldr	r1, [r7, #8]
 8001632:	6978      	ldr	r0, [r7, #20]
 8001634:	f7ff ff8e 	bl	8001554 <NVIC_EncodePriority>
 8001638:	4602      	mov	r2, r0
 800163a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800163e:	4611      	mov	r1, r2
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff ff5d 	bl	8001500 <__NVIC_SetPriority>
}
 8001646:	bf00      	nop
 8001648:	3718      	adds	r7, #24
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}

0800164e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	b082      	sub	sp, #8
 8001652:	af00      	add	r7, sp, #0
 8001654:	4603      	mov	r3, r0
 8001656:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff ff31 	bl	80014c4 <__NVIC_EnableIRQ>
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b082      	sub	sp, #8
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f7ff ffa2 	bl	80015bc <SysTick_Config>
 8001678:	4603      	mov	r3, r0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001682:	b480      	push	{r7}
 8001684:	b083      	sub	sp, #12
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d101      	bne.n	8001694 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e031      	b.n	80016f8 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800169a:	b2db      	uxtb	r3, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d008      	beq.n	80016b2 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2204      	movs	r2, #4
 80016a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2200      	movs	r2, #0
 80016aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e022      	b.n	80016f8 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f022 0201 	bic.w	r2, r2, #1
 80016c0:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f022 020e 	bic.w	r2, r2, #14
 80016d0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d6:	f003 021c 	and.w	r2, r3, #28
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	2101      	movs	r1, #1
 80016e0:	fa01 f202 	lsl.w	r2, r1, r2
 80016e4:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2201      	movs	r2, #1
 80016ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2200      	movs	r2, #0
 80016f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80016f6:	2300      	movs	r3, #0
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800170c:	2300      	movs	r3, #0
 800170e:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001716:	b2db      	uxtb	r3, r3
 8001718:	2b02      	cmp	r3, #2
 800171a:	d005      	beq.n	8001728 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2204      	movs	r2, #4
 8001720:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	73fb      	strb	r3, [r7, #15]
 8001726:	e029      	b.n	800177c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f022 0201 	bic.w	r2, r2, #1
 8001736:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f022 020e 	bic.w	r2, r2, #14
 8001746:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174c:	f003 021c 	and.w	r2, r3, #28
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001754:	2101      	movs	r1, #1
 8001756:	fa01 f202 	lsl.w	r2, r1, r2
 800175a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2201      	movs	r2, #1
 8001760:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001770:	2b00      	cmp	r3, #0
 8001772:	d003      	beq.n	800177c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	4798      	blx	r3
    }
  }
  return status;
 800177c:	7bfb      	ldrb	r3, [r7, #15]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
	...

08001788 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001788:	b480      	push	{r7}
 800178a:	b087      	sub	sp, #28
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001792:	2300      	movs	r3, #0
 8001794:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001796:	e17f      	b.n	8001a98 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	2101      	movs	r1, #1
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	fa01 f303 	lsl.w	r3, r1, r3
 80017a4:	4013      	ands	r3, r2
 80017a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	f000 8171 	beq.w	8001a92 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f003 0303 	and.w	r3, r3, #3
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d005      	beq.n	80017c8 <HAL_GPIO_Init+0x40>
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f003 0303 	and.w	r3, r3, #3
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d130      	bne.n	800182a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	2203      	movs	r2, #3
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	43db      	mvns	r3, r3
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	4013      	ands	r3, r2
 80017de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	68da      	ldr	r2, [r3, #12]
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	693a      	ldr	r2, [r7, #16]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017fe:	2201      	movs	r2, #1
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	43db      	mvns	r3, r3
 8001808:	693a      	ldr	r2, [r7, #16]
 800180a:	4013      	ands	r3, r2
 800180c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	091b      	lsrs	r3, r3, #4
 8001814:	f003 0201 	and.w	r2, r3, #1
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	4313      	orrs	r3, r2
 8001822:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f003 0303 	and.w	r3, r3, #3
 8001832:	2b03      	cmp	r3, #3
 8001834:	d118      	bne.n	8001868 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800183a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800183c:	2201      	movs	r2, #1
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	43db      	mvns	r3, r3
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	4013      	ands	r3, r2
 800184a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	08db      	lsrs	r3, r3, #3
 8001852:	f003 0201 	and.w	r2, r3, #1
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	4313      	orrs	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f003 0303 	and.w	r3, r3, #3
 8001870:	2b03      	cmp	r3, #3
 8001872:	d017      	beq.n	80018a4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	2203      	movs	r2, #3
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	43db      	mvns	r3, r3
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	4013      	ands	r3, r2
 800188a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	689a      	ldr	r2, [r3, #8]
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	4313      	orrs	r3, r2
 800189c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	693a      	ldr	r2, [r7, #16]
 80018a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 0303 	and.w	r3, r3, #3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d123      	bne.n	80018f8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	08da      	lsrs	r2, r3, #3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	3208      	adds	r2, #8
 80018b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	f003 0307 	and.w	r3, r3, #7
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	220f      	movs	r2, #15
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	43db      	mvns	r3, r3
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	4013      	ands	r3, r2
 80018d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	691a      	ldr	r2, [r3, #16]
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	f003 0307 	and.w	r3, r3, #7
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	08da      	lsrs	r2, r3, #3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	3208      	adds	r2, #8
 80018f2:	6939      	ldr	r1, [r7, #16]
 80018f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	2203      	movs	r2, #3
 8001904:	fa02 f303 	lsl.w	r3, r2, r3
 8001908:	43db      	mvns	r3, r3
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	4013      	ands	r3, r2
 800190e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f003 0203 	and.w	r2, r3, #3
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	4313      	orrs	r3, r2
 8001924:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001934:	2b00      	cmp	r3, #0
 8001936:	f000 80ac 	beq.w	8001a92 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800193a:	4b5f      	ldr	r3, [pc, #380]	@ (8001ab8 <HAL_GPIO_Init+0x330>)
 800193c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800193e:	4a5e      	ldr	r2, [pc, #376]	@ (8001ab8 <HAL_GPIO_Init+0x330>)
 8001940:	f043 0301 	orr.w	r3, r3, #1
 8001944:	6613      	str	r3, [r2, #96]	@ 0x60
 8001946:	4b5c      	ldr	r3, [pc, #368]	@ (8001ab8 <HAL_GPIO_Init+0x330>)
 8001948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001952:	4a5a      	ldr	r2, [pc, #360]	@ (8001abc <HAL_GPIO_Init+0x334>)
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	089b      	lsrs	r3, r3, #2
 8001958:	3302      	adds	r3, #2
 800195a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800195e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	f003 0303 	and.w	r3, r3, #3
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	220f      	movs	r2, #15
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	43db      	mvns	r3, r3
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	4013      	ands	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800197c:	d025      	beq.n	80019ca <HAL_GPIO_Init+0x242>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a4f      	ldr	r2, [pc, #316]	@ (8001ac0 <HAL_GPIO_Init+0x338>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d01f      	beq.n	80019c6 <HAL_GPIO_Init+0x23e>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a4e      	ldr	r2, [pc, #312]	@ (8001ac4 <HAL_GPIO_Init+0x33c>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d019      	beq.n	80019c2 <HAL_GPIO_Init+0x23a>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a4d      	ldr	r2, [pc, #308]	@ (8001ac8 <HAL_GPIO_Init+0x340>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d013      	beq.n	80019be <HAL_GPIO_Init+0x236>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a4c      	ldr	r2, [pc, #304]	@ (8001acc <HAL_GPIO_Init+0x344>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d00d      	beq.n	80019ba <HAL_GPIO_Init+0x232>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a4b      	ldr	r2, [pc, #300]	@ (8001ad0 <HAL_GPIO_Init+0x348>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d007      	beq.n	80019b6 <HAL_GPIO_Init+0x22e>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a4a      	ldr	r2, [pc, #296]	@ (8001ad4 <HAL_GPIO_Init+0x34c>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d101      	bne.n	80019b2 <HAL_GPIO_Init+0x22a>
 80019ae:	2306      	movs	r3, #6
 80019b0:	e00c      	b.n	80019cc <HAL_GPIO_Init+0x244>
 80019b2:	2307      	movs	r3, #7
 80019b4:	e00a      	b.n	80019cc <HAL_GPIO_Init+0x244>
 80019b6:	2305      	movs	r3, #5
 80019b8:	e008      	b.n	80019cc <HAL_GPIO_Init+0x244>
 80019ba:	2304      	movs	r3, #4
 80019bc:	e006      	b.n	80019cc <HAL_GPIO_Init+0x244>
 80019be:	2303      	movs	r3, #3
 80019c0:	e004      	b.n	80019cc <HAL_GPIO_Init+0x244>
 80019c2:	2302      	movs	r3, #2
 80019c4:	e002      	b.n	80019cc <HAL_GPIO_Init+0x244>
 80019c6:	2301      	movs	r3, #1
 80019c8:	e000      	b.n	80019cc <HAL_GPIO_Init+0x244>
 80019ca:	2300      	movs	r3, #0
 80019cc:	697a      	ldr	r2, [r7, #20]
 80019ce:	f002 0203 	and.w	r2, r2, #3
 80019d2:	0092      	lsls	r2, r2, #2
 80019d4:	4093      	lsls	r3, r2
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	4313      	orrs	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019dc:	4937      	ldr	r1, [pc, #220]	@ (8001abc <HAL_GPIO_Init+0x334>)
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	089b      	lsrs	r3, r3, #2
 80019e2:	3302      	adds	r3, #2
 80019e4:	693a      	ldr	r2, [r7, #16]
 80019e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019ea:	4b3b      	ldr	r3, [pc, #236]	@ (8001ad8 <HAL_GPIO_Init+0x350>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	43db      	mvns	r3, r3
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	4013      	ands	r3, r2
 80019f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d003      	beq.n	8001a0e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a0e:	4a32      	ldr	r2, [pc, #200]	@ (8001ad8 <HAL_GPIO_Init+0x350>)
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a14:	4b30      	ldr	r3, [pc, #192]	@ (8001ad8 <HAL_GPIO_Init+0x350>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	4013      	ands	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d003      	beq.n	8001a38 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a38:	4a27      	ldr	r2, [pc, #156]	@ (8001ad8 <HAL_GPIO_Init+0x350>)
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a3e:	4b26      	ldr	r3, [pc, #152]	@ (8001ad8 <HAL_GPIO_Init+0x350>)
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	43db      	mvns	r3, r3
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d003      	beq.n	8001a62 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a62:	4a1d      	ldr	r2, [pc, #116]	@ (8001ad8 <HAL_GPIO_Init+0x350>)
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001a68:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad8 <HAL_GPIO_Init+0x350>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	43db      	mvns	r3, r3
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	4013      	ands	r3, r2
 8001a76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d003      	beq.n	8001a8c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a8c:	4a12      	ldr	r2, [pc, #72]	@ (8001ad8 <HAL_GPIO_Init+0x350>)
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	3301      	adds	r3, #1
 8001a96:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	fa22 f303 	lsr.w	r3, r2, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	f47f ae78 	bne.w	8001798 <HAL_GPIO_Init+0x10>
  }
}
 8001aa8:	bf00      	nop
 8001aaa:	bf00      	nop
 8001aac:	371c      	adds	r7, #28
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40010000 	.word	0x40010000
 8001ac0:	48000400 	.word	0x48000400
 8001ac4:	48000800 	.word	0x48000800
 8001ac8:	48000c00 	.word	0x48000c00
 8001acc:	48001000 	.word	0x48001000
 8001ad0:	48001400 	.word	0x48001400
 8001ad4:	48001800 	.word	0x48001800
 8001ad8:	40010400 	.word	0x40010400

08001adc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	807b      	strh	r3, [r7, #2]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001aec:	787b      	ldrb	r3, [r7, #1]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d003      	beq.n	8001afa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001af2:	887a      	ldrh	r2, [r7, #2]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001af8:	e002      	b.n	8001b00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001afa:	887a      	ldrh	r2, [r7, #2]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b00:	bf00      	nop
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e08d      	b.n	8001c3a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d106      	bne.n	8001b38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7fe fdc2 	bl	80006bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2224      	movs	r2, #36	@ 0x24
 8001b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f022 0201 	bic.w	r2, r2, #1
 8001b4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685a      	ldr	r2, [r3, #4]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001b5c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001b6c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d107      	bne.n	8001b86 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	689a      	ldr	r2, [r3, #8]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	e006      	b.n	8001b94 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	689a      	ldr	r2, [r3, #8]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001b92:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d108      	bne.n	8001bae <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	685a      	ldr	r2, [r3, #4]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001baa:	605a      	str	r2, [r3, #4]
 8001bac:	e007      	b.n	8001bbe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001bbc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	6812      	ldr	r2, [r2, #0]
 8001bc8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001bcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bd0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	68da      	ldr	r2, [r3, #12]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001be0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	691a      	ldr	r2, [r3, #16]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	69d9      	ldr	r1, [r3, #28]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a1a      	ldr	r2, [r3, #32]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f042 0201 	orr.w	r2, r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2220      	movs	r2, #32
 8001c26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2200      	movs	r2, #0
 8001c34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
	...

08001c44 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b088      	sub	sp, #32
 8001c48:	af02      	add	r7, sp, #8
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	607a      	str	r2, [r7, #4]
 8001c4e:	461a      	mov	r2, r3
 8001c50:	460b      	mov	r3, r1
 8001c52:	817b      	strh	r3, [r7, #10]
 8001c54:	4613      	mov	r3, r2
 8001c56:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b20      	cmp	r3, #32
 8001c62:	f040 80fd 	bne.w	8001e60 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d101      	bne.n	8001c74 <HAL_I2C_Master_Transmit+0x30>
 8001c70:	2302      	movs	r3, #2
 8001c72:	e0f6      	b.n	8001e62 <HAL_I2C_Master_Transmit+0x21e>
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2201      	movs	r2, #1
 8001c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001c7c:	f7ff fbc0 	bl	8001400 <HAL_GetTick>
 8001c80:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	9300      	str	r3, [sp, #0]
 8001c86:	2319      	movs	r3, #25
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c8e:	68f8      	ldr	r0, [r7, #12]
 8001c90:	f000 fa08 	bl	80020a4 <I2C_WaitOnFlagUntilTimeout>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e0e1      	b.n	8001e62 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2221      	movs	r2, #33	@ 0x21
 8001ca2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2210      	movs	r2, #16
 8001caa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	893a      	ldrh	r2, [r7, #8]
 8001cbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	2bff      	cmp	r3, #255	@ 0xff
 8001cce:	d906      	bls.n	8001cde <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	22ff      	movs	r2, #255	@ 0xff
 8001cd4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001cd6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cda:	617b      	str	r3, [r7, #20]
 8001cdc:	e007      	b.n	8001cee <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ce2:	b29a      	uxth	r2, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001ce8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cec:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d024      	beq.n	8001d40 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfa:	781a      	ldrb	r2, [r3, #0]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d06:	1c5a      	adds	r2, r3, #1
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	3b01      	subs	r3, #1
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	8979      	ldrh	r1, [r7, #10]
 8001d32:	4b4e      	ldr	r3, [pc, #312]	@ (8001e6c <HAL_I2C_Master_Transmit+0x228>)
 8001d34:	9300      	str	r3, [sp, #0]
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	68f8      	ldr	r0, [r7, #12]
 8001d3a:	f000 fb77 	bl	800242c <I2C_TransferConfig>
 8001d3e:	e066      	b.n	8001e0e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d44:	b2da      	uxtb	r2, r3
 8001d46:	8979      	ldrh	r1, [r7, #10]
 8001d48:	4b48      	ldr	r3, [pc, #288]	@ (8001e6c <HAL_I2C_Master_Transmit+0x228>)
 8001d4a:	9300      	str	r3, [sp, #0]
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	68f8      	ldr	r0, [r7, #12]
 8001d50:	f000 fb6c 	bl	800242c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001d54:	e05b      	b.n	8001e0e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	6a39      	ldr	r1, [r7, #32]
 8001d5a:	68f8      	ldr	r0, [r7, #12]
 8001d5c:	f000 f9fb 	bl	8002156 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e07b      	b.n	8001e62 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6e:	781a      	ldrb	r2, [r3, #0]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d7a:	1c5a      	adds	r2, r3, #1
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	3b01      	subs	r3, #1
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d92:	3b01      	subs	r3, #1
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d034      	beq.n	8001e0e <HAL_I2C_Master_Transmit+0x1ca>
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d130      	bne.n	8001e0e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	9300      	str	r3, [sp, #0]
 8001db0:	6a3b      	ldr	r3, [r7, #32]
 8001db2:	2200      	movs	r2, #0
 8001db4:	2180      	movs	r1, #128	@ 0x80
 8001db6:	68f8      	ldr	r0, [r7, #12]
 8001db8:	f000 f974 	bl	80020a4 <I2C_WaitOnFlagUntilTimeout>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e04d      	b.n	8001e62 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	2bff      	cmp	r3, #255	@ 0xff
 8001dce:	d90e      	bls.n	8001dee <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	22ff      	movs	r2, #255	@ 0xff
 8001dd4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	8979      	ldrh	r1, [r7, #10]
 8001dde:	2300      	movs	r3, #0
 8001de0:	9300      	str	r3, [sp, #0]
 8001de2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001de6:	68f8      	ldr	r0, [r7, #12]
 8001de8:	f000 fb20 	bl	800242c <I2C_TransferConfig>
 8001dec:	e00f      	b.n	8001e0e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	8979      	ldrh	r1, [r7, #10]
 8001e00:	2300      	movs	r3, #0
 8001e02:	9300      	str	r3, [sp, #0]
 8001e04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e08:	68f8      	ldr	r0, [r7, #12]
 8001e0a:	f000 fb0f 	bl	800242c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d19e      	bne.n	8001d56 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e18:	693a      	ldr	r2, [r7, #16]
 8001e1a:	6a39      	ldr	r1, [r7, #32]
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	f000 f9e1 	bl	80021e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e01a      	b.n	8001e62 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2220      	movs	r2, #32
 8001e32:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	6859      	ldr	r1, [r3, #4]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e70 <HAL_I2C_Master_Transmit+0x22c>)
 8001e40:	400b      	ands	r3, r1
 8001e42:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2220      	movs	r2, #32
 8001e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2200      	movs	r2, #0
 8001e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	e000      	b.n	8001e62 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001e60:	2302      	movs	r3, #2
  }
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	80002000 	.word	0x80002000
 8001e70:	fe00e800 	.word	0xfe00e800

08001e74 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08a      	sub	sp, #40	@ 0x28
 8001e78:	af02      	add	r7, sp, #8
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	607a      	str	r2, [r7, #4]
 8001e7e:	603b      	str	r3, [r7, #0]
 8001e80:	460b      	mov	r3, r1
 8001e82:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	2b20      	cmp	r3, #32
 8001e92:	f040 80de 	bne.w	8002052 <HAL_I2C_IsDeviceReady+0x1de>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ea0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ea4:	d101      	bne.n	8001eaa <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	e0d4      	b.n	8002054 <HAL_I2C_IsDeviceReady+0x1e0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d101      	bne.n	8001eb8 <HAL_I2C_IsDeviceReady+0x44>
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	e0cd      	b.n	8002054 <HAL_I2C_IsDeviceReady+0x1e0>
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2224      	movs	r2, #36	@ 0x24
 8001ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d107      	bne.n	8001ee6 <HAL_I2C_IsDeviceReady+0x72>
 8001ed6:	897b      	ldrh	r3, [r7, #10]
 8001ed8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001edc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ee0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ee4:	e006      	b.n	8001ef4 <HAL_I2C_IsDeviceReady+0x80>
 8001ee6:	897b      	ldrh	r3, [r7, #10]
 8001ee8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001eec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ef0:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8001ef4:	68fa      	ldr	r2, [r7, #12]
 8001ef6:	6812      	ldr	r2, [r2, #0]
 8001ef8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001efa:	f7ff fa81 	bl	8001400 <HAL_GetTick>
 8001efe:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	699b      	ldr	r3, [r3, #24]
 8001f06:	f003 0320 	and.w	r3, r3, #32
 8001f0a:	2b20      	cmp	r3, #32
 8001f0c:	bf0c      	ite	eq
 8001f0e:	2301      	moveq	r3, #1
 8001f10:	2300      	movne	r3, #0
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	f003 0310 	and.w	r3, r3, #16
 8001f20:	2b10      	cmp	r3, #16
 8001f22:	bf0c      	ite	eq
 8001f24:	2301      	moveq	r3, #1
 8001f26:	2300      	movne	r3, #0
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001f2c:	e034      	b.n	8001f98 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f34:	d01a      	beq.n	8001f6c <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001f36:	f7ff fa63 	bl	8001400 <HAL_GetTick>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	683a      	ldr	r2, [r7, #0]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d302      	bcc.n	8001f4c <HAL_I2C_IsDeviceReady+0xd8>
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d10f      	bne.n	8001f6c <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2220      	movs	r2, #32
 8001f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f58:	f043 0220 	orr.w	r2, r3, #32
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e073      	b.n	8002054 <HAL_I2C_IsDeviceReady+0x1e0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	699b      	ldr	r3, [r3, #24]
 8001f72:	f003 0320 	and.w	r3, r3, #32
 8001f76:	2b20      	cmp	r3, #32
 8001f78:	bf0c      	ite	eq
 8001f7a:	2301      	moveq	r3, #1
 8001f7c:	2300      	movne	r3, #0
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	f003 0310 	and.w	r3, r3, #16
 8001f8c:	2b10      	cmp	r3, #16
 8001f8e:	bf0c      	ite	eq
 8001f90:	2301      	moveq	r3, #1
 8001f92:	2300      	movne	r3, #0
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001f98:	7ffb      	ldrb	r3, [r7, #31]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d102      	bne.n	8001fa4 <HAL_I2C_IsDeviceReady+0x130>
 8001f9e:	7fbb      	ldrb	r3, [r7, #30]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d0c4      	beq.n	8001f2e <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	f003 0310 	and.w	r3, r3, #16
 8001fae:	2b10      	cmp	r3, #16
 8001fb0:	d024      	beq.n	8001ffc <HAL_I2C_IsDeviceReady+0x188>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001fb2:	69bb      	ldr	r3, [r7, #24]
 8001fb4:	9300      	str	r3, [sp, #0]
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	2120      	movs	r1, #32
 8001fbc:	68f8      	ldr	r0, [r7, #12]
 8001fbe:	f000 f871 	bl	80020a4 <I2C_WaitOnFlagUntilTimeout>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d00b      	beq.n	8001fe0 <HAL_I2C_IsDeviceReady+0x16c>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fcc:	2b04      	cmp	r3, #4
 8001fce:	d128      	bne.n	8002022 <HAL_I2C_IsDeviceReady+0x1ae>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2220      	movs	r2, #32
 8001fd6:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	645a      	str	r2, [r3, #68]	@ 0x44
 8001fde:	e020      	b.n	8002022 <HAL_I2C_IsDeviceReady+0x1ae>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2220      	movs	r2, #32
 8001fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	e02b      	b.n	8002054 <HAL_I2C_IsDeviceReady+0x1e0>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2210      	movs	r2, #16
 8002002:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) == HAL_OK)
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	9300      	str	r3, [sp, #0]
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	2200      	movs	r2, #0
 800200c:	2120      	movs	r1, #32
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f000 f848 	bl	80020a4 <I2C_WaitOnFlagUntilTimeout>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d103      	bne.n	8002022 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2220      	movs	r2, #32
 8002020:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	3301      	adds	r3, #1
 8002026:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	429a      	cmp	r2, r3
 800202e:	f63f af4e 	bhi.w	8001ece <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2220      	movs	r2, #32
 8002036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800203e:	f043 0220 	orr.w	r2, r3, #32
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <HAL_I2C_IsDeviceReady+0x1e0>
  }
  else
  {
    return HAL_BUSY;
 8002052:	2302      	movs	r3, #2
  }
}
 8002054:	4618      	mov	r0, r3
 8002056:	3720      	adds	r7, #32
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	699b      	ldr	r3, [r3, #24]
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b02      	cmp	r3, #2
 8002070:	d103      	bne.n	800207a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2200      	movs	r2, #0
 8002078:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	f003 0301 	and.w	r3, r3, #1
 8002084:	2b01      	cmp	r3, #1
 8002086:	d007      	beq.n	8002098 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	699a      	ldr	r2, [r3, #24]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f042 0201 	orr.w	r2, r2, #1
 8002096:	619a      	str	r2, [r3, #24]
  }
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	603b      	str	r3, [r7, #0]
 80020b0:	4613      	mov	r3, r2
 80020b2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020b4:	e03b      	b.n	800212e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	6839      	ldr	r1, [r7, #0]
 80020ba:	68f8      	ldr	r0, [r7, #12]
 80020bc:	f000 f8d6 	bl	800226c <I2C_IsErrorOccurred>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e041      	b.n	800214e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d0:	d02d      	beq.n	800212e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020d2:	f7ff f995 	bl	8001400 <HAL_GetTick>
 80020d6:	4602      	mov	r2, r0
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	683a      	ldr	r2, [r7, #0]
 80020de:	429a      	cmp	r2, r3
 80020e0:	d302      	bcc.n	80020e8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d122      	bne.n	800212e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	699a      	ldr	r2, [r3, #24]
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	4013      	ands	r3, r2
 80020f2:	68ba      	ldr	r2, [r7, #8]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	bf0c      	ite	eq
 80020f8:	2301      	moveq	r3, #1
 80020fa:	2300      	movne	r3, #0
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	461a      	mov	r2, r3
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	429a      	cmp	r2, r3
 8002104:	d113      	bne.n	800212e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800210a:	f043 0220 	orr.w	r2, r3, #32
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2220      	movs	r2, #32
 8002116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e00f      	b.n	800214e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	699a      	ldr	r2, [r3, #24]
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	4013      	ands	r3, r2
 8002138:	68ba      	ldr	r2, [r7, #8]
 800213a:	429a      	cmp	r2, r3
 800213c:	bf0c      	ite	eq
 800213e:	2301      	moveq	r3, #1
 8002140:	2300      	movne	r3, #0
 8002142:	b2db      	uxtb	r3, r3
 8002144:	461a      	mov	r2, r3
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	429a      	cmp	r2, r3
 800214a:	d0b4      	beq.n	80020b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b084      	sub	sp, #16
 800215a:	af00      	add	r7, sp, #0
 800215c:	60f8      	str	r0, [r7, #12]
 800215e:	60b9      	str	r1, [r7, #8]
 8002160:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002162:	e033      	b.n	80021cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	68b9      	ldr	r1, [r7, #8]
 8002168:	68f8      	ldr	r0, [r7, #12]
 800216a:	f000 f87f 	bl	800226c <I2C_IsErrorOccurred>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e031      	b.n	80021dc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800217e:	d025      	beq.n	80021cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002180:	f7ff f93e 	bl	8001400 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	68ba      	ldr	r2, [r7, #8]
 800218c:	429a      	cmp	r2, r3
 800218e:	d302      	bcc.n	8002196 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d11a      	bne.n	80021cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d013      	beq.n	80021cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a8:	f043 0220 	orr.w	r2, r3, #32
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2220      	movs	r2, #32
 80021b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2200      	movs	r2, #0
 80021bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e007      	b.n	80021dc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	699b      	ldr	r3, [r3, #24]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d1c4      	bne.n	8002164 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3710      	adds	r7, #16
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021f0:	e02f      	b.n	8002252 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	68b9      	ldr	r1, [r7, #8]
 80021f6:	68f8      	ldr	r0, [r7, #12]
 80021f8:	f000 f838 	bl	800226c <I2C_IsErrorOccurred>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e02d      	b.n	8002262 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002206:	f7ff f8fb 	bl	8001400 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	68ba      	ldr	r2, [r7, #8]
 8002212:	429a      	cmp	r2, r3
 8002214:	d302      	bcc.n	800221c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d11a      	bne.n	8002252 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	f003 0320 	and.w	r3, r3, #32
 8002226:	2b20      	cmp	r3, #32
 8002228:	d013      	beq.n	8002252 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222e:	f043 0220 	orr.w	r2, r3, #32
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2220      	movs	r2, #32
 800223a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e007      	b.n	8002262 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	f003 0320 	and.w	r3, r3, #32
 800225c:	2b20      	cmp	r3, #32
 800225e:	d1c8      	bne.n	80021f2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
	...

0800226c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08a      	sub	sp, #40	@ 0x28
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002278:	2300      	movs	r3, #0
 800227a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002286:	2300      	movs	r3, #0
 8002288:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	f003 0310 	and.w	r3, r3, #16
 8002294:	2b00      	cmp	r3, #0
 8002296:	d068      	beq.n	800236a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2210      	movs	r2, #16
 800229e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80022a0:	e049      	b.n	8002336 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a8:	d045      	beq.n	8002336 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80022aa:	f7ff f8a9 	bl	8001400 <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	68ba      	ldr	r2, [r7, #8]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d302      	bcc.n	80022c0 <I2C_IsErrorOccurred+0x54>
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d13a      	bne.n	8002336 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80022d2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80022e2:	d121      	bne.n	8002328 <I2C_IsErrorOccurred+0xbc>
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80022ea:	d01d      	beq.n	8002328 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80022ec:	7cfb      	ldrb	r3, [r7, #19]
 80022ee:	2b20      	cmp	r3, #32
 80022f0:	d01a      	beq.n	8002328 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002300:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002302:	f7ff f87d 	bl	8001400 <HAL_GetTick>
 8002306:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002308:	e00e      	b.n	8002328 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800230a:	f7ff f879 	bl	8001400 <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b19      	cmp	r3, #25
 8002316:	d907      	bls.n	8002328 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002318:	6a3b      	ldr	r3, [r7, #32]
 800231a:	f043 0320 	orr.w	r3, r3, #32
 800231e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002326:	e006      	b.n	8002336 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	f003 0320 	and.w	r3, r3, #32
 8002332:	2b20      	cmp	r3, #32
 8002334:	d1e9      	bne.n	800230a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	f003 0320 	and.w	r3, r3, #32
 8002340:	2b20      	cmp	r3, #32
 8002342:	d003      	beq.n	800234c <I2C_IsErrorOccurred+0xe0>
 8002344:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002348:	2b00      	cmp	r3, #0
 800234a:	d0aa      	beq.n	80022a2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800234c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002350:	2b00      	cmp	r3, #0
 8002352:	d103      	bne.n	800235c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2220      	movs	r2, #32
 800235a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800235c:	6a3b      	ldr	r3, [r7, #32]
 800235e:	f043 0304 	orr.w	r3, r3, #4
 8002362:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002378:	2b00      	cmp	r3, #0
 800237a:	d00b      	beq.n	8002394 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800237c:	6a3b      	ldr	r3, [r7, #32]
 800237e:	f043 0301 	orr.w	r3, r3, #1
 8002382:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800238c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800239a:	2b00      	cmp	r3, #0
 800239c:	d00b      	beq.n	80023b6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800239e:	6a3b      	ldr	r3, [r7, #32]
 80023a0:	f043 0308 	orr.w	r3, r3, #8
 80023a4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023ae:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d00b      	beq.n	80023d8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80023c0:	6a3b      	ldr	r3, [r7, #32]
 80023c2:	f043 0302 	orr.w	r3, r3, #2
 80023c6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80023d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d01c      	beq.n	800241a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f7ff fe3b 	bl	800205c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6859      	ldr	r1, [r3, #4]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002428 <I2C_IsErrorOccurred+0x1bc>)
 80023f2:	400b      	ands	r3, r1
 80023f4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023fa:	6a3b      	ldr	r3, [r7, #32]
 80023fc:	431a      	orrs	r2, r3
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2220      	movs	r2, #32
 8002406:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800241a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800241e:	4618      	mov	r0, r3
 8002420:	3728      	adds	r7, #40	@ 0x28
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	fe00e800 	.word	0xfe00e800

0800242c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800242c:	b480      	push	{r7}
 800242e:	b087      	sub	sp, #28
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	607b      	str	r3, [r7, #4]
 8002436:	460b      	mov	r3, r1
 8002438:	817b      	strh	r3, [r7, #10]
 800243a:	4613      	mov	r3, r2
 800243c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800243e:	897b      	ldrh	r3, [r7, #10]
 8002440:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002444:	7a7b      	ldrb	r3, [r7, #9]
 8002446:	041b      	lsls	r3, r3, #16
 8002448:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800244c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002452:	6a3b      	ldr	r3, [r7, #32]
 8002454:	4313      	orrs	r3, r2
 8002456:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800245a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	685a      	ldr	r2, [r3, #4]
 8002462:	6a3b      	ldr	r3, [r7, #32]
 8002464:	0d5b      	lsrs	r3, r3, #21
 8002466:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800246a:	4b08      	ldr	r3, [pc, #32]	@ (800248c <I2C_TransferConfig+0x60>)
 800246c:	430b      	orrs	r3, r1
 800246e:	43db      	mvns	r3, r3
 8002470:	ea02 0103 	and.w	r1, r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	697a      	ldr	r2, [r7, #20]
 800247a:	430a      	orrs	r2, r1
 800247c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800247e:	bf00      	nop
 8002480:	371c      	adds	r7, #28
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	03ff63ff 	.word	0x03ff63ff

08002490 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b20      	cmp	r3, #32
 80024a4:	d138      	bne.n	8002518 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d101      	bne.n	80024b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80024b0:	2302      	movs	r3, #2
 80024b2:	e032      	b.n	800251a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2224      	movs	r2, #36	@ 0x24
 80024c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f022 0201 	bic.w	r2, r2, #1
 80024d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80024e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6819      	ldr	r1, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f042 0201 	orr.w	r2, r2, #1
 8002502:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2220      	movs	r2, #32
 8002508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002514:	2300      	movs	r3, #0
 8002516:	e000      	b.n	800251a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002518:	2302      	movs	r3, #2
  }
}
 800251a:	4618      	mov	r0, r3
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002526:	b480      	push	{r7}
 8002528:	b085      	sub	sp, #20
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
 800252e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b20      	cmp	r3, #32
 800253a:	d139      	bne.n	80025b0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002542:	2b01      	cmp	r3, #1
 8002544:	d101      	bne.n	800254a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002546:	2302      	movs	r3, #2
 8002548:	e033      	b.n	80025b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2201      	movs	r2, #1
 800254e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2224      	movs	r2, #36	@ 0x24
 8002556:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f022 0201 	bic.w	r2, r2, #1
 8002568:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002578:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	021b      	lsls	r3, r3, #8
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	4313      	orrs	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	68fa      	ldr	r2, [r7, #12]
 800258a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f042 0201 	orr.w	r2, r2, #1
 800259a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2220      	movs	r2, #32
 80025a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80025ac:	2300      	movs	r3, #0
 80025ae:	e000      	b.n	80025b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80025b0:	2302      	movs	r3, #2
  }
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
	...

080025c0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80025c4:	4b04      	ldr	r3, [pc, #16]	@ (80025d8 <HAL_PWREx_GetVoltageRange+0x18>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	40007000 	.word	0x40007000

080025dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025ea:	d130      	bne.n	800264e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80025ec:	4b23      	ldr	r3, [pc, #140]	@ (800267c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025f8:	d038      	beq.n	800266c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025fa:	4b20      	ldr	r3, [pc, #128]	@ (800267c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002602:	4a1e      	ldr	r2, [pc, #120]	@ (800267c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002604:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002608:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800260a:	4b1d      	ldr	r3, [pc, #116]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2232      	movs	r2, #50	@ 0x32
 8002610:	fb02 f303 	mul.w	r3, r2, r3
 8002614:	4a1b      	ldr	r2, [pc, #108]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002616:	fba2 2303 	umull	r2, r3, r2, r3
 800261a:	0c9b      	lsrs	r3, r3, #18
 800261c:	3301      	adds	r3, #1
 800261e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002620:	e002      	b.n	8002628 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	3b01      	subs	r3, #1
 8002626:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002628:	4b14      	ldr	r3, [pc, #80]	@ (800267c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002630:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002634:	d102      	bne.n	800263c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d1f2      	bne.n	8002622 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800263c:	4b0f      	ldr	r3, [pc, #60]	@ (800267c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002644:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002648:	d110      	bne.n	800266c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e00f      	b.n	800266e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800264e:	4b0b      	ldr	r3, [pc, #44]	@ (800267c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002656:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800265a:	d007      	beq.n	800266c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800265c:	4b07      	ldr	r3, [pc, #28]	@ (800267c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002664:	4a05      	ldr	r2, [pc, #20]	@ (800267c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002666:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800266a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3714      	adds	r7, #20
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	40007000 	.word	0x40007000
 8002680:	20000000 	.word	0x20000000
 8002684:	431bde83 	.word	0x431bde83

08002688 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b088      	sub	sp, #32
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d101      	bne.n	800269a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e3ca      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800269a:	4b97      	ldr	r3, [pc, #604]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f003 030c 	and.w	r3, r3, #12
 80026a2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026a4:	4b94      	ldr	r3, [pc, #592]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	f003 0303 	and.w	r3, r3, #3
 80026ac:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0310 	and.w	r3, r3, #16
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 80e4 	beq.w	8002884 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d007      	beq.n	80026d2 <HAL_RCC_OscConfig+0x4a>
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	2b0c      	cmp	r3, #12
 80026c6:	f040 808b 	bne.w	80027e0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	f040 8087 	bne.w	80027e0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80026d2:	4b89      	ldr	r3, [pc, #548]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d005      	beq.n	80026ea <HAL_RCC_OscConfig+0x62>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e3a2      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6a1a      	ldr	r2, [r3, #32]
 80026ee:	4b82      	ldr	r3, [pc, #520]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0308 	and.w	r3, r3, #8
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d004      	beq.n	8002704 <HAL_RCC_OscConfig+0x7c>
 80026fa:	4b7f      	ldr	r3, [pc, #508]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002702:	e005      	b.n	8002710 <HAL_RCC_OscConfig+0x88>
 8002704:	4b7c      	ldr	r3, [pc, #496]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002706:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800270a:	091b      	lsrs	r3, r3, #4
 800270c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002710:	4293      	cmp	r3, r2
 8002712:	d223      	bcs.n	800275c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	4618      	mov	r0, r3
 800271a:	f000 fd55 	bl	80031c8 <RCC_SetFlashLatencyFromMSIRange>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e383      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002728:	4b73      	ldr	r3, [pc, #460]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a72      	ldr	r2, [pc, #456]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 800272e:	f043 0308 	orr.w	r3, r3, #8
 8002732:	6013      	str	r3, [r2, #0]
 8002734:	4b70      	ldr	r3, [pc, #448]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6a1b      	ldr	r3, [r3, #32]
 8002740:	496d      	ldr	r1, [pc, #436]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002742:	4313      	orrs	r3, r2
 8002744:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002746:	4b6c      	ldr	r3, [pc, #432]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	021b      	lsls	r3, r3, #8
 8002754:	4968      	ldr	r1, [pc, #416]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002756:	4313      	orrs	r3, r2
 8002758:	604b      	str	r3, [r1, #4]
 800275a:	e025      	b.n	80027a8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800275c:	4b66      	ldr	r3, [pc, #408]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a65      	ldr	r2, [pc, #404]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002762:	f043 0308 	orr.w	r3, r3, #8
 8002766:	6013      	str	r3, [r2, #0]
 8002768:	4b63      	ldr	r3, [pc, #396]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	4960      	ldr	r1, [pc, #384]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002776:	4313      	orrs	r3, r2
 8002778:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800277a:	4b5f      	ldr	r3, [pc, #380]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	69db      	ldr	r3, [r3, #28]
 8002786:	021b      	lsls	r3, r3, #8
 8002788:	495b      	ldr	r1, [pc, #364]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 800278a:	4313      	orrs	r3, r2
 800278c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d109      	bne.n	80027a8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a1b      	ldr	r3, [r3, #32]
 8002798:	4618      	mov	r0, r3
 800279a:	f000 fd15 	bl	80031c8 <RCC_SetFlashLatencyFromMSIRange>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e343      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027a8:	f000 fc4a 	bl	8003040 <HAL_RCC_GetSysClockFreq>
 80027ac:	4602      	mov	r2, r0
 80027ae:	4b52      	ldr	r3, [pc, #328]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	091b      	lsrs	r3, r3, #4
 80027b4:	f003 030f 	and.w	r3, r3, #15
 80027b8:	4950      	ldr	r1, [pc, #320]	@ (80028fc <HAL_RCC_OscConfig+0x274>)
 80027ba:	5ccb      	ldrb	r3, [r1, r3]
 80027bc:	f003 031f 	and.w	r3, r3, #31
 80027c0:	fa22 f303 	lsr.w	r3, r2, r3
 80027c4:	4a4e      	ldr	r2, [pc, #312]	@ (8002900 <HAL_RCC_OscConfig+0x278>)
 80027c6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80027c8:	4b4e      	ldr	r3, [pc, #312]	@ (8002904 <HAL_RCC_OscConfig+0x27c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7fe fdc7 	bl	8001360 <HAL_InitTick>
 80027d2:	4603      	mov	r3, r0
 80027d4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d052      	beq.n	8002882 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80027dc:	7bfb      	ldrb	r3, [r7, #15]
 80027de:	e327      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d032      	beq.n	800284e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80027e8:	4b43      	ldr	r3, [pc, #268]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a42      	ldr	r2, [pc, #264]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80027ee:	f043 0301 	orr.w	r3, r3, #1
 80027f2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027f4:	f7fe fe04 	bl	8001400 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027fc:	f7fe fe00 	bl	8001400 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e310      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800280e:	4b3a      	ldr	r3, [pc, #232]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d0f0      	beq.n	80027fc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800281a:	4b37      	ldr	r3, [pc, #220]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a36      	ldr	r2, [pc, #216]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002820:	f043 0308 	orr.w	r3, r3, #8
 8002824:	6013      	str	r3, [r2, #0]
 8002826:	4b34      	ldr	r3, [pc, #208]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	4931      	ldr	r1, [pc, #196]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002834:	4313      	orrs	r3, r2
 8002836:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002838:	4b2f      	ldr	r3, [pc, #188]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	69db      	ldr	r3, [r3, #28]
 8002844:	021b      	lsls	r3, r3, #8
 8002846:	492c      	ldr	r1, [pc, #176]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002848:	4313      	orrs	r3, r2
 800284a:	604b      	str	r3, [r1, #4]
 800284c:	e01a      	b.n	8002884 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800284e:	4b2a      	ldr	r3, [pc, #168]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a29      	ldr	r2, [pc, #164]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002854:	f023 0301 	bic.w	r3, r3, #1
 8002858:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800285a:	f7fe fdd1 	bl	8001400 <HAL_GetTick>
 800285e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002860:	e008      	b.n	8002874 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002862:	f7fe fdcd 	bl	8001400 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e2dd      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002874:	4b20      	ldr	r3, [pc, #128]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1f0      	bne.n	8002862 <HAL_RCC_OscConfig+0x1da>
 8002880:	e000      	b.n	8002884 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002882:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0301 	and.w	r3, r3, #1
 800288c:	2b00      	cmp	r3, #0
 800288e:	d074      	beq.n	800297a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	2b08      	cmp	r3, #8
 8002894:	d005      	beq.n	80028a2 <HAL_RCC_OscConfig+0x21a>
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	2b0c      	cmp	r3, #12
 800289a:	d10e      	bne.n	80028ba <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	2b03      	cmp	r3, #3
 80028a0:	d10b      	bne.n	80028ba <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028a2:	4b15      	ldr	r3, [pc, #84]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d064      	beq.n	8002978 <HAL_RCC_OscConfig+0x2f0>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d160      	bne.n	8002978 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e2ba      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028c2:	d106      	bne.n	80028d2 <HAL_RCC_OscConfig+0x24a>
 80028c4:	4b0c      	ldr	r3, [pc, #48]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a0b      	ldr	r2, [pc, #44]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80028ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028ce:	6013      	str	r3, [r2, #0]
 80028d0:	e026      	b.n	8002920 <HAL_RCC_OscConfig+0x298>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028da:	d115      	bne.n	8002908 <HAL_RCC_OscConfig+0x280>
 80028dc:	4b06      	ldr	r3, [pc, #24]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a05      	ldr	r2, [pc, #20]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80028e2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028e6:	6013      	str	r3, [r2, #0]
 80028e8:	4b03      	ldr	r3, [pc, #12]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a02      	ldr	r2, [pc, #8]	@ (80028f8 <HAL_RCC_OscConfig+0x270>)
 80028ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028f2:	6013      	str	r3, [r2, #0]
 80028f4:	e014      	b.n	8002920 <HAL_RCC_OscConfig+0x298>
 80028f6:	bf00      	nop
 80028f8:	40021000 	.word	0x40021000
 80028fc:	08005fd4 	.word	0x08005fd4
 8002900:	20000000 	.word	0x20000000
 8002904:	20000004 	.word	0x20000004
 8002908:	4ba0      	ldr	r3, [pc, #640]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a9f      	ldr	r2, [pc, #636]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 800290e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002912:	6013      	str	r3, [r2, #0]
 8002914:	4b9d      	ldr	r3, [pc, #628]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a9c      	ldr	r2, [pc, #624]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 800291a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800291e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d013      	beq.n	8002950 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002928:	f7fe fd6a 	bl	8001400 <HAL_GetTick>
 800292c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800292e:	e008      	b.n	8002942 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002930:	f7fe fd66 	bl	8001400 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b64      	cmp	r3, #100	@ 0x64
 800293c:	d901      	bls.n	8002942 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e276      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002942:	4b92      	ldr	r3, [pc, #584]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d0f0      	beq.n	8002930 <HAL_RCC_OscConfig+0x2a8>
 800294e:	e014      	b.n	800297a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002950:	f7fe fd56 	bl	8001400 <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002958:	f7fe fd52 	bl	8001400 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b64      	cmp	r3, #100	@ 0x64
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e262      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800296a:	4b88      	ldr	r3, [pc, #544]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1f0      	bne.n	8002958 <HAL_RCC_OscConfig+0x2d0>
 8002976:	e000      	b.n	800297a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002978:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	2b00      	cmp	r3, #0
 8002984:	d060      	beq.n	8002a48 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	2b04      	cmp	r3, #4
 800298a:	d005      	beq.n	8002998 <HAL_RCC_OscConfig+0x310>
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	2b0c      	cmp	r3, #12
 8002990:	d119      	bne.n	80029c6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	2b02      	cmp	r3, #2
 8002996:	d116      	bne.n	80029c6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002998:	4b7c      	ldr	r3, [pc, #496]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d005      	beq.n	80029b0 <HAL_RCC_OscConfig+0x328>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d101      	bne.n	80029b0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e23f      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b0:	4b76      	ldr	r3, [pc, #472]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	061b      	lsls	r3, r3, #24
 80029be:	4973      	ldr	r1, [pc, #460]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029c4:	e040      	b.n	8002a48 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d023      	beq.n	8002a16 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029ce:	4b6f      	ldr	r3, [pc, #444]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a6e      	ldr	r2, [pc, #440]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 80029d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029da:	f7fe fd11 	bl	8001400 <HAL_GetTick>
 80029de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029e0:	e008      	b.n	80029f4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029e2:	f7fe fd0d 	bl	8001400 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e21d      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029f4:	4b65      	ldr	r3, [pc, #404]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d0f0      	beq.n	80029e2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a00:	4b62      	ldr	r3, [pc, #392]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	691b      	ldr	r3, [r3, #16]
 8002a0c:	061b      	lsls	r3, r3, #24
 8002a0e:	495f      	ldr	r1, [pc, #380]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	604b      	str	r3, [r1, #4]
 8002a14:	e018      	b.n	8002a48 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a16:	4b5d      	ldr	r3, [pc, #372]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a5c      	ldr	r2, [pc, #368]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002a1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a22:	f7fe fced 	bl	8001400 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a28:	e008      	b.n	8002a3c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a2a:	f7fe fce9 	bl	8001400 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d901      	bls.n	8002a3c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e1f9      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a3c:	4b53      	ldr	r3, [pc, #332]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d1f0      	bne.n	8002a2a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0308 	and.w	r3, r3, #8
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d03c      	beq.n	8002ace <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	695b      	ldr	r3, [r3, #20]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d01c      	beq.n	8002a96 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a5c:	4b4b      	ldr	r3, [pc, #300]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002a5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a62:	4a4a      	ldr	r2, [pc, #296]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002a64:	f043 0301 	orr.w	r3, r3, #1
 8002a68:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a6c:	f7fe fcc8 	bl	8001400 <HAL_GetTick>
 8002a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a72:	e008      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a74:	f7fe fcc4 	bl	8001400 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d901      	bls.n	8002a86 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e1d4      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a86:	4b41      	ldr	r3, [pc, #260]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d0ef      	beq.n	8002a74 <HAL_RCC_OscConfig+0x3ec>
 8002a94:	e01b      	b.n	8002ace <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a96:	4b3d      	ldr	r3, [pc, #244]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002a98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a9c:	4a3b      	ldr	r2, [pc, #236]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002a9e:	f023 0301 	bic.w	r3, r3, #1
 8002aa2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa6:	f7fe fcab 	bl	8001400 <HAL_GetTick>
 8002aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002aac:	e008      	b.n	8002ac0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002aae:	f7fe fca7 	bl	8001400 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d901      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e1b7      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ac0:	4b32      	ldr	r3, [pc, #200]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002ac2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1ef      	bne.n	8002aae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0304 	and.w	r3, r3, #4
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 80a6 	beq.w	8002c28 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002adc:	2300      	movs	r3, #0
 8002ade:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002ae0:	4b2a      	ldr	r3, [pc, #168]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d10d      	bne.n	8002b08 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aec:	4b27      	ldr	r3, [pc, #156]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af0:	4a26      	ldr	r2, [pc, #152]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002af2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002af6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002af8:	4b24      	ldr	r3, [pc, #144]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b00:	60bb      	str	r3, [r7, #8]
 8002b02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b04:	2301      	movs	r3, #1
 8002b06:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b08:	4b21      	ldr	r3, [pc, #132]	@ (8002b90 <HAL_RCC_OscConfig+0x508>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d118      	bne.n	8002b46 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b14:	4b1e      	ldr	r3, [pc, #120]	@ (8002b90 <HAL_RCC_OscConfig+0x508>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a1d      	ldr	r2, [pc, #116]	@ (8002b90 <HAL_RCC_OscConfig+0x508>)
 8002b1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b20:	f7fe fc6e 	bl	8001400 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b28:	f7fe fc6a 	bl	8001400 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e17a      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b3a:	4b15      	ldr	r3, [pc, #84]	@ (8002b90 <HAL_RCC_OscConfig+0x508>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d0f0      	beq.n	8002b28 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d108      	bne.n	8002b60 <HAL_RCC_OscConfig+0x4d8>
 8002b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b54:	4a0d      	ldr	r2, [pc, #52]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002b56:	f043 0301 	orr.w	r3, r3, #1
 8002b5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b5e:	e029      	b.n	8002bb4 <HAL_RCC_OscConfig+0x52c>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	2b05      	cmp	r3, #5
 8002b66:	d115      	bne.n	8002b94 <HAL_RCC_OscConfig+0x50c>
 8002b68:	4b08      	ldr	r3, [pc, #32]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b6e:	4a07      	ldr	r2, [pc, #28]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002b70:	f043 0304 	orr.w	r3, r3, #4
 8002b74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b78:	4b04      	ldr	r3, [pc, #16]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b7e:	4a03      	ldr	r2, [pc, #12]	@ (8002b8c <HAL_RCC_OscConfig+0x504>)
 8002b80:	f043 0301 	orr.w	r3, r3, #1
 8002b84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b88:	e014      	b.n	8002bb4 <HAL_RCC_OscConfig+0x52c>
 8002b8a:	bf00      	nop
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	40007000 	.word	0x40007000
 8002b94:	4b9c      	ldr	r3, [pc, #624]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b9a:	4a9b      	ldr	r2, [pc, #620]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002b9c:	f023 0301 	bic.w	r3, r3, #1
 8002ba0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ba4:	4b98      	ldr	r3, [pc, #608]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002baa:	4a97      	ldr	r2, [pc, #604]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002bac:	f023 0304 	bic.w	r3, r3, #4
 8002bb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d016      	beq.n	8002bea <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bbc:	f7fe fc20 	bl	8001400 <HAL_GetTick>
 8002bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bc2:	e00a      	b.n	8002bda <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bc4:	f7fe fc1c 	bl	8001400 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e12a      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bda:	4b8b      	ldr	r3, [pc, #556]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d0ed      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x53c>
 8002be8:	e015      	b.n	8002c16 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bea:	f7fe fc09 	bl	8001400 <HAL_GetTick>
 8002bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bf0:	e00a      	b.n	8002c08 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bf2:	f7fe fc05 	bl	8001400 <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d901      	bls.n	8002c08 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e113      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c08:	4b7f      	ldr	r3, [pc, #508]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1ed      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c16:	7ffb      	ldrb	r3, [r7, #31]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d105      	bne.n	8002c28 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c1c:	4b7a      	ldr	r3, [pc, #488]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c20:	4a79      	ldr	r2, [pc, #484]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002c22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c26:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f000 80fe 	beq.w	8002e2e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	f040 80d0 	bne.w	8002ddc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002c3c:	4b72      	ldr	r3, [pc, #456]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	f003 0203 	and.w	r2, r3, #3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d130      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5a:	3b01      	subs	r3, #1
 8002c5c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d127      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c6c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d11f      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c7c:	2a07      	cmp	r2, #7
 8002c7e:	bf14      	ite	ne
 8002c80:	2201      	movne	r2, #1
 8002c82:	2200      	moveq	r2, #0
 8002c84:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d113      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c94:	085b      	lsrs	r3, r3, #1
 8002c96:	3b01      	subs	r3, #1
 8002c98:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d109      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca8:	085b      	lsrs	r3, r3, #1
 8002caa:	3b01      	subs	r3, #1
 8002cac:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d06e      	beq.n	8002d90 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	2b0c      	cmp	r3, #12
 8002cb6:	d069      	beq.n	8002d8c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002cb8:	4b53      	ldr	r3, [pc, #332]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d105      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002cc4:	4b50      	ldr	r3, [pc, #320]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e0ad      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002cd4:	4b4c      	ldr	r3, [pc, #304]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a4b      	ldr	r2, [pc, #300]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002cda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002cde:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ce0:	f7fe fb8e 	bl	8001400 <HAL_GetTick>
 8002ce4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ce6:	e008      	b.n	8002cfa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce8:	f7fe fb8a 	bl	8001400 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e09a      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cfa:	4b43      	ldr	r3, [pc, #268]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1f0      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d06:	4b40      	ldr	r3, [pc, #256]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002d08:	68da      	ldr	r2, [r3, #12]
 8002d0a:	4b40      	ldr	r3, [pc, #256]	@ (8002e0c <HAL_RCC_OscConfig+0x784>)
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d16:	3a01      	subs	r2, #1
 8002d18:	0112      	lsls	r2, r2, #4
 8002d1a:	4311      	orrs	r1, r2
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002d20:	0212      	lsls	r2, r2, #8
 8002d22:	4311      	orrs	r1, r2
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d28:	0852      	lsrs	r2, r2, #1
 8002d2a:	3a01      	subs	r2, #1
 8002d2c:	0552      	lsls	r2, r2, #21
 8002d2e:	4311      	orrs	r1, r2
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002d34:	0852      	lsrs	r2, r2, #1
 8002d36:	3a01      	subs	r2, #1
 8002d38:	0652      	lsls	r2, r2, #25
 8002d3a:	4311      	orrs	r1, r2
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002d40:	0912      	lsrs	r2, r2, #4
 8002d42:	0452      	lsls	r2, r2, #17
 8002d44:	430a      	orrs	r2, r1
 8002d46:	4930      	ldr	r1, [pc, #192]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002d4c:	4b2e      	ldr	r3, [pc, #184]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a2d      	ldr	r2, [pc, #180]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002d52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d56:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d58:	4b2b      	ldr	r3, [pc, #172]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	4a2a      	ldr	r2, [pc, #168]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002d5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d62:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d64:	f7fe fb4c 	bl	8001400 <HAL_GetTick>
 8002d68:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d6a:	e008      	b.n	8002d7e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d6c:	f7fe fb48 	bl	8001400 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d901      	bls.n	8002d7e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e058      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d7e:	4b22      	ldr	r3, [pc, #136]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d0f0      	beq.n	8002d6c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d8a:	e050      	b.n	8002e2e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e04f      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d90:	4b1d      	ldr	r3, [pc, #116]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d148      	bne.n	8002e2e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a19      	ldr	r2, [pc, #100]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002da2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002da6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002da8:	4b17      	ldr	r3, [pc, #92]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	4a16      	ldr	r2, [pc, #88]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002dae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002db2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002db4:	f7fe fb24 	bl	8001400 <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dba:	e008      	b.n	8002dce <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dbc:	f7fe fb20 	bl	8001400 <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e030      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dce:	4b0e      	ldr	r3, [pc, #56]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d0f0      	beq.n	8002dbc <HAL_RCC_OscConfig+0x734>
 8002dda:	e028      	b.n	8002e2e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	2b0c      	cmp	r3, #12
 8002de0:	d023      	beq.n	8002e2a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002de2:	4b09      	ldr	r3, [pc, #36]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a08      	ldr	r2, [pc, #32]	@ (8002e08 <HAL_RCC_OscConfig+0x780>)
 8002de8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dee:	f7fe fb07 	bl	8001400 <HAL_GetTick>
 8002df2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002df4:	e00c      	b.n	8002e10 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df6:	f7fe fb03 	bl	8001400 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d905      	bls.n	8002e10 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e013      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e10:	4b09      	ldr	r3, [pc, #36]	@ (8002e38 <HAL_RCC_OscConfig+0x7b0>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d1ec      	bne.n	8002df6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e1c:	4b06      	ldr	r3, [pc, #24]	@ (8002e38 <HAL_RCC_OscConfig+0x7b0>)
 8002e1e:	68da      	ldr	r2, [r3, #12]
 8002e20:	4905      	ldr	r1, [pc, #20]	@ (8002e38 <HAL_RCC_OscConfig+0x7b0>)
 8002e22:	4b06      	ldr	r3, [pc, #24]	@ (8002e3c <HAL_RCC_OscConfig+0x7b4>)
 8002e24:	4013      	ands	r3, r2
 8002e26:	60cb      	str	r3, [r1, #12]
 8002e28:	e001      	b.n	8002e2e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e000      	b.n	8002e30 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3720      	adds	r7, #32
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40021000 	.word	0x40021000
 8002e3c:	feeefffc 	.word	0xfeeefffc

08002e40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d101      	bne.n	8002e54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e0e7      	b.n	8003024 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e54:	4b75      	ldr	r3, [pc, #468]	@ (800302c <HAL_RCC_ClockConfig+0x1ec>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0307 	and.w	r3, r3, #7
 8002e5c:	683a      	ldr	r2, [r7, #0]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d910      	bls.n	8002e84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e62:	4b72      	ldr	r3, [pc, #456]	@ (800302c <HAL_RCC_ClockConfig+0x1ec>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f023 0207 	bic.w	r2, r3, #7
 8002e6a:	4970      	ldr	r1, [pc, #448]	@ (800302c <HAL_RCC_ClockConfig+0x1ec>)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e72:	4b6e      	ldr	r3, [pc, #440]	@ (800302c <HAL_RCC_ClockConfig+0x1ec>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0307 	and.w	r3, r3, #7
 8002e7a:	683a      	ldr	r2, [r7, #0]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d001      	beq.n	8002e84 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e0cf      	b.n	8003024 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d010      	beq.n	8002eb2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	689a      	ldr	r2, [r3, #8]
 8002e94:	4b66      	ldr	r3, [pc, #408]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d908      	bls.n	8002eb2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ea0:	4b63      	ldr	r3, [pc, #396]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	4960      	ldr	r1, [pc, #384]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d04c      	beq.n	8002f58 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b03      	cmp	r3, #3
 8002ec4:	d107      	bne.n	8002ed6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ec6:	4b5a      	ldr	r3, [pc, #360]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d121      	bne.n	8002f16 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e0a6      	b.n	8003024 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d107      	bne.n	8002eee <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ede:	4b54      	ldr	r3, [pc, #336]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d115      	bne.n	8002f16 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e09a      	b.n	8003024 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d107      	bne.n	8002f06 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ef6:	4b4e      	ldr	r3, [pc, #312]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d109      	bne.n	8002f16 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e08e      	b.n	8003024 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f06:	4b4a      	ldr	r3, [pc, #296]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e086      	b.n	8003024 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f16:	4b46      	ldr	r3, [pc, #280]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f023 0203 	bic.w	r2, r3, #3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	4943      	ldr	r1, [pc, #268]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002f24:	4313      	orrs	r3, r2
 8002f26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f28:	f7fe fa6a 	bl	8001400 <HAL_GetTick>
 8002f2c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f2e:	e00a      	b.n	8002f46 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f30:	f7fe fa66 	bl	8001400 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e06e      	b.n	8003024 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f46:	4b3a      	ldr	r3, [pc, #232]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f003 020c 	and.w	r2, r3, #12
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d1eb      	bne.n	8002f30 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0302 	and.w	r3, r3, #2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d010      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689a      	ldr	r2, [r3, #8]
 8002f68:	4b31      	ldr	r3, [pc, #196]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d208      	bcs.n	8002f86 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f74:	4b2e      	ldr	r3, [pc, #184]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	492b      	ldr	r1, [pc, #172]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f86:	4b29      	ldr	r3, [pc, #164]	@ (800302c <HAL_RCC_ClockConfig+0x1ec>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	683a      	ldr	r2, [r7, #0]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d210      	bcs.n	8002fb6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f94:	4b25      	ldr	r3, [pc, #148]	@ (800302c <HAL_RCC_ClockConfig+0x1ec>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f023 0207 	bic.w	r2, r3, #7
 8002f9c:	4923      	ldr	r1, [pc, #140]	@ (800302c <HAL_RCC_ClockConfig+0x1ec>)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fa4:	4b21      	ldr	r3, [pc, #132]	@ (800302c <HAL_RCC_ClockConfig+0x1ec>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d001      	beq.n	8002fb6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e036      	b.n	8003024 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0304 	and.w	r3, r3, #4
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d008      	beq.n	8002fd4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	4918      	ldr	r1, [pc, #96]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0308 	and.w	r3, r3, #8
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d009      	beq.n	8002ff4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fe0:	4b13      	ldr	r3, [pc, #76]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	4910      	ldr	r1, [pc, #64]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ff4:	f000 f824 	bl	8003040 <HAL_RCC_GetSysClockFreq>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8003030 <HAL_RCC_ClockConfig+0x1f0>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	091b      	lsrs	r3, r3, #4
 8003000:	f003 030f 	and.w	r3, r3, #15
 8003004:	490b      	ldr	r1, [pc, #44]	@ (8003034 <HAL_RCC_ClockConfig+0x1f4>)
 8003006:	5ccb      	ldrb	r3, [r1, r3]
 8003008:	f003 031f 	and.w	r3, r3, #31
 800300c:	fa22 f303 	lsr.w	r3, r2, r3
 8003010:	4a09      	ldr	r2, [pc, #36]	@ (8003038 <HAL_RCC_ClockConfig+0x1f8>)
 8003012:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003014:	4b09      	ldr	r3, [pc, #36]	@ (800303c <HAL_RCC_ClockConfig+0x1fc>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4618      	mov	r0, r3
 800301a:	f7fe f9a1 	bl	8001360 <HAL_InitTick>
 800301e:	4603      	mov	r3, r0
 8003020:	72fb      	strb	r3, [r7, #11]

  return status;
 8003022:	7afb      	ldrb	r3, [r7, #11]
}
 8003024:	4618      	mov	r0, r3
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	40022000 	.word	0x40022000
 8003030:	40021000 	.word	0x40021000
 8003034:	08005fd4 	.word	0x08005fd4
 8003038:	20000000 	.word	0x20000000
 800303c:	20000004 	.word	0x20000004

08003040 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003040:	b480      	push	{r7}
 8003042:	b089      	sub	sp, #36	@ 0x24
 8003044:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003046:	2300      	movs	r3, #0
 8003048:	61fb      	str	r3, [r7, #28]
 800304a:	2300      	movs	r3, #0
 800304c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800304e:	4b3e      	ldr	r3, [pc, #248]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x108>)
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f003 030c 	and.w	r3, r3, #12
 8003056:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003058:	4b3b      	ldr	r3, [pc, #236]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x108>)
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	f003 0303 	and.w	r3, r3, #3
 8003060:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d005      	beq.n	8003074 <HAL_RCC_GetSysClockFreq+0x34>
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	2b0c      	cmp	r3, #12
 800306c:	d121      	bne.n	80030b2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d11e      	bne.n	80030b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003074:	4b34      	ldr	r3, [pc, #208]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x108>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0308 	and.w	r3, r3, #8
 800307c:	2b00      	cmp	r3, #0
 800307e:	d107      	bne.n	8003090 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003080:	4b31      	ldr	r3, [pc, #196]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x108>)
 8003082:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003086:	0a1b      	lsrs	r3, r3, #8
 8003088:	f003 030f 	and.w	r3, r3, #15
 800308c:	61fb      	str	r3, [r7, #28]
 800308e:	e005      	b.n	800309c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003090:	4b2d      	ldr	r3, [pc, #180]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x108>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	091b      	lsrs	r3, r3, #4
 8003096:	f003 030f 	and.w	r3, r3, #15
 800309a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800309c:	4a2b      	ldr	r2, [pc, #172]	@ (800314c <HAL_RCC_GetSysClockFreq+0x10c>)
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030a4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d10d      	bne.n	80030c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030b0:	e00a      	b.n	80030c8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d102      	bne.n	80030be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80030b8:	4b25      	ldr	r3, [pc, #148]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x110>)
 80030ba:	61bb      	str	r3, [r7, #24]
 80030bc:	e004      	b.n	80030c8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	d101      	bne.n	80030c8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80030c4:	4b23      	ldr	r3, [pc, #140]	@ (8003154 <HAL_RCC_GetSysClockFreq+0x114>)
 80030c6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	2b0c      	cmp	r3, #12
 80030cc:	d134      	bne.n	8003138 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x108>)
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f003 0303 	and.w	r3, r3, #3
 80030d6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d003      	beq.n	80030e6 <HAL_RCC_GetSysClockFreq+0xa6>
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	2b03      	cmp	r3, #3
 80030e2:	d003      	beq.n	80030ec <HAL_RCC_GetSysClockFreq+0xac>
 80030e4:	e005      	b.n	80030f2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80030e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x110>)
 80030e8:	617b      	str	r3, [r7, #20]
      break;
 80030ea:	e005      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80030ec:	4b19      	ldr	r3, [pc, #100]	@ (8003154 <HAL_RCC_GetSysClockFreq+0x114>)
 80030ee:	617b      	str	r3, [r7, #20]
      break;
 80030f0:	e002      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	617b      	str	r3, [r7, #20]
      break;
 80030f6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030f8:	4b13      	ldr	r3, [pc, #76]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x108>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	091b      	lsrs	r3, r3, #4
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	3301      	adds	r3, #1
 8003104:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003106:	4b10      	ldr	r3, [pc, #64]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x108>)
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	0a1b      	lsrs	r3, r3, #8
 800310c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003110:	697a      	ldr	r2, [r7, #20]
 8003112:	fb03 f202 	mul.w	r2, r3, r2
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	fbb2 f3f3 	udiv	r3, r2, r3
 800311c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800311e:	4b0a      	ldr	r3, [pc, #40]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x108>)
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	0e5b      	lsrs	r3, r3, #25
 8003124:	f003 0303 	and.w	r3, r3, #3
 8003128:	3301      	adds	r3, #1
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800312e:	697a      	ldr	r2, [r7, #20]
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	fbb2 f3f3 	udiv	r3, r2, r3
 8003136:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003138:	69bb      	ldr	r3, [r7, #24]
}
 800313a:	4618      	mov	r0, r3
 800313c:	3724      	adds	r7, #36	@ 0x24
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	40021000 	.word	0x40021000
 800314c:	08005fec 	.word	0x08005fec
 8003150:	00f42400 	.word	0x00f42400
 8003154:	007a1200 	.word	0x007a1200

08003158 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800315c:	4b03      	ldr	r3, [pc, #12]	@ (800316c <HAL_RCC_GetHCLKFreq+0x14>)
 800315e:	681b      	ldr	r3, [r3, #0]
}
 8003160:	4618      	mov	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	20000000 	.word	0x20000000

08003170 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003174:	f7ff fff0 	bl	8003158 <HAL_RCC_GetHCLKFreq>
 8003178:	4602      	mov	r2, r0
 800317a:	4b06      	ldr	r3, [pc, #24]	@ (8003194 <HAL_RCC_GetPCLK1Freq+0x24>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	0a1b      	lsrs	r3, r3, #8
 8003180:	f003 0307 	and.w	r3, r3, #7
 8003184:	4904      	ldr	r1, [pc, #16]	@ (8003198 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003186:	5ccb      	ldrb	r3, [r1, r3]
 8003188:	f003 031f 	and.w	r3, r3, #31
 800318c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003190:	4618      	mov	r0, r3
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40021000 	.word	0x40021000
 8003198:	08005fe4 	.word	0x08005fe4

0800319c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80031a0:	f7ff ffda 	bl	8003158 <HAL_RCC_GetHCLKFreq>
 80031a4:	4602      	mov	r2, r0
 80031a6:	4b06      	ldr	r3, [pc, #24]	@ (80031c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	0adb      	lsrs	r3, r3, #11
 80031ac:	f003 0307 	and.w	r3, r3, #7
 80031b0:	4904      	ldr	r1, [pc, #16]	@ (80031c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80031b2:	5ccb      	ldrb	r3, [r1, r3]
 80031b4:	f003 031f 	and.w	r3, r3, #31
 80031b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031bc:	4618      	mov	r0, r3
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	40021000 	.word	0x40021000
 80031c4:	08005fe4 	.word	0x08005fe4

080031c8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b086      	sub	sp, #24
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80031d0:	2300      	movs	r3, #0
 80031d2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80031d4:	4b2a      	ldr	r3, [pc, #168]	@ (8003280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d003      	beq.n	80031e8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80031e0:	f7ff f9ee 	bl	80025c0 <HAL_PWREx_GetVoltageRange>
 80031e4:	6178      	str	r0, [r7, #20]
 80031e6:	e014      	b.n	8003212 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80031e8:	4b25      	ldr	r3, [pc, #148]	@ (8003280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ec:	4a24      	ldr	r2, [pc, #144]	@ (8003280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80031f4:	4b22      	ldr	r3, [pc, #136]	@ (8003280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031fc:	60fb      	str	r3, [r7, #12]
 80031fe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003200:	f7ff f9de 	bl	80025c0 <HAL_PWREx_GetVoltageRange>
 8003204:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003206:	4b1e      	ldr	r3, [pc, #120]	@ (8003280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800320a:	4a1d      	ldr	r2, [pc, #116]	@ (8003280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800320c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003210:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003218:	d10b      	bne.n	8003232 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b80      	cmp	r3, #128	@ 0x80
 800321e:	d919      	bls.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2ba0      	cmp	r3, #160	@ 0xa0
 8003224:	d902      	bls.n	800322c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003226:	2302      	movs	r3, #2
 8003228:	613b      	str	r3, [r7, #16]
 800322a:	e013      	b.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800322c:	2301      	movs	r3, #1
 800322e:	613b      	str	r3, [r7, #16]
 8003230:	e010      	b.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2b80      	cmp	r3, #128	@ 0x80
 8003236:	d902      	bls.n	800323e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003238:	2303      	movs	r3, #3
 800323a:	613b      	str	r3, [r7, #16]
 800323c:	e00a      	b.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2b80      	cmp	r3, #128	@ 0x80
 8003242:	d102      	bne.n	800324a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003244:	2302      	movs	r3, #2
 8003246:	613b      	str	r3, [r7, #16]
 8003248:	e004      	b.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2b70      	cmp	r3, #112	@ 0x70
 800324e:	d101      	bne.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003250:	2301      	movs	r3, #1
 8003252:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003254:	4b0b      	ldr	r3, [pc, #44]	@ (8003284 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f023 0207 	bic.w	r2, r3, #7
 800325c:	4909      	ldr	r1, [pc, #36]	@ (8003284 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	4313      	orrs	r3, r2
 8003262:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003264:	4b07      	ldr	r3, [pc, #28]	@ (8003284 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0307 	and.w	r3, r3, #7
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	429a      	cmp	r2, r3
 8003270:	d001      	beq.n	8003276 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e000      	b.n	8003278 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3718      	adds	r7, #24
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	40021000 	.word	0x40021000
 8003284:	40022000 	.word	0x40022000

08003288 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003290:	2300      	movs	r3, #0
 8003292:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003294:	2300      	movs	r3, #0
 8003296:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d041      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032a8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80032ac:	d02a      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80032ae:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80032b2:	d824      	bhi.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032b4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032b8:	d008      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80032ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032be:	d81e      	bhi.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d00a      	beq.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x52>
 80032c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032c8:	d010      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032ca:	e018      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032cc:	4b86      	ldr	r3, [pc, #536]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	4a85      	ldr	r2, [pc, #532]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032d6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032d8:	e015      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	3304      	adds	r3, #4
 80032de:	2100      	movs	r1, #0
 80032e0:	4618      	mov	r0, r3
 80032e2:	f000 fabb 	bl	800385c <RCCEx_PLLSAI1_Config>
 80032e6:	4603      	mov	r3, r0
 80032e8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032ea:	e00c      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3320      	adds	r3, #32
 80032f0:	2100      	movs	r1, #0
 80032f2:	4618      	mov	r0, r3
 80032f4:	f000 fba6 	bl	8003a44 <RCCEx_PLLSAI2_Config>
 80032f8:	4603      	mov	r3, r0
 80032fa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032fc:	e003      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	74fb      	strb	r3, [r7, #19]
      break;
 8003302:	e000      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003304:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003306:	7cfb      	ldrb	r3, [r7, #19]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d10b      	bne.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800330c:	4b76      	ldr	r3, [pc, #472]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800330e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003312:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800331a:	4973      	ldr	r1, [pc, #460]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800331c:	4313      	orrs	r3, r2
 800331e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003322:	e001      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003324:	7cfb      	ldrb	r3, [r7, #19]
 8003326:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d041      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003338:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800333c:	d02a      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800333e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003342:	d824      	bhi.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003344:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003348:	d008      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800334a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800334e:	d81e      	bhi.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00a      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003354:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003358:	d010      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800335a:	e018      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800335c:	4b62      	ldr	r3, [pc, #392]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	4a61      	ldr	r2, [pc, #388]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003362:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003366:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003368:	e015      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	3304      	adds	r3, #4
 800336e:	2100      	movs	r1, #0
 8003370:	4618      	mov	r0, r3
 8003372:	f000 fa73 	bl	800385c <RCCEx_PLLSAI1_Config>
 8003376:	4603      	mov	r3, r0
 8003378:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800337a:	e00c      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3320      	adds	r3, #32
 8003380:	2100      	movs	r1, #0
 8003382:	4618      	mov	r0, r3
 8003384:	f000 fb5e 	bl	8003a44 <RCCEx_PLLSAI2_Config>
 8003388:	4603      	mov	r3, r0
 800338a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800338c:	e003      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	74fb      	strb	r3, [r7, #19]
      break;
 8003392:	e000      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003394:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003396:	7cfb      	ldrb	r3, [r7, #19]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d10b      	bne.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800339c:	4b52      	ldr	r3, [pc, #328]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800339e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033a2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033aa:	494f      	ldr	r1, [pc, #316]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80033b2:	e001      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033b4:	7cfb      	ldrb	r3, [r7, #19]
 80033b6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	f000 80a0 	beq.w	8003506 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033c6:	2300      	movs	r3, #0
 80033c8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033ca:	4b47      	ldr	r3, [pc, #284]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x152>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e000      	b.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80033da:	2300      	movs	r3, #0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00d      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033e0:	4b41      	ldr	r3, [pc, #260]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e4:	4a40      	ldr	r2, [pc, #256]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80033ec:	4b3e      	ldr	r3, [pc, #248]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033f4:	60bb      	str	r3, [r7, #8]
 80033f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033f8:	2301      	movs	r3, #1
 80033fa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033fc:	4b3b      	ldr	r3, [pc, #236]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a3a      	ldr	r2, [pc, #232]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003402:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003406:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003408:	f7fd fffa 	bl	8001400 <HAL_GetTick>
 800340c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800340e:	e009      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003410:	f7fd fff6 	bl	8001400 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d902      	bls.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	74fb      	strb	r3, [r7, #19]
        break;
 8003422:	e005      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003424:	4b31      	ldr	r3, [pc, #196]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800342c:	2b00      	cmp	r3, #0
 800342e:	d0ef      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003430:	7cfb      	ldrb	r3, [r7, #19]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d15c      	bne.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003436:	4b2c      	ldr	r3, [pc, #176]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003438:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800343c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003440:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d01f      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	429a      	cmp	r2, r3
 8003452:	d019      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003454:	4b24      	ldr	r3, [pc, #144]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800345a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800345e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003460:	4b21      	ldr	r3, [pc, #132]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003466:	4a20      	ldr	r2, [pc, #128]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003468:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800346c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003470:	4b1d      	ldr	r3, [pc, #116]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003476:	4a1c      	ldr	r2, [pc, #112]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003478:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800347c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003480:	4a19      	ldr	r2, [pc, #100]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d016      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003492:	f7fd ffb5 	bl	8001400 <HAL_GetTick>
 8003496:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003498:	e00b      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800349a:	f7fd ffb1 	bl	8001400 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d902      	bls.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	74fb      	strb	r3, [r7, #19]
            break;
 80034b0:	e006      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034b2:	4b0d      	ldr	r3, [pc, #52]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0ec      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80034c0:	7cfb      	ldrb	r3, [r7, #19]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10c      	bne.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034c6:	4b08      	ldr	r3, [pc, #32]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034d6:	4904      	ldr	r1, [pc, #16]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80034de:	e009      	b.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034e0:	7cfb      	ldrb	r3, [r7, #19]
 80034e2:	74bb      	strb	r3, [r7, #18]
 80034e4:	e006      	b.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80034e6:	bf00      	nop
 80034e8:	40021000 	.word	0x40021000
 80034ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034f0:	7cfb      	ldrb	r3, [r7, #19]
 80034f2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034f4:	7c7b      	ldrb	r3, [r7, #17]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d105      	bne.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034fa:	4b9e      	ldr	r3, [pc, #632]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034fe:	4a9d      	ldr	r2, [pc, #628]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003500:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003504:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00a      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003512:	4b98      	ldr	r3, [pc, #608]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003518:	f023 0203 	bic.w	r2, r3, #3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003520:	4994      	ldr	r1, [pc, #592]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003522:	4313      	orrs	r3, r2
 8003524:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00a      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003534:	4b8f      	ldr	r3, [pc, #572]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800353a:	f023 020c 	bic.w	r2, r3, #12
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003542:	498c      	ldr	r1, [pc, #560]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003544:	4313      	orrs	r3, r2
 8003546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0304 	and.w	r3, r3, #4
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00a      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003556:	4b87      	ldr	r3, [pc, #540]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800355c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003564:	4983      	ldr	r1, [pc, #524]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003566:	4313      	orrs	r3, r2
 8003568:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0308 	and.w	r3, r3, #8
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00a      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003578:	4b7e      	ldr	r3, [pc, #504]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800357e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003586:	497b      	ldr	r1, [pc, #492]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003588:	4313      	orrs	r3, r2
 800358a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0310 	and.w	r3, r3, #16
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00a      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800359a:	4b76      	ldr	r3, [pc, #472]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035a8:	4972      	ldr	r1, [pc, #456]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0320 	and.w	r3, r3, #32
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00a      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035bc:	4b6d      	ldr	r3, [pc, #436]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ca:	496a      	ldr	r1, [pc, #424]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00a      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035de:	4b65      	ldr	r3, [pc, #404]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035e4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ec:	4961      	ldr	r1, [pc, #388]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d00a      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003600:	4b5c      	ldr	r3, [pc, #368]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003606:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800360e:	4959      	ldr	r1, [pc, #356]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00a      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003622:	4b54      	ldr	r3, [pc, #336]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003628:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003630:	4950      	ldr	r1, [pc, #320]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003632:	4313      	orrs	r3, r2
 8003634:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00a      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003644:	4b4b      	ldr	r3, [pc, #300]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800364a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003652:	4948      	ldr	r1, [pc, #288]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003654:	4313      	orrs	r3, r2
 8003656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00a      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003666:	4b43      	ldr	r3, [pc, #268]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003674:	493f      	ldr	r1, [pc, #252]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003676:	4313      	orrs	r3, r2
 8003678:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d028      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003688:	4b3a      	ldr	r3, [pc, #232]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800368a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800368e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003696:	4937      	ldr	r1, [pc, #220]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003698:	4313      	orrs	r3, r2
 800369a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036a6:	d106      	bne.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036a8:	4b32      	ldr	r3, [pc, #200]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	4a31      	ldr	r2, [pc, #196]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036b2:	60d3      	str	r3, [r2, #12]
 80036b4:	e011      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036ba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036be:	d10c      	bne.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	3304      	adds	r3, #4
 80036c4:	2101      	movs	r1, #1
 80036c6:	4618      	mov	r0, r3
 80036c8:	f000 f8c8 	bl	800385c <RCCEx_PLLSAI1_Config>
 80036cc:	4603      	mov	r3, r0
 80036ce:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80036d0:	7cfb      	ldrb	r3, [r7, #19]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80036d6:	7cfb      	ldrb	r3, [r7, #19]
 80036d8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d028      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036e6:	4b23      	ldr	r3, [pc, #140]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ec:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f4:	491f      	ldr	r1, [pc, #124]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003700:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003704:	d106      	bne.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003706:	4b1b      	ldr	r3, [pc, #108]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	4a1a      	ldr	r2, [pc, #104]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003710:	60d3      	str	r3, [r2, #12]
 8003712:	e011      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003718:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800371c:	d10c      	bne.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	3304      	adds	r3, #4
 8003722:	2101      	movs	r1, #1
 8003724:	4618      	mov	r0, r3
 8003726:	f000 f899 	bl	800385c <RCCEx_PLLSAI1_Config>
 800372a:	4603      	mov	r3, r0
 800372c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800372e:	7cfb      	ldrb	r3, [r7, #19]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d001      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003734:	7cfb      	ldrb	r3, [r7, #19]
 8003736:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d02b      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003744:	4b0b      	ldr	r3, [pc, #44]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800374a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003752:	4908      	ldr	r1, [pc, #32]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003754:	4313      	orrs	r3, r2
 8003756:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800375e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003762:	d109      	bne.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003764:	4b03      	ldr	r3, [pc, #12]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	4a02      	ldr	r2, [pc, #8]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800376a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800376e:	60d3      	str	r3, [r2, #12]
 8003770:	e014      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003772:	bf00      	nop
 8003774:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800377c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003780:	d10c      	bne.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	3304      	adds	r3, #4
 8003786:	2101      	movs	r1, #1
 8003788:	4618      	mov	r0, r3
 800378a:	f000 f867 	bl	800385c <RCCEx_PLLSAI1_Config>
 800378e:	4603      	mov	r3, r0
 8003790:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003792:	7cfb      	ldrb	r3, [r7, #19]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003798:	7cfb      	ldrb	r3, [r7, #19]
 800379a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d02f      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037a8:	4b2b      	ldr	r3, [pc, #172]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ae:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037b6:	4928      	ldr	r1, [pc, #160]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037c6:	d10d      	bne.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	3304      	adds	r3, #4
 80037cc:	2102      	movs	r1, #2
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 f844 	bl	800385c <RCCEx_PLLSAI1_Config>
 80037d4:	4603      	mov	r3, r0
 80037d6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037d8:	7cfb      	ldrb	r3, [r7, #19]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d014      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037de:	7cfb      	ldrb	r3, [r7, #19]
 80037e0:	74bb      	strb	r3, [r7, #18]
 80037e2:	e011      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037ec:	d10c      	bne.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	3320      	adds	r3, #32
 80037f2:	2102      	movs	r1, #2
 80037f4:	4618      	mov	r0, r3
 80037f6:	f000 f925 	bl	8003a44 <RCCEx_PLLSAI2_Config>
 80037fa:	4603      	mov	r3, r0
 80037fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037fe:	7cfb      	ldrb	r3, [r7, #19]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d001      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003804:	7cfb      	ldrb	r3, [r7, #19]
 8003806:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00a      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003814:	4b10      	ldr	r3, [pc, #64]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003822:	490d      	ldr	r1, [pc, #52]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003824:	4313      	orrs	r3, r2
 8003826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00b      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003836:	4b08      	ldr	r3, [pc, #32]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003846:	4904      	ldr	r1, [pc, #16]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003848:	4313      	orrs	r3, r2
 800384a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800384e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3718      	adds	r7, #24
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	40021000 	.word	0x40021000

0800385c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003866:	2300      	movs	r3, #0
 8003868:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800386a:	4b75      	ldr	r3, [pc, #468]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	f003 0303 	and.w	r3, r3, #3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d018      	beq.n	80038a8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003876:	4b72      	ldr	r3, [pc, #456]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f003 0203 	and.w	r2, r3, #3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	429a      	cmp	r2, r3
 8003884:	d10d      	bne.n	80038a2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
       ||
 800388a:	2b00      	cmp	r3, #0
 800388c:	d009      	beq.n	80038a2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800388e:	4b6c      	ldr	r3, [pc, #432]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	091b      	lsrs	r3, r3, #4
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	1c5a      	adds	r2, r3, #1
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
       ||
 800389e:	429a      	cmp	r2, r3
 80038a0:	d047      	beq.n	8003932 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	73fb      	strb	r3, [r7, #15]
 80038a6:	e044      	b.n	8003932 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b03      	cmp	r3, #3
 80038ae:	d018      	beq.n	80038e2 <RCCEx_PLLSAI1_Config+0x86>
 80038b0:	2b03      	cmp	r3, #3
 80038b2:	d825      	bhi.n	8003900 <RCCEx_PLLSAI1_Config+0xa4>
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d002      	beq.n	80038be <RCCEx_PLLSAI1_Config+0x62>
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d009      	beq.n	80038d0 <RCCEx_PLLSAI1_Config+0x74>
 80038bc:	e020      	b.n	8003900 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038be:	4b60      	ldr	r3, [pc, #384]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d11d      	bne.n	8003906 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038ce:	e01a      	b.n	8003906 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038d0:	4b5b      	ldr	r3, [pc, #364]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d116      	bne.n	800390a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038e0:	e013      	b.n	800390a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038e2:	4b57      	ldr	r3, [pc, #348]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10f      	bne.n	800390e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80038ee:	4b54      	ldr	r3, [pc, #336]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d109      	bne.n	800390e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80038fe:	e006      	b.n	800390e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	73fb      	strb	r3, [r7, #15]
      break;
 8003904:	e004      	b.n	8003910 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003906:	bf00      	nop
 8003908:	e002      	b.n	8003910 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800390a:	bf00      	nop
 800390c:	e000      	b.n	8003910 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800390e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003910:	7bfb      	ldrb	r3, [r7, #15]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d10d      	bne.n	8003932 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003916:	4b4a      	ldr	r3, [pc, #296]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6819      	ldr	r1, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	3b01      	subs	r3, #1
 8003928:	011b      	lsls	r3, r3, #4
 800392a:	430b      	orrs	r3, r1
 800392c:	4944      	ldr	r1, [pc, #272]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 800392e:	4313      	orrs	r3, r2
 8003930:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d17d      	bne.n	8003a34 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003938:	4b41      	ldr	r3, [pc, #260]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a40      	ldr	r2, [pc, #256]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 800393e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003942:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003944:	f7fd fd5c 	bl	8001400 <HAL_GetTick>
 8003948:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800394a:	e009      	b.n	8003960 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800394c:	f7fd fd58 	bl	8001400 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d902      	bls.n	8003960 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	73fb      	strb	r3, [r7, #15]
        break;
 800395e:	e005      	b.n	800396c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003960:	4b37      	ldr	r3, [pc, #220]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1ef      	bne.n	800394c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800396c:	7bfb      	ldrb	r3, [r7, #15]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d160      	bne.n	8003a34 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d111      	bne.n	800399c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003978:	4b31      	ldr	r3, [pc, #196]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003980:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	6892      	ldr	r2, [r2, #8]
 8003988:	0211      	lsls	r1, r2, #8
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	68d2      	ldr	r2, [r2, #12]
 800398e:	0912      	lsrs	r2, r2, #4
 8003990:	0452      	lsls	r2, r2, #17
 8003992:	430a      	orrs	r2, r1
 8003994:	492a      	ldr	r1, [pc, #168]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003996:	4313      	orrs	r3, r2
 8003998:	610b      	str	r3, [r1, #16]
 800399a:	e027      	b.n	80039ec <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d112      	bne.n	80039c8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039a2:	4b27      	ldr	r3, [pc, #156]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80039aa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	6892      	ldr	r2, [r2, #8]
 80039b2:	0211      	lsls	r1, r2, #8
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	6912      	ldr	r2, [r2, #16]
 80039b8:	0852      	lsrs	r2, r2, #1
 80039ba:	3a01      	subs	r2, #1
 80039bc:	0552      	lsls	r2, r2, #21
 80039be:	430a      	orrs	r2, r1
 80039c0:	491f      	ldr	r1, [pc, #124]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	610b      	str	r3, [r1, #16]
 80039c6:	e011      	b.n	80039ec <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80039d0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	6892      	ldr	r2, [r2, #8]
 80039d8:	0211      	lsls	r1, r2, #8
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	6952      	ldr	r2, [r2, #20]
 80039de:	0852      	lsrs	r2, r2, #1
 80039e0:	3a01      	subs	r2, #1
 80039e2:	0652      	lsls	r2, r2, #25
 80039e4:	430a      	orrs	r2, r1
 80039e6:	4916      	ldr	r1, [pc, #88]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80039ec:	4b14      	ldr	r3, [pc, #80]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a13      	ldr	r2, [pc, #76]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039f2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80039f6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f8:	f7fd fd02 	bl	8001400 <HAL_GetTick>
 80039fc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039fe:	e009      	b.n	8003a14 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a00:	f7fd fcfe 	bl	8001400 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d902      	bls.n	8003a14 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	73fb      	strb	r3, [r7, #15]
          break;
 8003a12:	e005      	b.n	8003a20 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a14:	4b0a      	ldr	r3, [pc, #40]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0ef      	beq.n	8003a00 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003a20:	7bfb      	ldrb	r3, [r7, #15]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d106      	bne.n	8003a34 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003a26:	4b06      	ldr	r3, [pc, #24]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a28:	691a      	ldr	r2, [r3, #16]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	4904      	ldr	r1, [pc, #16]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3710      	adds	r7, #16
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	40021000 	.word	0x40021000

08003a44 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a52:	4b6a      	ldr	r3, [pc, #424]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	f003 0303 	and.w	r3, r3, #3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d018      	beq.n	8003a90 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003a5e:	4b67      	ldr	r3, [pc, #412]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	f003 0203 	and.w	r2, r3, #3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d10d      	bne.n	8003a8a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
       ||
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d009      	beq.n	8003a8a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003a76:	4b61      	ldr	r3, [pc, #388]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	091b      	lsrs	r3, r3, #4
 8003a7c:	f003 0307 	and.w	r3, r3, #7
 8003a80:	1c5a      	adds	r2, r3, #1
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
       ||
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d047      	beq.n	8003b1a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	73fb      	strb	r3, [r7, #15]
 8003a8e:	e044      	b.n	8003b1a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2b03      	cmp	r3, #3
 8003a96:	d018      	beq.n	8003aca <RCCEx_PLLSAI2_Config+0x86>
 8003a98:	2b03      	cmp	r3, #3
 8003a9a:	d825      	bhi.n	8003ae8 <RCCEx_PLLSAI2_Config+0xa4>
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d002      	beq.n	8003aa6 <RCCEx_PLLSAI2_Config+0x62>
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d009      	beq.n	8003ab8 <RCCEx_PLLSAI2_Config+0x74>
 8003aa4:	e020      	b.n	8003ae8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003aa6:	4b55      	ldr	r3, [pc, #340]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d11d      	bne.n	8003aee <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ab6:	e01a      	b.n	8003aee <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ab8:	4b50      	ldr	r3, [pc, #320]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d116      	bne.n	8003af2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ac8:	e013      	b.n	8003af2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003aca:	4b4c      	ldr	r3, [pc, #304]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d10f      	bne.n	8003af6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ad6:	4b49      	ldr	r3, [pc, #292]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d109      	bne.n	8003af6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ae6:	e006      	b.n	8003af6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	73fb      	strb	r3, [r7, #15]
      break;
 8003aec:	e004      	b.n	8003af8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003aee:	bf00      	nop
 8003af0:	e002      	b.n	8003af8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003af2:	bf00      	nop
 8003af4:	e000      	b.n	8003af8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003af6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003af8:	7bfb      	ldrb	r3, [r7, #15]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10d      	bne.n	8003b1a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003afe:	4b3f      	ldr	r3, [pc, #252]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6819      	ldr	r1, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	011b      	lsls	r3, r3, #4
 8003b12:	430b      	orrs	r3, r1
 8003b14:	4939      	ldr	r1, [pc, #228]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b1a:	7bfb      	ldrb	r3, [r7, #15]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d167      	bne.n	8003bf0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003b20:	4b36      	ldr	r3, [pc, #216]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a35      	ldr	r2, [pc, #212]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b2c:	f7fd fc68 	bl	8001400 <HAL_GetTick>
 8003b30:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b32:	e009      	b.n	8003b48 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b34:	f7fd fc64 	bl	8001400 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d902      	bls.n	8003b48 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	73fb      	strb	r3, [r7, #15]
        break;
 8003b46:	e005      	b.n	8003b54 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b48:	4b2c      	ldr	r3, [pc, #176]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1ef      	bne.n	8003b34 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b54:	7bfb      	ldrb	r3, [r7, #15]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d14a      	bne.n	8003bf0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d111      	bne.n	8003b84 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b60:	4b26      	ldr	r3, [pc, #152]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003b68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6892      	ldr	r2, [r2, #8]
 8003b70:	0211      	lsls	r1, r2, #8
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	68d2      	ldr	r2, [r2, #12]
 8003b76:	0912      	lsrs	r2, r2, #4
 8003b78:	0452      	lsls	r2, r2, #17
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	491f      	ldr	r1, [pc, #124]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	614b      	str	r3, [r1, #20]
 8003b82:	e011      	b.n	8003ba8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b84:	4b1d      	ldr	r3, [pc, #116]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b86:	695b      	ldr	r3, [r3, #20]
 8003b88:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003b8c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	6892      	ldr	r2, [r2, #8]
 8003b94:	0211      	lsls	r1, r2, #8
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6912      	ldr	r2, [r2, #16]
 8003b9a:	0852      	lsrs	r2, r2, #1
 8003b9c:	3a01      	subs	r2, #1
 8003b9e:	0652      	lsls	r2, r2, #25
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	4916      	ldr	r1, [pc, #88]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003ba8:	4b14      	ldr	r3, [pc, #80]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a13      	ldr	r2, [pc, #76]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bb2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bb4:	f7fd fc24 	bl	8001400 <HAL_GetTick>
 8003bb8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bba:	e009      	b.n	8003bd0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003bbc:	f7fd fc20 	bl	8001400 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d902      	bls.n	8003bd0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	73fb      	strb	r3, [r7, #15]
          break;
 8003bce:	e005      	b.n	8003bdc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d0ef      	beq.n	8003bbc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d106      	bne.n	8003bf0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003be2:	4b06      	ldr	r3, [pc, #24]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003be4:	695a      	ldr	r2, [r3, #20]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	4904      	ldr	r1, [pc, #16]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3710      	adds	r7, #16
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	40021000 	.word	0x40021000

08003c00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e040      	b.n	8003c94 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d106      	bne.n	8003c28 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f7fd faaa 	bl	800117c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2224      	movs	r2, #36	@ 0x24
 8003c2c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f022 0201 	bic.w	r2, r2, #1
 8003c3c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d002      	beq.n	8003c4c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 fee6 	bl	8004a18 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f000 fc2b 	bl	80044a8 <UART_SetConfig>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d101      	bne.n	8003c5c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e01b      	b.n	8003c94 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	685a      	ldr	r2, [r3, #4]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	689a      	ldr	r2, [r3, #8]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0201 	orr.w	r2, r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f000 ff65 	bl	8004b5c <UART_CheckIdleState>
 8003c92:	4603      	mov	r3, r0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3708      	adds	r7, #8
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b08a      	sub	sp, #40	@ 0x28
 8003ca0:	af02      	add	r7, sp, #8
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	603b      	str	r3, [r7, #0]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cb0:	2b20      	cmp	r3, #32
 8003cb2:	f040 8081 	bne.w	8003db8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d002      	beq.n	8003cc2 <HAL_UART_Transmit+0x26>
 8003cbc:	88fb      	ldrh	r3, [r7, #6]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e079      	b.n	8003dba <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2221      	movs	r2, #33	@ 0x21
 8003cd2:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cd4:	f7fd fb94 	bl	8001400 <HAL_GetTick>
 8003cd8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	88fa      	ldrh	r2, [r7, #6]
 8003cde:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	88fa      	ldrh	r2, [r7, #6]
 8003ce6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cf2:	d108      	bne.n	8003d06 <HAL_UART_Transmit+0x6a>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	691b      	ldr	r3, [r3, #16]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d104      	bne.n	8003d06 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	61bb      	str	r3, [r7, #24]
 8003d04:	e003      	b.n	8003d0e <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d0e:	e038      	b.n	8003d82 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	9300      	str	r3, [sp, #0]
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	2200      	movs	r2, #0
 8003d18:	2180      	movs	r1, #128	@ 0x80
 8003d1a:	68f8      	ldr	r0, [r7, #12]
 8003d1c:	f000 ffc6 	bl	8004cac <UART_WaitOnFlagUntilTimeout>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d004      	beq.n	8003d30 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2220      	movs	r2, #32
 8003d2a:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e044      	b.n	8003dba <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10b      	bne.n	8003d4e <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	881b      	ldrh	r3, [r3, #0]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d44:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	3302      	adds	r3, #2
 8003d4a:	61bb      	str	r3, [r7, #24]
 8003d4c:	e007      	b.n	8003d5e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	781a      	ldrb	r2, [r3, #0]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d62:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003d66:	2b21      	cmp	r3, #33	@ 0x21
 8003d68:	d109      	bne.n	8003d7e <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	3b01      	subs	r3, #1
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8003d7c:	e001      	b.n	8003d82 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e01b      	b.n	8003dba <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1c0      	bne.n	8003d10 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	9300      	str	r3, [sp, #0]
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	2200      	movs	r2, #0
 8003d96:	2140      	movs	r1, #64	@ 0x40
 8003d98:	68f8      	ldr	r0, [r7, #12]
 8003d9a:	f000 ff87 	bl	8004cac <UART_WaitOnFlagUntilTimeout>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d004      	beq.n	8003dae <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2220      	movs	r2, #32
 8003da8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e005      	b.n	8003dba <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2220      	movs	r2, #32
 8003db2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	e000      	b.n	8003dba <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003db8:	2302      	movs	r3, #2
  }
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3720      	adds	r7, #32
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
	...

08003dc4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b08a      	sub	sp, #40	@ 0x28
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dd8:	2b20      	cmp	r3, #32
 8003dda:	d137      	bne.n	8003e4c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d002      	beq.n	8003de8 <HAL_UART_Receive_IT+0x24>
 8003de2:	88fb      	ldrh	r3, [r7, #6]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d101      	bne.n	8003dec <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e030      	b.n	8003e4e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a18      	ldr	r2, [pc, #96]	@ (8003e58 <HAL_UART_Receive_IT+0x94>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d01f      	beq.n	8003e3c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d018      	beq.n	8003e3c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	e853 3f00 	ldrex	r3, [r3]
 8003e16:	613b      	str	r3, [r7, #16]
   return(result);
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003e1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	461a      	mov	r2, r3
 8003e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e28:	623b      	str	r3, [r7, #32]
 8003e2a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e2c:	69f9      	ldr	r1, [r7, #28]
 8003e2e:	6a3a      	ldr	r2, [r7, #32]
 8003e30:	e841 2300 	strex	r3, r2, [r1]
 8003e34:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e36:	69bb      	ldr	r3, [r7, #24]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d1e6      	bne.n	8003e0a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e3c:	88fb      	ldrh	r3, [r7, #6]
 8003e3e:	461a      	mov	r2, r3
 8003e40:	68b9      	ldr	r1, [r7, #8]
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f000 ffa0 	bl	8004d88 <UART_Start_Receive_IT>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	e000      	b.n	8003e4e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003e4c:	2302      	movs	r3, #2
  }
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3728      	adds	r7, #40	@ 0x28
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	40008000 	.word	0x40008000

08003e5c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b0ba      	sub	sp, #232	@ 0xe8
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003e82:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003e86:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003e90:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d115      	bne.n	8003ec4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003e98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e9c:	f003 0320 	and.w	r3, r3, #32
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d00f      	beq.n	8003ec4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003ea4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ea8:	f003 0320 	and.w	r3, r3, #32
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d009      	beq.n	8003ec4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f000 82ca 	beq.w	800444e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	4798      	blx	r3
      }
      return;
 8003ec2:	e2c4      	b.n	800444e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003ec4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 8117 	beq.w	80040fc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003ece:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d106      	bne.n	8003ee8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003eda:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003ede:	4b85      	ldr	r3, [pc, #532]	@ (80040f4 <HAL_UART_IRQHandler+0x298>)
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	f000 810a 	beq.w	80040fc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003ee8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d011      	beq.n	8003f18 <HAL_UART_IRQHandler+0xbc>
 8003ef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00b      	beq.n	8003f18 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2201      	movs	r2, #1
 8003f06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f0e:	f043 0201 	orr.w	r2, r3, #1
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d011      	beq.n	8003f48 <HAL_UART_IRQHandler+0xec>
 8003f24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f28:	f003 0301 	and.w	r3, r3, #1
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d00b      	beq.n	8003f48 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2202      	movs	r2, #2
 8003f36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f3e:	f043 0204 	orr.w	r2, r3, #4
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f4c:	f003 0304 	and.w	r3, r3, #4
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d011      	beq.n	8003f78 <HAL_UART_IRQHandler+0x11c>
 8003f54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f58:	f003 0301 	and.w	r3, r3, #1
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d00b      	beq.n	8003f78 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2204      	movs	r2, #4
 8003f66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f6e:	f043 0202 	orr.w	r2, r3, #2
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003f78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f7c:	f003 0308 	and.w	r3, r3, #8
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d017      	beq.n	8003fb4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003f84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f88:	f003 0320 	and.w	r3, r3, #32
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d105      	bne.n	8003f9c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003f90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f94:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00b      	beq.n	8003fb4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2208      	movs	r2, #8
 8003fa2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003faa:	f043 0208 	orr.w	r2, r3, #8
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d012      	beq.n	8003fe6 <HAL_UART_IRQHandler+0x18a>
 8003fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fc4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d00c      	beq.n	8003fe6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003fd4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fdc:	f043 0220 	orr.w	r2, r3, #32
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f000 8230 	beq.w	8004452 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003ff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ff6:	f003 0320 	and.w	r3, r3, #32
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00d      	beq.n	800401a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003ffe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004002:	f003 0320 	and.w	r3, r3, #32
 8004006:	2b00      	cmp	r3, #0
 8004008:	d007      	beq.n	800401a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800400e:	2b00      	cmp	r3, #0
 8004010:	d003      	beq.n	800401a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004020:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800402e:	2b40      	cmp	r3, #64	@ 0x40
 8004030:	d005      	beq.n	800403e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004032:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004036:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800403a:	2b00      	cmp	r3, #0
 800403c:	d04f      	beq.n	80040de <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 ff68 	bl	8004f14 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800404e:	2b40      	cmp	r3, #64	@ 0x40
 8004050:	d141      	bne.n	80040d6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	3308      	adds	r3, #8
 8004058:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800405c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004060:	e853 3f00 	ldrex	r3, [r3]
 8004064:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004068:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800406c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004070:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	3308      	adds	r3, #8
 800407a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800407e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004082:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004086:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800408a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800408e:	e841 2300 	strex	r3, r2, [r1]
 8004092:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004096:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d1d9      	bne.n	8004052 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d013      	beq.n	80040ce <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040aa:	4a13      	ldr	r2, [pc, #76]	@ (80040f8 <HAL_UART_IRQHandler+0x29c>)
 80040ac:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fd fb26 	bl	8001704 <HAL_DMA_Abort_IT>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d017      	beq.n	80040ee <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80040c8:	4610      	mov	r0, r2
 80040ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040cc:	e00f      	b.n	80040ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f000 f9d4 	bl	800447c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040d4:	e00b      	b.n	80040ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 f9d0 	bl	800447c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040dc:	e007      	b.n	80040ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f9cc 	bl	800447c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80040ec:	e1b1      	b.n	8004452 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040ee:	bf00      	nop
    return;
 80040f0:	e1af      	b.n	8004452 <HAL_UART_IRQHandler+0x5f6>
 80040f2:	bf00      	nop
 80040f4:	04000120 	.word	0x04000120
 80040f8:	08004fdd 	.word	0x08004fdd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004100:	2b01      	cmp	r3, #1
 8004102:	f040 816a 	bne.w	80043da <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800410a:	f003 0310 	and.w	r3, r3, #16
 800410e:	2b00      	cmp	r3, #0
 8004110:	f000 8163 	beq.w	80043da <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004118:	f003 0310 	and.w	r3, r3, #16
 800411c:	2b00      	cmp	r3, #0
 800411e:	f000 815c 	beq.w	80043da <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	2210      	movs	r2, #16
 8004128:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004134:	2b40      	cmp	r3, #64	@ 0x40
 8004136:	f040 80d4 	bne.w	80042e2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004146:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800414a:	2b00      	cmp	r3, #0
 800414c:	f000 80ad 	beq.w	80042aa <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004156:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800415a:	429a      	cmp	r2, r3
 800415c:	f080 80a5 	bcs.w	80042aa <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004166:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0320 	and.w	r3, r3, #32
 8004176:	2b00      	cmp	r3, #0
 8004178:	f040 8086 	bne.w	8004288 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004184:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004188:	e853 3f00 	ldrex	r3, [r3]
 800418c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004190:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004194:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004198:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	461a      	mov	r2, r3
 80041a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80041a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80041aa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80041b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80041b6:	e841 2300 	strex	r3, r2, [r1]
 80041ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80041be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1da      	bne.n	800417c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	3308      	adds	r3, #8
 80041cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041d0:	e853 3f00 	ldrex	r3, [r3]
 80041d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80041d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041d8:	f023 0301 	bic.w	r3, r3, #1
 80041dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	3308      	adds	r3, #8
 80041e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80041ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80041ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80041f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80041f6:	e841 2300 	strex	r3, r2, [r1]
 80041fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80041fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1e1      	bne.n	80041c6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	3308      	adds	r3, #8
 8004208:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800420c:	e853 3f00 	ldrex	r3, [r3]
 8004210:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004212:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004214:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004218:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	3308      	adds	r3, #8
 8004222:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004226:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004228:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800422c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800422e:	e841 2300 	strex	r3, r2, [r1]
 8004232:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004234:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1e3      	bne.n	8004202 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2220      	movs	r2, #32
 800423e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004250:	e853 3f00 	ldrex	r3, [r3]
 8004254:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004258:	f023 0310 	bic.w	r3, r3, #16
 800425c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	461a      	mov	r2, r3
 8004266:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800426a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800426c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800426e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004270:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004272:	e841 2300 	strex	r3, r2, [r1]
 8004276:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004278:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1e4      	bne.n	8004248 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004282:	4618      	mov	r0, r3
 8004284:	f7fd f9fd 	bl	8001682 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2202      	movs	r2, #2
 800428c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800429a:	b29b      	uxth	r3, r3
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	b29b      	uxth	r3, r3
 80042a0:	4619      	mov	r1, r3
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f000 f8f4 	bl	8004490 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80042a8:	e0d5      	b.n	8004456 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80042b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042b4:	429a      	cmp	r2, r3
 80042b6:	f040 80ce 	bne.w	8004456 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0320 	and.w	r3, r3, #32
 80042c6:	2b20      	cmp	r3, #32
 80042c8:	f040 80c5 	bne.w	8004456 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2202      	movs	r2, #2
 80042d0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80042d8:	4619      	mov	r1, r3
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f000 f8d8 	bl	8004490 <HAL_UARTEx_RxEventCallback>
      return;
 80042e0:	e0b9      	b.n	8004456 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	f000 80ab 	beq.w	800445a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004304:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 80a6 	beq.w	800445a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004316:	e853 3f00 	ldrex	r3, [r3]
 800431a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800431c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800431e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004322:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	461a      	mov	r2, r3
 800432c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004330:	647b      	str	r3, [r7, #68]	@ 0x44
 8004332:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004334:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004336:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004338:	e841 2300 	strex	r3, r2, [r1]
 800433c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800433e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1e4      	bne.n	800430e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	3308      	adds	r3, #8
 800434a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800434c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434e:	e853 3f00 	ldrex	r3, [r3]
 8004352:	623b      	str	r3, [r7, #32]
   return(result);
 8004354:	6a3b      	ldr	r3, [r7, #32]
 8004356:	f023 0301 	bic.w	r3, r3, #1
 800435a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	3308      	adds	r3, #8
 8004364:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004368:	633a      	str	r2, [r7, #48]	@ 0x30
 800436a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800436c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800436e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004370:	e841 2300 	strex	r3, r2, [r1]
 8004374:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1e3      	bne.n	8004344 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2220      	movs	r2, #32
 8004380:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	e853 3f00 	ldrex	r3, [r3]
 800439c:	60fb      	str	r3, [r7, #12]
   return(result);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f023 0310 	bic.w	r3, r3, #16
 80043a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	461a      	mov	r2, r3
 80043ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80043b2:	61fb      	str	r3, [r7, #28]
 80043b4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b6:	69b9      	ldr	r1, [r7, #24]
 80043b8:	69fa      	ldr	r2, [r7, #28]
 80043ba:	e841 2300 	strex	r3, r2, [r1]
 80043be:	617b      	str	r3, [r7, #20]
   return(result);
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1e4      	bne.n	8004390 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2202      	movs	r2, #2
 80043ca:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80043cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80043d0:	4619      	mov	r1, r3
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 f85c 	bl	8004490 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80043d8:	e03f      	b.n	800445a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80043da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d00e      	beq.n	8004404 <HAL_UART_IRQHandler+0x5a8>
 80043e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d008      	beq.n	8004404 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80043fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f000 ffdd 	bl	80053bc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004402:	e02d      	b.n	8004460 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004404:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00e      	beq.n	800442e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004418:	2b00      	cmp	r3, #0
 800441a:	d008      	beq.n	800442e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004420:	2b00      	cmp	r3, #0
 8004422:	d01c      	beq.n	800445e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	4798      	blx	r3
    }
    return;
 800442c:	e017      	b.n	800445e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800442e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004436:	2b00      	cmp	r3, #0
 8004438:	d012      	beq.n	8004460 <HAL_UART_IRQHandler+0x604>
 800443a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800443e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00c      	beq.n	8004460 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 fdd6 	bl	8004ff8 <UART_EndTransmit_IT>
    return;
 800444c:	e008      	b.n	8004460 <HAL_UART_IRQHandler+0x604>
      return;
 800444e:	bf00      	nop
 8004450:	e006      	b.n	8004460 <HAL_UART_IRQHandler+0x604>
    return;
 8004452:	bf00      	nop
 8004454:	e004      	b.n	8004460 <HAL_UART_IRQHandler+0x604>
      return;
 8004456:	bf00      	nop
 8004458:	e002      	b.n	8004460 <HAL_UART_IRQHandler+0x604>
      return;
 800445a:	bf00      	nop
 800445c:	e000      	b.n	8004460 <HAL_UART_IRQHandler+0x604>
    return;
 800445e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004460:	37e8      	adds	r7, #232	@ 0xe8
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop

08004468 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004470:	bf00      	nop
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004484:	bf00      	nop
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	460b      	mov	r3, r1
 800449a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800449c:	bf00      	nop
 800449e:	370c      	adds	r7, #12
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044ac:	b08a      	sub	sp, #40	@ 0x28
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044b2:	2300      	movs	r3, #0
 80044b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	689a      	ldr	r2, [r3, #8]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	431a      	orrs	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	431a      	orrs	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	4ba4      	ldr	r3, [pc, #656]	@ (8004768 <UART_SetConfig+0x2c0>)
 80044d8:	4013      	ands	r3, r2
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	6812      	ldr	r2, [r2, #0]
 80044de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80044e0:	430b      	orrs	r3, r1
 80044e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	68da      	ldr	r2, [r3, #12]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	430a      	orrs	r2, r1
 80044f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a99      	ldr	r2, [pc, #612]	@ (800476c <UART_SetConfig+0x2c4>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d004      	beq.n	8004514 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004510:	4313      	orrs	r3, r2
 8004512:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004524:	430a      	orrs	r2, r1
 8004526:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a90      	ldr	r2, [pc, #576]	@ (8004770 <UART_SetConfig+0x2c8>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d126      	bne.n	8004580 <UART_SetConfig+0xd8>
 8004532:	4b90      	ldr	r3, [pc, #576]	@ (8004774 <UART_SetConfig+0x2cc>)
 8004534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004538:	f003 0303 	and.w	r3, r3, #3
 800453c:	2b03      	cmp	r3, #3
 800453e:	d81b      	bhi.n	8004578 <UART_SetConfig+0xd0>
 8004540:	a201      	add	r2, pc, #4	@ (adr r2, 8004548 <UART_SetConfig+0xa0>)
 8004542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004546:	bf00      	nop
 8004548:	08004559 	.word	0x08004559
 800454c:	08004569 	.word	0x08004569
 8004550:	08004561 	.word	0x08004561
 8004554:	08004571 	.word	0x08004571
 8004558:	2301      	movs	r3, #1
 800455a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800455e:	e116      	b.n	800478e <UART_SetConfig+0x2e6>
 8004560:	2302      	movs	r3, #2
 8004562:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004566:	e112      	b.n	800478e <UART_SetConfig+0x2e6>
 8004568:	2304      	movs	r3, #4
 800456a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800456e:	e10e      	b.n	800478e <UART_SetConfig+0x2e6>
 8004570:	2308      	movs	r3, #8
 8004572:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004576:	e10a      	b.n	800478e <UART_SetConfig+0x2e6>
 8004578:	2310      	movs	r3, #16
 800457a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800457e:	e106      	b.n	800478e <UART_SetConfig+0x2e6>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a7c      	ldr	r2, [pc, #496]	@ (8004778 <UART_SetConfig+0x2d0>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d138      	bne.n	80045fc <UART_SetConfig+0x154>
 800458a:	4b7a      	ldr	r3, [pc, #488]	@ (8004774 <UART_SetConfig+0x2cc>)
 800458c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004590:	f003 030c 	and.w	r3, r3, #12
 8004594:	2b0c      	cmp	r3, #12
 8004596:	d82d      	bhi.n	80045f4 <UART_SetConfig+0x14c>
 8004598:	a201      	add	r2, pc, #4	@ (adr r2, 80045a0 <UART_SetConfig+0xf8>)
 800459a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800459e:	bf00      	nop
 80045a0:	080045d5 	.word	0x080045d5
 80045a4:	080045f5 	.word	0x080045f5
 80045a8:	080045f5 	.word	0x080045f5
 80045ac:	080045f5 	.word	0x080045f5
 80045b0:	080045e5 	.word	0x080045e5
 80045b4:	080045f5 	.word	0x080045f5
 80045b8:	080045f5 	.word	0x080045f5
 80045bc:	080045f5 	.word	0x080045f5
 80045c0:	080045dd 	.word	0x080045dd
 80045c4:	080045f5 	.word	0x080045f5
 80045c8:	080045f5 	.word	0x080045f5
 80045cc:	080045f5 	.word	0x080045f5
 80045d0:	080045ed 	.word	0x080045ed
 80045d4:	2300      	movs	r3, #0
 80045d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045da:	e0d8      	b.n	800478e <UART_SetConfig+0x2e6>
 80045dc:	2302      	movs	r3, #2
 80045de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045e2:	e0d4      	b.n	800478e <UART_SetConfig+0x2e6>
 80045e4:	2304      	movs	r3, #4
 80045e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045ea:	e0d0      	b.n	800478e <UART_SetConfig+0x2e6>
 80045ec:	2308      	movs	r3, #8
 80045ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045f2:	e0cc      	b.n	800478e <UART_SetConfig+0x2e6>
 80045f4:	2310      	movs	r3, #16
 80045f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045fa:	e0c8      	b.n	800478e <UART_SetConfig+0x2e6>
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a5e      	ldr	r2, [pc, #376]	@ (800477c <UART_SetConfig+0x2d4>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d125      	bne.n	8004652 <UART_SetConfig+0x1aa>
 8004606:	4b5b      	ldr	r3, [pc, #364]	@ (8004774 <UART_SetConfig+0x2cc>)
 8004608:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800460c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004610:	2b30      	cmp	r3, #48	@ 0x30
 8004612:	d016      	beq.n	8004642 <UART_SetConfig+0x19a>
 8004614:	2b30      	cmp	r3, #48	@ 0x30
 8004616:	d818      	bhi.n	800464a <UART_SetConfig+0x1a2>
 8004618:	2b20      	cmp	r3, #32
 800461a:	d00a      	beq.n	8004632 <UART_SetConfig+0x18a>
 800461c:	2b20      	cmp	r3, #32
 800461e:	d814      	bhi.n	800464a <UART_SetConfig+0x1a2>
 8004620:	2b00      	cmp	r3, #0
 8004622:	d002      	beq.n	800462a <UART_SetConfig+0x182>
 8004624:	2b10      	cmp	r3, #16
 8004626:	d008      	beq.n	800463a <UART_SetConfig+0x192>
 8004628:	e00f      	b.n	800464a <UART_SetConfig+0x1a2>
 800462a:	2300      	movs	r3, #0
 800462c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004630:	e0ad      	b.n	800478e <UART_SetConfig+0x2e6>
 8004632:	2302      	movs	r3, #2
 8004634:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004638:	e0a9      	b.n	800478e <UART_SetConfig+0x2e6>
 800463a:	2304      	movs	r3, #4
 800463c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004640:	e0a5      	b.n	800478e <UART_SetConfig+0x2e6>
 8004642:	2308      	movs	r3, #8
 8004644:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004648:	e0a1      	b.n	800478e <UART_SetConfig+0x2e6>
 800464a:	2310      	movs	r3, #16
 800464c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004650:	e09d      	b.n	800478e <UART_SetConfig+0x2e6>
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a4a      	ldr	r2, [pc, #296]	@ (8004780 <UART_SetConfig+0x2d8>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d125      	bne.n	80046a8 <UART_SetConfig+0x200>
 800465c:	4b45      	ldr	r3, [pc, #276]	@ (8004774 <UART_SetConfig+0x2cc>)
 800465e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004662:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004666:	2bc0      	cmp	r3, #192	@ 0xc0
 8004668:	d016      	beq.n	8004698 <UART_SetConfig+0x1f0>
 800466a:	2bc0      	cmp	r3, #192	@ 0xc0
 800466c:	d818      	bhi.n	80046a0 <UART_SetConfig+0x1f8>
 800466e:	2b80      	cmp	r3, #128	@ 0x80
 8004670:	d00a      	beq.n	8004688 <UART_SetConfig+0x1e0>
 8004672:	2b80      	cmp	r3, #128	@ 0x80
 8004674:	d814      	bhi.n	80046a0 <UART_SetConfig+0x1f8>
 8004676:	2b00      	cmp	r3, #0
 8004678:	d002      	beq.n	8004680 <UART_SetConfig+0x1d8>
 800467a:	2b40      	cmp	r3, #64	@ 0x40
 800467c:	d008      	beq.n	8004690 <UART_SetConfig+0x1e8>
 800467e:	e00f      	b.n	80046a0 <UART_SetConfig+0x1f8>
 8004680:	2300      	movs	r3, #0
 8004682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004686:	e082      	b.n	800478e <UART_SetConfig+0x2e6>
 8004688:	2302      	movs	r3, #2
 800468a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800468e:	e07e      	b.n	800478e <UART_SetConfig+0x2e6>
 8004690:	2304      	movs	r3, #4
 8004692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004696:	e07a      	b.n	800478e <UART_SetConfig+0x2e6>
 8004698:	2308      	movs	r3, #8
 800469a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800469e:	e076      	b.n	800478e <UART_SetConfig+0x2e6>
 80046a0:	2310      	movs	r3, #16
 80046a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046a6:	e072      	b.n	800478e <UART_SetConfig+0x2e6>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a35      	ldr	r2, [pc, #212]	@ (8004784 <UART_SetConfig+0x2dc>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d12a      	bne.n	8004708 <UART_SetConfig+0x260>
 80046b2:	4b30      	ldr	r3, [pc, #192]	@ (8004774 <UART_SetConfig+0x2cc>)
 80046b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046c0:	d01a      	beq.n	80046f8 <UART_SetConfig+0x250>
 80046c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046c6:	d81b      	bhi.n	8004700 <UART_SetConfig+0x258>
 80046c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046cc:	d00c      	beq.n	80046e8 <UART_SetConfig+0x240>
 80046ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046d2:	d815      	bhi.n	8004700 <UART_SetConfig+0x258>
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d003      	beq.n	80046e0 <UART_SetConfig+0x238>
 80046d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046dc:	d008      	beq.n	80046f0 <UART_SetConfig+0x248>
 80046de:	e00f      	b.n	8004700 <UART_SetConfig+0x258>
 80046e0:	2300      	movs	r3, #0
 80046e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046e6:	e052      	b.n	800478e <UART_SetConfig+0x2e6>
 80046e8:	2302      	movs	r3, #2
 80046ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046ee:	e04e      	b.n	800478e <UART_SetConfig+0x2e6>
 80046f0:	2304      	movs	r3, #4
 80046f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046f6:	e04a      	b.n	800478e <UART_SetConfig+0x2e6>
 80046f8:	2308      	movs	r3, #8
 80046fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046fe:	e046      	b.n	800478e <UART_SetConfig+0x2e6>
 8004700:	2310      	movs	r3, #16
 8004702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004706:	e042      	b.n	800478e <UART_SetConfig+0x2e6>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a17      	ldr	r2, [pc, #92]	@ (800476c <UART_SetConfig+0x2c4>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d13a      	bne.n	8004788 <UART_SetConfig+0x2e0>
 8004712:	4b18      	ldr	r3, [pc, #96]	@ (8004774 <UART_SetConfig+0x2cc>)
 8004714:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004718:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800471c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004720:	d01a      	beq.n	8004758 <UART_SetConfig+0x2b0>
 8004722:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004726:	d81b      	bhi.n	8004760 <UART_SetConfig+0x2b8>
 8004728:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800472c:	d00c      	beq.n	8004748 <UART_SetConfig+0x2a0>
 800472e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004732:	d815      	bhi.n	8004760 <UART_SetConfig+0x2b8>
 8004734:	2b00      	cmp	r3, #0
 8004736:	d003      	beq.n	8004740 <UART_SetConfig+0x298>
 8004738:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800473c:	d008      	beq.n	8004750 <UART_SetConfig+0x2a8>
 800473e:	e00f      	b.n	8004760 <UART_SetConfig+0x2b8>
 8004740:	2300      	movs	r3, #0
 8004742:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004746:	e022      	b.n	800478e <UART_SetConfig+0x2e6>
 8004748:	2302      	movs	r3, #2
 800474a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800474e:	e01e      	b.n	800478e <UART_SetConfig+0x2e6>
 8004750:	2304      	movs	r3, #4
 8004752:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004756:	e01a      	b.n	800478e <UART_SetConfig+0x2e6>
 8004758:	2308      	movs	r3, #8
 800475a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800475e:	e016      	b.n	800478e <UART_SetConfig+0x2e6>
 8004760:	2310      	movs	r3, #16
 8004762:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004766:	e012      	b.n	800478e <UART_SetConfig+0x2e6>
 8004768:	efff69f3 	.word	0xefff69f3
 800476c:	40008000 	.word	0x40008000
 8004770:	40013800 	.word	0x40013800
 8004774:	40021000 	.word	0x40021000
 8004778:	40004400 	.word	0x40004400
 800477c:	40004800 	.word	0x40004800
 8004780:	40004c00 	.word	0x40004c00
 8004784:	40005000 	.word	0x40005000
 8004788:	2310      	movs	r3, #16
 800478a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a9f      	ldr	r2, [pc, #636]	@ (8004a10 <UART_SetConfig+0x568>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d17a      	bne.n	800488e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004798:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800479c:	2b08      	cmp	r3, #8
 800479e:	d824      	bhi.n	80047ea <UART_SetConfig+0x342>
 80047a0:	a201      	add	r2, pc, #4	@ (adr r2, 80047a8 <UART_SetConfig+0x300>)
 80047a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047a6:	bf00      	nop
 80047a8:	080047cd 	.word	0x080047cd
 80047ac:	080047eb 	.word	0x080047eb
 80047b0:	080047d5 	.word	0x080047d5
 80047b4:	080047eb 	.word	0x080047eb
 80047b8:	080047db 	.word	0x080047db
 80047bc:	080047eb 	.word	0x080047eb
 80047c0:	080047eb 	.word	0x080047eb
 80047c4:	080047eb 	.word	0x080047eb
 80047c8:	080047e3 	.word	0x080047e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047cc:	f7fe fcd0 	bl	8003170 <HAL_RCC_GetPCLK1Freq>
 80047d0:	61f8      	str	r0, [r7, #28]
        break;
 80047d2:	e010      	b.n	80047f6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047d4:	4b8f      	ldr	r3, [pc, #572]	@ (8004a14 <UART_SetConfig+0x56c>)
 80047d6:	61fb      	str	r3, [r7, #28]
        break;
 80047d8:	e00d      	b.n	80047f6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047da:	f7fe fc31 	bl	8003040 <HAL_RCC_GetSysClockFreq>
 80047de:	61f8      	str	r0, [r7, #28]
        break;
 80047e0:	e009      	b.n	80047f6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047e6:	61fb      	str	r3, [r7, #28]
        break;
 80047e8:	e005      	b.n	80047f6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80047ea:	2300      	movs	r3, #0
 80047ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80047f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	f000 80fb 	beq.w	80049f4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	4613      	mov	r3, r2
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	4413      	add	r3, r2
 8004808:	69fa      	ldr	r2, [r7, #28]
 800480a:	429a      	cmp	r2, r3
 800480c:	d305      	bcc.n	800481a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004814:	69fa      	ldr	r2, [r7, #28]
 8004816:	429a      	cmp	r2, r3
 8004818:	d903      	bls.n	8004822 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004820:	e0e8      	b.n	80049f4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	2200      	movs	r2, #0
 8004826:	461c      	mov	r4, r3
 8004828:	4615      	mov	r5, r2
 800482a:	f04f 0200 	mov.w	r2, #0
 800482e:	f04f 0300 	mov.w	r3, #0
 8004832:	022b      	lsls	r3, r5, #8
 8004834:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004838:	0222      	lsls	r2, r4, #8
 800483a:	68f9      	ldr	r1, [r7, #12]
 800483c:	6849      	ldr	r1, [r1, #4]
 800483e:	0849      	lsrs	r1, r1, #1
 8004840:	2000      	movs	r0, #0
 8004842:	4688      	mov	r8, r1
 8004844:	4681      	mov	r9, r0
 8004846:	eb12 0a08 	adds.w	sl, r2, r8
 800484a:	eb43 0b09 	adc.w	fp, r3, r9
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	603b      	str	r3, [r7, #0]
 8004856:	607a      	str	r2, [r7, #4]
 8004858:	e9d7 2300 	ldrd	r2, r3, [r7]
 800485c:	4650      	mov	r0, sl
 800485e:	4659      	mov	r1, fp
 8004860:	f7fb fd0e 	bl	8000280 <__aeabi_uldivmod>
 8004864:	4602      	mov	r2, r0
 8004866:	460b      	mov	r3, r1
 8004868:	4613      	mov	r3, r2
 800486a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004872:	d308      	bcc.n	8004886 <UART_SetConfig+0x3de>
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800487a:	d204      	bcs.n	8004886 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	69ba      	ldr	r2, [r7, #24]
 8004882:	60da      	str	r2, [r3, #12]
 8004884:	e0b6      	b.n	80049f4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800488c:	e0b2      	b.n	80049f4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	69db      	ldr	r3, [r3, #28]
 8004892:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004896:	d15e      	bne.n	8004956 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004898:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800489c:	2b08      	cmp	r3, #8
 800489e:	d828      	bhi.n	80048f2 <UART_SetConfig+0x44a>
 80048a0:	a201      	add	r2, pc, #4	@ (adr r2, 80048a8 <UART_SetConfig+0x400>)
 80048a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048a6:	bf00      	nop
 80048a8:	080048cd 	.word	0x080048cd
 80048ac:	080048d5 	.word	0x080048d5
 80048b0:	080048dd 	.word	0x080048dd
 80048b4:	080048f3 	.word	0x080048f3
 80048b8:	080048e3 	.word	0x080048e3
 80048bc:	080048f3 	.word	0x080048f3
 80048c0:	080048f3 	.word	0x080048f3
 80048c4:	080048f3 	.word	0x080048f3
 80048c8:	080048eb 	.word	0x080048eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048cc:	f7fe fc50 	bl	8003170 <HAL_RCC_GetPCLK1Freq>
 80048d0:	61f8      	str	r0, [r7, #28]
        break;
 80048d2:	e014      	b.n	80048fe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048d4:	f7fe fc62 	bl	800319c <HAL_RCC_GetPCLK2Freq>
 80048d8:	61f8      	str	r0, [r7, #28]
        break;
 80048da:	e010      	b.n	80048fe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048dc:	4b4d      	ldr	r3, [pc, #308]	@ (8004a14 <UART_SetConfig+0x56c>)
 80048de:	61fb      	str	r3, [r7, #28]
        break;
 80048e0:	e00d      	b.n	80048fe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048e2:	f7fe fbad 	bl	8003040 <HAL_RCC_GetSysClockFreq>
 80048e6:	61f8      	str	r0, [r7, #28]
        break;
 80048e8:	e009      	b.n	80048fe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048ee:	61fb      	str	r3, [r7, #28]
        break;
 80048f0:	e005      	b.n	80048fe <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80048f2:	2300      	movs	r3, #0
 80048f4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80048fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d077      	beq.n	80049f4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	005a      	lsls	r2, r3, #1
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	085b      	lsrs	r3, r3, #1
 800490e:	441a      	add	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	fbb2 f3f3 	udiv	r3, r2, r3
 8004918:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	2b0f      	cmp	r3, #15
 800491e:	d916      	bls.n	800494e <UART_SetConfig+0x4a6>
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004926:	d212      	bcs.n	800494e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	b29b      	uxth	r3, r3
 800492c:	f023 030f 	bic.w	r3, r3, #15
 8004930:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	085b      	lsrs	r3, r3, #1
 8004936:	b29b      	uxth	r3, r3
 8004938:	f003 0307 	and.w	r3, r3, #7
 800493c:	b29a      	uxth	r2, r3
 800493e:	8afb      	ldrh	r3, [r7, #22]
 8004940:	4313      	orrs	r3, r2
 8004942:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	8afa      	ldrh	r2, [r7, #22]
 800494a:	60da      	str	r2, [r3, #12]
 800494c:	e052      	b.n	80049f4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004954:	e04e      	b.n	80049f4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004956:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800495a:	2b08      	cmp	r3, #8
 800495c:	d827      	bhi.n	80049ae <UART_SetConfig+0x506>
 800495e:	a201      	add	r2, pc, #4	@ (adr r2, 8004964 <UART_SetConfig+0x4bc>)
 8004960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004964:	08004989 	.word	0x08004989
 8004968:	08004991 	.word	0x08004991
 800496c:	08004999 	.word	0x08004999
 8004970:	080049af 	.word	0x080049af
 8004974:	0800499f 	.word	0x0800499f
 8004978:	080049af 	.word	0x080049af
 800497c:	080049af 	.word	0x080049af
 8004980:	080049af 	.word	0x080049af
 8004984:	080049a7 	.word	0x080049a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004988:	f7fe fbf2 	bl	8003170 <HAL_RCC_GetPCLK1Freq>
 800498c:	61f8      	str	r0, [r7, #28]
        break;
 800498e:	e014      	b.n	80049ba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004990:	f7fe fc04 	bl	800319c <HAL_RCC_GetPCLK2Freq>
 8004994:	61f8      	str	r0, [r7, #28]
        break;
 8004996:	e010      	b.n	80049ba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004998:	4b1e      	ldr	r3, [pc, #120]	@ (8004a14 <UART_SetConfig+0x56c>)
 800499a:	61fb      	str	r3, [r7, #28]
        break;
 800499c:	e00d      	b.n	80049ba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800499e:	f7fe fb4f 	bl	8003040 <HAL_RCC_GetSysClockFreq>
 80049a2:	61f8      	str	r0, [r7, #28]
        break;
 80049a4:	e009      	b.n	80049ba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049aa:	61fb      	str	r3, [r7, #28]
        break;
 80049ac:	e005      	b.n	80049ba <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80049ae:	2300      	movs	r3, #0
 80049b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80049b8:	bf00      	nop
    }

    if (pclk != 0U)
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d019      	beq.n	80049f4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	085a      	lsrs	r2, r3, #1
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	441a      	add	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	2b0f      	cmp	r3, #15
 80049d8:	d909      	bls.n	80049ee <UART_SetConfig+0x546>
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049e0:	d205      	bcs.n	80049ee <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	b29a      	uxth	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	60da      	str	r2, [r3, #12]
 80049ec:	e002      	b.n	80049f4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2200      	movs	r2, #0
 80049f8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004a00:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3728      	adds	r7, #40	@ 0x28
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a0e:	bf00      	nop
 8004a10:	40008000 	.word	0x40008000
 8004a14:	00f42400 	.word	0x00f42400

08004a18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a24:	f003 0308 	and.w	r3, r3, #8
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00a      	beq.n	8004a42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00a      	beq.n	8004a64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	430a      	orrs	r2, r1
 8004a62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00a      	beq.n	8004a86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	430a      	orrs	r2, r1
 8004a84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a8a:	f003 0304 	and.w	r3, r3, #4
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00a      	beq.n	8004aa8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aac:	f003 0310 	and.w	r3, r3, #16
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d00a      	beq.n	8004aca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ace:	f003 0320 	and.w	r3, r3, #32
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00a      	beq.n	8004aec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d01a      	beq.n	8004b2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b16:	d10a      	bne.n	8004b2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d00a      	beq.n	8004b50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	605a      	str	r2, [r3, #4]
  }
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b098      	sub	sp, #96	@ 0x60
 8004b60:	af02      	add	r7, sp, #8
 8004b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004b6c:	f7fc fc48 	bl	8001400 <HAL_GetTick>
 8004b70:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0308 	and.w	r3, r3, #8
 8004b7c:	2b08      	cmp	r3, #8
 8004b7e:	d12e      	bne.n	8004bde <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b80:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b84:	9300      	str	r3, [sp, #0]
 8004b86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f000 f88c 	bl	8004cac <UART_WaitOnFlagUntilTimeout>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d021      	beq.n	8004bde <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ba2:	e853 3f00 	ldrex	r3, [r3]
 8004ba6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004baa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bae:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bbc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004bbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004bc0:	e841 2300 	strex	r3, r2, [r1]
 8004bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004bc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d1e6      	bne.n	8004b9a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2220      	movs	r2, #32
 8004bd0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e062      	b.n	8004ca4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0304 	and.w	r3, r3, #4
 8004be8:	2b04      	cmp	r3, #4
 8004bea:	d149      	bne.n	8004c80 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004bf0:	9300      	str	r3, [sp, #0]
 8004bf2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f856 	bl	8004cac <UART_WaitOnFlagUntilTimeout>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d03c      	beq.n	8004c80 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c0e:	e853 3f00 	ldrex	r3, [r3]
 8004c12:	623b      	str	r3, [r7, #32]
   return(result);
 8004c14:	6a3b      	ldr	r3, [r7, #32]
 8004c16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	461a      	mov	r2, r3
 8004c22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c24:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c26:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c2c:	e841 2300 	strex	r3, r2, [r1]
 8004c30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d1e6      	bne.n	8004c06 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	3308      	adds	r3, #8
 8004c3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	e853 3f00 	ldrex	r3, [r3]
 8004c46:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f023 0301 	bic.w	r3, r3, #1
 8004c4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	3308      	adds	r3, #8
 8004c56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c58:	61fa      	str	r2, [r7, #28]
 8004c5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5c:	69b9      	ldr	r1, [r7, #24]
 8004c5e:	69fa      	ldr	r2, [r7, #28]
 8004c60:	e841 2300 	strex	r3, r2, [r1]
 8004c64:	617b      	str	r3, [r7, #20]
   return(result);
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d1e5      	bne.n	8004c38 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2220      	movs	r2, #32
 8004c70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	e011      	b.n	8004ca4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2220      	movs	r2, #32
 8004c84:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2220      	movs	r2, #32
 8004c8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3758      	adds	r7, #88	@ 0x58
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	603b      	str	r3, [r7, #0]
 8004cb8:	4613      	mov	r3, r2
 8004cba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cbc:	e04f      	b.n	8004d5e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc4:	d04b      	beq.n	8004d5e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cc6:	f7fc fb9b 	bl	8001400 <HAL_GetTick>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	69ba      	ldr	r2, [r7, #24]
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d302      	bcc.n	8004cdc <UART_WaitOnFlagUntilTimeout+0x30>
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d101      	bne.n	8004ce0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e04e      	b.n	8004d7e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0304 	and.w	r3, r3, #4
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d037      	beq.n	8004d5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	2b80      	cmp	r3, #128	@ 0x80
 8004cf2:	d034      	beq.n	8004d5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	2b40      	cmp	r3, #64	@ 0x40
 8004cf8:	d031      	beq.n	8004d5e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	69db      	ldr	r3, [r3, #28]
 8004d00:	f003 0308 	and.w	r3, r3, #8
 8004d04:	2b08      	cmp	r3, #8
 8004d06:	d110      	bne.n	8004d2a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2208      	movs	r2, #8
 8004d0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f000 f8ff 	bl	8004f14 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2208      	movs	r2, #8
 8004d1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e029      	b.n	8004d7e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	69db      	ldr	r3, [r3, #28]
 8004d30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d38:	d111      	bne.n	8004d5e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f000 f8e5 	bl	8004f14 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e00f      	b.n	8004d7e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	69da      	ldr	r2, [r3, #28]
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	4013      	ands	r3, r2
 8004d68:	68ba      	ldr	r2, [r7, #8]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	bf0c      	ite	eq
 8004d6e:	2301      	moveq	r3, #1
 8004d70:	2300      	movne	r3, #0
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	461a      	mov	r2, r3
 8004d76:	79fb      	ldrb	r3, [r7, #7]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d0a0      	beq.n	8004cbe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3710      	adds	r7, #16
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
	...

08004d88 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b097      	sub	sp, #92	@ 0x5c
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	4613      	mov	r3, r2
 8004d94:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	88fa      	ldrh	r2, [r7, #6]
 8004da0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	88fa      	ldrh	r2, [r7, #6]
 8004da8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dba:	d10e      	bne.n	8004dda <UART_Start_Receive_IT+0x52>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d105      	bne.n	8004dd0 <UART_Start_Receive_IT+0x48>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004dca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004dce:	e02d      	b.n	8004e2c <UART_Start_Receive_IT+0xa4>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	22ff      	movs	r2, #255	@ 0xff
 8004dd4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004dd8:	e028      	b.n	8004e2c <UART_Start_Receive_IT+0xa4>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d10d      	bne.n	8004dfe <UART_Start_Receive_IT+0x76>
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d104      	bne.n	8004df4 <UART_Start_Receive_IT+0x6c>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	22ff      	movs	r2, #255	@ 0xff
 8004dee:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004df2:	e01b      	b.n	8004e2c <UART_Start_Receive_IT+0xa4>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	227f      	movs	r2, #127	@ 0x7f
 8004df8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004dfc:	e016      	b.n	8004e2c <UART_Start_Receive_IT+0xa4>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e06:	d10d      	bne.n	8004e24 <UART_Start_Receive_IT+0x9c>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	691b      	ldr	r3, [r3, #16]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d104      	bne.n	8004e1a <UART_Start_Receive_IT+0x92>
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	227f      	movs	r2, #127	@ 0x7f
 8004e14:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004e18:	e008      	b.n	8004e2c <UART_Start_Receive_IT+0xa4>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	223f      	movs	r2, #63	@ 0x3f
 8004e1e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004e22:	e003      	b.n	8004e2c <UART_Start_Receive_IT+0xa4>
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2222      	movs	r2, #34	@ 0x22
 8004e38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	3308      	adds	r3, #8
 8004e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e46:	e853 3f00 	ldrex	r3, [r3]
 8004e4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e4e:	f043 0301 	orr.w	r3, r3, #1
 8004e52:	657b      	str	r3, [r7, #84]	@ 0x54
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	3308      	adds	r3, #8
 8004e5a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004e5c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004e5e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e60:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004e62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e64:	e841 2300 	strex	r3, r2, [r1]
 8004e68:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004e6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d1e5      	bne.n	8004e3c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e78:	d107      	bne.n	8004e8a <UART_Start_Receive_IT+0x102>
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d103      	bne.n	8004e8a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	4a21      	ldr	r2, [pc, #132]	@ (8004f0c <UART_Start_Receive_IT+0x184>)
 8004e86:	669a      	str	r2, [r3, #104]	@ 0x68
 8004e88:	e002      	b.n	8004e90 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	4a20      	ldr	r2, [pc, #128]	@ (8004f10 <UART_Start_Receive_IT+0x188>)
 8004e8e:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d019      	beq.n	8004ecc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea0:	e853 3f00 	ldrex	r3, [r3]
 8004ea4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004eac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004eb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004eb8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004ebc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ebe:	e841 2300 	strex	r3, r2, [r1]
 8004ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d1e6      	bne.n	8004e98 <UART_Start_Receive_IT+0x110>
 8004eca:	e018      	b.n	8004efe <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	e853 3f00 	ldrex	r3, [r3]
 8004ed8:	613b      	str	r3, [r7, #16]
   return(result);
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	f043 0320 	orr.w	r3, r3, #32
 8004ee0:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004eea:	623b      	str	r3, [r7, #32]
 8004eec:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eee:	69f9      	ldr	r1, [r7, #28]
 8004ef0:	6a3a      	ldr	r2, [r7, #32]
 8004ef2:	e841 2300 	strex	r3, r2, [r1]
 8004ef6:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1e6      	bne.n	8004ecc <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004efe:	2300      	movs	r3, #0
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	375c      	adds	r7, #92	@ 0x5c
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr
 8004f0c:	08005205 	.word	0x08005205
 8004f10:	0800504d 	.word	0x0800504d

08004f14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b095      	sub	sp, #84	@ 0x54
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f24:	e853 3f00 	ldrex	r3, [r3]
 8004f28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	461a      	mov	r2, r3
 8004f38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f42:	e841 2300 	strex	r3, r2, [r1]
 8004f46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1e6      	bne.n	8004f1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	3308      	adds	r3, #8
 8004f54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f56:	6a3b      	ldr	r3, [r7, #32]
 8004f58:	e853 3f00 	ldrex	r3, [r3]
 8004f5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f5e:	69fb      	ldr	r3, [r7, #28]
 8004f60:	f023 0301 	bic.w	r3, r3, #1
 8004f64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	3308      	adds	r3, #8
 8004f6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f70:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f76:	e841 2300 	strex	r3, r2, [r1]
 8004f7a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d1e5      	bne.n	8004f4e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d118      	bne.n	8004fbc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	e853 3f00 	ldrex	r3, [r3]
 8004f96:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	f023 0310 	bic.w	r3, r3, #16
 8004f9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fa8:	61bb      	str	r3, [r7, #24]
 8004faa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fac:	6979      	ldr	r1, [r7, #20]
 8004fae:	69ba      	ldr	r2, [r7, #24]
 8004fb0:	e841 2300 	strex	r3, r2, [r1]
 8004fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1e6      	bne.n	8004f8a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2220      	movs	r2, #32
 8004fc0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004fd0:	bf00      	nop
 8004fd2:	3754      	adds	r7, #84	@ 0x54
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fe8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004fea:	68f8      	ldr	r0, [r7, #12]
 8004fec:	f7ff fa46 	bl	800447c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ff0:	bf00      	nop
 8004ff2:	3710      	adds	r7, #16
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b088      	sub	sp, #32
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	e853 3f00 	ldrex	r3, [r3]
 800500c:	60bb      	str	r3, [r7, #8]
   return(result);
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005014:	61fb      	str	r3, [r7, #28]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	461a      	mov	r2, r3
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	61bb      	str	r3, [r7, #24]
 8005020:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005022:	6979      	ldr	r1, [r7, #20]
 8005024:	69ba      	ldr	r2, [r7, #24]
 8005026:	e841 2300 	strex	r3, r2, [r1]
 800502a:	613b      	str	r3, [r7, #16]
   return(result);
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d1e6      	bne.n	8005000 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2220      	movs	r2, #32
 8005036:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f7ff fa12 	bl	8004468 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005044:	bf00      	nop
 8005046:	3720      	adds	r7, #32
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b09c      	sub	sp, #112	@ 0x70
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800505a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005064:	2b22      	cmp	r3, #34	@ 0x22
 8005066:	f040 80be 	bne.w	80051e6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005070:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005074:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005078:	b2d9      	uxtb	r1, r3
 800507a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800507e:	b2da      	uxtb	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005084:	400a      	ands	r2, r1
 8005086:	b2d2      	uxtb	r2, r2
 8005088:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800508e:	1c5a      	adds	r2, r3, #1
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800509a:	b29b      	uxth	r3, r3
 800509c:	3b01      	subs	r3, #1
 800509e:	b29a      	uxth	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	f040 80a1 	bne.w	80051f6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050bc:	e853 3f00 	ldrex	r3, [r3]
 80050c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80050c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	461a      	mov	r2, r3
 80050d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80050d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80050d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80050da:	e841 2300 	strex	r3, r2, [r1]
 80050de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80050e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1e6      	bne.n	80050b4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	3308      	adds	r3, #8
 80050ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050f0:	e853 3f00 	ldrex	r3, [r3]
 80050f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80050f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050f8:	f023 0301 	bic.w	r3, r3, #1
 80050fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	3308      	adds	r3, #8
 8005104:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005106:	647a      	str	r2, [r7, #68]	@ 0x44
 8005108:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800510a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800510c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800510e:	e841 2300 	strex	r3, r2, [r1]
 8005112:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005114:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1e5      	bne.n	80050e6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2220      	movs	r2, #32
 800511e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a33      	ldr	r2, [pc, #204]	@ (8005200 <UART_RxISR_8BIT+0x1b4>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d01f      	beq.n	8005178 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d018      	beq.n	8005178 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800514c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514e:	e853 3f00 	ldrex	r3, [r3]
 8005152:	623b      	str	r3, [r7, #32]
   return(result);
 8005154:	6a3b      	ldr	r3, [r7, #32]
 8005156:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800515a:	663b      	str	r3, [r7, #96]	@ 0x60
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	461a      	mov	r2, r3
 8005162:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005164:	633b      	str	r3, [r7, #48]	@ 0x30
 8005166:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005168:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800516a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800516c:	e841 2300 	strex	r3, r2, [r1]
 8005170:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005174:	2b00      	cmp	r3, #0
 8005176:	d1e6      	bne.n	8005146 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800517c:	2b01      	cmp	r3, #1
 800517e:	d12e      	bne.n	80051de <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	e853 3f00 	ldrex	r3, [r3]
 8005192:	60fb      	str	r3, [r7, #12]
   return(result);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0310 	bic.w	r3, r3, #16
 800519a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	461a      	mov	r2, r3
 80051a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051a4:	61fb      	str	r3, [r7, #28]
 80051a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a8:	69b9      	ldr	r1, [r7, #24]
 80051aa:	69fa      	ldr	r2, [r7, #28]
 80051ac:	e841 2300 	strex	r3, r2, [r1]
 80051b0:	617b      	str	r3, [r7, #20]
   return(result);
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d1e6      	bne.n	8005186 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	69db      	ldr	r3, [r3, #28]
 80051be:	f003 0310 	and.w	r3, r3, #16
 80051c2:	2b10      	cmp	r3, #16
 80051c4:	d103      	bne.n	80051ce <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2210      	movs	r2, #16
 80051cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80051d4:	4619      	mov	r1, r3
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f7ff f95a 	bl	8004490 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80051dc:	e00b      	b.n	80051f6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f7fb fe24 	bl	8000e2c <HAL_UART_RxCpltCallback>
}
 80051e4:	e007      	b.n	80051f6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	699a      	ldr	r2, [r3, #24]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f042 0208 	orr.w	r2, r2, #8
 80051f4:	619a      	str	r2, [r3, #24]
}
 80051f6:	bf00      	nop
 80051f8:	3770      	adds	r7, #112	@ 0x70
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	40008000 	.word	0x40008000

08005204 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b09c      	sub	sp, #112	@ 0x70
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005212:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800521c:	2b22      	cmp	r3, #34	@ 0x22
 800521e:	f040 80be 	bne.w	800539e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005228:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005230:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005232:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005236:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800523a:	4013      	ands	r3, r2
 800523c:	b29a      	uxth	r2, r3
 800523e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005240:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005246:	1c9a      	adds	r2, r3, #2
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005252:	b29b      	uxth	r3, r3
 8005254:	3b01      	subs	r3, #1
 8005256:	b29a      	uxth	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005264:	b29b      	uxth	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	f040 80a1 	bne.w	80053ae <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005272:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005274:	e853 3f00 	ldrex	r3, [r3]
 8005278:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800527a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800527c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005280:	667b      	str	r3, [r7, #100]	@ 0x64
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	461a      	mov	r2, r3
 8005288:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800528a:	657b      	str	r3, [r7, #84]	@ 0x54
 800528c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800528e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005290:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005292:	e841 2300 	strex	r3, r2, [r1]
 8005296:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005298:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800529a:	2b00      	cmp	r3, #0
 800529c:	d1e6      	bne.n	800526c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	3308      	adds	r3, #8
 80052a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052a8:	e853 3f00 	ldrex	r3, [r3]
 80052ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b0:	f023 0301 	bic.w	r3, r3, #1
 80052b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	3308      	adds	r3, #8
 80052bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80052be:	643a      	str	r2, [r7, #64]	@ 0x40
 80052c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052c6:	e841 2300 	strex	r3, r2, [r1]
 80052ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1e5      	bne.n	800529e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2220      	movs	r2, #32
 80052d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a33      	ldr	r2, [pc, #204]	@ (80053b8 <UART_RxISR_16BIT+0x1b4>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d01f      	beq.n	8005330 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d018      	beq.n	8005330 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005304:	6a3b      	ldr	r3, [r7, #32]
 8005306:	e853 3f00 	ldrex	r3, [r3]
 800530a:	61fb      	str	r3, [r7, #28]
   return(result);
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005312:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	461a      	mov	r2, r3
 800531a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800531c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800531e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005320:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005322:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005324:	e841 2300 	strex	r3, r2, [r1]
 8005328:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800532a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1e6      	bne.n	80052fe <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005334:	2b01      	cmp	r3, #1
 8005336:	d12e      	bne.n	8005396 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	e853 3f00 	ldrex	r3, [r3]
 800534a:	60bb      	str	r3, [r7, #8]
   return(result);
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	f023 0310 	bic.w	r3, r3, #16
 8005352:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	461a      	mov	r2, r3
 800535a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800535c:	61bb      	str	r3, [r7, #24]
 800535e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005360:	6979      	ldr	r1, [r7, #20]
 8005362:	69ba      	ldr	r2, [r7, #24]
 8005364:	e841 2300 	strex	r3, r2, [r1]
 8005368:	613b      	str	r3, [r7, #16]
   return(result);
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d1e6      	bne.n	800533e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	69db      	ldr	r3, [r3, #28]
 8005376:	f003 0310 	and.w	r3, r3, #16
 800537a:	2b10      	cmp	r3, #16
 800537c:	d103      	bne.n	8005386 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2210      	movs	r2, #16
 8005384:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800538c:	4619      	mov	r1, r3
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f7ff f87e 	bl	8004490 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005394:	e00b      	b.n	80053ae <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f7fb fd48 	bl	8000e2c <HAL_UART_RxCpltCallback>
}
 800539c:	e007      	b.n	80053ae <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	699a      	ldr	r2, [r3, #24]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f042 0208 	orr.w	r2, r2, #8
 80053ac:	619a      	str	r2, [r3, #24]
}
 80053ae:	bf00      	nop
 80053b0:	3770      	adds	r7, #112	@ 0x70
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	40008000 	.word	0x40008000

080053bc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <_strtol_l.constprop.0>:
 80053d0:	2b24      	cmp	r3, #36	@ 0x24
 80053d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053d6:	4686      	mov	lr, r0
 80053d8:	4690      	mov	r8, r2
 80053da:	d801      	bhi.n	80053e0 <_strtol_l.constprop.0+0x10>
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d106      	bne.n	80053ee <_strtol_l.constprop.0+0x1e>
 80053e0:	f000 f8ec 	bl	80055bc <__errno>
 80053e4:	2316      	movs	r3, #22
 80053e6:	6003      	str	r3, [r0, #0]
 80053e8:	2000      	movs	r0, #0
 80053ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053ee:	4834      	ldr	r0, [pc, #208]	@ (80054c0 <_strtol_l.constprop.0+0xf0>)
 80053f0:	460d      	mov	r5, r1
 80053f2:	462a      	mov	r2, r5
 80053f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80053f8:	5d06      	ldrb	r6, [r0, r4]
 80053fa:	f016 0608 	ands.w	r6, r6, #8
 80053fe:	d1f8      	bne.n	80053f2 <_strtol_l.constprop.0+0x22>
 8005400:	2c2d      	cmp	r4, #45	@ 0x2d
 8005402:	d12d      	bne.n	8005460 <_strtol_l.constprop.0+0x90>
 8005404:	782c      	ldrb	r4, [r5, #0]
 8005406:	2601      	movs	r6, #1
 8005408:	1c95      	adds	r5, r2, #2
 800540a:	f033 0210 	bics.w	r2, r3, #16
 800540e:	d109      	bne.n	8005424 <_strtol_l.constprop.0+0x54>
 8005410:	2c30      	cmp	r4, #48	@ 0x30
 8005412:	d12a      	bne.n	800546a <_strtol_l.constprop.0+0x9a>
 8005414:	782a      	ldrb	r2, [r5, #0]
 8005416:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800541a:	2a58      	cmp	r2, #88	@ 0x58
 800541c:	d125      	bne.n	800546a <_strtol_l.constprop.0+0x9a>
 800541e:	786c      	ldrb	r4, [r5, #1]
 8005420:	2310      	movs	r3, #16
 8005422:	3502      	adds	r5, #2
 8005424:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005428:	f10c 3cff 	add.w	ip, ip, #4294967295
 800542c:	2200      	movs	r2, #0
 800542e:	fbbc f9f3 	udiv	r9, ip, r3
 8005432:	4610      	mov	r0, r2
 8005434:	fb03 ca19 	mls	sl, r3, r9, ip
 8005438:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800543c:	2f09      	cmp	r7, #9
 800543e:	d81b      	bhi.n	8005478 <_strtol_l.constprop.0+0xa8>
 8005440:	463c      	mov	r4, r7
 8005442:	42a3      	cmp	r3, r4
 8005444:	dd27      	ble.n	8005496 <_strtol_l.constprop.0+0xc6>
 8005446:	1c57      	adds	r7, r2, #1
 8005448:	d007      	beq.n	800545a <_strtol_l.constprop.0+0x8a>
 800544a:	4581      	cmp	r9, r0
 800544c:	d320      	bcc.n	8005490 <_strtol_l.constprop.0+0xc0>
 800544e:	d101      	bne.n	8005454 <_strtol_l.constprop.0+0x84>
 8005450:	45a2      	cmp	sl, r4
 8005452:	db1d      	blt.n	8005490 <_strtol_l.constprop.0+0xc0>
 8005454:	fb00 4003 	mla	r0, r0, r3, r4
 8005458:	2201      	movs	r2, #1
 800545a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800545e:	e7eb      	b.n	8005438 <_strtol_l.constprop.0+0x68>
 8005460:	2c2b      	cmp	r4, #43	@ 0x2b
 8005462:	bf04      	itt	eq
 8005464:	782c      	ldrbeq	r4, [r5, #0]
 8005466:	1c95      	addeq	r5, r2, #2
 8005468:	e7cf      	b.n	800540a <_strtol_l.constprop.0+0x3a>
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1da      	bne.n	8005424 <_strtol_l.constprop.0+0x54>
 800546e:	2c30      	cmp	r4, #48	@ 0x30
 8005470:	bf0c      	ite	eq
 8005472:	2308      	moveq	r3, #8
 8005474:	230a      	movne	r3, #10
 8005476:	e7d5      	b.n	8005424 <_strtol_l.constprop.0+0x54>
 8005478:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800547c:	2f19      	cmp	r7, #25
 800547e:	d801      	bhi.n	8005484 <_strtol_l.constprop.0+0xb4>
 8005480:	3c37      	subs	r4, #55	@ 0x37
 8005482:	e7de      	b.n	8005442 <_strtol_l.constprop.0+0x72>
 8005484:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005488:	2f19      	cmp	r7, #25
 800548a:	d804      	bhi.n	8005496 <_strtol_l.constprop.0+0xc6>
 800548c:	3c57      	subs	r4, #87	@ 0x57
 800548e:	e7d8      	b.n	8005442 <_strtol_l.constprop.0+0x72>
 8005490:	f04f 32ff 	mov.w	r2, #4294967295
 8005494:	e7e1      	b.n	800545a <_strtol_l.constprop.0+0x8a>
 8005496:	1c53      	adds	r3, r2, #1
 8005498:	d108      	bne.n	80054ac <_strtol_l.constprop.0+0xdc>
 800549a:	2322      	movs	r3, #34	@ 0x22
 800549c:	f8ce 3000 	str.w	r3, [lr]
 80054a0:	4660      	mov	r0, ip
 80054a2:	f1b8 0f00 	cmp.w	r8, #0
 80054a6:	d0a0      	beq.n	80053ea <_strtol_l.constprop.0+0x1a>
 80054a8:	1e69      	subs	r1, r5, #1
 80054aa:	e006      	b.n	80054ba <_strtol_l.constprop.0+0xea>
 80054ac:	b106      	cbz	r6, 80054b0 <_strtol_l.constprop.0+0xe0>
 80054ae:	4240      	negs	r0, r0
 80054b0:	f1b8 0f00 	cmp.w	r8, #0
 80054b4:	d099      	beq.n	80053ea <_strtol_l.constprop.0+0x1a>
 80054b6:	2a00      	cmp	r2, #0
 80054b8:	d1f6      	bne.n	80054a8 <_strtol_l.constprop.0+0xd8>
 80054ba:	f8c8 1000 	str.w	r1, [r8]
 80054be:	e794      	b.n	80053ea <_strtol_l.constprop.0+0x1a>
 80054c0:	0800601d 	.word	0x0800601d

080054c4 <strtol>:
 80054c4:	4613      	mov	r3, r2
 80054c6:	460a      	mov	r2, r1
 80054c8:	4601      	mov	r1, r0
 80054ca:	4802      	ldr	r0, [pc, #8]	@ (80054d4 <strtol+0x10>)
 80054cc:	6800      	ldr	r0, [r0, #0]
 80054ce:	f7ff bf7f 	b.w	80053d0 <_strtol_l.constprop.0>
 80054d2:	bf00      	nop
 80054d4:	2000000c 	.word	0x2000000c

080054d8 <sniprintf>:
 80054d8:	b40c      	push	{r2, r3}
 80054da:	b530      	push	{r4, r5, lr}
 80054dc:	4b17      	ldr	r3, [pc, #92]	@ (800553c <sniprintf+0x64>)
 80054de:	1e0c      	subs	r4, r1, #0
 80054e0:	681d      	ldr	r5, [r3, #0]
 80054e2:	b09d      	sub	sp, #116	@ 0x74
 80054e4:	da08      	bge.n	80054f8 <sniprintf+0x20>
 80054e6:	238b      	movs	r3, #139	@ 0x8b
 80054e8:	602b      	str	r3, [r5, #0]
 80054ea:	f04f 30ff 	mov.w	r0, #4294967295
 80054ee:	b01d      	add	sp, #116	@ 0x74
 80054f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80054f4:	b002      	add	sp, #8
 80054f6:	4770      	bx	lr
 80054f8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80054fc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005500:	bf14      	ite	ne
 8005502:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005506:	4623      	moveq	r3, r4
 8005508:	9304      	str	r3, [sp, #16]
 800550a:	9307      	str	r3, [sp, #28]
 800550c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005510:	9002      	str	r0, [sp, #8]
 8005512:	9006      	str	r0, [sp, #24]
 8005514:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005518:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800551a:	ab21      	add	r3, sp, #132	@ 0x84
 800551c:	a902      	add	r1, sp, #8
 800551e:	4628      	mov	r0, r5
 8005520:	9301      	str	r3, [sp, #4]
 8005522:	f000 f9cb 	bl	80058bc <_svfiprintf_r>
 8005526:	1c43      	adds	r3, r0, #1
 8005528:	bfbc      	itt	lt
 800552a:	238b      	movlt	r3, #139	@ 0x8b
 800552c:	602b      	strlt	r3, [r5, #0]
 800552e:	2c00      	cmp	r4, #0
 8005530:	d0dd      	beq.n	80054ee <sniprintf+0x16>
 8005532:	9b02      	ldr	r3, [sp, #8]
 8005534:	2200      	movs	r2, #0
 8005536:	701a      	strb	r2, [r3, #0]
 8005538:	e7d9      	b.n	80054ee <sniprintf+0x16>
 800553a:	bf00      	nop
 800553c:	2000000c 	.word	0x2000000c

08005540 <memset>:
 8005540:	4402      	add	r2, r0
 8005542:	4603      	mov	r3, r0
 8005544:	4293      	cmp	r3, r2
 8005546:	d100      	bne.n	800554a <memset+0xa>
 8005548:	4770      	bx	lr
 800554a:	f803 1b01 	strb.w	r1, [r3], #1
 800554e:	e7f9      	b.n	8005544 <memset+0x4>

08005550 <strchr>:
 8005550:	b2c9      	uxtb	r1, r1
 8005552:	4603      	mov	r3, r0
 8005554:	4618      	mov	r0, r3
 8005556:	f813 2b01 	ldrb.w	r2, [r3], #1
 800555a:	b112      	cbz	r2, 8005562 <strchr+0x12>
 800555c:	428a      	cmp	r2, r1
 800555e:	d1f9      	bne.n	8005554 <strchr+0x4>
 8005560:	4770      	bx	lr
 8005562:	2900      	cmp	r1, #0
 8005564:	bf18      	it	ne
 8005566:	2000      	movne	r0, #0
 8005568:	4770      	bx	lr

0800556a <strncpy>:
 800556a:	b510      	push	{r4, lr}
 800556c:	3901      	subs	r1, #1
 800556e:	4603      	mov	r3, r0
 8005570:	b132      	cbz	r2, 8005580 <strncpy+0x16>
 8005572:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005576:	f803 4b01 	strb.w	r4, [r3], #1
 800557a:	3a01      	subs	r2, #1
 800557c:	2c00      	cmp	r4, #0
 800557e:	d1f7      	bne.n	8005570 <strncpy+0x6>
 8005580:	441a      	add	r2, r3
 8005582:	2100      	movs	r1, #0
 8005584:	4293      	cmp	r3, r2
 8005586:	d100      	bne.n	800558a <strncpy+0x20>
 8005588:	bd10      	pop	{r4, pc}
 800558a:	f803 1b01 	strb.w	r1, [r3], #1
 800558e:	e7f9      	b.n	8005584 <strncpy+0x1a>

08005590 <strrchr>:
 8005590:	b538      	push	{r3, r4, r5, lr}
 8005592:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 8005596:	4603      	mov	r3, r0
 8005598:	d10e      	bne.n	80055b8 <strrchr+0x28>
 800559a:	4621      	mov	r1, r4
 800559c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055a0:	f7ff bfd6 	b.w	8005550 <strchr>
 80055a4:	1c43      	adds	r3, r0, #1
 80055a6:	4605      	mov	r5, r0
 80055a8:	4621      	mov	r1, r4
 80055aa:	4618      	mov	r0, r3
 80055ac:	f7ff ffd0 	bl	8005550 <strchr>
 80055b0:	2800      	cmp	r0, #0
 80055b2:	d1f7      	bne.n	80055a4 <strrchr+0x14>
 80055b4:	4628      	mov	r0, r5
 80055b6:	bd38      	pop	{r3, r4, r5, pc}
 80055b8:	2500      	movs	r5, #0
 80055ba:	e7f5      	b.n	80055a8 <strrchr+0x18>

080055bc <__errno>:
 80055bc:	4b01      	ldr	r3, [pc, #4]	@ (80055c4 <__errno+0x8>)
 80055be:	6818      	ldr	r0, [r3, #0]
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop
 80055c4:	2000000c 	.word	0x2000000c

080055c8 <__libc_init_array>:
 80055c8:	b570      	push	{r4, r5, r6, lr}
 80055ca:	4d0d      	ldr	r5, [pc, #52]	@ (8005600 <__libc_init_array+0x38>)
 80055cc:	4c0d      	ldr	r4, [pc, #52]	@ (8005604 <__libc_init_array+0x3c>)
 80055ce:	1b64      	subs	r4, r4, r5
 80055d0:	10a4      	asrs	r4, r4, #2
 80055d2:	2600      	movs	r6, #0
 80055d4:	42a6      	cmp	r6, r4
 80055d6:	d109      	bne.n	80055ec <__libc_init_array+0x24>
 80055d8:	4d0b      	ldr	r5, [pc, #44]	@ (8005608 <__libc_init_array+0x40>)
 80055da:	4c0c      	ldr	r4, [pc, #48]	@ (800560c <__libc_init_array+0x44>)
 80055dc:	f000 fc66 	bl	8005eac <_init>
 80055e0:	1b64      	subs	r4, r4, r5
 80055e2:	10a4      	asrs	r4, r4, #2
 80055e4:	2600      	movs	r6, #0
 80055e6:	42a6      	cmp	r6, r4
 80055e8:	d105      	bne.n	80055f6 <__libc_init_array+0x2e>
 80055ea:	bd70      	pop	{r4, r5, r6, pc}
 80055ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80055f0:	4798      	blx	r3
 80055f2:	3601      	adds	r6, #1
 80055f4:	e7ee      	b.n	80055d4 <__libc_init_array+0xc>
 80055f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80055fa:	4798      	blx	r3
 80055fc:	3601      	adds	r6, #1
 80055fe:	e7f2      	b.n	80055e6 <__libc_init_array+0x1e>
 8005600:	08006158 	.word	0x08006158
 8005604:	08006158 	.word	0x08006158
 8005608:	08006158 	.word	0x08006158
 800560c:	0800615c 	.word	0x0800615c

08005610 <__retarget_lock_acquire_recursive>:
 8005610:	4770      	bx	lr

08005612 <__retarget_lock_release_recursive>:
 8005612:	4770      	bx	lr

08005614 <_free_r>:
 8005614:	b538      	push	{r3, r4, r5, lr}
 8005616:	4605      	mov	r5, r0
 8005618:	2900      	cmp	r1, #0
 800561a:	d041      	beq.n	80056a0 <_free_r+0x8c>
 800561c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005620:	1f0c      	subs	r4, r1, #4
 8005622:	2b00      	cmp	r3, #0
 8005624:	bfb8      	it	lt
 8005626:	18e4      	addlt	r4, r4, r3
 8005628:	f000 f8e0 	bl	80057ec <__malloc_lock>
 800562c:	4a1d      	ldr	r2, [pc, #116]	@ (80056a4 <_free_r+0x90>)
 800562e:	6813      	ldr	r3, [r2, #0]
 8005630:	b933      	cbnz	r3, 8005640 <_free_r+0x2c>
 8005632:	6063      	str	r3, [r4, #4]
 8005634:	6014      	str	r4, [r2, #0]
 8005636:	4628      	mov	r0, r5
 8005638:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800563c:	f000 b8dc 	b.w	80057f8 <__malloc_unlock>
 8005640:	42a3      	cmp	r3, r4
 8005642:	d908      	bls.n	8005656 <_free_r+0x42>
 8005644:	6820      	ldr	r0, [r4, #0]
 8005646:	1821      	adds	r1, r4, r0
 8005648:	428b      	cmp	r3, r1
 800564a:	bf01      	itttt	eq
 800564c:	6819      	ldreq	r1, [r3, #0]
 800564e:	685b      	ldreq	r3, [r3, #4]
 8005650:	1809      	addeq	r1, r1, r0
 8005652:	6021      	streq	r1, [r4, #0]
 8005654:	e7ed      	b.n	8005632 <_free_r+0x1e>
 8005656:	461a      	mov	r2, r3
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	b10b      	cbz	r3, 8005660 <_free_r+0x4c>
 800565c:	42a3      	cmp	r3, r4
 800565e:	d9fa      	bls.n	8005656 <_free_r+0x42>
 8005660:	6811      	ldr	r1, [r2, #0]
 8005662:	1850      	adds	r0, r2, r1
 8005664:	42a0      	cmp	r0, r4
 8005666:	d10b      	bne.n	8005680 <_free_r+0x6c>
 8005668:	6820      	ldr	r0, [r4, #0]
 800566a:	4401      	add	r1, r0
 800566c:	1850      	adds	r0, r2, r1
 800566e:	4283      	cmp	r3, r0
 8005670:	6011      	str	r1, [r2, #0]
 8005672:	d1e0      	bne.n	8005636 <_free_r+0x22>
 8005674:	6818      	ldr	r0, [r3, #0]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	6053      	str	r3, [r2, #4]
 800567a:	4408      	add	r0, r1
 800567c:	6010      	str	r0, [r2, #0]
 800567e:	e7da      	b.n	8005636 <_free_r+0x22>
 8005680:	d902      	bls.n	8005688 <_free_r+0x74>
 8005682:	230c      	movs	r3, #12
 8005684:	602b      	str	r3, [r5, #0]
 8005686:	e7d6      	b.n	8005636 <_free_r+0x22>
 8005688:	6820      	ldr	r0, [r4, #0]
 800568a:	1821      	adds	r1, r4, r0
 800568c:	428b      	cmp	r3, r1
 800568e:	bf04      	itt	eq
 8005690:	6819      	ldreq	r1, [r3, #0]
 8005692:	685b      	ldreq	r3, [r3, #4]
 8005694:	6063      	str	r3, [r4, #4]
 8005696:	bf04      	itt	eq
 8005698:	1809      	addeq	r1, r1, r0
 800569a:	6021      	streq	r1, [r4, #0]
 800569c:	6054      	str	r4, [r2, #4]
 800569e:	e7ca      	b.n	8005636 <_free_r+0x22>
 80056a0:	bd38      	pop	{r3, r4, r5, pc}
 80056a2:	bf00      	nop
 80056a4:	200003fc 	.word	0x200003fc

080056a8 <sbrk_aligned>:
 80056a8:	b570      	push	{r4, r5, r6, lr}
 80056aa:	4e0f      	ldr	r6, [pc, #60]	@ (80056e8 <sbrk_aligned+0x40>)
 80056ac:	460c      	mov	r4, r1
 80056ae:	6831      	ldr	r1, [r6, #0]
 80056b0:	4605      	mov	r5, r0
 80056b2:	b911      	cbnz	r1, 80056ba <sbrk_aligned+0x12>
 80056b4:	f000 fba6 	bl	8005e04 <_sbrk_r>
 80056b8:	6030      	str	r0, [r6, #0]
 80056ba:	4621      	mov	r1, r4
 80056bc:	4628      	mov	r0, r5
 80056be:	f000 fba1 	bl	8005e04 <_sbrk_r>
 80056c2:	1c43      	adds	r3, r0, #1
 80056c4:	d103      	bne.n	80056ce <sbrk_aligned+0x26>
 80056c6:	f04f 34ff 	mov.w	r4, #4294967295
 80056ca:	4620      	mov	r0, r4
 80056cc:	bd70      	pop	{r4, r5, r6, pc}
 80056ce:	1cc4      	adds	r4, r0, #3
 80056d0:	f024 0403 	bic.w	r4, r4, #3
 80056d4:	42a0      	cmp	r0, r4
 80056d6:	d0f8      	beq.n	80056ca <sbrk_aligned+0x22>
 80056d8:	1a21      	subs	r1, r4, r0
 80056da:	4628      	mov	r0, r5
 80056dc:	f000 fb92 	bl	8005e04 <_sbrk_r>
 80056e0:	3001      	adds	r0, #1
 80056e2:	d1f2      	bne.n	80056ca <sbrk_aligned+0x22>
 80056e4:	e7ef      	b.n	80056c6 <sbrk_aligned+0x1e>
 80056e6:	bf00      	nop
 80056e8:	200003f8 	.word	0x200003f8

080056ec <_malloc_r>:
 80056ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056f0:	1ccd      	adds	r5, r1, #3
 80056f2:	f025 0503 	bic.w	r5, r5, #3
 80056f6:	3508      	adds	r5, #8
 80056f8:	2d0c      	cmp	r5, #12
 80056fa:	bf38      	it	cc
 80056fc:	250c      	movcc	r5, #12
 80056fe:	2d00      	cmp	r5, #0
 8005700:	4606      	mov	r6, r0
 8005702:	db01      	blt.n	8005708 <_malloc_r+0x1c>
 8005704:	42a9      	cmp	r1, r5
 8005706:	d904      	bls.n	8005712 <_malloc_r+0x26>
 8005708:	230c      	movs	r3, #12
 800570a:	6033      	str	r3, [r6, #0]
 800570c:	2000      	movs	r0, #0
 800570e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005712:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80057e8 <_malloc_r+0xfc>
 8005716:	f000 f869 	bl	80057ec <__malloc_lock>
 800571a:	f8d8 3000 	ldr.w	r3, [r8]
 800571e:	461c      	mov	r4, r3
 8005720:	bb44      	cbnz	r4, 8005774 <_malloc_r+0x88>
 8005722:	4629      	mov	r1, r5
 8005724:	4630      	mov	r0, r6
 8005726:	f7ff ffbf 	bl	80056a8 <sbrk_aligned>
 800572a:	1c43      	adds	r3, r0, #1
 800572c:	4604      	mov	r4, r0
 800572e:	d158      	bne.n	80057e2 <_malloc_r+0xf6>
 8005730:	f8d8 4000 	ldr.w	r4, [r8]
 8005734:	4627      	mov	r7, r4
 8005736:	2f00      	cmp	r7, #0
 8005738:	d143      	bne.n	80057c2 <_malloc_r+0xd6>
 800573a:	2c00      	cmp	r4, #0
 800573c:	d04b      	beq.n	80057d6 <_malloc_r+0xea>
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	4639      	mov	r1, r7
 8005742:	4630      	mov	r0, r6
 8005744:	eb04 0903 	add.w	r9, r4, r3
 8005748:	f000 fb5c 	bl	8005e04 <_sbrk_r>
 800574c:	4581      	cmp	r9, r0
 800574e:	d142      	bne.n	80057d6 <_malloc_r+0xea>
 8005750:	6821      	ldr	r1, [r4, #0]
 8005752:	1a6d      	subs	r5, r5, r1
 8005754:	4629      	mov	r1, r5
 8005756:	4630      	mov	r0, r6
 8005758:	f7ff ffa6 	bl	80056a8 <sbrk_aligned>
 800575c:	3001      	adds	r0, #1
 800575e:	d03a      	beq.n	80057d6 <_malloc_r+0xea>
 8005760:	6823      	ldr	r3, [r4, #0]
 8005762:	442b      	add	r3, r5
 8005764:	6023      	str	r3, [r4, #0]
 8005766:	f8d8 3000 	ldr.w	r3, [r8]
 800576a:	685a      	ldr	r2, [r3, #4]
 800576c:	bb62      	cbnz	r2, 80057c8 <_malloc_r+0xdc>
 800576e:	f8c8 7000 	str.w	r7, [r8]
 8005772:	e00f      	b.n	8005794 <_malloc_r+0xa8>
 8005774:	6822      	ldr	r2, [r4, #0]
 8005776:	1b52      	subs	r2, r2, r5
 8005778:	d420      	bmi.n	80057bc <_malloc_r+0xd0>
 800577a:	2a0b      	cmp	r2, #11
 800577c:	d917      	bls.n	80057ae <_malloc_r+0xc2>
 800577e:	1961      	adds	r1, r4, r5
 8005780:	42a3      	cmp	r3, r4
 8005782:	6025      	str	r5, [r4, #0]
 8005784:	bf18      	it	ne
 8005786:	6059      	strne	r1, [r3, #4]
 8005788:	6863      	ldr	r3, [r4, #4]
 800578a:	bf08      	it	eq
 800578c:	f8c8 1000 	streq.w	r1, [r8]
 8005790:	5162      	str	r2, [r4, r5]
 8005792:	604b      	str	r3, [r1, #4]
 8005794:	4630      	mov	r0, r6
 8005796:	f000 f82f 	bl	80057f8 <__malloc_unlock>
 800579a:	f104 000b 	add.w	r0, r4, #11
 800579e:	1d23      	adds	r3, r4, #4
 80057a0:	f020 0007 	bic.w	r0, r0, #7
 80057a4:	1ac2      	subs	r2, r0, r3
 80057a6:	bf1c      	itt	ne
 80057a8:	1a1b      	subne	r3, r3, r0
 80057aa:	50a3      	strne	r3, [r4, r2]
 80057ac:	e7af      	b.n	800570e <_malloc_r+0x22>
 80057ae:	6862      	ldr	r2, [r4, #4]
 80057b0:	42a3      	cmp	r3, r4
 80057b2:	bf0c      	ite	eq
 80057b4:	f8c8 2000 	streq.w	r2, [r8]
 80057b8:	605a      	strne	r2, [r3, #4]
 80057ba:	e7eb      	b.n	8005794 <_malloc_r+0xa8>
 80057bc:	4623      	mov	r3, r4
 80057be:	6864      	ldr	r4, [r4, #4]
 80057c0:	e7ae      	b.n	8005720 <_malloc_r+0x34>
 80057c2:	463c      	mov	r4, r7
 80057c4:	687f      	ldr	r7, [r7, #4]
 80057c6:	e7b6      	b.n	8005736 <_malloc_r+0x4a>
 80057c8:	461a      	mov	r2, r3
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	42a3      	cmp	r3, r4
 80057ce:	d1fb      	bne.n	80057c8 <_malloc_r+0xdc>
 80057d0:	2300      	movs	r3, #0
 80057d2:	6053      	str	r3, [r2, #4]
 80057d4:	e7de      	b.n	8005794 <_malloc_r+0xa8>
 80057d6:	230c      	movs	r3, #12
 80057d8:	6033      	str	r3, [r6, #0]
 80057da:	4630      	mov	r0, r6
 80057dc:	f000 f80c 	bl	80057f8 <__malloc_unlock>
 80057e0:	e794      	b.n	800570c <_malloc_r+0x20>
 80057e2:	6005      	str	r5, [r0, #0]
 80057e4:	e7d6      	b.n	8005794 <_malloc_r+0xa8>
 80057e6:	bf00      	nop
 80057e8:	200003fc 	.word	0x200003fc

080057ec <__malloc_lock>:
 80057ec:	4801      	ldr	r0, [pc, #4]	@ (80057f4 <__malloc_lock+0x8>)
 80057ee:	f7ff bf0f 	b.w	8005610 <__retarget_lock_acquire_recursive>
 80057f2:	bf00      	nop
 80057f4:	200003f4 	.word	0x200003f4

080057f8 <__malloc_unlock>:
 80057f8:	4801      	ldr	r0, [pc, #4]	@ (8005800 <__malloc_unlock+0x8>)
 80057fa:	f7ff bf0a 	b.w	8005612 <__retarget_lock_release_recursive>
 80057fe:	bf00      	nop
 8005800:	200003f4 	.word	0x200003f4

08005804 <__ssputs_r>:
 8005804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005808:	688e      	ldr	r6, [r1, #8]
 800580a:	461f      	mov	r7, r3
 800580c:	42be      	cmp	r6, r7
 800580e:	680b      	ldr	r3, [r1, #0]
 8005810:	4682      	mov	sl, r0
 8005812:	460c      	mov	r4, r1
 8005814:	4690      	mov	r8, r2
 8005816:	d82d      	bhi.n	8005874 <__ssputs_r+0x70>
 8005818:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800581c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005820:	d026      	beq.n	8005870 <__ssputs_r+0x6c>
 8005822:	6965      	ldr	r5, [r4, #20]
 8005824:	6909      	ldr	r1, [r1, #16]
 8005826:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800582a:	eba3 0901 	sub.w	r9, r3, r1
 800582e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005832:	1c7b      	adds	r3, r7, #1
 8005834:	444b      	add	r3, r9
 8005836:	106d      	asrs	r5, r5, #1
 8005838:	429d      	cmp	r5, r3
 800583a:	bf38      	it	cc
 800583c:	461d      	movcc	r5, r3
 800583e:	0553      	lsls	r3, r2, #21
 8005840:	d527      	bpl.n	8005892 <__ssputs_r+0x8e>
 8005842:	4629      	mov	r1, r5
 8005844:	f7ff ff52 	bl	80056ec <_malloc_r>
 8005848:	4606      	mov	r6, r0
 800584a:	b360      	cbz	r0, 80058a6 <__ssputs_r+0xa2>
 800584c:	6921      	ldr	r1, [r4, #16]
 800584e:	464a      	mov	r2, r9
 8005850:	f000 fae8 	bl	8005e24 <memcpy>
 8005854:	89a3      	ldrh	r3, [r4, #12]
 8005856:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800585a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800585e:	81a3      	strh	r3, [r4, #12]
 8005860:	6126      	str	r6, [r4, #16]
 8005862:	6165      	str	r5, [r4, #20]
 8005864:	444e      	add	r6, r9
 8005866:	eba5 0509 	sub.w	r5, r5, r9
 800586a:	6026      	str	r6, [r4, #0]
 800586c:	60a5      	str	r5, [r4, #8]
 800586e:	463e      	mov	r6, r7
 8005870:	42be      	cmp	r6, r7
 8005872:	d900      	bls.n	8005876 <__ssputs_r+0x72>
 8005874:	463e      	mov	r6, r7
 8005876:	6820      	ldr	r0, [r4, #0]
 8005878:	4632      	mov	r2, r6
 800587a:	4641      	mov	r1, r8
 800587c:	f000 faa8 	bl	8005dd0 <memmove>
 8005880:	68a3      	ldr	r3, [r4, #8]
 8005882:	1b9b      	subs	r3, r3, r6
 8005884:	60a3      	str	r3, [r4, #8]
 8005886:	6823      	ldr	r3, [r4, #0]
 8005888:	4433      	add	r3, r6
 800588a:	6023      	str	r3, [r4, #0]
 800588c:	2000      	movs	r0, #0
 800588e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005892:	462a      	mov	r2, r5
 8005894:	f000 fad4 	bl	8005e40 <_realloc_r>
 8005898:	4606      	mov	r6, r0
 800589a:	2800      	cmp	r0, #0
 800589c:	d1e0      	bne.n	8005860 <__ssputs_r+0x5c>
 800589e:	6921      	ldr	r1, [r4, #16]
 80058a0:	4650      	mov	r0, sl
 80058a2:	f7ff feb7 	bl	8005614 <_free_r>
 80058a6:	230c      	movs	r3, #12
 80058a8:	f8ca 3000 	str.w	r3, [sl]
 80058ac:	89a3      	ldrh	r3, [r4, #12]
 80058ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058b2:	81a3      	strh	r3, [r4, #12]
 80058b4:	f04f 30ff 	mov.w	r0, #4294967295
 80058b8:	e7e9      	b.n	800588e <__ssputs_r+0x8a>
	...

080058bc <_svfiprintf_r>:
 80058bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058c0:	4698      	mov	r8, r3
 80058c2:	898b      	ldrh	r3, [r1, #12]
 80058c4:	061b      	lsls	r3, r3, #24
 80058c6:	b09d      	sub	sp, #116	@ 0x74
 80058c8:	4607      	mov	r7, r0
 80058ca:	460d      	mov	r5, r1
 80058cc:	4614      	mov	r4, r2
 80058ce:	d510      	bpl.n	80058f2 <_svfiprintf_r+0x36>
 80058d0:	690b      	ldr	r3, [r1, #16]
 80058d2:	b973      	cbnz	r3, 80058f2 <_svfiprintf_r+0x36>
 80058d4:	2140      	movs	r1, #64	@ 0x40
 80058d6:	f7ff ff09 	bl	80056ec <_malloc_r>
 80058da:	6028      	str	r0, [r5, #0]
 80058dc:	6128      	str	r0, [r5, #16]
 80058de:	b930      	cbnz	r0, 80058ee <_svfiprintf_r+0x32>
 80058e0:	230c      	movs	r3, #12
 80058e2:	603b      	str	r3, [r7, #0]
 80058e4:	f04f 30ff 	mov.w	r0, #4294967295
 80058e8:	b01d      	add	sp, #116	@ 0x74
 80058ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ee:	2340      	movs	r3, #64	@ 0x40
 80058f0:	616b      	str	r3, [r5, #20]
 80058f2:	2300      	movs	r3, #0
 80058f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80058f6:	2320      	movs	r3, #32
 80058f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80058fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8005900:	2330      	movs	r3, #48	@ 0x30
 8005902:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005aa0 <_svfiprintf_r+0x1e4>
 8005906:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800590a:	f04f 0901 	mov.w	r9, #1
 800590e:	4623      	mov	r3, r4
 8005910:	469a      	mov	sl, r3
 8005912:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005916:	b10a      	cbz	r2, 800591c <_svfiprintf_r+0x60>
 8005918:	2a25      	cmp	r2, #37	@ 0x25
 800591a:	d1f9      	bne.n	8005910 <_svfiprintf_r+0x54>
 800591c:	ebba 0b04 	subs.w	fp, sl, r4
 8005920:	d00b      	beq.n	800593a <_svfiprintf_r+0x7e>
 8005922:	465b      	mov	r3, fp
 8005924:	4622      	mov	r2, r4
 8005926:	4629      	mov	r1, r5
 8005928:	4638      	mov	r0, r7
 800592a:	f7ff ff6b 	bl	8005804 <__ssputs_r>
 800592e:	3001      	adds	r0, #1
 8005930:	f000 80a7 	beq.w	8005a82 <_svfiprintf_r+0x1c6>
 8005934:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005936:	445a      	add	r2, fp
 8005938:	9209      	str	r2, [sp, #36]	@ 0x24
 800593a:	f89a 3000 	ldrb.w	r3, [sl]
 800593e:	2b00      	cmp	r3, #0
 8005940:	f000 809f 	beq.w	8005a82 <_svfiprintf_r+0x1c6>
 8005944:	2300      	movs	r3, #0
 8005946:	f04f 32ff 	mov.w	r2, #4294967295
 800594a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800594e:	f10a 0a01 	add.w	sl, sl, #1
 8005952:	9304      	str	r3, [sp, #16]
 8005954:	9307      	str	r3, [sp, #28]
 8005956:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800595a:	931a      	str	r3, [sp, #104]	@ 0x68
 800595c:	4654      	mov	r4, sl
 800595e:	2205      	movs	r2, #5
 8005960:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005964:	484e      	ldr	r0, [pc, #312]	@ (8005aa0 <_svfiprintf_r+0x1e4>)
 8005966:	f7fa fc3b 	bl	80001e0 <memchr>
 800596a:	9a04      	ldr	r2, [sp, #16]
 800596c:	b9d8      	cbnz	r0, 80059a6 <_svfiprintf_r+0xea>
 800596e:	06d0      	lsls	r0, r2, #27
 8005970:	bf44      	itt	mi
 8005972:	2320      	movmi	r3, #32
 8005974:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005978:	0711      	lsls	r1, r2, #28
 800597a:	bf44      	itt	mi
 800597c:	232b      	movmi	r3, #43	@ 0x2b
 800597e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005982:	f89a 3000 	ldrb.w	r3, [sl]
 8005986:	2b2a      	cmp	r3, #42	@ 0x2a
 8005988:	d015      	beq.n	80059b6 <_svfiprintf_r+0xfa>
 800598a:	9a07      	ldr	r2, [sp, #28]
 800598c:	4654      	mov	r4, sl
 800598e:	2000      	movs	r0, #0
 8005990:	f04f 0c0a 	mov.w	ip, #10
 8005994:	4621      	mov	r1, r4
 8005996:	f811 3b01 	ldrb.w	r3, [r1], #1
 800599a:	3b30      	subs	r3, #48	@ 0x30
 800599c:	2b09      	cmp	r3, #9
 800599e:	d94b      	bls.n	8005a38 <_svfiprintf_r+0x17c>
 80059a0:	b1b0      	cbz	r0, 80059d0 <_svfiprintf_r+0x114>
 80059a2:	9207      	str	r2, [sp, #28]
 80059a4:	e014      	b.n	80059d0 <_svfiprintf_r+0x114>
 80059a6:	eba0 0308 	sub.w	r3, r0, r8
 80059aa:	fa09 f303 	lsl.w	r3, r9, r3
 80059ae:	4313      	orrs	r3, r2
 80059b0:	9304      	str	r3, [sp, #16]
 80059b2:	46a2      	mov	sl, r4
 80059b4:	e7d2      	b.n	800595c <_svfiprintf_r+0xa0>
 80059b6:	9b03      	ldr	r3, [sp, #12]
 80059b8:	1d19      	adds	r1, r3, #4
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	9103      	str	r1, [sp, #12]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	bfbb      	ittet	lt
 80059c2:	425b      	neglt	r3, r3
 80059c4:	f042 0202 	orrlt.w	r2, r2, #2
 80059c8:	9307      	strge	r3, [sp, #28]
 80059ca:	9307      	strlt	r3, [sp, #28]
 80059cc:	bfb8      	it	lt
 80059ce:	9204      	strlt	r2, [sp, #16]
 80059d0:	7823      	ldrb	r3, [r4, #0]
 80059d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80059d4:	d10a      	bne.n	80059ec <_svfiprintf_r+0x130>
 80059d6:	7863      	ldrb	r3, [r4, #1]
 80059d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80059da:	d132      	bne.n	8005a42 <_svfiprintf_r+0x186>
 80059dc:	9b03      	ldr	r3, [sp, #12]
 80059de:	1d1a      	adds	r2, r3, #4
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	9203      	str	r2, [sp, #12]
 80059e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80059e8:	3402      	adds	r4, #2
 80059ea:	9305      	str	r3, [sp, #20]
 80059ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005ab0 <_svfiprintf_r+0x1f4>
 80059f0:	7821      	ldrb	r1, [r4, #0]
 80059f2:	2203      	movs	r2, #3
 80059f4:	4650      	mov	r0, sl
 80059f6:	f7fa fbf3 	bl	80001e0 <memchr>
 80059fa:	b138      	cbz	r0, 8005a0c <_svfiprintf_r+0x150>
 80059fc:	9b04      	ldr	r3, [sp, #16]
 80059fe:	eba0 000a 	sub.w	r0, r0, sl
 8005a02:	2240      	movs	r2, #64	@ 0x40
 8005a04:	4082      	lsls	r2, r0
 8005a06:	4313      	orrs	r3, r2
 8005a08:	3401      	adds	r4, #1
 8005a0a:	9304      	str	r3, [sp, #16]
 8005a0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a10:	4824      	ldr	r0, [pc, #144]	@ (8005aa4 <_svfiprintf_r+0x1e8>)
 8005a12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a16:	2206      	movs	r2, #6
 8005a18:	f7fa fbe2 	bl	80001e0 <memchr>
 8005a1c:	2800      	cmp	r0, #0
 8005a1e:	d036      	beq.n	8005a8e <_svfiprintf_r+0x1d2>
 8005a20:	4b21      	ldr	r3, [pc, #132]	@ (8005aa8 <_svfiprintf_r+0x1ec>)
 8005a22:	bb1b      	cbnz	r3, 8005a6c <_svfiprintf_r+0x1b0>
 8005a24:	9b03      	ldr	r3, [sp, #12]
 8005a26:	3307      	adds	r3, #7
 8005a28:	f023 0307 	bic.w	r3, r3, #7
 8005a2c:	3308      	adds	r3, #8
 8005a2e:	9303      	str	r3, [sp, #12]
 8005a30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a32:	4433      	add	r3, r6
 8005a34:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a36:	e76a      	b.n	800590e <_svfiprintf_r+0x52>
 8005a38:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a3c:	460c      	mov	r4, r1
 8005a3e:	2001      	movs	r0, #1
 8005a40:	e7a8      	b.n	8005994 <_svfiprintf_r+0xd8>
 8005a42:	2300      	movs	r3, #0
 8005a44:	3401      	adds	r4, #1
 8005a46:	9305      	str	r3, [sp, #20]
 8005a48:	4619      	mov	r1, r3
 8005a4a:	f04f 0c0a 	mov.w	ip, #10
 8005a4e:	4620      	mov	r0, r4
 8005a50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a54:	3a30      	subs	r2, #48	@ 0x30
 8005a56:	2a09      	cmp	r2, #9
 8005a58:	d903      	bls.n	8005a62 <_svfiprintf_r+0x1a6>
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d0c6      	beq.n	80059ec <_svfiprintf_r+0x130>
 8005a5e:	9105      	str	r1, [sp, #20]
 8005a60:	e7c4      	b.n	80059ec <_svfiprintf_r+0x130>
 8005a62:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a66:	4604      	mov	r4, r0
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e7f0      	b.n	8005a4e <_svfiprintf_r+0x192>
 8005a6c:	ab03      	add	r3, sp, #12
 8005a6e:	9300      	str	r3, [sp, #0]
 8005a70:	462a      	mov	r2, r5
 8005a72:	4b0e      	ldr	r3, [pc, #56]	@ (8005aac <_svfiprintf_r+0x1f0>)
 8005a74:	a904      	add	r1, sp, #16
 8005a76:	4638      	mov	r0, r7
 8005a78:	f3af 8000 	nop.w
 8005a7c:	1c42      	adds	r2, r0, #1
 8005a7e:	4606      	mov	r6, r0
 8005a80:	d1d6      	bne.n	8005a30 <_svfiprintf_r+0x174>
 8005a82:	89ab      	ldrh	r3, [r5, #12]
 8005a84:	065b      	lsls	r3, r3, #25
 8005a86:	f53f af2d 	bmi.w	80058e4 <_svfiprintf_r+0x28>
 8005a8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a8c:	e72c      	b.n	80058e8 <_svfiprintf_r+0x2c>
 8005a8e:	ab03      	add	r3, sp, #12
 8005a90:	9300      	str	r3, [sp, #0]
 8005a92:	462a      	mov	r2, r5
 8005a94:	4b05      	ldr	r3, [pc, #20]	@ (8005aac <_svfiprintf_r+0x1f0>)
 8005a96:	a904      	add	r1, sp, #16
 8005a98:	4638      	mov	r0, r7
 8005a9a:	f000 f879 	bl	8005b90 <_printf_i>
 8005a9e:	e7ed      	b.n	8005a7c <_svfiprintf_r+0x1c0>
 8005aa0:	0800611d 	.word	0x0800611d
 8005aa4:	08006127 	.word	0x08006127
 8005aa8:	00000000 	.word	0x00000000
 8005aac:	08005805 	.word	0x08005805
 8005ab0:	08006123 	.word	0x08006123

08005ab4 <_printf_common>:
 8005ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ab8:	4616      	mov	r6, r2
 8005aba:	4698      	mov	r8, r3
 8005abc:	688a      	ldr	r2, [r1, #8]
 8005abe:	690b      	ldr	r3, [r1, #16]
 8005ac0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	bfb8      	it	lt
 8005ac8:	4613      	movlt	r3, r2
 8005aca:	6033      	str	r3, [r6, #0]
 8005acc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ad0:	4607      	mov	r7, r0
 8005ad2:	460c      	mov	r4, r1
 8005ad4:	b10a      	cbz	r2, 8005ada <_printf_common+0x26>
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	6033      	str	r3, [r6, #0]
 8005ada:	6823      	ldr	r3, [r4, #0]
 8005adc:	0699      	lsls	r1, r3, #26
 8005ade:	bf42      	ittt	mi
 8005ae0:	6833      	ldrmi	r3, [r6, #0]
 8005ae2:	3302      	addmi	r3, #2
 8005ae4:	6033      	strmi	r3, [r6, #0]
 8005ae6:	6825      	ldr	r5, [r4, #0]
 8005ae8:	f015 0506 	ands.w	r5, r5, #6
 8005aec:	d106      	bne.n	8005afc <_printf_common+0x48>
 8005aee:	f104 0a19 	add.w	sl, r4, #25
 8005af2:	68e3      	ldr	r3, [r4, #12]
 8005af4:	6832      	ldr	r2, [r6, #0]
 8005af6:	1a9b      	subs	r3, r3, r2
 8005af8:	42ab      	cmp	r3, r5
 8005afa:	dc26      	bgt.n	8005b4a <_printf_common+0x96>
 8005afc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b00:	6822      	ldr	r2, [r4, #0]
 8005b02:	3b00      	subs	r3, #0
 8005b04:	bf18      	it	ne
 8005b06:	2301      	movne	r3, #1
 8005b08:	0692      	lsls	r2, r2, #26
 8005b0a:	d42b      	bmi.n	8005b64 <_printf_common+0xb0>
 8005b0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b10:	4641      	mov	r1, r8
 8005b12:	4638      	mov	r0, r7
 8005b14:	47c8      	blx	r9
 8005b16:	3001      	adds	r0, #1
 8005b18:	d01e      	beq.n	8005b58 <_printf_common+0xa4>
 8005b1a:	6823      	ldr	r3, [r4, #0]
 8005b1c:	6922      	ldr	r2, [r4, #16]
 8005b1e:	f003 0306 	and.w	r3, r3, #6
 8005b22:	2b04      	cmp	r3, #4
 8005b24:	bf02      	ittt	eq
 8005b26:	68e5      	ldreq	r5, [r4, #12]
 8005b28:	6833      	ldreq	r3, [r6, #0]
 8005b2a:	1aed      	subeq	r5, r5, r3
 8005b2c:	68a3      	ldr	r3, [r4, #8]
 8005b2e:	bf0c      	ite	eq
 8005b30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b34:	2500      	movne	r5, #0
 8005b36:	4293      	cmp	r3, r2
 8005b38:	bfc4      	itt	gt
 8005b3a:	1a9b      	subgt	r3, r3, r2
 8005b3c:	18ed      	addgt	r5, r5, r3
 8005b3e:	2600      	movs	r6, #0
 8005b40:	341a      	adds	r4, #26
 8005b42:	42b5      	cmp	r5, r6
 8005b44:	d11a      	bne.n	8005b7c <_printf_common+0xc8>
 8005b46:	2000      	movs	r0, #0
 8005b48:	e008      	b.n	8005b5c <_printf_common+0xa8>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	4652      	mov	r2, sl
 8005b4e:	4641      	mov	r1, r8
 8005b50:	4638      	mov	r0, r7
 8005b52:	47c8      	blx	r9
 8005b54:	3001      	adds	r0, #1
 8005b56:	d103      	bne.n	8005b60 <_printf_common+0xac>
 8005b58:	f04f 30ff 	mov.w	r0, #4294967295
 8005b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b60:	3501      	adds	r5, #1
 8005b62:	e7c6      	b.n	8005af2 <_printf_common+0x3e>
 8005b64:	18e1      	adds	r1, r4, r3
 8005b66:	1c5a      	adds	r2, r3, #1
 8005b68:	2030      	movs	r0, #48	@ 0x30
 8005b6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b6e:	4422      	add	r2, r4
 8005b70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b78:	3302      	adds	r3, #2
 8005b7a:	e7c7      	b.n	8005b0c <_printf_common+0x58>
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	4622      	mov	r2, r4
 8005b80:	4641      	mov	r1, r8
 8005b82:	4638      	mov	r0, r7
 8005b84:	47c8      	blx	r9
 8005b86:	3001      	adds	r0, #1
 8005b88:	d0e6      	beq.n	8005b58 <_printf_common+0xa4>
 8005b8a:	3601      	adds	r6, #1
 8005b8c:	e7d9      	b.n	8005b42 <_printf_common+0x8e>
	...

08005b90 <_printf_i>:
 8005b90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b94:	7e0f      	ldrb	r7, [r1, #24]
 8005b96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b98:	2f78      	cmp	r7, #120	@ 0x78
 8005b9a:	4691      	mov	r9, r2
 8005b9c:	4680      	mov	r8, r0
 8005b9e:	460c      	mov	r4, r1
 8005ba0:	469a      	mov	sl, r3
 8005ba2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ba6:	d807      	bhi.n	8005bb8 <_printf_i+0x28>
 8005ba8:	2f62      	cmp	r7, #98	@ 0x62
 8005baa:	d80a      	bhi.n	8005bc2 <_printf_i+0x32>
 8005bac:	2f00      	cmp	r7, #0
 8005bae:	f000 80d2 	beq.w	8005d56 <_printf_i+0x1c6>
 8005bb2:	2f58      	cmp	r7, #88	@ 0x58
 8005bb4:	f000 80b9 	beq.w	8005d2a <_printf_i+0x19a>
 8005bb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bbc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005bc0:	e03a      	b.n	8005c38 <_printf_i+0xa8>
 8005bc2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005bc6:	2b15      	cmp	r3, #21
 8005bc8:	d8f6      	bhi.n	8005bb8 <_printf_i+0x28>
 8005bca:	a101      	add	r1, pc, #4	@ (adr r1, 8005bd0 <_printf_i+0x40>)
 8005bcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005bd0:	08005c29 	.word	0x08005c29
 8005bd4:	08005c3d 	.word	0x08005c3d
 8005bd8:	08005bb9 	.word	0x08005bb9
 8005bdc:	08005bb9 	.word	0x08005bb9
 8005be0:	08005bb9 	.word	0x08005bb9
 8005be4:	08005bb9 	.word	0x08005bb9
 8005be8:	08005c3d 	.word	0x08005c3d
 8005bec:	08005bb9 	.word	0x08005bb9
 8005bf0:	08005bb9 	.word	0x08005bb9
 8005bf4:	08005bb9 	.word	0x08005bb9
 8005bf8:	08005bb9 	.word	0x08005bb9
 8005bfc:	08005d3d 	.word	0x08005d3d
 8005c00:	08005c67 	.word	0x08005c67
 8005c04:	08005cf7 	.word	0x08005cf7
 8005c08:	08005bb9 	.word	0x08005bb9
 8005c0c:	08005bb9 	.word	0x08005bb9
 8005c10:	08005d5f 	.word	0x08005d5f
 8005c14:	08005bb9 	.word	0x08005bb9
 8005c18:	08005c67 	.word	0x08005c67
 8005c1c:	08005bb9 	.word	0x08005bb9
 8005c20:	08005bb9 	.word	0x08005bb9
 8005c24:	08005cff 	.word	0x08005cff
 8005c28:	6833      	ldr	r3, [r6, #0]
 8005c2a:	1d1a      	adds	r2, r3, #4
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	6032      	str	r2, [r6, #0]
 8005c30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e09d      	b.n	8005d78 <_printf_i+0x1e8>
 8005c3c:	6833      	ldr	r3, [r6, #0]
 8005c3e:	6820      	ldr	r0, [r4, #0]
 8005c40:	1d19      	adds	r1, r3, #4
 8005c42:	6031      	str	r1, [r6, #0]
 8005c44:	0606      	lsls	r6, r0, #24
 8005c46:	d501      	bpl.n	8005c4c <_printf_i+0xbc>
 8005c48:	681d      	ldr	r5, [r3, #0]
 8005c4a:	e003      	b.n	8005c54 <_printf_i+0xc4>
 8005c4c:	0645      	lsls	r5, r0, #25
 8005c4e:	d5fb      	bpl.n	8005c48 <_printf_i+0xb8>
 8005c50:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c54:	2d00      	cmp	r5, #0
 8005c56:	da03      	bge.n	8005c60 <_printf_i+0xd0>
 8005c58:	232d      	movs	r3, #45	@ 0x2d
 8005c5a:	426d      	negs	r5, r5
 8005c5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c60:	4859      	ldr	r0, [pc, #356]	@ (8005dc8 <_printf_i+0x238>)
 8005c62:	230a      	movs	r3, #10
 8005c64:	e011      	b.n	8005c8a <_printf_i+0xfa>
 8005c66:	6821      	ldr	r1, [r4, #0]
 8005c68:	6833      	ldr	r3, [r6, #0]
 8005c6a:	0608      	lsls	r0, r1, #24
 8005c6c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c70:	d402      	bmi.n	8005c78 <_printf_i+0xe8>
 8005c72:	0649      	lsls	r1, r1, #25
 8005c74:	bf48      	it	mi
 8005c76:	b2ad      	uxthmi	r5, r5
 8005c78:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c7a:	4853      	ldr	r0, [pc, #332]	@ (8005dc8 <_printf_i+0x238>)
 8005c7c:	6033      	str	r3, [r6, #0]
 8005c7e:	bf14      	ite	ne
 8005c80:	230a      	movne	r3, #10
 8005c82:	2308      	moveq	r3, #8
 8005c84:	2100      	movs	r1, #0
 8005c86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c8a:	6866      	ldr	r6, [r4, #4]
 8005c8c:	60a6      	str	r6, [r4, #8]
 8005c8e:	2e00      	cmp	r6, #0
 8005c90:	bfa2      	ittt	ge
 8005c92:	6821      	ldrge	r1, [r4, #0]
 8005c94:	f021 0104 	bicge.w	r1, r1, #4
 8005c98:	6021      	strge	r1, [r4, #0]
 8005c9a:	b90d      	cbnz	r5, 8005ca0 <_printf_i+0x110>
 8005c9c:	2e00      	cmp	r6, #0
 8005c9e:	d04b      	beq.n	8005d38 <_printf_i+0x1a8>
 8005ca0:	4616      	mov	r6, r2
 8005ca2:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ca6:	fb03 5711 	mls	r7, r3, r1, r5
 8005caa:	5dc7      	ldrb	r7, [r0, r7]
 8005cac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005cb0:	462f      	mov	r7, r5
 8005cb2:	42bb      	cmp	r3, r7
 8005cb4:	460d      	mov	r5, r1
 8005cb6:	d9f4      	bls.n	8005ca2 <_printf_i+0x112>
 8005cb8:	2b08      	cmp	r3, #8
 8005cba:	d10b      	bne.n	8005cd4 <_printf_i+0x144>
 8005cbc:	6823      	ldr	r3, [r4, #0]
 8005cbe:	07df      	lsls	r7, r3, #31
 8005cc0:	d508      	bpl.n	8005cd4 <_printf_i+0x144>
 8005cc2:	6923      	ldr	r3, [r4, #16]
 8005cc4:	6861      	ldr	r1, [r4, #4]
 8005cc6:	4299      	cmp	r1, r3
 8005cc8:	bfde      	ittt	le
 8005cca:	2330      	movle	r3, #48	@ 0x30
 8005ccc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005cd0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005cd4:	1b92      	subs	r2, r2, r6
 8005cd6:	6122      	str	r2, [r4, #16]
 8005cd8:	f8cd a000 	str.w	sl, [sp]
 8005cdc:	464b      	mov	r3, r9
 8005cde:	aa03      	add	r2, sp, #12
 8005ce0:	4621      	mov	r1, r4
 8005ce2:	4640      	mov	r0, r8
 8005ce4:	f7ff fee6 	bl	8005ab4 <_printf_common>
 8005ce8:	3001      	adds	r0, #1
 8005cea:	d14a      	bne.n	8005d82 <_printf_i+0x1f2>
 8005cec:	f04f 30ff 	mov.w	r0, #4294967295
 8005cf0:	b004      	add	sp, #16
 8005cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cf6:	6823      	ldr	r3, [r4, #0]
 8005cf8:	f043 0320 	orr.w	r3, r3, #32
 8005cfc:	6023      	str	r3, [r4, #0]
 8005cfe:	4833      	ldr	r0, [pc, #204]	@ (8005dcc <_printf_i+0x23c>)
 8005d00:	2778      	movs	r7, #120	@ 0x78
 8005d02:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d06:	6823      	ldr	r3, [r4, #0]
 8005d08:	6831      	ldr	r1, [r6, #0]
 8005d0a:	061f      	lsls	r7, r3, #24
 8005d0c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d10:	d402      	bmi.n	8005d18 <_printf_i+0x188>
 8005d12:	065f      	lsls	r7, r3, #25
 8005d14:	bf48      	it	mi
 8005d16:	b2ad      	uxthmi	r5, r5
 8005d18:	6031      	str	r1, [r6, #0]
 8005d1a:	07d9      	lsls	r1, r3, #31
 8005d1c:	bf44      	itt	mi
 8005d1e:	f043 0320 	orrmi.w	r3, r3, #32
 8005d22:	6023      	strmi	r3, [r4, #0]
 8005d24:	b11d      	cbz	r5, 8005d2e <_printf_i+0x19e>
 8005d26:	2310      	movs	r3, #16
 8005d28:	e7ac      	b.n	8005c84 <_printf_i+0xf4>
 8005d2a:	4827      	ldr	r0, [pc, #156]	@ (8005dc8 <_printf_i+0x238>)
 8005d2c:	e7e9      	b.n	8005d02 <_printf_i+0x172>
 8005d2e:	6823      	ldr	r3, [r4, #0]
 8005d30:	f023 0320 	bic.w	r3, r3, #32
 8005d34:	6023      	str	r3, [r4, #0]
 8005d36:	e7f6      	b.n	8005d26 <_printf_i+0x196>
 8005d38:	4616      	mov	r6, r2
 8005d3a:	e7bd      	b.n	8005cb8 <_printf_i+0x128>
 8005d3c:	6833      	ldr	r3, [r6, #0]
 8005d3e:	6825      	ldr	r5, [r4, #0]
 8005d40:	6961      	ldr	r1, [r4, #20]
 8005d42:	1d18      	adds	r0, r3, #4
 8005d44:	6030      	str	r0, [r6, #0]
 8005d46:	062e      	lsls	r6, r5, #24
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	d501      	bpl.n	8005d50 <_printf_i+0x1c0>
 8005d4c:	6019      	str	r1, [r3, #0]
 8005d4e:	e002      	b.n	8005d56 <_printf_i+0x1c6>
 8005d50:	0668      	lsls	r0, r5, #25
 8005d52:	d5fb      	bpl.n	8005d4c <_printf_i+0x1bc>
 8005d54:	8019      	strh	r1, [r3, #0]
 8005d56:	2300      	movs	r3, #0
 8005d58:	6123      	str	r3, [r4, #16]
 8005d5a:	4616      	mov	r6, r2
 8005d5c:	e7bc      	b.n	8005cd8 <_printf_i+0x148>
 8005d5e:	6833      	ldr	r3, [r6, #0]
 8005d60:	1d1a      	adds	r2, r3, #4
 8005d62:	6032      	str	r2, [r6, #0]
 8005d64:	681e      	ldr	r6, [r3, #0]
 8005d66:	6862      	ldr	r2, [r4, #4]
 8005d68:	2100      	movs	r1, #0
 8005d6a:	4630      	mov	r0, r6
 8005d6c:	f7fa fa38 	bl	80001e0 <memchr>
 8005d70:	b108      	cbz	r0, 8005d76 <_printf_i+0x1e6>
 8005d72:	1b80      	subs	r0, r0, r6
 8005d74:	6060      	str	r0, [r4, #4]
 8005d76:	6863      	ldr	r3, [r4, #4]
 8005d78:	6123      	str	r3, [r4, #16]
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d80:	e7aa      	b.n	8005cd8 <_printf_i+0x148>
 8005d82:	6923      	ldr	r3, [r4, #16]
 8005d84:	4632      	mov	r2, r6
 8005d86:	4649      	mov	r1, r9
 8005d88:	4640      	mov	r0, r8
 8005d8a:	47d0      	blx	sl
 8005d8c:	3001      	adds	r0, #1
 8005d8e:	d0ad      	beq.n	8005cec <_printf_i+0x15c>
 8005d90:	6823      	ldr	r3, [r4, #0]
 8005d92:	079b      	lsls	r3, r3, #30
 8005d94:	d413      	bmi.n	8005dbe <_printf_i+0x22e>
 8005d96:	68e0      	ldr	r0, [r4, #12]
 8005d98:	9b03      	ldr	r3, [sp, #12]
 8005d9a:	4298      	cmp	r0, r3
 8005d9c:	bfb8      	it	lt
 8005d9e:	4618      	movlt	r0, r3
 8005da0:	e7a6      	b.n	8005cf0 <_printf_i+0x160>
 8005da2:	2301      	movs	r3, #1
 8005da4:	4632      	mov	r2, r6
 8005da6:	4649      	mov	r1, r9
 8005da8:	4640      	mov	r0, r8
 8005daa:	47d0      	blx	sl
 8005dac:	3001      	adds	r0, #1
 8005dae:	d09d      	beq.n	8005cec <_printf_i+0x15c>
 8005db0:	3501      	adds	r5, #1
 8005db2:	68e3      	ldr	r3, [r4, #12]
 8005db4:	9903      	ldr	r1, [sp, #12]
 8005db6:	1a5b      	subs	r3, r3, r1
 8005db8:	42ab      	cmp	r3, r5
 8005dba:	dcf2      	bgt.n	8005da2 <_printf_i+0x212>
 8005dbc:	e7eb      	b.n	8005d96 <_printf_i+0x206>
 8005dbe:	2500      	movs	r5, #0
 8005dc0:	f104 0619 	add.w	r6, r4, #25
 8005dc4:	e7f5      	b.n	8005db2 <_printf_i+0x222>
 8005dc6:	bf00      	nop
 8005dc8:	0800612e 	.word	0x0800612e
 8005dcc:	0800613f 	.word	0x0800613f

08005dd0 <memmove>:
 8005dd0:	4288      	cmp	r0, r1
 8005dd2:	b510      	push	{r4, lr}
 8005dd4:	eb01 0402 	add.w	r4, r1, r2
 8005dd8:	d902      	bls.n	8005de0 <memmove+0x10>
 8005dda:	4284      	cmp	r4, r0
 8005ddc:	4623      	mov	r3, r4
 8005dde:	d807      	bhi.n	8005df0 <memmove+0x20>
 8005de0:	1e43      	subs	r3, r0, #1
 8005de2:	42a1      	cmp	r1, r4
 8005de4:	d008      	beq.n	8005df8 <memmove+0x28>
 8005de6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dee:	e7f8      	b.n	8005de2 <memmove+0x12>
 8005df0:	4402      	add	r2, r0
 8005df2:	4601      	mov	r1, r0
 8005df4:	428a      	cmp	r2, r1
 8005df6:	d100      	bne.n	8005dfa <memmove+0x2a>
 8005df8:	bd10      	pop	{r4, pc}
 8005dfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dfe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e02:	e7f7      	b.n	8005df4 <memmove+0x24>

08005e04 <_sbrk_r>:
 8005e04:	b538      	push	{r3, r4, r5, lr}
 8005e06:	4d06      	ldr	r5, [pc, #24]	@ (8005e20 <_sbrk_r+0x1c>)
 8005e08:	2300      	movs	r3, #0
 8005e0a:	4604      	mov	r4, r0
 8005e0c:	4608      	mov	r0, r1
 8005e0e:	602b      	str	r3, [r5, #0]
 8005e10:	f7fb f90c 	bl	800102c <_sbrk>
 8005e14:	1c43      	adds	r3, r0, #1
 8005e16:	d102      	bne.n	8005e1e <_sbrk_r+0x1a>
 8005e18:	682b      	ldr	r3, [r5, #0]
 8005e1a:	b103      	cbz	r3, 8005e1e <_sbrk_r+0x1a>
 8005e1c:	6023      	str	r3, [r4, #0]
 8005e1e:	bd38      	pop	{r3, r4, r5, pc}
 8005e20:	200003f0 	.word	0x200003f0

08005e24 <memcpy>:
 8005e24:	440a      	add	r2, r1
 8005e26:	4291      	cmp	r1, r2
 8005e28:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e2c:	d100      	bne.n	8005e30 <memcpy+0xc>
 8005e2e:	4770      	bx	lr
 8005e30:	b510      	push	{r4, lr}
 8005e32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e3a:	4291      	cmp	r1, r2
 8005e3c:	d1f9      	bne.n	8005e32 <memcpy+0xe>
 8005e3e:	bd10      	pop	{r4, pc}

08005e40 <_realloc_r>:
 8005e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e44:	4680      	mov	r8, r0
 8005e46:	4615      	mov	r5, r2
 8005e48:	460c      	mov	r4, r1
 8005e4a:	b921      	cbnz	r1, 8005e56 <_realloc_r+0x16>
 8005e4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e50:	4611      	mov	r1, r2
 8005e52:	f7ff bc4b 	b.w	80056ec <_malloc_r>
 8005e56:	b92a      	cbnz	r2, 8005e64 <_realloc_r+0x24>
 8005e58:	f7ff fbdc 	bl	8005614 <_free_r>
 8005e5c:	2400      	movs	r4, #0
 8005e5e:	4620      	mov	r0, r4
 8005e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e64:	f000 f81a 	bl	8005e9c <_malloc_usable_size_r>
 8005e68:	4285      	cmp	r5, r0
 8005e6a:	4606      	mov	r6, r0
 8005e6c:	d802      	bhi.n	8005e74 <_realloc_r+0x34>
 8005e6e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005e72:	d8f4      	bhi.n	8005e5e <_realloc_r+0x1e>
 8005e74:	4629      	mov	r1, r5
 8005e76:	4640      	mov	r0, r8
 8005e78:	f7ff fc38 	bl	80056ec <_malloc_r>
 8005e7c:	4607      	mov	r7, r0
 8005e7e:	2800      	cmp	r0, #0
 8005e80:	d0ec      	beq.n	8005e5c <_realloc_r+0x1c>
 8005e82:	42b5      	cmp	r5, r6
 8005e84:	462a      	mov	r2, r5
 8005e86:	4621      	mov	r1, r4
 8005e88:	bf28      	it	cs
 8005e8a:	4632      	movcs	r2, r6
 8005e8c:	f7ff ffca 	bl	8005e24 <memcpy>
 8005e90:	4621      	mov	r1, r4
 8005e92:	4640      	mov	r0, r8
 8005e94:	f7ff fbbe 	bl	8005614 <_free_r>
 8005e98:	463c      	mov	r4, r7
 8005e9a:	e7e0      	b.n	8005e5e <_realloc_r+0x1e>

08005e9c <_malloc_usable_size_r>:
 8005e9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ea0:	1f18      	subs	r0, r3, #4
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	bfbc      	itt	lt
 8005ea6:	580b      	ldrlt	r3, [r1, r0]
 8005ea8:	18c0      	addlt	r0, r0, r3
 8005eaa:	4770      	bx	lr

08005eac <_init>:
 8005eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eae:	bf00      	nop
 8005eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eb2:	bc08      	pop	{r3}
 8005eb4:	469e      	mov	lr, r3
 8005eb6:	4770      	bx	lr

08005eb8 <_fini>:
 8005eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eba:	bf00      	nop
 8005ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ebe:	bc08      	pop	{r3}
 8005ec0:	469e      	mov	lr, r3
 8005ec2:	4770      	bx	lr
