// Seed: 618755572
module module_0;
  assign module_1.type_4 = 0;
  wire id_1;
  parameter id_2 = id_2;
  wire id_3;
endmodule
module module_1 (
    output wand  id_0,
    output logic id_1,
    input  wand  id_2,
    output logic id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    input  tri0  id_6
);
  always id_3 <= -1;
  wire id_8 = -1'b0;
  logic [7:0][-1] id_9;
  always_latch id_1 <= 1;
  localparam id_10 = -1'b0;
  id_11(
      1, id_2
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1  id_0,
    input  wire  id_1,
    output tri1  id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  uwire id_5,
    output tri1  id_6
);
  localparam id_8 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
