// Seed: 1409136339
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input tri id_3,
    output supply1 id_4
    , id_10,
    input tri id_5,
    output supply0 id_6,
    output wand id_7,
    output tri id_8
);
  assign id_2 = |id_10;
  logic id_11;
endmodule
module module_1 #(
    parameter id_20 = 32'd89,
    parameter id_6  = 32'd68
) (
    input supply1 id_0
    , id_23,
    input tri1 id_1,
    output wor id_2,
    input tri id_3,
    output wor id_4,
    output tri1 id_5,
    input uwire _id_6,
    input tri1 id_7,
    output supply0 id_8,
    output uwire id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wire id_12,
    input wire id_13,
    input supply1 id_14,
    input tri0 id_15,
    input uwire id_16,
    output wire id_17,
    input supply1 id_18,
    input wand id_19,
    input wand _id_20,
    input tri0 id_21
);
  logic [id_6 : id_20] id_24 = id_15;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_19,
      id_9,
      id_19,
      id_17,
      id_2,
      id_17
  );
  assign modCall_1.id_8 = 0;
  wire [1 : -1] id_25, id_26;
endmodule
