INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_DigitRec_top glbl -prj DigitRec.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s DigitRec 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shivank/Downloads/Sem2/VLSI/digit-recognition/digit_t1/area/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shivank/Downloads/Sem2/VLSI/digit-recognition/digit_t1/area/sim/verilog/AESL_automem_array4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_array4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shivank/Downloads/Sem2/VLSI/digit-recognition/digit_t1/area/sim/verilog/AESL_automem_global_results.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_global_results
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shivank/Downloads/Sem2/VLSI/digit-recognition/digit_t1/area/sim/verilog/DigitRec.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_DigitRec_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shivank/Downloads/Sem2/VLSI/digit-recognition/digit_t1/area/sim/verilog/DigitRec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shivank/Downloads/Sem2/VLSI/digit-recognition/digit_t1/area/sim/verilog/DigitRec_array3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_array3_ram
INFO: [VRFC 10-311] analyzing module DigitRec_array3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shivank/Downloads/Sem2/VLSI/digit-recognition/digit_t1/area/sim/verilog/DigitRec_knn_set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_knn_set_ram
INFO: [VRFC 10-311] analyzing module DigitRec_knn_set
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shivank/Downloads/Sem2/VLSI/digit-recognition/digit_t1/area/sim/verilog/DigitRec_results.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_results_ram
INFO: [VRFC 10-311] analyzing module DigitRec_results
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shivank/Downloads/Sem2/VLSI/digit-recognition/digit_t1/area/sim/verilog/DigitRec_test_set_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_test_set_V_ram
INFO: [VRFC 10-311] analyzing module DigitRec_test_set_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shivank/Downloads/Sem2/VLSI/digit-recognition/digit_t1/area/sim/verilog/DigitRec_trainingbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_trainingbkb_ram
INFO: [VRFC 10-311] analyzing module DigitRec_trainingbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DigitRec_trainingbkb_ram
Compiling module xil_defaultlib.DigitRec_trainingbkb(DataWidth=2...
Compiling module xil_defaultlib.DigitRec_test_set_V_ram
Compiling module xil_defaultlib.DigitRec_test_set_V(DataWidth=25...
Compiling module xil_defaultlib.DigitRec_results_ram
Compiling module xil_defaultlib.DigitRec_results(DataWidth=8,Add...
Compiling module xil_defaultlib.DigitRec_array3_ram
Compiling module xil_defaultlib.DigitRec_array3(DataWidth=32,Add...
Compiling module xil_defaultlib.DigitRec_knn_set_ram
Compiling module xil_defaultlib.DigitRec_knn_set(DataWidth=11,Ad...
Compiling module xil_defaultlib.DigitRec
Compiling module xil_defaultlib.AESL_automem_array4
Compiling module xil_defaultlib.AESL_automem_global_results
Compiling module xil_defaultlib.apatb_DigitRec_top
Compiling module work.glbl
Built simulation snapshot DigitRec
