/* tarn-opc.c -- Definitions for tarn opcodes.
   Copyright 2008 Free Software Foundation, Inc.
   Contributed by Anthony Green (green@spindazzle.org).

   This file is part of the GNU opcodes library.

   This library is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   any later version.

   It is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.

   You should have received a copy of the GNU General Public License
   along with this file; see the file COPYING.  If not, write to the
   Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
   MA 02110-1301, USA.  */

#include "sysdep.h"
#include "opcode/tarn.h"

/*

std::vector<register_info_t> readable_registers = {
    { 0,  "NOP",   "NOP" },
    { 1,  "P0",    "ARITHMETIC_C_SEND" },
    { 2,  "INTL",  "STATUS_SEND" },
    { 3,  "INTH",  "INST_MEM_DATA_SEND_WITH_PC" },
    { 4,  "RETI",  "PERIPHERAL_SEND0" },
    { 5,  "IL",    "CR_MODE_INC" },
    { 6,  "STACK", "CR_SEND" },
    { 7,  "PIC",   "R_SEND" },
    { 8,  "",      "INST_PC_INCREMENT" },
    { 9,  "",      "DO_JUMP" },
    { 10, "MEM",   "IH_SEND" },
    { 11, "R",     "IL_SEND" },
    { 12, "",      "MEM_DATA_SEND" },
    { 13, "ZERO",  "PERIPHERAL_SEND1" },
    { 14, "ONE",   "INST_CONST_SEND_0" },
    { 15, "ALUC",  "CONST_SEND_1" },
};

std::vector<register_info_t> writable_registers = {
    { 0,  "NOP",    "NOP" },
    { 1,  "P0",     "PERIPHERAL_LOAD0" },
    { 2,  "JMPL",   "STATUS_LOAD" },
    { 3,  "JMPH",   "PCH_TEMP_LOAD" },
    { 4,  "JUMP",   "PCL_TEMP_LOAD" },
    { 5,  "JNZ",    "CR_LOAD" },
    { 6,  "STACK",  "DO_CREMENT" },
    { 7,  "PIC",    "R_LOAD" },
    { 8,  "ADL",    "ADH_LOAD" },
    { 9,  "ADH",    "ADL_LOAD" },
    { 10, "MEM",    "INST_IH_LOAD" },
    { 11, "R",      "INST_IL_LOAD" },
    { 12, "BS",     "MEM_DATA_LOAD" },
    { 13, "ALUSEL", "PERIPHERAL_LOAD1" },
    { 14, "ALUA",   "ARITHMETIC_A_LOAD" },
    { 15, "ALUB",   "ARITHMETIC_B_LOAD" },
};

from_registers = [
 (0,  "NOP"),
 (1,  "P0"),
 (2,  "INTL"),
 (3,  "INTH"),
 (4,  "RETI"),
 (5,  "IL"),
 (6,  "STACK"),
 (7,  "PIC"),
 (8,  ""),
 (9,  ""),
 (10, "MEM"),
 (11, "R"),
 (12, ""),
 (13, "ZERO"),
 (14, "ONE"),
 (15, "ALUC")
]

to_registers = [
 (0,  "NOP"),
 (1,  "P0"),
 (2,  "JMPL"),
 (3,  "JMPH"),
 (4,  "JUMP"),
 (5,  "JNZ"),
 (6,  "STACK"),
 (7,  "PIC"),
 (8,  "ADL"),
 (9,  "ADH"),
 (10, "MEM"),
 (11, "R"),
 (12, "BS"),
 (13, "ALUSEL"),
 (14, "ALUA"),
 (15, "ALUB")
]

def is_bad(fn, tn):
  if tn == 'JUMP' and fn != 'NOP':
    return True
  if tn == 'JNZ' and fn != 'NOP':
    return True
  if fn == 'RETI' and tn != 'NOP':
    return True
  if tn == 'JUMP' and fn == 'NOP':
    return False
  if tn == 'JNZ' and fn == 'NOP':
    return False
  if fn == 'RETI' and tn == 'NOP':
    return False
  if (tn == 'NOP') != (fn == 'NOP'):
    return True

for fi, fn in from_registers:
  for ti, tn in to_registers:
    if fn and tn:
      if is_bad(fn, tn):
        print('{ 0x%02x, 0x%1x, 0x%1x, "BAD" },' % ((fi << 4) + ti, fi, ti))
      else:
        print('{ 0x%02x, 0x%1x, 0x%1x, "%s_%s" },' % ((fi << 4) + ti, fi, ti, fn, tn))

*/


const tarn_opc_info_t tarn_opc_info[256] = {
    { 0x00, 0x0, 0x0, "NOP" },
    { 0x01, 0x0, 0x1, "BAD" },
    { 0x02, 0x0, 0x2, "BAD" },
    { 0x03, 0x0, 0x3, "BAD" },
    { 0x04, 0x0, 0x4, "JUMP" },
    { 0x05, 0x0, 0x5, "JNZ" },
    { 0x06, 0x0, 0x6, "BAD" },
    { 0x07, 0x0, 0x7, "BAD" },
    { 0x08, 0x0, 0x8, "BAD" },
    { 0x09, 0x0, 0x9, "BAD" },
    { 0x0a, 0x0, 0xa, "BAD" },
    { 0x0b, 0x0, 0xb, "BAD" },
    { 0x0c, 0x0, 0xc, "BAD" },
    { 0x0d, 0x0, 0xd, "BAD" },
    { 0x0e, 0x0, 0xe, "BAD" },
    { 0x0f, 0x0, 0xf, "BAD" },
    { 0x10, 0x1, 0x0, "BAD" },
    { 0x11, 0x1, 0x1, "P0_P0" },
    { 0x12, 0x1, 0x2, "P0_JMPL" },
    { 0x13, 0x1, 0x3, "P0_JMPH" },
    { 0x14, 0x1, 0x4, "BAD" },
    { 0x15, 0x1, 0x5, "BAD" },
    { 0x16, 0x1, 0x6, "P0_STACK" },
    { 0x17, 0x1, 0x7, "P0_PIC" },
    { 0x18, 0x1, 0x8, "P0_ADL" },
    { 0x19, 0x1, 0x9, "P0_ADH" },
    { 0x1a, 0x1, 0xa, "P0_MEM" },
    { 0x1b, 0x1, 0xb, "P0_R" },
    { 0x1c, 0x1, 0xc, "P0_BS" },
    { 0x1d, 0x1, 0xd, "P0_ALUSEL" },
    { 0x1e, 0x1, 0xe, "P0_ALUA" },
    { 0x1f, 0x1, 0xf, "P0_ALUB" },
    { 0x20, 0x2, 0x0, "BAD" },
    { 0x21, 0x2, 0x1, "INTL_P0" },
    { 0x22, 0x2, 0x2, "INTL_JMPL" },
    { 0x23, 0x2, 0x3, "INTL_JMPH" },
    { 0x24, 0x2, 0x4, "BAD" },
    { 0x25, 0x2, 0x5, "BAD" },
    { 0x26, 0x2, 0x6, "INTL_STACK" },
    { 0x27, 0x2, 0x7, "INTL_PIC" },
    { 0x28, 0x2, 0x8, "INTL_ADL" },
    { 0x29, 0x2, 0x9, "INTL_ADH" },
    { 0x2a, 0x2, 0xa, "INTL_MEM" },
    { 0x2b, 0x2, 0xb, "INTL_R" },
    { 0x2c, 0x2, 0xc, "INTL_BS" },
    { 0x2d, 0x2, 0xd, "INTL_ALUSEL" },
    { 0x2e, 0x2, 0xe, "INTL_ALUA" },
    { 0x2f, 0x2, 0xf, "INTL_ALUB" },
    { 0x30, 0x3, 0x0, "BAD" },
    { 0x31, 0x3, 0x1, "INTH_P0" },
    { 0x32, 0x3, 0x2, "INTH_JMPL" },
    { 0x33, 0x3, 0x3, "INTH_JMPH" },
    { 0x34, 0x3, 0x4, "BAD" },
    { 0x35, 0x3, 0x5, "BAD" },
    { 0x36, 0x3, 0x6, "INTH_STACK" },
    { 0x37, 0x3, 0x7, "INTH_PIC" },
    { 0x38, 0x3, 0x8, "INTH_ADL" },
    { 0x39, 0x3, 0x9, "INTH_ADH" },
    { 0x3a, 0x3, 0xa, "INTH_MEM" },
    { 0x3b, 0x3, 0xb, "INTH_R" },
    { 0x3c, 0x3, 0xc, "INTH_BS" },
    { 0x3d, 0x3, 0xd, "INTH_ALUSEL" },
    { 0x3e, 0x3, 0xe, "INTH_ALUA" },
    { 0x3f, 0x3, 0xf, "INTH_ALUB" },
    { 0x40, 0x4, 0x0, "RETI" },
    { 0x41, 0x4, 0x1, "BAD" },
    { 0x42, 0x4, 0x2, "BAD" },
    { 0x43, 0x4, 0x3, "BAD" },
    { 0x44, 0x4, 0x4, "BAD" },
    { 0x45, 0x4, 0x5, "BAD" },
    { 0x46, 0x4, 0x6, "BAD" },
    { 0x47, 0x4, 0x7, "BAD" },
    { 0x48, 0x4, 0x8, "BAD" },
    { 0x49, 0x4, 0x9, "BAD" },
    { 0x4a, 0x4, 0xa, "BAD" },
    { 0x4b, 0x4, 0xb, "BAD" },
    { 0x4c, 0x4, 0xc, "BAD" },
    { 0x4d, 0x4, 0xd, "BAD" },
    { 0x4e, 0x4, 0xe, "BAD" },
    { 0x4f, 0x4, 0xf, "BAD" },
    { 0x50, 0x5, 0x0, "BAD" },
    { 0x51, 0x5, 0x1, "IL_P0" },
    { 0x52, 0x5, 0x2, "IL_JMPL" },
    { 0x53, 0x5, 0x3, "IL_JMPH" },
    { 0x54, 0x5, 0x4, "BAD" },
    { 0x55, 0x5, 0x5, "BAD" },
    { 0x56, 0x5, 0x6, "IL_STACK" },
    { 0x57, 0x5, 0x7, "IL_PIC" },
    { 0x58, 0x5, 0x8, "IL_ADL" },
    { 0x59, 0x5, 0x9, "IL_ADH" },
    { 0x5a, 0x5, 0xa, "IL_MEM" },
    { 0x5b, 0x5, 0xb, "IL_R" },
    { 0x5c, 0x5, 0xc, "IL_BS" },
    { 0x5d, 0x5, 0xd, "IL_ALUSEL" },
    { 0x5e, 0x5, 0xe, "IL_ALUA" },
    { 0x5f, 0x5, 0xf, "IL_ALUB" },
    { 0x60, 0x6, 0x0, "BAD" },
    { 0x61, 0x6, 0x1, "STACK_P0" },
    { 0x62, 0x6, 0x2, "STACK_JMPL" },
    { 0x63, 0x6, 0x3, "STACK_JMPH" },
    { 0x64, 0x6, 0x4, "BAD" },
    { 0x65, 0x6, 0x5, "BAD" },
    { 0x66, 0x6, 0x6, "STACK_STACK" },
    { 0x67, 0x6, 0x7, "STACK_PIC" },
    { 0x68, 0x6, 0x8, "STACK_ADL" },
    { 0x69, 0x6, 0x9, "STACK_ADH" },
    { 0x6a, 0x6, 0xa, "STACK_MEM" },
    { 0x6b, 0x6, 0xb, "STACK_R" },
    { 0x6c, 0x6, 0xc, "STACK_BS" },
    { 0x6d, 0x6, 0xd, "STACK_ALUSEL" },
    { 0x6e, 0x6, 0xe, "STACK_ALUA" },
    { 0x6f, 0x6, 0xf, "STACK_ALUB" },
    { 0x70, 0x7, 0x0, "BAD" },
    { 0x71, 0x7, 0x1, "PIC_P0" },
    { 0x72, 0x7, 0x2, "PIC_JMPL" },
    { 0x73, 0x7, 0x3, "PIC_JMPH" },
    { 0x74, 0x7, 0x4, "BAD" },
    { 0x75, 0x7, 0x5, "BAD" },
    { 0x76, 0x7, 0x6, "PIC_STACK" },
    { 0x77, 0x7, 0x7, "PIC_PIC" },
    { 0x78, 0x7, 0x8, "PIC_ADL" },
    { 0x79, 0x7, 0x9, "PIC_ADH" },
    { 0x7a, 0x7, 0xa, "PIC_MEM" },
    { 0x7b, 0x7, 0xb, "PIC_R" },
    { 0x7c, 0x7, 0xc, "PIC_BS" },
    { 0x7d, 0x7, 0xd, "PIC_ALUSEL" },
    { 0x7e, 0x7, 0xe, "PIC_ALUA" },
    { 0x7f, 0x7, 0xf, "PIC_ALUB" },
    { 0xa0, 0xa, 0x0, "BAD" },
    { 0xa1, 0xa, 0x1, "MEM_P0" },
    { 0xa2, 0xa, 0x2, "MEM_JMPL" },
    { 0xa3, 0xa, 0x3, "MEM_JMPH" },
    { 0xa4, 0xa, 0x4, "BAD" },
    { 0xa5, 0xa, 0x5, "BAD" },
    { 0xa6, 0xa, 0x6, "MEM_STACK" },
    { 0xa7, 0xa, 0x7, "MEM_PIC" },
    { 0xa8, 0xa, 0x8, "MEM_ADL" },
    { 0xa9, 0xa, 0x9, "MEM_ADH" },
    { 0xaa, 0xa, 0xa, "MEM_MEM" },
    { 0xab, 0xa, 0xb, "MEM_R" },
    { 0xac, 0xa, 0xc, "MEM_BS" },
    { 0xad, 0xa, 0xd, "MEM_ALUSEL" },
    { 0xae, 0xa, 0xe, "MEM_ALUA" },
    { 0xaf, 0xa, 0xf, "MEM_ALUB" },
    { 0xb0, 0xb, 0x0, "BAD" },
    { 0xb1, 0xb, 0x1, "R_P0" },
    { 0xb2, 0xb, 0x2, "R_JMPL" },
    { 0xb3, 0xb, 0x3, "R_JMPH" },
    { 0xb4, 0xb, 0x4, "BAD" },
    { 0xb5, 0xb, 0x5, "BAD" },
    { 0xb6, 0xb, 0x6, "R_STACK" },
    { 0xb7, 0xb, 0x7, "R_PIC" },
    { 0xb8, 0xb, 0x8, "R_ADL" },
    { 0xb9, 0xb, 0x9, "R_ADH" },
    { 0xba, 0xb, 0xa, "R_MEM" },
    { 0xbb, 0xb, 0xb, "R_R" },
    { 0xbc, 0xb, 0xc, "R_BS" },
    { 0xbd, 0xb, 0xd, "R_ALUSEL" },
    { 0xbe, 0xb, 0xe, "R_ALUA" },
    { 0xbf, 0xb, 0xf, "R_ALUB" },
    { 0xd0, 0xd, 0x0, "BAD" },
    { 0xd1, 0xd, 0x1, "ZERO_P0" },
    { 0xd2, 0xd, 0x2, "ZERO_JMPL" },
    { 0xd3, 0xd, 0x3, "ZERO_JMPH" },
    { 0xd4, 0xd, 0x4, "BAD" },
    { 0xd5, 0xd, 0x5, "BAD" },
    { 0xd6, 0xd, 0x6, "ZERO_STACK" },
    { 0xd7, 0xd, 0x7, "ZERO_PIC" },
    { 0xd8, 0xd, 0x8, "ZERO_ADL" },
    { 0xd9, 0xd, 0x9, "ZERO_ADH" },
    { 0xda, 0xd, 0xa, "ZERO_MEM" },
    { 0xdb, 0xd, 0xb, "ZERO_R" },
    { 0xdc, 0xd, 0xc, "ZERO_BS" },
    { 0xdd, 0xd, 0xd, "ZERO_ALUSEL" },
    { 0xde, 0xd, 0xe, "ZERO_ALUA" },
    { 0xdf, 0xd, 0xf, "ZERO_ALUB" },
    { 0xe0, 0xe, 0x0, "BAD" },
    { 0xe1, 0xe, 0x1, "ONE_P0" },
    { 0xe2, 0xe, 0x2, "ONE_JMPL" },
    { 0xe3, 0xe, 0x3, "ONE_JMPH" },
    { 0xe4, 0xe, 0x4, "BAD" },
    { 0xe5, 0xe, 0x5, "BAD" },
    { 0xe6, 0xe, 0x6, "ONE_STACK" },
    { 0xe7, 0xe, 0x7, "ONE_PIC" },
    { 0xe8, 0xe, 0x8, "ONE_ADL" },
    { 0xe9, 0xe, 0x9, "ONE_ADH" },
    { 0xea, 0xe, 0xa, "ONE_MEM" },
    { 0xeb, 0xe, 0xb, "ONE_R" },
    { 0xec, 0xe, 0xc, "ONE_BS" },
    { 0xed, 0xe, 0xd, "ONE_ALUSEL" },
    { 0xee, 0xe, 0xe, "ONE_ALUA" },
    { 0xef, 0xe, 0xf, "ONE_ALUB" },
    { 0xf0, 0xf, 0x0, "BAD" },
    { 0xf1, 0xf, 0x1, "ALUC_P0" },
    { 0xf2, 0xf, 0x2, "ALUC_JMPL" },
    { 0xf3, 0xf, 0x3, "ALUC_JMPH" },
    { 0xf4, 0xf, 0x4, "BAD" },
    { 0xf5, 0xf, 0x5, "BAD" },
    { 0xf6, 0xf, 0x6, "ALUC_STACK" },
    { 0xf7, 0xf, 0x7, "ALUC_PIC" },
    { 0xf8, 0xf, 0x8, "ALUC_ADL" },
    { 0xf9, 0xf, 0x9, "ALUC_ADH" },
    { 0xfa, 0xf, 0xa, "ALUC_MEM" },
    { 0xfb, 0xf, 0xb, "ALUC_R" },
    { 0xfc, 0xf, 0xc, "ALUC_BS" },
    { 0xfd, 0xf, 0xd, "ALUC_ALUSEL" },
    { 0xfe, 0xf, 0xe, "ALUC_ALUA" },
    { 0xff, 0xf, 0xf, "ALUC_ALUB" },
};
