Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,514
design__inferred_latch__count,0
design__instance__count,40926
design__instance__area,263684
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,38
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1426
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.0034433738328516483
power__switching__total,0.00386856310069561
power__leakage__total,2.4605520820841775e-07
power__total,0.007312182802706957
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.273019
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.273019
timing__hold__ws__corner:nom_tt_025C_1v80,0.320165
timing__setup__ws__corner:nom_tt_025C_1v80,64.834
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.320165
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,71.124634
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,752
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1426
design__max_cap_violation__count__corner:nom_ss_100C_1v60,6
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.491488
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.491488
timing__hold__ws__corner:nom_ss_100C_1v60,0.890424
timing__setup__ws__corner:nom_ss_100C_1v60,41.803959
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.890424
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,41.803959
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1426
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,4
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.189289
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.189289
timing__hold__ws__corner:nom_ff_n40C_1v95,0.111049
timing__setup__ws__corner:nom_ff_n40C_1v95,70.553528
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111049
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,83.904358
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,999
design__max_fanout_violation__count,1426
design__max_cap_violation__count,18
clock__skew__worst_hold,0.513362
clock__skew__worst_setup,0.178406
timing__hold__ws,0.109258
timing__setup__ws,40.15197
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109258
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,40.15197
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 600.0 600.0
design__core__bbox,5.52 10.88 594.32 587.52
flow__warnings__count,1
flow__errors__count,0
design__io,211
design__die__area,360000
design__core__area,339526
design__instance__count__stdcell,40926
design__instance__area__stdcell,263684
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.776625
design__instance__utilization__stdcell,0.776625
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,28053355
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,722415
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2192
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
route__net,21767
route__net__special,2
route__drc_errors__iter:1,29901
route__wirelength__iter:1,944134
route__drc_errors__iter:2,10758
route__wirelength__iter:2,933657
route__drc_errors__iter:3,10067
route__wirelength__iter:3,929999
route__drc_errors__iter:4,1822
route__wirelength__iter:4,928174
route__drc_errors__iter:5,320
route__wirelength__iter:5,927934
route__drc_errors__iter:6,5
route__wirelength__iter:6,927849
route__drc_errors__iter:7,0
route__wirelength__iter:7,927850
route__drc_errors,0
route__wirelength,927850
route__vias,205867
route__vias__singlecut,205867
route__vias__multicut,0
design__disconnected_pin__count,32
design__critical_disconnected_pin__count,0
route__wirelength__max,1079.48
timing__unannotated_net__count__corner:nom_tt_025C_1v80,96
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,96
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,96
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,12
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1426
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.258883
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.258883
timing__hold__ws__corner:min_tt_025C_1v80,0.316556
timing__setup__ws__corner:min_tt_025C_1v80,65.030983
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.316556
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,72.019104
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,96
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,521
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1426
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.463662
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.463662
timing__hold__ws__corner:min_ss_100C_1v60,0.881794
timing__setup__ws__corner:min_ss_100C_1v60,43.553455
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.881794
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,43.553455
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,96
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1426
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.178406
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.178406
timing__hold__ws__corner:min_ff_n40C_1v95,0.109258
timing__setup__ws__corner:min_ff_n40C_1v95,70.690475
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109258
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,84.415291
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,96
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,38
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1426
design__max_cap_violation__count__corner:max_tt_025C_1v80,15
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.286736
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.286736
timing__hold__ws__corner:max_tt_025C_1v80,0.322791
timing__setup__ws__corner:max_tt_025C_1v80,64.636139
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.322791
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,70.270187
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,96
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,999
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1426
design__max_cap_violation__count__corner:max_ss_100C_1v60,18
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.513362
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.513362
timing__hold__ws__corner:max_ss_100C_1v60,0.896795
timing__setup__ws__corner:max_ss_100C_1v60,40.15197
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.896795
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,40.15197
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,96
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1426
design__max_cap_violation__count__corner:max_ff_n40C_1v95,15
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.20071
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.20071
timing__hold__ws__corner:max_ff_n40C_1v95,0.11288
timing__setup__ws__corner:max_ff_n40C_1v95,70.417435
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.11288
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,83.415428
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,96
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,96
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79976
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000235153
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000265414
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000486287
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000265414
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000478000000000000031309156656167402843493619002401828765869140625
ir__drop__worst,0.00023499999999999999296569630491404723215964622795581817626953125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
