// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
// Date        : Fri Aug 14 19:02:34 2020
// Host        : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ RFDC_MODE1_sim_netlist.v
// Design      : RFDC_MODE1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu28dr-ffvg1517-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "usp_rf_data_converter_v2_1_1,Vivado 2018.3.1_AR71948" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sysref_in_p,
    sysref_in_n,
    adc0_clk_p,
    adc0_clk_n,
    clk_adc0,
    m0_axis_aclk,
    m0_axis_aresetn,
    vin0_01_p,
    vin0_01_n,
    m00_axis_tdata,
    m00_axis_tvalid,
    m00_axis_tready,
    dac1_clk_p,
    dac1_clk_n,
    clk_dac1,
    s1_axis_aclk,
    s1_axis_aresetn,
    vout12_p,
    vout12_n,
    s12_axis_tdata,
    s12_axis_tvalid,
    s12_axis_tready,
    irq);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [17:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [17:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sysref_in_p;
  input sysref_in_n;
  input adc0_clk_p;
  input adc0_clk_n;
  output clk_adc0;
  input m0_axis_aclk;
  input m0_axis_aresetn;
  input vin0_01_p;
  input vin0_01_n;
  output [127:0]m00_axis_tdata;
  output m00_axis_tvalid;
  input m00_axis_tready;
  input dac1_clk_p;
  input dac1_clk_n;
  output clk_dac1;
  input s1_axis_aclk;
  input s1_axis_aresetn;
  output vout12_p;
  output vout12_n;
  input [255:0]s12_axis_tdata;
  input s12_axis_tvalid;
  output s12_axis_tready;
  output irq;

  wire adc0_clk_n;
  wire adc0_clk_p;
  wire clk_adc0;
  wire clk_dac1;
  wire dac1_clk_n;
  wire dac1_clk_p;
  wire irq;
  wire [127:0]m00_axis_tdata;
  wire m00_axis_tready;
  wire m00_axis_tvalid;
  wire m0_axis_aclk;
  wire m0_axis_aresetn;
  wire [255:0]s12_axis_tdata;
  wire s12_axis_tready;
  wire s12_axis_tvalid;
  wire s1_axis_aclk;
  wire s1_axis_aresetn;
  wire s_axi_aclk;
  wire [17:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [17:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sysref_in_n;
  wire sysref_in_p;
  wire vin0_01_n;
  wire vin0_01_p;
  wire vout12_n;
  wire vout12_p;
  wire NLW_inst_adc00_cal_frozen_UNCONNECTED;
  wire NLW_inst_adc0_den_mon_UNCONNECTED;
  wire NLW_inst_adc0_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc0_done_UNCONNECTED;
  wire NLW_inst_adc0_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc0_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc0_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc0_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc0_pll_lock_UNCONNECTED;
  wire NLW_inst_adc0_powerup_state_UNCONNECTED;
  wire NLW_inst_adc1_den_mon_UNCONNECTED;
  wire NLW_inst_adc1_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc1_done_UNCONNECTED;
  wire NLW_inst_adc1_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc1_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc1_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc1_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc1_pll_lock_UNCONNECTED;
  wire NLW_inst_adc1_powerup_state_UNCONNECTED;
  wire NLW_inst_adc2_den_mon_UNCONNECTED;
  wire NLW_inst_adc2_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc2_done_UNCONNECTED;
  wire NLW_inst_adc2_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc2_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc2_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc2_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc2_pll_lock_UNCONNECTED;
  wire NLW_inst_adc2_powerup_state_UNCONNECTED;
  wire NLW_inst_adc3_den_mon_UNCONNECTED;
  wire NLW_inst_adc3_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc3_done_UNCONNECTED;
  wire NLW_inst_adc3_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc3_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc3_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc3_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc3_pll_lock_UNCONNECTED;
  wire NLW_inst_adc3_powerup_state_UNCONNECTED;
  wire NLW_inst_dac0_den_mon_UNCONNECTED;
  wire NLW_inst_dac0_dgnt_mon_UNCONNECTED;
  wire NLW_inst_dac0_done_UNCONNECTED;
  wire NLW_inst_dac0_drdy_mon_UNCONNECTED;
  wire NLW_inst_dac0_dreq_mon_UNCONNECTED;
  wire NLW_inst_dac0_dwe_mon_UNCONNECTED;
  wire NLW_inst_dac0_pll_dmon_UNCONNECTED;
  wire NLW_inst_dac0_pll_lock_UNCONNECTED;
  wire NLW_inst_dac0_powerup_state_UNCONNECTED;
  wire NLW_inst_dac1_den_mon_UNCONNECTED;
  wire NLW_inst_dac1_dgnt_mon_UNCONNECTED;
  wire NLW_inst_dac1_done_UNCONNECTED;
  wire NLW_inst_dac1_drdy_mon_UNCONNECTED;
  wire NLW_inst_dac1_dreq_mon_UNCONNECTED;
  wire NLW_inst_dac1_dwe_mon_UNCONNECTED;
  wire NLW_inst_dac1_pll_dmon_UNCONNECTED;
  wire NLW_inst_dac1_pll_lock_UNCONNECTED;
  wire NLW_inst_dac1_powerup_state_UNCONNECTED;
  wire [15:0]NLW_inst_adc00_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc01_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc02_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc03_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc0_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc0_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc0_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc0_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc10_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc11_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc12_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc13_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc1_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc1_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc1_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc1_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc20_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc21_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc22_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc23_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc2_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc2_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc2_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc2_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc30_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc31_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc32_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc33_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc3_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc3_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc3_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc3_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac00_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac01_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac02_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac03_status_UNCONNECTED;
  wire [11:0]NLW_inst_dac0_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac0_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac0_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_dac0_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac10_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac11_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac12_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac13_status_UNCONNECTED;
  wire [11:0]NLW_inst_dac1_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac1_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac1_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_dac1_status_UNCONNECTED;

  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* adc00_data_type = "1'b0" *) 
  (* adc00_decimation = "3'b001" *) 
  (* adc00_enable = "1'b1" *) 
  (* adc00_fifo_enabled = "1'b0" *) 
  (* adc00_mixer = "2'b10" *) 
  (* adc01_data_type = "1'b0" *) 
  (* adc01_decimation = "3'b001" *) 
  (* adc01_enable = "1'b1" *) 
  (* adc01_fifo_enabled = "1'b0" *) 
  (* adc01_mixer = "2'b10" *) 
  (* adc02_data_type = "1'b0" *) 
  (* adc02_decimation = "3'b000" *) 
  (* adc02_enable = "1'b0" *) 
  (* adc02_fifo_enabled = "1'b0" *) 
  (* adc02_mixer = "2'b10" *) 
  (* adc03_data_type = "1'b0" *) 
  (* adc03_decimation = "3'b000" *) 
  (* adc03_enable = "1'b0" *) 
  (* adc03_fifo_enabled = "1'b0" *) 
  (* adc03_mixer = "2'b10" *) 
  (* adc10_data_type = "1'b0" *) 
  (* adc10_decimation = "3'b000" *) 
  (* adc10_enable = "1'b0" *) 
  (* adc10_fifo_enabled = "1'b0" *) 
  (* adc10_mixer = "2'b10" *) 
  (* adc11_data_type = "1'b0" *) 
  (* adc11_decimation = "3'b000" *) 
  (* adc11_enable = "1'b0" *) 
  (* adc11_fifo_enabled = "1'b0" *) 
  (* adc11_mixer = "2'b10" *) 
  (* adc12_data_type = "1'b0" *) 
  (* adc12_decimation = "3'b000" *) 
  (* adc12_enable = "1'b0" *) 
  (* adc12_fifo_enabled = "1'b0" *) 
  (* adc12_mixer = "2'b10" *) 
  (* adc13_data_type = "1'b0" *) 
  (* adc13_decimation = "3'b000" *) 
  (* adc13_enable = "1'b0" *) 
  (* adc13_fifo_enabled = "1'b0" *) 
  (* adc13_mixer = "2'b10" *) 
  (* adc20_data_type = "1'b0" *) 
  (* adc20_decimation = "3'b000" *) 
  (* adc20_enable = "1'b0" *) 
  (* adc20_fifo_enabled = "1'b0" *) 
  (* adc20_mixer = "2'b10" *) 
  (* adc21_data_type = "1'b0" *) 
  (* adc21_decimation = "3'b000" *) 
  (* adc21_enable = "1'b0" *) 
  (* adc21_fifo_enabled = "1'b0" *) 
  (* adc21_mixer = "2'b10" *) 
  (* adc22_data_type = "1'b0" *) 
  (* adc22_decimation = "3'b000" *) 
  (* adc22_enable = "1'b0" *) 
  (* adc22_fifo_enabled = "1'b0" *) 
  (* adc22_mixer = "2'b10" *) 
  (* adc23_data_type = "1'b0" *) 
  (* adc23_decimation = "3'b000" *) 
  (* adc23_enable = "1'b0" *) 
  (* adc23_fifo_enabled = "1'b0" *) 
  (* adc23_mixer = "2'b10" *) 
  (* adc30_data_type = "1'b0" *) 
  (* adc30_decimation = "3'b000" *) 
  (* adc30_enable = "1'b0" *) 
  (* adc30_fifo_enabled = "1'b0" *) 
  (* adc30_mixer = "2'b10" *) 
  (* adc31_data_type = "1'b0" *) 
  (* adc31_decimation = "3'b000" *) 
  (* adc31_enable = "1'b0" *) 
  (* adc31_fifo_enabled = "1'b0" *) 
  (* adc31_mixer = "2'b10" *) 
  (* adc32_data_type = "1'b0" *) 
  (* adc32_decimation = "3'b000" *) 
  (* adc32_enable = "1'b0" *) 
  (* adc32_fifo_enabled = "1'b0" *) 
  (* adc32_mixer = "2'b10" *) 
  (* adc33_data_type = "1'b0" *) 
  (* adc33_decimation = "3'b000" *) 
  (* adc33_enable = "1'b0" *) 
  (* adc33_fifo_enabled = "1'b0" *) 
  (* adc33_mixer = "2'b10" *) 
  (* dac00_adder_enabled = "1'b0" *) 
  (* dac00_data_type = "1'b0" *) 
  (* dac00_enable = "1'b0" *) 
  (* dac00_fifo_enabled = "1'b0" *) 
  (* dac00_interpolation = "3'b000" *) 
  (* dac00_mixer = "2'b10" *) 
  (* dac00_sinc = "1'b0" *) 
  (* dac01_adder_enabled = "1'b0" *) 
  (* dac01_data_type = "1'b0" *) 
  (* dac01_enable = "1'b0" *) 
  (* dac01_fifo_enabled = "1'b0" *) 
  (* dac01_interpolation = "3'b000" *) 
  (* dac01_mixer = "2'b10" *) 
  (* dac01_sinc = "1'b0" *) 
  (* dac02_adder_enabled = "1'b0" *) 
  (* dac02_data_type = "1'b0" *) 
  (* dac02_enable = "1'b0" *) 
  (* dac02_fifo_enabled = "1'b0" *) 
  (* dac02_interpolation = "3'b000" *) 
  (* dac02_mixer = "2'b10" *) 
  (* dac02_sinc = "1'b0" *) 
  (* dac03_adder_enabled = "1'b0" *) 
  (* dac03_data_type = "1'b0" *) 
  (* dac03_enable = "1'b0" *) 
  (* dac03_fifo_enabled = "1'b0" *) 
  (* dac03_interpolation = "3'b000" *) 
  (* dac03_mixer = "2'b10" *) 
  (* dac03_sinc = "1'b0" *) 
  (* dac10_adder_enabled = "1'b0" *) 
  (* dac10_data_type = "1'b0" *) 
  (* dac10_enable = "1'b0" *) 
  (* dac10_fifo_enabled = "1'b0" *) 
  (* dac10_interpolation = "3'b000" *) 
  (* dac10_mixer = "2'b10" *) 
  (* dac10_sinc = "1'b0" *) 
  (* dac11_adder_enabled = "1'b0" *) 
  (* dac11_data_type = "1'b0" *) 
  (* dac11_enable = "1'b0" *) 
  (* dac11_fifo_enabled = "1'b0" *) 
  (* dac11_interpolation = "3'b000" *) 
  (* dac11_mixer = "2'b10" *) 
  (* dac11_sinc = "1'b0" *) 
  (* dac12_adder_enabled = "1'b0" *) 
  (* dac12_data_type = "1'b0" *) 
  (* dac12_enable = "1'b1" *) 
  (* dac12_fifo_enabled = "1'b0" *) 
  (* dac12_interpolation = "3'b001" *) 
  (* dac12_mixer = "2'b10" *) 
  (* dac12_sinc = "1'b0" *) 
  (* dac13_adder_enabled = "1'b0" *) 
  (* dac13_data_type = "1'b0" *) 
  (* dac13_enable = "1'b0" *) 
  (* dac13_fifo_enabled = "1'b0" *) 
  (* dac13_interpolation = "3'b000" *) 
  (* dac13_mixer = "2'b10" *) 
  (* dac13_sinc = "1'b0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_block inst
       (.adc00_cal_frozen(NLW_inst_adc00_cal_frozen_UNCONNECTED),
        .adc00_int_cal_freeze(1'b0),
        .adc00_status(NLW_inst_adc00_status_UNCONNECTED[15:0]),
        .adc01_status(NLW_inst_adc01_status_UNCONNECTED[15:0]),
        .adc02_status(NLW_inst_adc02_status_UNCONNECTED[15:0]),
        .adc03_status(NLW_inst_adc03_status_UNCONNECTED[15:0]),
        .adc0_clk_n(adc0_clk_n),
        .adc0_clk_p(adc0_clk_p),
        .adc0_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc0_daddr_mon(NLW_inst_adc0_daddr_mon_UNCONNECTED[11:0]),
        .adc0_den_mon(NLW_inst_adc0_den_mon_UNCONNECTED),
        .adc0_dgnt_mon(NLW_inst_adc0_dgnt_mon_UNCONNECTED),
        .adc0_di_mon(NLW_inst_adc0_di_mon_UNCONNECTED[15:0]),
        .adc0_do_mon(NLW_inst_adc0_do_mon_UNCONNECTED[15:0]),
        .adc0_done(NLW_inst_adc0_done_UNCONNECTED),
        .adc0_drdy_mon(NLW_inst_adc0_drdy_mon_UNCONNECTED),
        .adc0_dreq_mon(NLW_inst_adc0_dreq_mon_UNCONNECTED),
        .adc0_dwe_mon(NLW_inst_adc0_dwe_mon_UNCONNECTED),
        .adc0_pll_dmon(NLW_inst_adc0_pll_dmon_UNCONNECTED),
        .adc0_pll_lock(NLW_inst_adc0_pll_lock_UNCONNECTED),
        .adc0_powerup_state(NLW_inst_adc0_powerup_state_UNCONNECTED),
        .adc0_status(NLW_inst_adc0_status_UNCONNECTED[3:0]),
        .adc10_status(NLW_inst_adc10_status_UNCONNECTED[15:0]),
        .adc11_status(NLW_inst_adc11_status_UNCONNECTED[15:0]),
        .adc12_status(NLW_inst_adc12_status_UNCONNECTED[15:0]),
        .adc13_status(NLW_inst_adc13_status_UNCONNECTED[15:0]),
        .adc1_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc1_daddr_mon(NLW_inst_adc1_daddr_mon_UNCONNECTED[11:0]),
        .adc1_den_mon(NLW_inst_adc1_den_mon_UNCONNECTED),
        .adc1_dgnt_mon(NLW_inst_adc1_dgnt_mon_UNCONNECTED),
        .adc1_di_mon(NLW_inst_adc1_di_mon_UNCONNECTED[15:0]),
        .adc1_do_mon(NLW_inst_adc1_do_mon_UNCONNECTED[15:0]),
        .adc1_done(NLW_inst_adc1_done_UNCONNECTED),
        .adc1_drdy_mon(NLW_inst_adc1_drdy_mon_UNCONNECTED),
        .adc1_dreq_mon(NLW_inst_adc1_dreq_mon_UNCONNECTED),
        .adc1_dwe_mon(NLW_inst_adc1_dwe_mon_UNCONNECTED),
        .adc1_pll_dmon(NLW_inst_adc1_pll_dmon_UNCONNECTED),
        .adc1_pll_lock(NLW_inst_adc1_pll_lock_UNCONNECTED),
        .adc1_powerup_state(NLW_inst_adc1_powerup_state_UNCONNECTED),
        .adc1_status(NLW_inst_adc1_status_UNCONNECTED[3:0]),
        .adc20_status(NLW_inst_adc20_status_UNCONNECTED[15:0]),
        .adc21_status(NLW_inst_adc21_status_UNCONNECTED[15:0]),
        .adc22_status(NLW_inst_adc22_status_UNCONNECTED[15:0]),
        .adc23_status(NLW_inst_adc23_status_UNCONNECTED[15:0]),
        .adc2_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc2_daddr_mon(NLW_inst_adc2_daddr_mon_UNCONNECTED[11:0]),
        .adc2_den_mon(NLW_inst_adc2_den_mon_UNCONNECTED),
        .adc2_dgnt_mon(NLW_inst_adc2_dgnt_mon_UNCONNECTED),
        .adc2_di_mon(NLW_inst_adc2_di_mon_UNCONNECTED[15:0]),
        .adc2_do_mon(NLW_inst_adc2_do_mon_UNCONNECTED[15:0]),
        .adc2_done(NLW_inst_adc2_done_UNCONNECTED),
        .adc2_drdy_mon(NLW_inst_adc2_drdy_mon_UNCONNECTED),
        .adc2_dreq_mon(NLW_inst_adc2_dreq_mon_UNCONNECTED),
        .adc2_dwe_mon(NLW_inst_adc2_dwe_mon_UNCONNECTED),
        .adc2_pll_dmon(NLW_inst_adc2_pll_dmon_UNCONNECTED),
        .adc2_pll_lock(NLW_inst_adc2_pll_lock_UNCONNECTED),
        .adc2_powerup_state(NLW_inst_adc2_powerup_state_UNCONNECTED),
        .adc2_status(NLW_inst_adc2_status_UNCONNECTED[3:0]),
        .adc30_status(NLW_inst_adc30_status_UNCONNECTED[15:0]),
        .adc31_status(NLW_inst_adc31_status_UNCONNECTED[15:0]),
        .adc32_status(NLW_inst_adc32_status_UNCONNECTED[15:0]),
        .adc33_status(NLW_inst_adc33_status_UNCONNECTED[15:0]),
        .adc3_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc3_daddr_mon(NLW_inst_adc3_daddr_mon_UNCONNECTED[11:0]),
        .adc3_den_mon(NLW_inst_adc3_den_mon_UNCONNECTED),
        .adc3_dgnt_mon(NLW_inst_adc3_dgnt_mon_UNCONNECTED),
        .adc3_di_mon(NLW_inst_adc3_di_mon_UNCONNECTED[15:0]),
        .adc3_do_mon(NLW_inst_adc3_do_mon_UNCONNECTED[15:0]),
        .adc3_done(NLW_inst_adc3_done_UNCONNECTED),
        .adc3_drdy_mon(NLW_inst_adc3_drdy_mon_UNCONNECTED),
        .adc3_dreq_mon(NLW_inst_adc3_dreq_mon_UNCONNECTED),
        .adc3_dwe_mon(NLW_inst_adc3_dwe_mon_UNCONNECTED),
        .adc3_pll_dmon(NLW_inst_adc3_pll_dmon_UNCONNECTED),
        .adc3_pll_lock(NLW_inst_adc3_pll_lock_UNCONNECTED),
        .adc3_powerup_state(NLW_inst_adc3_powerup_state_UNCONNECTED),
        .adc3_status(NLW_inst_adc3_status_UNCONNECTED[3:0]),
        .clk_adc0(clk_adc0),
        .clk_dac1(clk_dac1),
        .dac00_status(NLW_inst_dac00_status_UNCONNECTED[15:0]),
        .dac01_status(NLW_inst_dac01_status_UNCONNECTED[15:0]),
        .dac02_status(NLW_inst_dac02_status_UNCONNECTED[15:0]),
        .dac03_status(NLW_inst_dac03_status_UNCONNECTED[15:0]),
        .dac0_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dac0_daddr_mon(NLW_inst_dac0_daddr_mon_UNCONNECTED[11:0]),
        .dac0_den_mon(NLW_inst_dac0_den_mon_UNCONNECTED),
        .dac0_dgnt_mon(NLW_inst_dac0_dgnt_mon_UNCONNECTED),
        .dac0_di_mon(NLW_inst_dac0_di_mon_UNCONNECTED[15:0]),
        .dac0_do_mon(NLW_inst_dac0_do_mon_UNCONNECTED[15:0]),
        .dac0_done(NLW_inst_dac0_done_UNCONNECTED),
        .dac0_drdy_mon(NLW_inst_dac0_drdy_mon_UNCONNECTED),
        .dac0_dreq_mon(NLW_inst_dac0_dreq_mon_UNCONNECTED),
        .dac0_dwe_mon(NLW_inst_dac0_dwe_mon_UNCONNECTED),
        .dac0_pll_dmon(NLW_inst_dac0_pll_dmon_UNCONNECTED),
        .dac0_pll_lock(NLW_inst_dac0_pll_lock_UNCONNECTED),
        .dac0_powerup_state(NLW_inst_dac0_powerup_state_UNCONNECTED),
        .dac0_status(NLW_inst_dac0_status_UNCONNECTED[3:0]),
        .dac10_status(NLW_inst_dac10_status_UNCONNECTED[15:0]),
        .dac11_status(NLW_inst_dac11_status_UNCONNECTED[15:0]),
        .dac12_status(NLW_inst_dac12_status_UNCONNECTED[15:0]),
        .dac13_status(NLW_inst_dac13_status_UNCONNECTED[15:0]),
        .dac1_clk_n(dac1_clk_n),
        .dac1_clk_p(dac1_clk_p),
        .dac1_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dac1_daddr_mon(NLW_inst_dac1_daddr_mon_UNCONNECTED[11:0]),
        .dac1_den_mon(NLW_inst_dac1_den_mon_UNCONNECTED),
        .dac1_dgnt_mon(NLW_inst_dac1_dgnt_mon_UNCONNECTED),
        .dac1_di_mon(NLW_inst_dac1_di_mon_UNCONNECTED[15:0]),
        .dac1_do_mon(NLW_inst_dac1_do_mon_UNCONNECTED[15:0]),
        .dac1_done(NLW_inst_dac1_done_UNCONNECTED),
        .dac1_drdy_mon(NLW_inst_dac1_drdy_mon_UNCONNECTED),
        .dac1_dreq_mon(NLW_inst_dac1_dreq_mon_UNCONNECTED),
        .dac1_dwe_mon(NLW_inst_dac1_dwe_mon_UNCONNECTED),
        .dac1_pll_dmon(NLW_inst_dac1_pll_dmon_UNCONNECTED),
        .dac1_pll_lock(NLW_inst_dac1_pll_lock_UNCONNECTED),
        .dac1_powerup_state(NLW_inst_dac1_powerup_state_UNCONNECTED),
        .dac1_status(NLW_inst_dac1_status_UNCONNECTED[3:0]),
        .irq(irq),
        .m00_axis_tdata(m00_axis_tdata),
        .m00_axis_tready(m00_axis_tready),
        .m00_axis_tvalid(m00_axis_tvalid),
        .m0_axis_aclk(m0_axis_aclk),
        .m0_axis_aresetn(m0_axis_aresetn),
        .s12_axis_tdata(s12_axis_tdata),
        .s12_axis_tready(s12_axis_tready),
        .s12_axis_tvalid(s12_axis_tvalid),
        .s1_axis_aclk(s1_axis_aclk),
        .s1_axis_aresetn(s1_axis_aresetn),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .sysref_in_n(sysref_in_n),
        .sysref_in_p(sysref_in_p),
        .vin0_01_n(vin0_01_n),
        .vin0_01_p(vin0_01_p),
        .vout12_n(vout12_n),
        .vout12_p(vout12_p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_address_decoder
   (\FSM_onehot_state_reg[3] ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[4] ,
    \bus2ip_addr_reg_reg[14] ,
    \bus2ip_addr_reg_reg[14]_0 ,
    \FSM_onehot_state_reg[3]_1 ,
    \bus2ip_addr_reg_reg[14]_1 ,
    \bus2ip_addr_reg_reg[14]_2 ,
    \FSM_onehot_state_reg[3]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ,
    \drp_addr_reg[3] ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ,
    counter_en_reg_reg,
    \FSM_sequential_access_cs_reg[0] ,
    s_axi_wready_i,
    \FSM_sequential_access_cs_reg[0]_0 ,
    E,
    s_axi_awready_i,
    \FSM_sequential_access_cs_reg[1] ,
    D,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ,
    \FSM_onehot_state_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ,
    dac0_dreq_mon,
    \FSM_onehot_state_reg[0]_0 ,
    \FSM_onehot_state_reg[0]_1 ,
    \FSM_onehot_state_reg[0]_2 ,
    \FSM_onehot_state_reg[0]_3 ,
    adc0_dreq_mon,
    adc1_dreq_mon,
    \FSM_onehot_state_reg[0]_4 ,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state_reg[0]_9 ,
    got_timeout_reg,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ,
    \bus2ip_addr_reg_reg[11] ,
    \bus2ip_addr_reg_reg[15] ,
    \bus2ip_addr_reg_reg[15]_0 ,
    \bus2ip_addr_reg_reg[15]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ,
    \bus2ip_addr_reg_reg[16] ,
    \bus2ip_addr_reg_reg[8] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ,
    \bus2ip_addr_reg_reg[5] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ,
    \bus2ip_addr_reg_reg[11]_0 ,
    \bus2ip_addr_reg_reg[15]_2 ,
    \bus2ip_addr_reg_reg[11]_1 ,
    \bus2ip_addr_reg_reg[15]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ,
    axi_RdAck_r_i_6_0,
    \bus2ip_addr_reg_reg[14]_3 ,
    \bus2ip_addr_reg_reg[14]_4 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ,
    master_reset_reg,
    master_reset_reg_0,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ,
    \bus2ip_addr_reg_reg[17] ,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    \s_axi_wdata[0]_3 ,
    \s_axi_wdata[0]_4 ,
    \bus2ip_addr_reg_reg[13] ,
    axi_read_req_r_reg,
    axi_read_req_r_reg_0,
    axi_read_req_r_reg_1,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ,
    bank15_write,
    bank13_write,
    bank11_write,
    bank9_write,
    bank3_write,
    bank1_write,
    bank0_write,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ,
    \bus2ip_addr_reg_reg[7] ,
    adc3_restart,
    adc2_restart,
    adc1_restart,
    adc0_restart,
    dac1_restart,
    dac0_restart,
    master_reset,
    adc3_reset,
    adc2_reset,
    adc1_reset,
    adc0_reset,
    dac1_reset,
    dac0_reset,
    cs_ce_ld_enable_i,
    s_axi_aclk,
    Q,
    \FSM_sequential_fsm_cs_reg[1] ,
    const_req_adc0,
    adc0_por_req,
    \FSM_onehot_state_reg[1] ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_1 ,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_3 ,
    dummy_read_req_reg,
    counter_en_reg,
    s_axi_wready_reg_reg,
    \icount_out_reg[11] ,
    \icount_out_reg[11]_0 ,
    IP2Bus_RdAck,
    \icount_out_reg[12] ,
    \icount_out_reg[11]_1 ,
    s_axi_aresetn,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ,
    \FSM_sequential_access_cs_reg[0]_1 ,
    \FSM_sequential_access_cs_reg[0]_2 ,
    \FSM_sequential_access_cs_reg[0]_3 ,
    axi_RdAck_r_reg,
    axi_timeout_en_reg,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ,
    s_axi_wvalid,
    s_axi_arvalid,
    s_axi_awvalid,
    axi_avalid_reg,
    \FSM_onehot_state_reg[1]_4 ,
    \FSM_onehot_state_reg[1]_5 ,
    \FSM_onehot_state_reg[1]_6 ,
    \FSM_onehot_state_reg[1]_7 ,
    \FSM_sequential_fsm_cs_reg[2] ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[1]_8 ,
    access_type_reg,
    dac0_drp_rdy,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[1]_9 ,
    access_type_reg_0,
    dac1_drp_rdy,
    \FSM_onehot_state_reg[4]_2 ,
    \FSM_onehot_state_reg[1]_10 ,
    access_type_reg_1,
    adc0_drp_rdy,
    \FSM_onehot_state_reg[4]_3 ,
    access_type_reg_2,
    adc1_drp_rdy,
    \FSM_onehot_state_reg[4]_4 ,
    access_type_reg_3,
    adc2_drp_rdy,
    \FSM_onehot_state_reg[4]_5 ,
    access_type_reg_4,
    adc3_drp_rdy,
    \IP2Bus_Data_reg[7] ,
    \IP2Bus_Data_reg[7]_0 ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data[7]_i_2_0 ,
    irq_enables,
    \IP2Bus_Data[6]_i_2_0 ,
    \IP2Bus_Data_reg[0] ,
    \IP2Bus_Data[4]_i_2_0 ,
    \IP2Bus_Data_reg[5] ,
    \IP2Bus_Data_reg[25]_0 ,
    \IP2Bus_Data_reg[25]_1 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[31]_2 ,
    \IP2Bus_Data[2]_i_54_0 ,
    \IP2Bus_Data[7]_i_23_0 ,
    \IP2Bus_Data_reg[20] ,
    \IP2Bus_Data_reg[3] ,
    adc31_irq_en,
    \IP2Bus_Data[3]_i_24_0 ,
    adc3_status,
    \adc3_start_stage_reg[0] ,
    \IP2Bus_Data[11]_i_4_0 ,
    \IP2Bus_Data[15]_i_21_0 ,
    \IP2Bus_Data[15]_i_21_1 ,
    \IP2Bus_Data[3]_i_5_0 ,
    \IP2Bus_Data_reg[7]_1 ,
    \IP2Bus_Data[0]_i_5_0 ,
    \IP2Bus_Data[0]_i_5_1 ,
    adc1_do_mon,
    \IP2Bus_Data_reg[2] ,
    \IP2Bus_Data[3]_i_18_0 ,
    \adc3_sim_level_reg[0] ,
    \IP2Bus_Data[2]_i_11_0 ,
    axi_read_req_r_reg_2,
    adc22_irq_en,
    adc23_irq_en,
    adc2_cmn_irq_en,
    \IP2Bus_Data[11]_i_3_0 ,
    adc20_irq_sync,
    \IP2Bus_Data[15]_i_7_0 ,
    \IP2Bus_Data[0]_i_22_0 ,
    \IP2Bus_Data[3]_i_43_0 ,
    adc10_irq_en,
    \IP2Bus_Data[2]_i_17_0 ,
    \IP2Bus_Data[3]_i_19_0 ,
    status,
    \IP2Bus_Data[15]_i_27_0 ,
    \IP2Bus_Data[15]_i_27_1 ,
    adc1_cmn_irq_en,
    \IP2Bus_Data[11]_i_3_1 ,
    adc1_done,
    \IP2Bus_Data_reg[0]_0 ,
    \IP2Bus_Data_reg[0]_1 ,
    adc00_irq_en,
    \IP2Bus_Data[7]_i_5_0 ,
    \IP2Bus_Data[1]_i_4_0 ,
    adc01_irq_en,
    \IP2Bus_Data[2]_i_4_0 ,
    \IP2Bus_Data[3]_i_4_0 ,
    \IP2Bus_Data_reg[4] ,
    adc0_cmn_irq_en,
    dac1_do_mon,
    \IP2Bus_Data_reg[5]_0 ,
    \IP2Bus_Data_reg[13] ,
    \IP2Bus_Data[15]_i_16_0 ,
    STATUS_COMMON,
    \IP2Bus_Data_reg[10] ,
    p_48_in,
    \IP2Bus_Data_reg[9] ,
    adc0_status,
    \IP2Bus_Data[7]_i_2_1 ,
    \IP2Bus_Data_reg[11] ,
    \IP2Bus_Data[4]_i_2_1 ,
    dac0_do_mon,
    dac1_done,
    \IP2Bus_Data[15]_i_2_0 ,
    \IP2Bus_Data[2]_i_7_0 ,
    \IP2Bus_Data[1]_i_2_0 ,
    \IP2Bus_Data[1]_i_8_0 ,
    \IP2Bus_Data[3]_i_7_0 ,
    \IP2Bus_Data[11]_i_2_0 ,
    dac1_cmn_irq_en,
    \IP2Bus_Data_reg[12] ,
    dac1_status,
    \IP2Bus_Data[0]_i_40_0 ,
    dac0_status,
    \IP2Bus_Data[3]_i_8_0 ,
    \IP2Bus_Data[15]_i_41_0 ,
    \IP2Bus_Data[15]_i_12_0 ,
    \IP2Bus_Data[15]_i_12_1 ,
    \IP2Bus_Data[1]_i_9_0 ,
    \IP2Bus_Data[1]_i_9_1 ,
    adc3_cmn_irq_en,
    axi_read_req_r_reg_3,
    \adc3_slice0_irq_en_reg[2] ,
    adc3_cmn_irq_en_reg,
    adc30_irq_sync,
    \IP2Bus_Data[15]_i_24_0 ,
    adc33_irq_en,
    adc32_irq_en,
    adc30_overvol_irq,
    adc20_irq_en,
    adc21_irq_en,
    \IP2Bus_Data[15]_i_31_0 ,
    adc21_irq_sync,
    \IP2Bus_Data[15]_i_6_0 ,
    adc10_irq_sync,
    adc13_irq_en,
    adc12_irq_en,
    adc10_overvol_irq,
    \IP2Bus_Data[15]_i_11_0 ,
    dac10_irq_sync,
    \IP2Bus_Data[14]_i_13_0 ,
    axi_read_req_r_reg_4,
    \adc3_slice1_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_40_0 ,
    dac12_irq_sync,
    \IP2Bus_Data[15]_i_40_1 ,
    \adc3_slice2_irq_en_reg[2] ,
    axi_read_req_r_reg_5,
    \IP2Bus_Data[15]_i_11_1 ,
    \IP2Bus_Data[15]_i_11_2 ,
    \IP2Bus_Data[1]_i_23_0 ,
    \IP2Bus_Data_reg[20]_0 ,
    \IP2Bus_Data[4]_i_38_0 ,
    axi_read_req_r_reg_6,
    \IP2Bus_Data[0]_i_36_0 ,
    \adc3_slice3_irq_en_reg[2] ,
    axi_read_req_r_reg_7,
    dac00_irq_sync,
    \IP2Bus_Data[15]_i_43_0 ,
    \IP2Bus_Data[14]_i_31_0 ,
    \IP2Bus_Data[15]_i_43_1 ,
    \IP2Bus_Data[15]_i_5_0 ,
    \IP2Bus_Data[15]_i_21_2 ,
    adc33_overvol_irq,
    \adc3_fifo_disable_reg[0] ,
    adc33_irq_sync,
    \IP2Bus_Data[15]_i_31_1 ,
    \IP2Bus_Data[15]_i_32_0 ,
    \IP2Bus_Data[15]_i_32_1 ,
    adc23_overvol_irq,
    \IP2Bus_Data[15]_i_32_2 ,
    axi_read_req_r_reg_8,
    \IP2Bus_Data[15]_i_6_1 ,
    adc13_irq_sync,
    \IP2Bus_Data[15]_i_27_2 ,
    adc13_overvol_irq,
    \IP2Bus_Data[15]_i_16_1 ,
    \IP2Bus_Data[1]_i_27_0 ,
    \IP2Bus_Data[15]_i_46_0 ,
    dac02_irq_sync,
    \IP2Bus_Data_reg[20]_1 ,
    \IP2Bus_Data[2]_i_28_0 ,
    \IP2Bus_Data[2]_i_28_1 ,
    \IP2Bus_Data[4]_i_5_0 ,
    \adc3_cmn_en_reg[0] ,
    adc3_fifo_disable,
    adc2_fifo_disable,
    adc1_fifo_disable,
    adc0_fifo_disable,
    \IP2Bus_Data[14]_i_35_0 ,
    \IP2Bus_Data[2]_i_7_1 ,
    \IP2Bus_Data[1]_i_25_0 ,
    \IP2Bus_Data[2]_i_21_0 ,
    \IP2Bus_Data[1]_i_25_1 ,
    \dac1_slice3_fast_sd_reg[0] ,
    dac1_fifo_disable,
    \IP2Bus_Data[2]_i_8_0 ,
    \IP2Bus_Data[2]_i_28_2 ,
    dac0_fifo_disable,
    \IP2Bus_Data[2]_i_21_1 ,
    \IP2Bus_Data[2]_i_21_2 ,
    \IP2Bus_Data[2]_i_28_3 ,
    \IP2Bus_Data[2]_i_28_4 ,
    \IP2Bus_Data[2]_i_36_0 ,
    adc31_overvol_irq,
    \IP2Bus_Data[15]_i_5_1 ,
    \IP2Bus_Data[3]_i_39_0 ,
    adc31_irq_sync,
    \IP2Bus_Data[14]_i_5_0 ,
    \IP2Bus_Data[15]_i_5_2 ,
    \IP2Bus_Data[2]_i_18_0 ,
    adc21_overvol_irq,
    \IP2Bus_Data[3]_i_18_1 ,
    adc22_irq_sync,
    \IP2Bus_Data[2]_i_39_0 ,
    adc11_overvol_irq,
    \IP2Bus_Data[15]_i_6_2 ,
    \IP2Bus_Data[3]_i_48_0 ,
    adc11_irq_sync,
    \IP2Bus_Data[14]_i_6_0 ,
    \IP2Bus_Data[15]_i_6_3 ,
    \IP2Bus_Data[14]_i_16_0 ,
    adc01_irq_sync,
    \IP2Bus_Data[15]_i_16_2 ,
    \IP2Bus_Data[15]_i_16_3 ,
    \IP2Bus_Data[3]_i_9_0 ,
    \IP2Bus_Data[2]_i_9_0 ,
    adc01_overvol_irq,
    dac11_irq_sync,
    \IP2Bus_Data[3]_i_5_1 ,
    \IP2Bus_Data[2]_i_5_0 ,
    \IP2Bus_Data[1]_i_37_0 ,
    \IP2Bus_Data[0]_i_30_0 ,
    \IP2Bus_Data[1]_i_37_1 ,
    \IP2Bus_Data[1]_i_34_0 ,
    \IP2Bus_Data[0]_i_22_1 ,
    \IP2Bus_Data[1]_i_34_1 ,
    \IP2Bus_Data[1]_i_15_0 ,
    \IP2Bus_Data[0]_i_25_0 ,
    \IP2Bus_Data[1]_i_15_1 ,
    adc11_irq_en,
    \IP2Bus_Data[3]_i_19_1 ,
    adc02_irq_en,
    adc03_irq_en,
    \IP2Bus_Data[1]_i_13_0 ,
    \IP2Bus_Data[1]_i_13_1 ,
    \IP2Bus_Data[0]_i_8_0 ,
    \IP2Bus_Data[3]_i_7_1 ,
    dac13_irq_en,
    dac11_irq_en,
    \IP2Bus_Data[1]_i_8_1 ,
    \IP2Bus_Data[1]_i_8_2 ,
    dac10_irq_en,
    \IP2Bus_Data[0]_i_39_0 ,
    \IP2Bus_Data[2]_i_7_2 ,
    dac12_irq_en,
    \IP2Bus_Data[0]_i_17_0 ,
    dac00_irq_en,
    dac0_cmn_irq_en,
    \IP2Bus_Data[2]_i_8_1 ,
    dac02_irq_en,
    \IP2Bus_Data[3]_i_24_1 ,
    dac03_irq_en,
    axi_timeout_en_reg_0,
    \IP2Bus_Data[5]_i_9_0 ,
    \IP2Bus_Data[0]_i_15_0 ,
    \dac1_end_stage_reg[0] ,
    adc2_done,
    adc0_done,
    \IP2Bus_Data[11]_i_2_1 ,
    \IP2Bus_Data[31]_i_7_0 ,
    adc20_overvol_irq,
    dac13_irq_sync,
    \IP2Bus_Data[15]_i_11_3 ,
    dac03_irq_sync,
    \IP2Bus_Data[15]_i_41_1 ,
    \IP2Bus_Data[4]_i_38_1 ,
    \IP2Bus_Data[0]_i_17_1 ,
    dac0_done,
    adc23_irq_sync,
    adc3_do_mon,
    adc2_do_mon,
    \IP2Bus_Data[0]_i_29_0 ,
    \IP2Bus_Data[0]_i_29_1 ,
    \IP2Bus_Data[1]_i_16_0 ,
    \IP2Bus_Data[0]_i_18_0 ,
    adc0_do_mon,
    \IP2Bus_Data[11]_i_4_1 ,
    axi_read_req_r_reg_9,
    \IP2Bus_Data[1]_i_2_1 ,
    adc30_irq_en,
    adc3_done,
    \IP2Bus_Data[2]_i_18_1 ,
    \IP2Bus_Data[3]_i_24_2 ,
    cleared_r,
    \IP2Bus_Data[3]_i_24_3 ,
    \IP2Bus_Data[0]_i_5_2 ,
    s_axi_wdata,
    axi_read_req_r,
    axi_read_req_tog,
    \IP2Bus_Data[15]_i_3_0 ,
    adc00_overvol_irq,
    adc00_irq_sync,
    axi_read_req_r_0,
    axi_read_req_tog_reg,
    axi_read_req_r_1,
    axi_read_req_tog_reg_0,
    \IP2Bus_Data[15]_i_16_4 ,
    adc03_overvol_irq,
    adc03_irq_sync,
    \IP2Bus_Data_reg[12]_0 ,
    \IP2Bus_Data[4]_i_38_2 ,
    \IP2Bus_Data[2]_i_54_1 ,
    axi_read_req_r_reg_10,
    axi_read_req_r_reg_11,
    axi_read_req_r_reg_12,
    \IP2Bus_Data_reg[20]_2 ,
    axi_read_req_r_reg_13,
    \IP2Bus_Data[4]_i_38_3 ,
    \IP2Bus_Data[4]_i_38_4 ,
    s_axi_wready_reg_i_2_0,
    s_axi_wready_reg_i_2_1);
  output \FSM_onehot_state_reg[3] ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output \FSM_onehot_state_reg[3]_0 ;
  output \FSM_onehot_state_reg[4] ;
  output \bus2ip_addr_reg_reg[14] ;
  output \bus2ip_addr_reg_reg[14]_0 ;
  output \FSM_onehot_state_reg[3]_1 ;
  output \bus2ip_addr_reg_reg[14]_1 ;
  output \bus2ip_addr_reg_reg[14]_2 ;
  output \FSM_onehot_state_reg[3]_2 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  output \drp_addr_reg[3] ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  output counter_en_reg_reg;
  output \FSM_sequential_access_cs_reg[0] ;
  output s_axi_wready_i;
  output \FSM_sequential_access_cs_reg[0]_0 ;
  output [0:0]E;
  output s_axi_awready_i;
  output \FSM_sequential_access_cs_reg[1] ;
  output [1:0]D;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  output dac0_dreq_mon;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output [1:0]\FSM_onehot_state_reg[0]_1 ;
  output [1:0]\FSM_onehot_state_reg[0]_2 ;
  output [1:0]\FSM_onehot_state_reg[0]_3 ;
  output adc0_dreq_mon;
  output adc1_dreq_mon;
  output \FSM_onehot_state_reg[0]_4 ;
  output \FSM_onehot_state_reg[0]_5 ;
  output \FSM_onehot_state_reg[0]_6 ;
  output \FSM_onehot_state_reg[0]_7 ;
  output \FSM_onehot_state_reg[0]_8 ;
  output \FSM_onehot_state_reg[0]_9 ;
  output [19:0]got_timeout_reg;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  output \bus2ip_addr_reg_reg[11] ;
  output \bus2ip_addr_reg_reg[15] ;
  output [3:0]\bus2ip_addr_reg_reg[15]_0 ;
  output \bus2ip_addr_reg_reg[15]_1 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ;
  output \bus2ip_addr_reg_reg[16] ;
  output \bus2ip_addr_reg_reg[8] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ;
  output \bus2ip_addr_reg_reg[5] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ;
  output \bus2ip_addr_reg_reg[11]_0 ;
  output \bus2ip_addr_reg_reg[15]_2 ;
  output \bus2ip_addr_reg_reg[11]_1 ;
  output \bus2ip_addr_reg_reg[15]_3 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ;
  output axi_RdAck_r_i_6_0;
  output \bus2ip_addr_reg_reg[14]_3 ;
  output \bus2ip_addr_reg_reg[14]_4 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ;
  output [0:0]master_reset_reg;
  output [0:0]master_reset_reg_0;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ;
  output \bus2ip_addr_reg_reg[17] ;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output \s_axi_wdata[0]_3 ;
  output \s_axi_wdata[0]_4 ;
  output \bus2ip_addr_reg_reg[13] ;
  output axi_read_req_r_reg;
  output axi_read_req_r_reg_0;
  output axi_read_req_r_reg_1;
  output [2:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ;
  output [7:0]bank15_write;
  output [7:0]bank13_write;
  output [7:0]bank11_write;
  output [7:0]bank9_write;
  output [11:0]bank3_write;
  output [11:0]bank1_write;
  output [1:0]bank0_write;
  output [1:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ;
  output [0:0]\bus2ip_addr_reg_reg[7] ;
  output adc3_restart;
  output adc2_restart;
  output adc1_restart;
  output adc0_restart;
  output dac1_restart;
  output dac0_restart;
  output master_reset;
  output adc3_reset;
  output adc2_reset;
  output adc1_reset;
  output adc0_reset;
  output dac1_reset;
  output dac0_reset;
  input cs_ce_ld_enable_i;
  input s_axi_aclk;
  input [3:0]Q;
  input [1:0]\FSM_sequential_fsm_cs_reg[1] ;
  input const_req_adc0;
  input adc0_por_req;
  input \FSM_onehot_state_reg[1] ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_onehot_state_reg[1]_0 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_1 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_2 ;
  input [4:0]\FSM_onehot_state_reg[1]_2 ;
  input [1:0]\FSM_onehot_state_reg[1]_3 ;
  input dummy_read_req_reg;
  input counter_en_reg;
  input [2:0]s_axi_wready_reg_reg;
  input \icount_out_reg[11] ;
  input \icount_out_reg[11]_0 ;
  input IP2Bus_RdAck;
  input \icount_out_reg[12] ;
  input \icount_out_reg[11]_1 ;
  input s_axi_aresetn;
  input \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ;
  input \FSM_sequential_access_cs_reg[0]_1 ;
  input \FSM_sequential_access_cs_reg[0]_2 ;
  input \FSM_sequential_access_cs_reg[0]_3 ;
  input [13:0]axi_RdAck_r_reg;
  input axi_timeout_en_reg;
  input \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ;
  input s_axi_wvalid;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input axi_avalid_reg;
  input \FSM_onehot_state_reg[1]_4 ;
  input \FSM_onehot_state_reg[1]_5 ;
  input \FSM_onehot_state_reg[1]_6 ;
  input \FSM_onehot_state_reg[1]_7 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[2] ;
  input \FSM_onehot_state_reg[4]_0 ;
  input \FSM_onehot_state_reg[1]_8 ;
  input access_type_reg;
  input dac0_drp_rdy;
  input \FSM_onehot_state_reg[4]_1 ;
  input \FSM_onehot_state_reg[1]_9 ;
  input access_type_reg_0;
  input dac1_drp_rdy;
  input \FSM_onehot_state_reg[4]_2 ;
  input \FSM_onehot_state_reg[1]_10 ;
  input access_type_reg_1;
  input adc0_drp_rdy;
  input \FSM_onehot_state_reg[4]_3 ;
  input access_type_reg_2;
  input adc1_drp_rdy;
  input \FSM_onehot_state_reg[4]_4 ;
  input access_type_reg_3;
  input adc2_drp_rdy;
  input \FSM_onehot_state_reg[4]_5 ;
  input access_type_reg_4;
  input adc3_drp_rdy;
  input \IP2Bus_Data_reg[7] ;
  input \IP2Bus_Data_reg[7]_0 ;
  input \IP2Bus_Data_reg[25] ;
  input \IP2Bus_Data[7]_i_2_0 ;
  input [6:0]irq_enables;
  input \IP2Bus_Data[6]_i_2_0 ;
  input \IP2Bus_Data_reg[0] ;
  input \IP2Bus_Data[4]_i_2_0 ;
  input \IP2Bus_Data_reg[5] ;
  input \IP2Bus_Data_reg[25]_0 ;
  input \IP2Bus_Data_reg[25]_1 ;
  input \IP2Bus_Data_reg[31] ;
  input \IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[31]_1 ;
  input \IP2Bus_Data_reg[31]_2 ;
  input \IP2Bus_Data[2]_i_54_0 ;
  input \IP2Bus_Data[7]_i_23_0 ;
  input \IP2Bus_Data_reg[20] ;
  input \IP2Bus_Data_reg[3] ;
  input adc31_irq_en;
  input \IP2Bus_Data[3]_i_24_0 ;
  input [1:0]adc3_status;
  input \adc3_start_stage_reg[0] ;
  input [3:0]\IP2Bus_Data[11]_i_4_0 ;
  input [15:0]\IP2Bus_Data[15]_i_21_0 ;
  input [15:0]\IP2Bus_Data[15]_i_21_1 ;
  input [3:0]\IP2Bus_Data[3]_i_5_0 ;
  input \IP2Bus_Data_reg[7]_1 ;
  input \IP2Bus_Data[0]_i_5_0 ;
  input \IP2Bus_Data[0]_i_5_1 ;
  input [15:0]adc1_do_mon;
  input \IP2Bus_Data_reg[2] ;
  input \IP2Bus_Data[3]_i_18_0 ;
  input \adc3_sim_level_reg[0] ;
  input \IP2Bus_Data[2]_i_11_0 ;
  input axi_read_req_r_reg_2;
  input adc22_irq_en;
  input adc23_irq_en;
  input adc2_cmn_irq_en;
  input [3:0]\IP2Bus_Data[11]_i_3_0 ;
  input [2:0]adc20_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_7_0 ;
  input [1:0]\IP2Bus_Data[0]_i_22_0 ;
  input [3:0]\IP2Bus_Data[3]_i_43_0 ;
  input adc10_irq_en;
  input \IP2Bus_Data[2]_i_17_0 ;
  input [3:0]\IP2Bus_Data[3]_i_19_0 ;
  input [1:0]status;
  input [15:0]\IP2Bus_Data[15]_i_27_0 ;
  input [15:0]\IP2Bus_Data[15]_i_27_1 ;
  input adc1_cmn_irq_en;
  input [3:0]\IP2Bus_Data[11]_i_3_1 ;
  input adc1_done;
  input \IP2Bus_Data_reg[0]_0 ;
  input \IP2Bus_Data_reg[0]_1 ;
  input adc00_irq_en;
  input [7:0]\IP2Bus_Data[7]_i_5_0 ;
  input \IP2Bus_Data[1]_i_4_0 ;
  input adc01_irq_en;
  input \IP2Bus_Data[2]_i_4_0 ;
  input \IP2Bus_Data[3]_i_4_0 ;
  input \IP2Bus_Data_reg[4] ;
  input adc0_cmn_irq_en;
  input [12:0]dac1_do_mon;
  input \IP2Bus_Data_reg[5]_0 ;
  input \IP2Bus_Data_reg[13] ;
  input [15:0]\IP2Bus_Data[15]_i_16_0 ;
  input [15:0]STATUS_COMMON;
  input \IP2Bus_Data_reg[10] ;
  input [6:0]p_48_in;
  input \IP2Bus_Data_reg[9] ;
  input [2:0]adc0_status;
  input [7:0]\IP2Bus_Data[7]_i_2_1 ;
  input \IP2Bus_Data_reg[11] ;
  input \IP2Bus_Data[4]_i_2_1 ;
  input [15:0]dac0_do_mon;
  input dac1_done;
  input [15:0]\IP2Bus_Data[15]_i_2_0 ;
  input \IP2Bus_Data[2]_i_7_0 ;
  input \IP2Bus_Data[1]_i_2_0 ;
  input \IP2Bus_Data[1]_i_8_0 ;
  input \IP2Bus_Data[3]_i_7_0 ;
  input [3:0]\IP2Bus_Data[11]_i_2_0 ;
  input dac1_cmn_irq_en;
  input \IP2Bus_Data_reg[12] ;
  input [0:0]dac1_status;
  input [0:0]\IP2Bus_Data[0]_i_40_0 ;
  input [2:0]dac0_status;
  input [3:0]\IP2Bus_Data[3]_i_8_0 ;
  input [15:0]\IP2Bus_Data[15]_i_41_0 ;
  input [1:0]\IP2Bus_Data[15]_i_12_0 ;
  input [15:0]\IP2Bus_Data[15]_i_12_1 ;
  input \IP2Bus_Data[1]_i_9_0 ;
  input [1:0]\IP2Bus_Data[1]_i_9_1 ;
  input adc3_cmn_irq_en;
  input axi_read_req_r_reg_3;
  input \adc3_slice0_irq_en_reg[2] ;
  input adc3_cmn_irq_en_reg;
  input [2:0]adc30_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_24_0 ;
  input adc33_irq_en;
  input adc32_irq_en;
  input adc30_overvol_irq;
  input adc20_irq_en;
  input adc21_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_31_0 ;
  input [2:0]adc21_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_6_0 ;
  input [2:0]adc10_irq_sync;
  input adc13_irq_en;
  input adc12_irq_en;
  input adc10_overvol_irq;
  input [1:0]\IP2Bus_Data[15]_i_11_0 ;
  input [1:0]dac10_irq_sync;
  input \IP2Bus_Data[14]_i_13_0 ;
  input axi_read_req_r_reg_4;
  input \adc3_slice1_irq_en_reg[2] ;
  input [1:0]\IP2Bus_Data[15]_i_40_0 ;
  input [1:0]dac12_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_40_1 ;
  input \adc3_slice2_irq_en_reg[2] ;
  input axi_read_req_r_reg_5;
  input [15:0]\IP2Bus_Data[15]_i_11_1 ;
  input [15:0]\IP2Bus_Data[15]_i_11_2 ;
  input \IP2Bus_Data[1]_i_23_0 ;
  input \IP2Bus_Data_reg[20]_0 ;
  input \IP2Bus_Data[4]_i_38_0 ;
  input axi_read_req_r_reg_6;
  input \IP2Bus_Data[0]_i_36_0 ;
  input \adc3_slice3_irq_en_reg[2] ;
  input axi_read_req_r_reg_7;
  input [1:0]dac00_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_43_0 ;
  input \IP2Bus_Data[14]_i_31_0 ;
  input \IP2Bus_Data[15]_i_43_1 ;
  input [3:0]\IP2Bus_Data[15]_i_5_0 ;
  input [3:0]\IP2Bus_Data[15]_i_21_2 ;
  input adc33_overvol_irq;
  input \adc3_fifo_disable_reg[0] ;
  input [2:0]adc33_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_31_1 ;
  input [15:0]\IP2Bus_Data[15]_i_32_0 ;
  input [15:0]\IP2Bus_Data[15]_i_32_1 ;
  input adc23_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_32_2 ;
  input axi_read_req_r_reg_8;
  input [3:0]\IP2Bus_Data[15]_i_6_1 ;
  input [2:0]adc13_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_27_2 ;
  input adc13_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_16_1 ;
  input \IP2Bus_Data[1]_i_27_0 ;
  input [1:0]\IP2Bus_Data[15]_i_46_0 ;
  input [1:0]dac02_irq_sync;
  input \IP2Bus_Data_reg[20]_1 ;
  input \IP2Bus_Data[2]_i_28_0 ;
  input \IP2Bus_Data[2]_i_28_1 ;
  input \IP2Bus_Data[4]_i_5_0 ;
  input \adc3_cmn_en_reg[0] ;
  input [0:0]adc3_fifo_disable;
  input [0:0]adc2_fifo_disable;
  input [0:0]adc1_fifo_disable;
  input [0:0]adc0_fifo_disable;
  input \IP2Bus_Data[14]_i_35_0 ;
  input [1:0]\IP2Bus_Data[2]_i_7_1 ;
  input \IP2Bus_Data[1]_i_25_0 ;
  input [1:0]\IP2Bus_Data[2]_i_21_0 ;
  input \IP2Bus_Data[1]_i_25_1 ;
  input \dac1_slice3_fast_sd_reg[0] ;
  input [0:0]dac1_fifo_disable;
  input [1:0]\IP2Bus_Data[2]_i_8_0 ;
  input [1:0]\IP2Bus_Data[2]_i_28_2 ;
  input [0:0]dac0_fifo_disable;
  input [1:0]\IP2Bus_Data[2]_i_21_1 ;
  input [1:0]\IP2Bus_Data[2]_i_21_2 ;
  input [1:0]\IP2Bus_Data[2]_i_28_3 ;
  input [1:0]\IP2Bus_Data[2]_i_28_4 ;
  input \IP2Bus_Data[2]_i_36_0 ;
  input adc31_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_5_1 ;
  input \IP2Bus_Data[3]_i_39_0 ;
  input [2:0]adc31_irq_sync;
  input \IP2Bus_Data[14]_i_5_0 ;
  input \IP2Bus_Data[15]_i_5_2 ;
  input \IP2Bus_Data[2]_i_18_0 ;
  input adc21_overvol_irq;
  input \IP2Bus_Data[3]_i_18_1 ;
  input [1:0]adc22_irq_sync;
  input \IP2Bus_Data[2]_i_39_0 ;
  input adc11_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_6_2 ;
  input \IP2Bus_Data[3]_i_48_0 ;
  input [2:0]adc11_irq_sync;
  input \IP2Bus_Data[14]_i_6_0 ;
  input \IP2Bus_Data[15]_i_6_3 ;
  input \IP2Bus_Data[14]_i_16_0 ;
  input [2:0]adc01_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_16_2 ;
  input \IP2Bus_Data[15]_i_16_3 ;
  input \IP2Bus_Data[3]_i_9_0 ;
  input \IP2Bus_Data[2]_i_9_0 ;
  input adc01_overvol_irq;
  input [0:0]dac11_irq_sync;
  input \IP2Bus_Data[3]_i_5_1 ;
  input \IP2Bus_Data[2]_i_5_0 ;
  input [1:0]\IP2Bus_Data[1]_i_37_0 ;
  input \IP2Bus_Data[0]_i_30_0 ;
  input \IP2Bus_Data[1]_i_37_1 ;
  input [1:0]\IP2Bus_Data[1]_i_34_0 ;
  input \IP2Bus_Data[0]_i_22_1 ;
  input \IP2Bus_Data[1]_i_34_1 ;
  input [1:0]\IP2Bus_Data[1]_i_15_0 ;
  input \IP2Bus_Data[0]_i_25_0 ;
  input \IP2Bus_Data[1]_i_15_1 ;
  input adc11_irq_en;
  input \IP2Bus_Data[3]_i_19_1 ;
  input adc02_irq_en;
  input adc03_irq_en;
  input \IP2Bus_Data[1]_i_13_0 ;
  input [1:0]\IP2Bus_Data[1]_i_13_1 ;
  input \IP2Bus_Data[0]_i_8_0 ;
  input \IP2Bus_Data[3]_i_7_1 ;
  input dac13_irq_en;
  input dac11_irq_en;
  input \IP2Bus_Data[1]_i_8_1 ;
  input [1:0]\IP2Bus_Data[1]_i_8_2 ;
  input dac10_irq_en;
  input \IP2Bus_Data[0]_i_39_0 ;
  input \IP2Bus_Data[2]_i_7_2 ;
  input dac12_irq_en;
  input \IP2Bus_Data[0]_i_17_0 ;
  input dac00_irq_en;
  input dac0_cmn_irq_en;
  input \IP2Bus_Data[2]_i_8_1 ;
  input dac02_irq_en;
  input \IP2Bus_Data[3]_i_24_1 ;
  input dac03_irq_en;
  input axi_timeout_en_reg_0;
  input \IP2Bus_Data[5]_i_9_0 ;
  input \IP2Bus_Data[0]_i_15_0 ;
  input \dac1_end_stage_reg[0] ;
  input adc2_done;
  input adc0_done;
  input [3:0]\IP2Bus_Data[11]_i_2_1 ;
  input \IP2Bus_Data[31]_i_7_0 ;
  input adc20_overvol_irq;
  input [1:0]dac13_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_11_3 ;
  input [1:0]dac03_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_41_1 ;
  input \IP2Bus_Data[4]_i_38_1 ;
  input \IP2Bus_Data[0]_i_17_1 ;
  input dac0_done;
  input [2:0]adc23_irq_sync;
  input [14:0]adc3_do_mon;
  input [14:0]adc2_do_mon;
  input \IP2Bus_Data[0]_i_29_0 ;
  input \IP2Bus_Data[0]_i_29_1 ;
  input \IP2Bus_Data[1]_i_16_0 ;
  input \IP2Bus_Data[0]_i_18_0 ;
  input [15:0]adc0_do_mon;
  input \IP2Bus_Data[11]_i_4_1 ;
  input axi_read_req_r_reg_9;
  input \IP2Bus_Data[1]_i_2_1 ;
  input adc30_irq_en;
  input adc3_done;
  input \IP2Bus_Data[2]_i_18_1 ;
  input \IP2Bus_Data[3]_i_24_2 ;
  input cleared_r;
  input [0:0]\IP2Bus_Data[3]_i_24_3 ;
  input \IP2Bus_Data[0]_i_5_2 ;
  input [0:0]s_axi_wdata;
  input axi_read_req_r;
  input axi_read_req_tog;
  input [3:0]\IP2Bus_Data[15]_i_3_0 ;
  input adc00_overvol_irq;
  input [2:0]adc00_irq_sync;
  input axi_read_req_r_0;
  input axi_read_req_tog_reg;
  input axi_read_req_r_1;
  input axi_read_req_tog_reg_0;
  input [3:0]\IP2Bus_Data[15]_i_16_4 ;
  input adc03_overvol_irq;
  input [2:0]adc03_irq_sync;
  input \IP2Bus_Data_reg[12]_0 ;
  input \IP2Bus_Data[4]_i_38_2 ;
  input \IP2Bus_Data[2]_i_54_1 ;
  input axi_read_req_r_reg_10;
  input axi_read_req_r_reg_11;
  input axi_read_req_r_reg_12;
  input \IP2Bus_Data_reg[20]_2 ;
  input axi_read_req_r_reg_13;
  input \IP2Bus_Data[4]_i_38_3 ;
  input \IP2Bus_Data[4]_i_38_4 ;
  input s_axi_wready_reg_i_2_0;
  input s_axi_wready_reg_i_2_1;

  wire Bus2IP_RdCE;
  wire Bus2IP_WrCE;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[4]_i_6_n_0 ;
  wire \FSM_onehot_state[4]_i_7__0_n_0 ;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_state_reg[0]_1 ;
  wire [1:0]\FSM_onehot_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_state_reg[0]_3 ;
  wire \FSM_onehot_state_reg[0]_4 ;
  wire \FSM_onehot_state_reg[0]_5 ;
  wire \FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_onehot_state_reg[1]_10 ;
  wire [4:0]\FSM_onehot_state_reg[1]_2 ;
  wire [1:0]\FSM_onehot_state_reg[1]_3 ;
  wire \FSM_onehot_state_reg[1]_4 ;
  wire \FSM_onehot_state_reg[1]_5 ;
  wire \FSM_onehot_state_reg[1]_6 ;
  wire \FSM_onehot_state_reg[1]_7 ;
  wire \FSM_onehot_state_reg[1]_8 ;
  wire \FSM_onehot_state_reg[1]_9 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire \FSM_onehot_state_reg[3]_2 ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire \FSM_onehot_state_reg[4]_5 ;
  wire \FSM_sequential_access_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_access_cs_reg[0] ;
  wire \FSM_sequential_access_cs_reg[0]_0 ;
  wire \FSM_sequential_access_cs_reg[0]_1 ;
  wire \FSM_sequential_access_cs_reg[0]_2 ;
  wire \FSM_sequential_access_cs_reg[0]_3 ;
  wire \FSM_sequential_access_cs_reg[1] ;
  wire [1:0]\FSM_sequential_fsm_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_2 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ;
  wire [2:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ;
  wire [1:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ;
  wire \IP2Bus_Data[0]_i_10_n_0 ;
  wire \IP2Bus_Data[0]_i_11_n_0 ;
  wire \IP2Bus_Data[0]_i_12_n_0 ;
  wire \IP2Bus_Data[0]_i_13_n_0 ;
  wire \IP2Bus_Data[0]_i_14_n_0 ;
  wire \IP2Bus_Data[0]_i_15_0 ;
  wire \IP2Bus_Data[0]_i_15_n_0 ;
  wire \IP2Bus_Data[0]_i_16_n_0 ;
  wire \IP2Bus_Data[0]_i_17_0 ;
  wire \IP2Bus_Data[0]_i_17_1 ;
  wire \IP2Bus_Data[0]_i_17_n_0 ;
  wire \IP2Bus_Data[0]_i_18_0 ;
  wire \IP2Bus_Data[0]_i_18_n_0 ;
  wire \IP2Bus_Data[0]_i_19_n_0 ;
  wire \IP2Bus_Data[0]_i_20_n_0 ;
  wire \IP2Bus_Data[0]_i_21_n_0 ;
  wire [1:0]\IP2Bus_Data[0]_i_22_0 ;
  wire \IP2Bus_Data[0]_i_22_1 ;
  wire \IP2Bus_Data[0]_i_22_n_0 ;
  wire \IP2Bus_Data[0]_i_23_n_0 ;
  wire \IP2Bus_Data[0]_i_25_0 ;
  wire \IP2Bus_Data[0]_i_25_n_0 ;
  wire \IP2Bus_Data[0]_i_26_n_0 ;
  wire \IP2Bus_Data[0]_i_27_n_0 ;
  wire \IP2Bus_Data[0]_i_29_0 ;
  wire \IP2Bus_Data[0]_i_29_1 ;
  wire \IP2Bus_Data[0]_i_29_n_0 ;
  wire \IP2Bus_Data[0]_i_2_n_0 ;
  wire \IP2Bus_Data[0]_i_30_0 ;
  wire \IP2Bus_Data[0]_i_30_n_0 ;
  wire \IP2Bus_Data[0]_i_31_n_0 ;
  wire \IP2Bus_Data[0]_i_32_n_0 ;
  wire \IP2Bus_Data[0]_i_33_n_0 ;
  wire \IP2Bus_Data[0]_i_34_n_0 ;
  wire \IP2Bus_Data[0]_i_35_n_0 ;
  wire \IP2Bus_Data[0]_i_36_0 ;
  wire \IP2Bus_Data[0]_i_36_n_0 ;
  wire \IP2Bus_Data[0]_i_37_n_0 ;
  wire \IP2Bus_Data[0]_i_38_n_0 ;
  wire \IP2Bus_Data[0]_i_39_0 ;
  wire \IP2Bus_Data[0]_i_39_n_0 ;
  wire \IP2Bus_Data[0]_i_3_n_0 ;
  wire [0:0]\IP2Bus_Data[0]_i_40_0 ;
  wire \IP2Bus_Data[0]_i_40_n_0 ;
  wire \IP2Bus_Data[0]_i_41_n_0 ;
  wire \IP2Bus_Data[0]_i_42_n_0 ;
  wire \IP2Bus_Data[0]_i_43_n_0 ;
  wire \IP2Bus_Data[0]_i_44_n_0 ;
  wire \IP2Bus_Data[0]_i_45_n_0 ;
  wire \IP2Bus_Data[0]_i_46_n_0 ;
  wire \IP2Bus_Data[0]_i_47_n_0 ;
  wire \IP2Bus_Data[0]_i_48_n_0 ;
  wire \IP2Bus_Data[0]_i_4_n_0 ;
  wire \IP2Bus_Data[0]_i_50_n_0 ;
  wire \IP2Bus_Data[0]_i_51_n_0 ;
  wire \IP2Bus_Data[0]_i_54_n_0 ;
  wire \IP2Bus_Data[0]_i_55_n_0 ;
  wire \IP2Bus_Data[0]_i_56_n_0 ;
  wire \IP2Bus_Data[0]_i_57_n_0 ;
  wire \IP2Bus_Data[0]_i_59_n_0 ;
  wire \IP2Bus_Data[0]_i_5_0 ;
  wire \IP2Bus_Data[0]_i_5_1 ;
  wire \IP2Bus_Data[0]_i_5_2 ;
  wire \IP2Bus_Data[0]_i_5_n_0 ;
  wire \IP2Bus_Data[0]_i_60_n_0 ;
  wire \IP2Bus_Data[0]_i_62_n_0 ;
  wire \IP2Bus_Data[0]_i_6_n_0 ;
  wire \IP2Bus_Data[0]_i_7_n_0 ;
  wire \IP2Bus_Data[0]_i_8_0 ;
  wire \IP2Bus_Data[0]_i_8_n_0 ;
  wire \IP2Bus_Data[0]_i_9_n_0 ;
  wire \IP2Bus_Data[10]_i_10_n_0 ;
  wire \IP2Bus_Data[10]_i_11_n_0 ;
  wire \IP2Bus_Data[10]_i_12_n_0 ;
  wire \IP2Bus_Data[10]_i_13_n_0 ;
  wire \IP2Bus_Data[10]_i_14_n_0 ;
  wire \IP2Bus_Data[10]_i_15_n_0 ;
  wire \IP2Bus_Data[10]_i_16_n_0 ;
  wire \IP2Bus_Data[10]_i_18_n_0 ;
  wire \IP2Bus_Data[10]_i_19_n_0 ;
  wire \IP2Bus_Data[10]_i_20_n_0 ;
  wire \IP2Bus_Data[10]_i_21_n_0 ;
  wire \IP2Bus_Data[10]_i_22_n_0 ;
  wire \IP2Bus_Data[10]_i_23_n_0 ;
  wire \IP2Bus_Data[10]_i_24_n_0 ;
  wire \IP2Bus_Data[10]_i_25_n_0 ;
  wire \IP2Bus_Data[10]_i_2_n_0 ;
  wire \IP2Bus_Data[10]_i_3_n_0 ;
  wire \IP2Bus_Data[10]_i_4_n_0 ;
  wire \IP2Bus_Data[10]_i_5_n_0 ;
  wire \IP2Bus_Data[10]_i_6_n_0 ;
  wire \IP2Bus_Data[10]_i_7_n_0 ;
  wire \IP2Bus_Data[10]_i_8_n_0 ;
  wire \IP2Bus_Data[10]_i_9_n_0 ;
  wire \IP2Bus_Data[11]_i_10_n_0 ;
  wire \IP2Bus_Data[11]_i_11_n_0 ;
  wire \IP2Bus_Data[11]_i_12_n_0 ;
  wire \IP2Bus_Data[11]_i_13_n_0 ;
  wire \IP2Bus_Data[11]_i_14_n_0 ;
  wire \IP2Bus_Data[11]_i_15_n_0 ;
  wire \IP2Bus_Data[11]_i_16_n_0 ;
  wire \IP2Bus_Data[11]_i_17_n_0 ;
  wire \IP2Bus_Data[11]_i_18_n_0 ;
  wire \IP2Bus_Data[11]_i_19_n_0 ;
  wire \IP2Bus_Data[11]_i_20_n_0 ;
  wire \IP2Bus_Data[11]_i_21_n_0 ;
  wire \IP2Bus_Data[11]_i_23_n_0 ;
  wire \IP2Bus_Data[11]_i_24_n_0 ;
  wire \IP2Bus_Data[11]_i_25_n_0 ;
  wire \IP2Bus_Data[11]_i_26_n_0 ;
  wire \IP2Bus_Data[11]_i_27_n_0 ;
  wire \IP2Bus_Data[11]_i_28_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_2_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_2_1 ;
  wire \IP2Bus_Data[11]_i_2_n_0 ;
  wire \IP2Bus_Data[11]_i_30_n_0 ;
  wire \IP2Bus_Data[11]_i_31_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_3_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_3_1 ;
  wire \IP2Bus_Data[11]_i_3_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_4_0 ;
  wire \IP2Bus_Data[11]_i_4_1 ;
  wire \IP2Bus_Data[11]_i_4_n_0 ;
  wire \IP2Bus_Data[11]_i_5_n_0 ;
  wire \IP2Bus_Data[11]_i_6_n_0 ;
  wire \IP2Bus_Data[11]_i_7_n_0 ;
  wire \IP2Bus_Data[11]_i_8_n_0 ;
  wire \IP2Bus_Data[11]_i_9_n_0 ;
  wire \IP2Bus_Data[12]_i_10_n_0 ;
  wire \IP2Bus_Data[12]_i_11_n_0 ;
  wire \IP2Bus_Data[12]_i_12_n_0 ;
  wire \IP2Bus_Data[12]_i_13_n_0 ;
  wire \IP2Bus_Data[12]_i_15_n_0 ;
  wire \IP2Bus_Data[12]_i_16_n_0 ;
  wire \IP2Bus_Data[12]_i_17_n_0 ;
  wire \IP2Bus_Data[12]_i_18_n_0 ;
  wire \IP2Bus_Data[12]_i_2_n_0 ;
  wire \IP2Bus_Data[12]_i_3_n_0 ;
  wire \IP2Bus_Data[12]_i_4_n_0 ;
  wire \IP2Bus_Data[12]_i_5_n_0 ;
  wire \IP2Bus_Data[12]_i_6_n_0 ;
  wire \IP2Bus_Data[12]_i_7_n_0 ;
  wire \IP2Bus_Data[12]_i_9_n_0 ;
  wire \IP2Bus_Data[13]_i_10_n_0 ;
  wire \IP2Bus_Data[13]_i_11_n_0 ;
  wire \IP2Bus_Data[13]_i_12_n_0 ;
  wire \IP2Bus_Data[13]_i_13_n_0 ;
  wire \IP2Bus_Data[13]_i_14_n_0 ;
  wire \IP2Bus_Data[13]_i_15_n_0 ;
  wire \IP2Bus_Data[13]_i_16_n_0 ;
  wire \IP2Bus_Data[13]_i_17_n_0 ;
  wire \IP2Bus_Data[13]_i_18_n_0 ;
  wire \IP2Bus_Data[13]_i_19_n_0 ;
  wire \IP2Bus_Data[13]_i_20_n_0 ;
  wire \IP2Bus_Data[13]_i_22_n_0 ;
  wire \IP2Bus_Data[13]_i_23_n_0 ;
  wire \IP2Bus_Data[13]_i_24_n_0 ;
  wire \IP2Bus_Data[13]_i_25_n_0 ;
  wire \IP2Bus_Data[13]_i_26_n_0 ;
  wire \IP2Bus_Data[13]_i_27_n_0 ;
  wire \IP2Bus_Data[13]_i_28_n_0 ;
  wire \IP2Bus_Data[13]_i_29_n_0 ;
  wire \IP2Bus_Data[13]_i_2_n_0 ;
  wire \IP2Bus_Data[13]_i_32_n_0 ;
  wire \IP2Bus_Data[13]_i_33_n_0 ;
  wire \IP2Bus_Data[13]_i_34_n_0 ;
  wire \IP2Bus_Data[13]_i_35_n_0 ;
  wire \IP2Bus_Data[13]_i_36_n_0 ;
  wire \IP2Bus_Data[13]_i_37_n_0 ;
  wire \IP2Bus_Data[13]_i_43_n_0 ;
  wire \IP2Bus_Data[13]_i_44_n_0 ;
  wire \IP2Bus_Data[13]_i_45_n_0 ;
  wire \IP2Bus_Data[13]_i_46_n_0 ;
  wire \IP2Bus_Data[13]_i_47_n_0 ;
  wire \IP2Bus_Data[13]_i_48_n_0 ;
  wire \IP2Bus_Data[13]_i_49_n_0 ;
  wire \IP2Bus_Data[13]_i_4_n_0 ;
  wire \IP2Bus_Data[13]_i_50_n_0 ;
  wire \IP2Bus_Data[13]_i_51_n_0 ;
  wire \IP2Bus_Data[13]_i_53_n_0 ;
  wire \IP2Bus_Data[13]_i_54_n_0 ;
  wire \IP2Bus_Data[13]_i_5_n_0 ;
  wire \IP2Bus_Data[13]_i_6_n_0 ;
  wire \IP2Bus_Data[13]_i_8_n_0 ;
  wire \IP2Bus_Data[13]_i_9_n_0 ;
  wire \IP2Bus_Data[14]_i_10_n_0 ;
  wire \IP2Bus_Data[14]_i_12_n_0 ;
  wire \IP2Bus_Data[14]_i_13_0 ;
  wire \IP2Bus_Data[14]_i_13_n_0 ;
  wire \IP2Bus_Data[14]_i_14_n_0 ;
  wire \IP2Bus_Data[14]_i_15_n_0 ;
  wire \IP2Bus_Data[14]_i_16_0 ;
  wire \IP2Bus_Data[14]_i_16_n_0 ;
  wire \IP2Bus_Data[14]_i_17_n_0 ;
  wire \IP2Bus_Data[14]_i_19_n_0 ;
  wire \IP2Bus_Data[14]_i_20_n_0 ;
  wire \IP2Bus_Data[14]_i_21_n_0 ;
  wire \IP2Bus_Data[14]_i_22_n_0 ;
  wire \IP2Bus_Data[14]_i_23_n_0 ;
  wire \IP2Bus_Data[14]_i_24_n_0 ;
  wire \IP2Bus_Data[14]_i_25_n_0 ;
  wire \IP2Bus_Data[14]_i_26_n_0 ;
  wire \IP2Bus_Data[14]_i_27_n_0 ;
  wire \IP2Bus_Data[14]_i_28_n_0 ;
  wire \IP2Bus_Data[14]_i_29_n_0 ;
  wire \IP2Bus_Data[14]_i_2_n_0 ;
  wire \IP2Bus_Data[14]_i_30_n_0 ;
  wire \IP2Bus_Data[14]_i_31_0 ;
  wire \IP2Bus_Data[14]_i_31_n_0 ;
  wire \IP2Bus_Data[14]_i_32_n_0 ;
  wire \IP2Bus_Data[14]_i_34_n_0 ;
  wire \IP2Bus_Data[14]_i_35_0 ;
  wire \IP2Bus_Data[14]_i_35_n_0 ;
  wire \IP2Bus_Data[14]_i_36_n_0 ;
  wire \IP2Bus_Data[14]_i_37_n_0 ;
  wire \IP2Bus_Data[14]_i_38_n_0 ;
  wire \IP2Bus_Data[14]_i_39_n_0 ;
  wire \IP2Bus_Data[14]_i_3_n_0 ;
  wire \IP2Bus_Data[14]_i_40_n_0 ;
  wire \IP2Bus_Data[14]_i_41_n_0 ;
  wire \IP2Bus_Data[14]_i_42_n_0 ;
  wire \IP2Bus_Data[14]_i_43_n_0 ;
  wire \IP2Bus_Data[14]_i_44_n_0 ;
  wire \IP2Bus_Data[14]_i_45_n_0 ;
  wire \IP2Bus_Data[14]_i_46_n_0 ;
  wire \IP2Bus_Data[14]_i_47_n_0 ;
  wire \IP2Bus_Data[14]_i_48_n_0 ;
  wire \IP2Bus_Data[14]_i_49_n_0 ;
  wire \IP2Bus_Data[14]_i_4_n_0 ;
  wire \IP2Bus_Data[14]_i_50_n_0 ;
  wire \IP2Bus_Data[14]_i_52_n_0 ;
  wire \IP2Bus_Data[14]_i_53_n_0 ;
  wire \IP2Bus_Data[14]_i_54_n_0 ;
  wire \IP2Bus_Data[14]_i_56_n_0 ;
  wire \IP2Bus_Data[14]_i_57_n_0 ;
  wire \IP2Bus_Data[14]_i_58_n_0 ;
  wire \IP2Bus_Data[14]_i_59_n_0 ;
  wire \IP2Bus_Data[14]_i_5_0 ;
  wire \IP2Bus_Data[14]_i_5_n_0 ;
  wire \IP2Bus_Data[14]_i_67_n_0 ;
  wire \IP2Bus_Data[14]_i_68_n_0 ;
  wire \IP2Bus_Data[14]_i_6_0 ;
  wire \IP2Bus_Data[14]_i_6_n_0 ;
  wire \IP2Bus_Data[14]_i_7_n_0 ;
  wire \IP2Bus_Data[14]_i_8_n_0 ;
  wire \IP2Bus_Data[14]_i_9_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_11_1 ;
  wire [15:0]\IP2Bus_Data[15]_i_11_2 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_3 ;
  wire \IP2Bus_Data[15]_i_11_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_12_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_12_1 ;
  wire \IP2Bus_Data[15]_i_12_n_0 ;
  wire \IP2Bus_Data[15]_i_13_n_0 ;
  wire \IP2Bus_Data[15]_i_14_n_0 ;
  wire \IP2Bus_Data[15]_i_15_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_16_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_16_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_16_2 ;
  wire \IP2Bus_Data[15]_i_16_3 ;
  wire [3:0]\IP2Bus_Data[15]_i_16_4 ;
  wire \IP2Bus_Data[15]_i_16_n_0 ;
  wire \IP2Bus_Data[15]_i_18_n_0 ;
  wire \IP2Bus_Data[15]_i_20_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_21_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_21_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_21_2 ;
  wire \IP2Bus_Data[15]_i_21_n_0 ;
  wire \IP2Bus_Data[15]_i_22_n_0 ;
  wire \IP2Bus_Data[15]_i_23_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_24_0 ;
  wire \IP2Bus_Data[15]_i_24_n_0 ;
  wire \IP2Bus_Data[15]_i_25_n_0 ;
  wire \IP2Bus_Data[15]_i_26_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_27_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_27_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_27_2 ;
  wire \IP2Bus_Data[15]_i_27_n_0 ;
  wire \IP2Bus_Data[15]_i_28_n_0 ;
  wire \IP2Bus_Data[15]_i_29_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_2_0 ;
  wire \IP2Bus_Data[15]_i_2_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_31_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_31_1 ;
  wire \IP2Bus_Data[15]_i_31_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_32_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_32_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_32_2 ;
  wire \IP2Bus_Data[15]_i_32_n_0 ;
  wire \IP2Bus_Data[15]_i_33_n_0 ;
  wire \IP2Bus_Data[15]_i_34_n_0 ;
  wire \IP2Bus_Data[15]_i_35_n_0 ;
  wire \IP2Bus_Data[15]_i_36_n_0 ;
  wire \IP2Bus_Data[15]_i_37_n_0 ;
  wire \IP2Bus_Data[15]_i_38_n_0 ;
  wire \IP2Bus_Data[15]_i_39_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_3_0 ;
  wire \IP2Bus_Data[15]_i_3_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_40_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_40_1 ;
  wire \IP2Bus_Data[15]_i_40_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_41_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_41_1 ;
  wire \IP2Bus_Data[15]_i_41_n_0 ;
  wire \IP2Bus_Data[15]_i_42_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_43_0 ;
  wire \IP2Bus_Data[15]_i_43_1 ;
  wire \IP2Bus_Data[15]_i_43_n_0 ;
  wire \IP2Bus_Data[15]_i_44_n_0 ;
  wire \IP2Bus_Data[15]_i_45_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_46_0 ;
  wire \IP2Bus_Data[15]_i_46_n_0 ;
  wire \IP2Bus_Data[15]_i_47_n_0 ;
  wire \IP2Bus_Data[15]_i_48_n_0 ;
  wire \IP2Bus_Data[15]_i_49_n_0 ;
  wire \IP2Bus_Data[15]_i_4_n_0 ;
  wire \IP2Bus_Data[15]_i_50_n_0 ;
  wire \IP2Bus_Data[15]_i_51_n_0 ;
  wire \IP2Bus_Data[15]_i_52_n_0 ;
  wire \IP2Bus_Data[15]_i_53_n_0 ;
  wire \IP2Bus_Data[15]_i_56_n_0 ;
  wire \IP2Bus_Data[15]_i_57_n_0 ;
  wire \IP2Bus_Data[15]_i_58_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_5_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_5_1 ;
  wire \IP2Bus_Data[15]_i_5_2 ;
  wire \IP2Bus_Data[15]_i_5_n_0 ;
  wire \IP2Bus_Data[15]_i_60_n_0 ;
  wire \IP2Bus_Data[15]_i_63_n_0 ;
  wire \IP2Bus_Data[15]_i_64_n_0 ;
  wire \IP2Bus_Data[15]_i_65_n_0 ;
  wire \IP2Bus_Data[15]_i_66_n_0 ;
  wire \IP2Bus_Data[15]_i_67_n_0 ;
  wire \IP2Bus_Data[15]_i_68_n_0 ;
  wire \IP2Bus_Data[15]_i_69_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_6_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_6_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_6_2 ;
  wire \IP2Bus_Data[15]_i_6_3 ;
  wire \IP2Bus_Data[15]_i_6_n_0 ;
  wire \IP2Bus_Data[15]_i_70_n_0 ;
  wire \IP2Bus_Data[15]_i_73_n_0 ;
  wire \IP2Bus_Data[15]_i_74_n_0 ;
  wire \IP2Bus_Data[15]_i_75_n_0 ;
  wire \IP2Bus_Data[15]_i_76_n_0 ;
  wire \IP2Bus_Data[15]_i_77_n_0 ;
  wire \IP2Bus_Data[15]_i_79_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_7_0 ;
  wire \IP2Bus_Data[15]_i_7_n_0 ;
  wire \IP2Bus_Data[15]_i_83_n_0 ;
  wire \IP2Bus_Data[15]_i_84_n_0 ;
  wire \IP2Bus_Data[15]_i_85_n_0 ;
  wire \IP2Bus_Data[15]_i_86_n_0 ;
  wire \IP2Bus_Data[15]_i_87_n_0 ;
  wire \IP2Bus_Data[15]_i_88_n_0 ;
  wire \IP2Bus_Data[15]_i_8_n_0 ;
  wire \IP2Bus_Data[15]_i_91_n_0 ;
  wire \IP2Bus_Data[15]_i_93_n_0 ;
  wire \IP2Bus_Data[15]_i_9_n_0 ;
  wire \IP2Bus_Data[1]_i_10_n_0 ;
  wire \IP2Bus_Data[1]_i_11_n_0 ;
  wire \IP2Bus_Data[1]_i_12_n_0 ;
  wire \IP2Bus_Data[1]_i_13_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_13_1 ;
  wire \IP2Bus_Data[1]_i_13_n_0 ;
  wire \IP2Bus_Data[1]_i_14_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_15_0 ;
  wire \IP2Bus_Data[1]_i_15_1 ;
  wire \IP2Bus_Data[1]_i_15_n_0 ;
  wire \IP2Bus_Data[1]_i_16_0 ;
  wire \IP2Bus_Data[1]_i_16_n_0 ;
  wire \IP2Bus_Data[1]_i_17_n_0 ;
  wire \IP2Bus_Data[1]_i_18_n_0 ;
  wire \IP2Bus_Data[1]_i_19_n_0 ;
  wire \IP2Bus_Data[1]_i_20_n_0 ;
  wire \IP2Bus_Data[1]_i_21_n_0 ;
  wire \IP2Bus_Data[1]_i_22_n_0 ;
  wire \IP2Bus_Data[1]_i_23_0 ;
  wire \IP2Bus_Data[1]_i_23_n_0 ;
  wire \IP2Bus_Data[1]_i_24_n_0 ;
  wire \IP2Bus_Data[1]_i_25_0 ;
  wire \IP2Bus_Data[1]_i_25_1 ;
  wire \IP2Bus_Data[1]_i_25_n_0 ;
  wire \IP2Bus_Data[1]_i_26_n_0 ;
  wire \IP2Bus_Data[1]_i_27_0 ;
  wire \IP2Bus_Data[1]_i_27_n_0 ;
  wire \IP2Bus_Data[1]_i_28_n_0 ;
  wire \IP2Bus_Data[1]_i_2_0 ;
  wire \IP2Bus_Data[1]_i_2_1 ;
  wire \IP2Bus_Data[1]_i_2_n_0 ;
  wire \IP2Bus_Data[1]_i_30_n_0 ;
  wire \IP2Bus_Data[1]_i_31_n_0 ;
  wire \IP2Bus_Data[1]_i_32_n_0 ;
  wire \IP2Bus_Data[1]_i_33_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_34_0 ;
  wire \IP2Bus_Data[1]_i_34_1 ;
  wire \IP2Bus_Data[1]_i_34_n_0 ;
  wire \IP2Bus_Data[1]_i_35_n_0 ;
  wire \IP2Bus_Data[1]_i_36_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_37_0 ;
  wire \IP2Bus_Data[1]_i_37_1 ;
  wire \IP2Bus_Data[1]_i_37_n_0 ;
  wire \IP2Bus_Data[1]_i_38_n_0 ;
  wire \IP2Bus_Data[1]_i_39_n_0 ;
  wire \IP2Bus_Data[1]_i_3_n_0 ;
  wire \IP2Bus_Data[1]_i_42_n_0 ;
  wire \IP2Bus_Data[1]_i_43_n_0 ;
  wire \IP2Bus_Data[1]_i_44_n_0 ;
  wire \IP2Bus_Data[1]_i_45_n_0 ;
  wire \IP2Bus_Data[1]_i_46_n_0 ;
  wire \IP2Bus_Data[1]_i_47_n_0 ;
  wire \IP2Bus_Data[1]_i_49_n_0 ;
  wire \IP2Bus_Data[1]_i_4_0 ;
  wire \IP2Bus_Data[1]_i_4_n_0 ;
  wire \IP2Bus_Data[1]_i_50_n_0 ;
  wire \IP2Bus_Data[1]_i_51_n_0 ;
  wire \IP2Bus_Data[1]_i_54_n_0 ;
  wire \IP2Bus_Data[1]_i_55_n_0 ;
  wire \IP2Bus_Data[1]_i_56_n_0 ;
  wire \IP2Bus_Data[1]_i_57_n_0 ;
  wire \IP2Bus_Data[1]_i_58_n_0 ;
  wire \IP2Bus_Data[1]_i_59_n_0 ;
  wire \IP2Bus_Data[1]_i_5_n_0 ;
  wire \IP2Bus_Data[1]_i_60_n_0 ;
  wire \IP2Bus_Data[1]_i_6_n_0 ;
  wire \IP2Bus_Data[1]_i_7_n_0 ;
  wire \IP2Bus_Data[1]_i_8_0 ;
  wire \IP2Bus_Data[1]_i_8_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_8_2 ;
  wire \IP2Bus_Data[1]_i_8_n_0 ;
  wire \IP2Bus_Data[1]_i_9_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_9_1 ;
  wire \IP2Bus_Data[1]_i_9_n_0 ;
  wire \IP2Bus_Data[20]_i_2_n_0 ;
  wire \IP2Bus_Data[20]_i_3_n_0 ;
  wire \IP2Bus_Data[20]_i_5_n_0 ;
  wire \IP2Bus_Data[25]_i_10_n_0 ;
  wire \IP2Bus_Data[25]_i_3_n_0 ;
  wire \IP2Bus_Data[25]_i_4_n_0 ;
  wire \IP2Bus_Data[25]_i_5_n_0 ;
  wire \IP2Bus_Data[25]_i_6_n_0 ;
  wire \IP2Bus_Data[25]_i_7_n_0 ;
  wire \IP2Bus_Data[25]_i_9_n_0 ;
  wire \IP2Bus_Data[2]_i_10_n_0 ;
  wire \IP2Bus_Data[2]_i_11_0 ;
  wire \IP2Bus_Data[2]_i_11_n_0 ;
  wire \IP2Bus_Data[2]_i_12_n_0 ;
  wire \IP2Bus_Data[2]_i_13_n_0 ;
  wire \IP2Bus_Data[2]_i_14_n_0 ;
  wire \IP2Bus_Data[2]_i_15_n_0 ;
  wire \IP2Bus_Data[2]_i_16_n_0 ;
  wire \IP2Bus_Data[2]_i_17_0 ;
  wire \IP2Bus_Data[2]_i_17_n_0 ;
  wire \IP2Bus_Data[2]_i_18_0 ;
  wire \IP2Bus_Data[2]_i_18_1 ;
  wire \IP2Bus_Data[2]_i_18_n_0 ;
  wire \IP2Bus_Data[2]_i_19_n_0 ;
  wire \IP2Bus_Data[2]_i_20_n_0 ;
  wire [1:0]\IP2Bus_Data[2]_i_21_0 ;
  wire [1:0]\IP2Bus_Data[2]_i_21_1 ;
  wire [1:0]\IP2Bus_Data[2]_i_21_2 ;
  wire \IP2Bus_Data[2]_i_21_n_0 ;
  wire \IP2Bus_Data[2]_i_22_n_0 ;
  wire \IP2Bus_Data[2]_i_23_n_0 ;
  wire \IP2Bus_Data[2]_i_24_n_0 ;
  wire \IP2Bus_Data[2]_i_25_n_0 ;
  wire \IP2Bus_Data[2]_i_26_n_0 ;
  wire \IP2Bus_Data[2]_i_27_n_0 ;
  wire \IP2Bus_Data[2]_i_28_0 ;
  wire \IP2Bus_Data[2]_i_28_1 ;
  wire [1:0]\IP2Bus_Data[2]_i_28_2 ;
  wire [1:0]\IP2Bus_Data[2]_i_28_3 ;
  wire [1:0]\IP2Bus_Data[2]_i_28_4 ;
  wire \IP2Bus_Data[2]_i_28_n_0 ;
  wire \IP2Bus_Data[2]_i_29_n_0 ;
  wire \IP2Bus_Data[2]_i_2_n_0 ;
  wire \IP2Bus_Data[2]_i_30_n_0 ;
  wire \IP2Bus_Data[2]_i_31_n_0 ;
  wire \IP2Bus_Data[2]_i_32_n_0 ;
  wire \IP2Bus_Data[2]_i_33_n_0 ;
  wire \IP2Bus_Data[2]_i_34_n_0 ;
  wire \IP2Bus_Data[2]_i_35_n_0 ;
  wire \IP2Bus_Data[2]_i_36_0 ;
  wire \IP2Bus_Data[2]_i_36_n_0 ;
  wire \IP2Bus_Data[2]_i_37_n_0 ;
  wire \IP2Bus_Data[2]_i_38_n_0 ;
  wire \IP2Bus_Data[2]_i_39_0 ;
  wire \IP2Bus_Data[2]_i_39_n_0 ;
  wire \IP2Bus_Data[2]_i_3_n_0 ;
  wire \IP2Bus_Data[2]_i_40_n_0 ;
  wire \IP2Bus_Data[2]_i_41_n_0 ;
  wire \IP2Bus_Data[2]_i_42_n_0 ;
  wire \IP2Bus_Data[2]_i_43_n_0 ;
  wire \IP2Bus_Data[2]_i_44_n_0 ;
  wire \IP2Bus_Data[2]_i_45_n_0 ;
  wire \IP2Bus_Data[2]_i_46_n_0 ;
  wire \IP2Bus_Data[2]_i_48_n_0 ;
  wire \IP2Bus_Data[2]_i_4_0 ;
  wire \IP2Bus_Data[2]_i_4_n_0 ;
  wire \IP2Bus_Data[2]_i_50_n_0 ;
  wire \IP2Bus_Data[2]_i_51_n_0 ;
  wire \IP2Bus_Data[2]_i_52_n_0 ;
  wire \IP2Bus_Data[2]_i_54_0 ;
  wire \IP2Bus_Data[2]_i_54_1 ;
  wire \IP2Bus_Data[2]_i_54_n_0 ;
  wire \IP2Bus_Data[2]_i_55_n_0 ;
  wire \IP2Bus_Data[2]_i_56_n_0 ;
  wire \IP2Bus_Data[2]_i_57_n_0 ;
  wire \IP2Bus_Data[2]_i_59_n_0 ;
  wire \IP2Bus_Data[2]_i_5_0 ;
  wire \IP2Bus_Data[2]_i_5_n_0 ;
  wire \IP2Bus_Data[2]_i_60_n_0 ;
  wire \IP2Bus_Data[2]_i_61_n_0 ;
  wire \IP2Bus_Data[2]_i_62_n_0 ;
  wire \IP2Bus_Data[2]_i_63_n_0 ;
  wire \IP2Bus_Data[2]_i_64_n_0 ;
  wire \IP2Bus_Data[2]_i_65_n_0 ;
  wire \IP2Bus_Data[2]_i_67_n_0 ;
  wire \IP2Bus_Data[2]_i_68_n_0 ;
  wire \IP2Bus_Data[2]_i_6_n_0 ;
  wire \IP2Bus_Data[2]_i_72_n_0 ;
  wire \IP2Bus_Data[2]_i_77_n_0 ;
  wire \IP2Bus_Data[2]_i_7_0 ;
  wire [1:0]\IP2Bus_Data[2]_i_7_1 ;
  wire \IP2Bus_Data[2]_i_7_2 ;
  wire \IP2Bus_Data[2]_i_7_n_0 ;
  wire [1:0]\IP2Bus_Data[2]_i_8_0 ;
  wire \IP2Bus_Data[2]_i_8_1 ;
  wire \IP2Bus_Data[2]_i_8_n_0 ;
  wire \IP2Bus_Data[2]_i_9_0 ;
  wire \IP2Bus_Data[2]_i_9_n_0 ;
  wire \IP2Bus_Data[31]_i_15_n_0 ;
  wire \IP2Bus_Data[31]_i_3_n_0 ;
  wire \IP2Bus_Data[31]_i_4_n_0 ;
  wire \IP2Bus_Data[31]_i_5_n_0 ;
  wire \IP2Bus_Data[31]_i_6_n_0 ;
  wire \IP2Bus_Data[31]_i_7_0 ;
  wire \IP2Bus_Data[31]_i_7_n_0 ;
  wire \IP2Bus_Data[31]_i_8_n_0 ;
  wire \IP2Bus_Data[31]_i_9_n_0 ;
  wire \IP2Bus_Data[3]_i_10_n_0 ;
  wire \IP2Bus_Data[3]_i_11_n_0 ;
  wire \IP2Bus_Data[3]_i_12_n_0 ;
  wire \IP2Bus_Data[3]_i_13_n_0 ;
  wire \IP2Bus_Data[3]_i_14_n_0 ;
  wire \IP2Bus_Data[3]_i_15_n_0 ;
  wire \IP2Bus_Data[3]_i_16_n_0 ;
  wire \IP2Bus_Data[3]_i_17_n_0 ;
  wire \IP2Bus_Data[3]_i_18_0 ;
  wire \IP2Bus_Data[3]_i_18_1 ;
  wire \IP2Bus_Data[3]_i_18_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_19_0 ;
  wire \IP2Bus_Data[3]_i_19_1 ;
  wire \IP2Bus_Data[3]_i_19_n_0 ;
  wire \IP2Bus_Data[3]_i_20_n_0 ;
  wire \IP2Bus_Data[3]_i_21_n_0 ;
  wire \IP2Bus_Data[3]_i_22_n_0 ;
  wire \IP2Bus_Data[3]_i_23_n_0 ;
  wire \IP2Bus_Data[3]_i_24_0 ;
  wire \IP2Bus_Data[3]_i_24_1 ;
  wire \IP2Bus_Data[3]_i_24_2 ;
  wire [0:0]\IP2Bus_Data[3]_i_24_3 ;
  wire \IP2Bus_Data[3]_i_24_n_0 ;
  wire \IP2Bus_Data[3]_i_25_n_0 ;
  wire \IP2Bus_Data[3]_i_26_n_0 ;
  wire \IP2Bus_Data[3]_i_27_n_0 ;
  wire \IP2Bus_Data[3]_i_28_n_0 ;
  wire \IP2Bus_Data[3]_i_2_n_0 ;
  wire \IP2Bus_Data[3]_i_32_n_0 ;
  wire \IP2Bus_Data[3]_i_34_n_0 ;
  wire \IP2Bus_Data[3]_i_35_n_0 ;
  wire \IP2Bus_Data[3]_i_36_n_0 ;
  wire \IP2Bus_Data[3]_i_38_n_0 ;
  wire \IP2Bus_Data[3]_i_39_0 ;
  wire \IP2Bus_Data[3]_i_39_n_0 ;
  wire \IP2Bus_Data[3]_i_3_n_0 ;
  wire \IP2Bus_Data[3]_i_40_n_0 ;
  wire \IP2Bus_Data[3]_i_42_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_43_0 ;
  wire \IP2Bus_Data[3]_i_43_n_0 ;
  wire \IP2Bus_Data[3]_i_44_n_0 ;
  wire \IP2Bus_Data[3]_i_45_n_0 ;
  wire \IP2Bus_Data[3]_i_46_n_0 ;
  wire \IP2Bus_Data[3]_i_47_n_0 ;
  wire \IP2Bus_Data[3]_i_48_0 ;
  wire \IP2Bus_Data[3]_i_48_n_0 ;
  wire \IP2Bus_Data[3]_i_49_n_0 ;
  wire \IP2Bus_Data[3]_i_4_0 ;
  wire \IP2Bus_Data[3]_i_4_n_0 ;
  wire \IP2Bus_Data[3]_i_50_n_0 ;
  wire \IP2Bus_Data[3]_i_53_n_0 ;
  wire \IP2Bus_Data[3]_i_55_n_0 ;
  wire \IP2Bus_Data[3]_i_56_n_0 ;
  wire \IP2Bus_Data[3]_i_59_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_5_0 ;
  wire \IP2Bus_Data[3]_i_5_1 ;
  wire \IP2Bus_Data[3]_i_5_n_0 ;
  wire \IP2Bus_Data[3]_i_61_n_0 ;
  wire \IP2Bus_Data[3]_i_62_n_0 ;
  wire \IP2Bus_Data[3]_i_63_n_0 ;
  wire \IP2Bus_Data[3]_i_64_n_0 ;
  wire \IP2Bus_Data[3]_i_65_n_0 ;
  wire \IP2Bus_Data[3]_i_68_n_0 ;
  wire \IP2Bus_Data[3]_i_69_n_0 ;
  wire \IP2Bus_Data[3]_i_6_n_0 ;
  wire \IP2Bus_Data[3]_i_70_n_0 ;
  wire \IP2Bus_Data[3]_i_71_n_0 ;
  wire \IP2Bus_Data[3]_i_72_n_0 ;
  wire \IP2Bus_Data[3]_i_7_0 ;
  wire \IP2Bus_Data[3]_i_7_1 ;
  wire \IP2Bus_Data[3]_i_7_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_8_0 ;
  wire \IP2Bus_Data[3]_i_8_n_0 ;
  wire \IP2Bus_Data[3]_i_9_0 ;
  wire \IP2Bus_Data[3]_i_9_n_0 ;
  wire \IP2Bus_Data[4]_i_10_n_0 ;
  wire \IP2Bus_Data[4]_i_11_n_0 ;
  wire \IP2Bus_Data[4]_i_12_n_0 ;
  wire \IP2Bus_Data[4]_i_13_n_0 ;
  wire \IP2Bus_Data[4]_i_14_n_0 ;
  wire \IP2Bus_Data[4]_i_15_n_0 ;
  wire \IP2Bus_Data[4]_i_16_n_0 ;
  wire \IP2Bus_Data[4]_i_17_n_0 ;
  wire \IP2Bus_Data[4]_i_18_n_0 ;
  wire \IP2Bus_Data[4]_i_21_n_0 ;
  wire \IP2Bus_Data[4]_i_22_n_0 ;
  wire \IP2Bus_Data[4]_i_23_n_0 ;
  wire \IP2Bus_Data[4]_i_24_n_0 ;
  wire \IP2Bus_Data[4]_i_26_n_0 ;
  wire \IP2Bus_Data[4]_i_28_n_0 ;
  wire \IP2Bus_Data[4]_i_29_n_0 ;
  wire \IP2Bus_Data[4]_i_2_0 ;
  wire \IP2Bus_Data[4]_i_2_1 ;
  wire \IP2Bus_Data[4]_i_2_n_0 ;
  wire \IP2Bus_Data[4]_i_31_n_0 ;
  wire \IP2Bus_Data[4]_i_32_n_0 ;
  wire \IP2Bus_Data[4]_i_33_n_0 ;
  wire \IP2Bus_Data[4]_i_34_n_0 ;
  wire \IP2Bus_Data[4]_i_35_n_0 ;
  wire \IP2Bus_Data[4]_i_38_0 ;
  wire \IP2Bus_Data[4]_i_38_1 ;
  wire \IP2Bus_Data[4]_i_38_2 ;
  wire \IP2Bus_Data[4]_i_38_3 ;
  wire \IP2Bus_Data[4]_i_38_4 ;
  wire \IP2Bus_Data[4]_i_38_n_0 ;
  wire \IP2Bus_Data[4]_i_3_n_0 ;
  wire \IP2Bus_Data[4]_i_40_n_0 ;
  wire \IP2Bus_Data[4]_i_41_n_0 ;
  wire \IP2Bus_Data[4]_i_4_n_0 ;
  wire \IP2Bus_Data[4]_i_5_0 ;
  wire \IP2Bus_Data[4]_i_5_n_0 ;
  wire \IP2Bus_Data[4]_i_6_n_0 ;
  wire \IP2Bus_Data[4]_i_7_n_0 ;
  wire \IP2Bus_Data[4]_i_8_n_0 ;
  wire \IP2Bus_Data[4]_i_9_n_0 ;
  wire \IP2Bus_Data[5]_i_10_n_0 ;
  wire \IP2Bus_Data[5]_i_11_n_0 ;
  wire \IP2Bus_Data[5]_i_12_n_0 ;
  wire \IP2Bus_Data[5]_i_13_n_0 ;
  wire \IP2Bus_Data[5]_i_14_n_0 ;
  wire \IP2Bus_Data[5]_i_15_n_0 ;
  wire \IP2Bus_Data[5]_i_16_n_0 ;
  wire \IP2Bus_Data[5]_i_17_n_0 ;
  wire \IP2Bus_Data[5]_i_18_n_0 ;
  wire \IP2Bus_Data[5]_i_19_n_0 ;
  wire \IP2Bus_Data[5]_i_20_n_0 ;
  wire \IP2Bus_Data[5]_i_21_n_0 ;
  wire \IP2Bus_Data[5]_i_2_n_0 ;
  wire \IP2Bus_Data[5]_i_3_n_0 ;
  wire \IP2Bus_Data[5]_i_4_n_0 ;
  wire \IP2Bus_Data[5]_i_5_n_0 ;
  wire \IP2Bus_Data[5]_i_6_n_0 ;
  wire \IP2Bus_Data[5]_i_7_n_0 ;
  wire \IP2Bus_Data[5]_i_8_n_0 ;
  wire \IP2Bus_Data[5]_i_9_0 ;
  wire \IP2Bus_Data[5]_i_9_n_0 ;
  wire \IP2Bus_Data[6]_i_10_n_0 ;
  wire \IP2Bus_Data[6]_i_11_n_0 ;
  wire \IP2Bus_Data[6]_i_12_n_0 ;
  wire \IP2Bus_Data[6]_i_13_n_0 ;
  wire \IP2Bus_Data[6]_i_14_n_0 ;
  wire \IP2Bus_Data[6]_i_15_n_0 ;
  wire \IP2Bus_Data[6]_i_16_n_0 ;
  wire \IP2Bus_Data[6]_i_17_n_0 ;
  wire \IP2Bus_Data[6]_i_18_n_0 ;
  wire \IP2Bus_Data[6]_i_19_n_0 ;
  wire \IP2Bus_Data[6]_i_20_n_0 ;
  wire \IP2Bus_Data[6]_i_2_0 ;
  wire \IP2Bus_Data[6]_i_2_n_0 ;
  wire \IP2Bus_Data[6]_i_3_n_0 ;
  wire \IP2Bus_Data[6]_i_4_n_0 ;
  wire \IP2Bus_Data[6]_i_5_n_0 ;
  wire \IP2Bus_Data[6]_i_6_n_0 ;
  wire \IP2Bus_Data[6]_i_7_n_0 ;
  wire \IP2Bus_Data[6]_i_8_n_0 ;
  wire \IP2Bus_Data[6]_i_9_n_0 ;
  wire \IP2Bus_Data[7]_i_10_n_0 ;
  wire \IP2Bus_Data[7]_i_11_n_0 ;
  wire \IP2Bus_Data[7]_i_13_n_0 ;
  wire \IP2Bus_Data[7]_i_14_n_0 ;
  wire \IP2Bus_Data[7]_i_15_n_0 ;
  wire \IP2Bus_Data[7]_i_16_n_0 ;
  wire \IP2Bus_Data[7]_i_18_n_0 ;
  wire \IP2Bus_Data[7]_i_19_n_0 ;
  wire \IP2Bus_Data[7]_i_20_n_0 ;
  wire \IP2Bus_Data[7]_i_21_n_0 ;
  wire \IP2Bus_Data[7]_i_22_n_0 ;
  wire \IP2Bus_Data[7]_i_23_0 ;
  wire \IP2Bus_Data[7]_i_23_n_0 ;
  wire \IP2Bus_Data[7]_i_24_n_0 ;
  wire \IP2Bus_Data[7]_i_25_n_0 ;
  wire \IP2Bus_Data[7]_i_26_n_0 ;
  wire \IP2Bus_Data[7]_i_27_n_0 ;
  wire \IP2Bus_Data[7]_i_28_n_0 ;
  wire \IP2Bus_Data[7]_i_29_n_0 ;
  wire \IP2Bus_Data[7]_i_2_0 ;
  wire [7:0]\IP2Bus_Data[7]_i_2_1 ;
  wire \IP2Bus_Data[7]_i_2_n_0 ;
  wire \IP2Bus_Data[7]_i_3_n_0 ;
  wire \IP2Bus_Data[7]_i_4_n_0 ;
  wire [7:0]\IP2Bus_Data[7]_i_5_0 ;
  wire \IP2Bus_Data[7]_i_5_n_0 ;
  wire \IP2Bus_Data[7]_i_6_n_0 ;
  wire \IP2Bus_Data[7]_i_7_n_0 ;
  wire \IP2Bus_Data[7]_i_8_n_0 ;
  wire \IP2Bus_Data[7]_i_9_n_0 ;
  wire \IP2Bus_Data[8]_i_10_n_0 ;
  wire \IP2Bus_Data[8]_i_11_n_0 ;
  wire \IP2Bus_Data[8]_i_12_n_0 ;
  wire \IP2Bus_Data[8]_i_13_n_0 ;
  wire \IP2Bus_Data[8]_i_14_n_0 ;
  wire \IP2Bus_Data[8]_i_15_n_0 ;
  wire \IP2Bus_Data[8]_i_16_n_0 ;
  wire \IP2Bus_Data[8]_i_17_n_0 ;
  wire \IP2Bus_Data[8]_i_19_n_0 ;
  wire \IP2Bus_Data[8]_i_20_n_0 ;
  wire \IP2Bus_Data[8]_i_21_n_0 ;
  wire \IP2Bus_Data[8]_i_22_n_0 ;
  wire \IP2Bus_Data[8]_i_23_n_0 ;
  wire \IP2Bus_Data[8]_i_2_n_0 ;
  wire \IP2Bus_Data[8]_i_3_n_0 ;
  wire \IP2Bus_Data[8]_i_4_n_0 ;
  wire \IP2Bus_Data[8]_i_5_n_0 ;
  wire \IP2Bus_Data[8]_i_6_n_0 ;
  wire \IP2Bus_Data[8]_i_7_n_0 ;
  wire \IP2Bus_Data[8]_i_8_n_0 ;
  wire \IP2Bus_Data[8]_i_9_n_0 ;
  wire \IP2Bus_Data[9]_i_10_n_0 ;
  wire \IP2Bus_Data[9]_i_11_n_0 ;
  wire \IP2Bus_Data[9]_i_12_n_0 ;
  wire \IP2Bus_Data[9]_i_13_n_0 ;
  wire \IP2Bus_Data[9]_i_15_n_0 ;
  wire \IP2Bus_Data[9]_i_16_n_0 ;
  wire \IP2Bus_Data[9]_i_17_n_0 ;
  wire \IP2Bus_Data[9]_i_18_n_0 ;
  wire \IP2Bus_Data[9]_i_19_n_0 ;
  wire \IP2Bus_Data[9]_i_20_n_0 ;
  wire \IP2Bus_Data[9]_i_21_n_0 ;
  wire \IP2Bus_Data[9]_i_22_n_0 ;
  wire \IP2Bus_Data[9]_i_23_n_0 ;
  wire \IP2Bus_Data[9]_i_24_n_0 ;
  wire \IP2Bus_Data[9]_i_25_n_0 ;
  wire \IP2Bus_Data[9]_i_3_n_0 ;
  wire \IP2Bus_Data[9]_i_4_n_0 ;
  wire \IP2Bus_Data[9]_i_5_n_0 ;
  wire \IP2Bus_Data[9]_i_6_n_0 ;
  wire \IP2Bus_Data[9]_i_7_n_0 ;
  wire \IP2Bus_Data[9]_i_8_n_0 ;
  wire \IP2Bus_Data[9]_i_9_n_0 ;
  wire \IP2Bus_Data_reg[0] ;
  wire \IP2Bus_Data_reg[0]_0 ;
  wire \IP2Bus_Data_reg[0]_1 ;
  wire \IP2Bus_Data_reg[10] ;
  wire \IP2Bus_Data_reg[11] ;
  wire \IP2Bus_Data_reg[12] ;
  wire \IP2Bus_Data_reg[12]_0 ;
  wire \IP2Bus_Data_reg[13] ;
  wire \IP2Bus_Data_reg[20] ;
  wire \IP2Bus_Data_reg[20]_0 ;
  wire \IP2Bus_Data_reg[20]_1 ;
  wire \IP2Bus_Data_reg[20]_2 ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[25]_0 ;
  wire \IP2Bus_Data_reg[25]_1 ;
  wire \IP2Bus_Data_reg[2] ;
  wire \IP2Bus_Data_reg[31] ;
  wire \IP2Bus_Data_reg[31]_0 ;
  wire \IP2Bus_Data_reg[31]_1 ;
  wire \IP2Bus_Data_reg[31]_2 ;
  wire \IP2Bus_Data_reg[3] ;
  wire \IP2Bus_Data_reg[4] ;
  wire \IP2Bus_Data_reg[5] ;
  wire \IP2Bus_Data_reg[5]_0 ;
  wire \IP2Bus_Data_reg[7] ;
  wire \IP2Bus_Data_reg[7]_0 ;
  wire \IP2Bus_Data_reg[7]_1 ;
  wire \IP2Bus_Data_reg[9] ;
  wire IP2Bus_RdAck;
  wire IP2Bus_WrAck;
  wire IP2Bus_WrAck0;
  wire [3:0]Q;
  wire [15:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire adc00_irq_en;
  wire adc00_irq_en_i_2_n_0;
  wire [2:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire adc01_irq_en;
  wire [2:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc02_irq_en;
  wire adc03_irq_en;
  wire [2:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire adc0_cmn_irq_en;
  wire [15:0]adc0_do_mon;
  wire adc0_done;
  wire adc0_dreq_mon;
  wire adc0_drp_rdy;
  wire [0:0]adc0_fifo_disable;
  wire adc0_por_req;
  wire adc0_reset;
  wire adc0_restart;
  wire [2:0]adc0_status;
  wire adc10_irq_en;
  wire adc10_irq_en_i_2_n_0;
  wire [2:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire adc11_irq_en;
  wire [2:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire adc12_irq_en;
  wire adc13_irq_en;
  wire [2:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc1_cmn_irq_en;
  wire [15:0]adc1_do_mon;
  wire adc1_done;
  wire adc1_dreq_mon;
  wire adc1_drp_rdy;
  wire [0:0]adc1_fifo_disable;
  wire adc1_reset;
  wire adc1_restart;
  wire adc20_irq_en;
  wire adc20_irq_en_i_2_n_0;
  wire [2:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire adc21_irq_en;
  wire [2:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire adc22_irq_en;
  wire [1:0]adc22_irq_sync;
  wire adc23_irq_en;
  wire [2:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc2_cmn_irq_en;
  wire [14:0]adc2_do_mon;
  wire adc2_done;
  wire adc2_drp_rdy;
  wire [0:0]adc2_fifo_disable;
  wire adc2_reset;
  wire adc2_restart;
  wire adc30_irq_en;
  wire adc30_irq_en_i_2_n_0;
  wire [2:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc31_irq_en;
  wire [2:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire adc32_irq_en;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire \adc3_cmn_en_reg[0] ;
  wire adc3_cmn_irq_en;
  wire adc3_cmn_irq_en_reg;
  wire [14:0]adc3_do_mon;
  wire adc3_done;
  wire adc3_drp_rdy;
  wire [0:0]adc3_fifo_disable;
  wire \adc3_fifo_disable_reg[0] ;
  wire adc3_reset;
  wire adc3_restart;
  wire \adc3_sim_level_reg[0] ;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire \adc3_slice1_irq_en_reg[2] ;
  wire \adc3_slice2_irq_en_reg[2] ;
  wire \adc3_slice3_irq_en_reg[2] ;
  wire \adc3_start_stage_reg[0] ;
  wire [1:0]adc3_status;
  wire adc_disable;
  wire axi_RdAck_r_i_3_n_0;
  wire axi_RdAck_r_i_5_n_0;
  wire axi_RdAck_r_i_6_0;
  wire axi_RdAck_r_i_6_n_0;
  wire axi_RdAck_r_i_7_n_0;
  wire axi_RdAck_r_i_8_n_0;
  wire [13:0]axi_RdAck_r_reg;
  wire axi_avalid_reg;
  wire axi_read_req_r;
  wire axi_read_req_r_0;
  wire axi_read_req_r_1;
  wire axi_read_req_r_i_2__2_n_0;
  wire axi_read_req_r_i_2__6_n_0;
  wire axi_read_req_r_reg;
  wire axi_read_req_r_reg_0;
  wire axi_read_req_r_reg_1;
  wire axi_read_req_r_reg_10;
  wire axi_read_req_r_reg_11;
  wire axi_read_req_r_reg_12;
  wire axi_read_req_r_reg_13;
  wire axi_read_req_r_reg_2;
  wire axi_read_req_r_reg_3;
  wire axi_read_req_r_reg_4;
  wire axi_read_req_r_reg_5;
  wire axi_read_req_r_reg_6;
  wire axi_read_req_r_reg_7;
  wire axi_read_req_r_reg_8;
  wire axi_read_req_r_reg_9;
  wire axi_read_req_tog;
  wire axi_read_req_tog_reg;
  wire axi_read_req_tog_reg_0;
  wire axi_timeout_en_reg;
  wire axi_timeout_en_reg_0;
  wire axi_wrce;
  wire [33:2]bank0_read;
  wire [1:0]bank0_write;
  wire [140:0]bank11_read;
  wire [7:0]bank11_write;
  wire [139:0]bank13_read;
  wire [7:0]bank13_write;
  wire [140:1]bank15_read;
  wire [7:0]bank15_write;
  wire [195:2]bank1_read;
  wire [11:0]bank1_write;
  wire [195:0]bank3_read;
  wire [11:0]bank3_write;
  wire [139:0]bank9_read;
  wire [7:0]bank9_write;
  wire \bus2ip_addr_reg_reg[11] ;
  wire \bus2ip_addr_reg_reg[11]_0 ;
  wire \bus2ip_addr_reg_reg[11]_1 ;
  wire \bus2ip_addr_reg_reg[13] ;
  wire \bus2ip_addr_reg_reg[14] ;
  wire \bus2ip_addr_reg_reg[14]_0 ;
  wire \bus2ip_addr_reg_reg[14]_1 ;
  wire \bus2ip_addr_reg_reg[14]_2 ;
  wire \bus2ip_addr_reg_reg[14]_3 ;
  wire \bus2ip_addr_reg_reg[14]_4 ;
  wire \bus2ip_addr_reg_reg[15] ;
  wire [3:0]\bus2ip_addr_reg_reg[15]_0 ;
  wire \bus2ip_addr_reg_reg[15]_1 ;
  wire \bus2ip_addr_reg_reg[15]_2 ;
  wire \bus2ip_addr_reg_reg[15]_3 ;
  wire \bus2ip_addr_reg_reg[16] ;
  wire \bus2ip_addr_reg_reg[17] ;
  wire \bus2ip_addr_reg_reg[5] ;
  wire [0:0]\bus2ip_addr_reg_reg[7] ;
  wire \bus2ip_addr_reg_reg[8] ;
  wire cleared_r;
  wire const_req_adc0;
  wire counter_en_reg;
  wire counter_en_reg_reg;
  wire cs_ce_clr;
  wire cs_ce_ld_enable_i;
  wire dac00_irq_en;
  wire dac00_irq_en_i_2_n_0;
  wire [1:0]dac00_irq_sync;
  wire dac02_irq_en;
  wire [1:0]dac02_irq_sync;
  wire dac03_irq_en;
  wire [1:0]dac03_irq_sync;
  wire dac0_cmn_irq_en;
  wire [15:0]dac0_do_mon;
  wire dac0_done;
  wire dac0_dreq_mon;
  wire dac0_drp_rdy;
  wire [0:0]dac0_fifo_disable;
  wire dac0_irq_en_i_4_n_0;
  wire dac0_reset;
  wire dac0_restart;
  wire [2:0]dac0_status;
  wire dac10_irq_en;
  wire dac10_irq_en_i_2_n_0;
  wire [1:0]dac10_irq_sync;
  wire dac11_irq_en;
  wire [0:0]dac11_irq_sync;
  wire dac12_irq_en;
  wire [1:0]dac12_irq_sync;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire dac1_cmn_irq_en;
  wire [12:0]dac1_do_mon;
  wire dac1_done;
  wire dac1_drp_rdy;
  wire \dac1_end_stage_reg[0] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_reset;
  wire dac1_restart;
  wire \dac1_slice3_fast_sd_reg[0] ;
  wire [0:0]dac1_status;
  wire dac_disable;
  wire [7:0]drp_WrAck;
  wire \drp_addr_reg[3] ;
  wire dummy_read_req_reg;
  wire [19:0]got_timeout_reg;
  wire \icount_out[11]_i_3_n_0 ;
  wire \icount_out_reg[11] ;
  wire \icount_out_reg[11]_0 ;
  wire \icount_out_reg[11]_1 ;
  wire \icount_out_reg[12] ;
  wire [6:0]irq_enables;
  wire master_reset;
  wire [0:0]master_reset_reg;
  wire [0:0]master_reset_reg_0;
  wire [6:0]p_48_in;
  wire rdce_expnd_i;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire s_axi_awready_i;
  wire s_axi_awvalid;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire \s_axi_wdata[0]_3 ;
  wire \s_axi_wdata[0]_4 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready_i;
  wire s_axi_wready_reg_i_2_0;
  wire s_axi_wready_reg_i_2_1;
  wire s_axi_wready_reg_i_4_n_0;
  wire s_axi_wready_reg_i_7_n_0;
  wire [2:0]s_axi_wready_reg_reg;
  wire s_axi_wvalid;
  wire [1:0]status;
  wire wrce_expnd_i;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT6 #(
    .INIT(64'hDC00DC00FFFFDC00)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(dac_disable),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I3(\FSM_sequential_fsm_cs_reg[2] [0]),
        .I4(\FSM_sequential_fsm_cs_reg[2] [1]),
        .I5(\FSM_onehot_state_reg[1]_8 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF200F200F200)) 
    \FSM_onehot_state[1]_i_1__0 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .I1(dac_disable),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(\FSM_onehot_state_reg[1]_3 [0]),
        .I4(\FSM_onehot_state_reg[1]_9 ),
        .I5(\FSM_onehot_state_reg[1]_3 [1]),
        .O(\FSM_onehot_state_reg[0] [0]));
  LUT6 #(
    .INIT(64'hF400F400FFFFF400)) 
    \FSM_onehot_state[1]_i_1__1 
       (.I0(adc_disable),
        .I1(\bus2ip_addr_reg_reg[14]_2 ),
        .I2(\bus2ip_addr_reg_reg[14]_1 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_1 [1]),
        .I5(\FSM_onehot_state_reg[1]_0 ),
        .O(\FSM_onehot_state_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hDC00DC00FFFFDC00)) 
    \FSM_onehot_state[1]_i_1__2 
       (.I0(adc_disable),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\FSM_onehot_state_reg[1]_10 ),
        .O(\FSM_onehot_state_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hF200F200FFFFF200)) 
    \FSM_onehot_state[1]_i_1__3 
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(adc_disable),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_0 [1]),
        .I5(\FSM_onehot_state_reg[1] ),
        .O(\FSM_onehot_state_reg[0]_2 [0]));
  LUT6 #(
    .INIT(64'hF200F200FFFFF200)) 
    \FSM_onehot_state[1]_i_1__4 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I1(adc_disable),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_2 [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_2 [1]),
        .I5(\FSM_onehot_state_reg[1]_1 ),
        .O(\FSM_onehot_state_reg[0]_3 [0]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .I2(dac_disable),
        .I3(\FSM_onehot_state_reg[1]_3 [0]),
        .I4(\FSM_onehot_state_reg[4]_1 ),
        .O(\FSM_onehot_state_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I2(adc_disable),
        .I3(Q[0]),
        .I4(\FSM_onehot_state_reg[4]_2 ),
        .O(\FSM_onehot_state_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__2 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I4(\FSM_onehot_state_reg[4]_3 ),
        .O(\FSM_onehot_state_reg[0]_2 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__3 
       (.I0(\bus2ip_addr_reg_reg[14]_1 ),
        .I1(\bus2ip_addr_reg_reg[14]_2 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I4(\FSM_onehot_state_reg[4]_4 ),
        .O(\FSM_onehot_state_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__4 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_2 [0]),
        .I4(\FSM_onehot_state_reg[4]_5 ),
        .O(\FSM_onehot_state_reg[0]_3 [1]));
  LUT6 #(
    .INIT(64'hAC00A000A000A000)) 
    \FSM_onehot_state[4]_i_3 
       (.I0(\FSM_onehot_state_reg[1]_6 ),
        .I1(\FSM_onehot_state_reg[1]_7 ),
        .I2(\FSM_onehot_state_reg[1]_2 [4]),
        .I3(\FSM_onehot_state[4]_i_7__0_n_0 ),
        .I4(\FSM_onehot_state_reg[1]_2 [0]),
        .I5(\FSM_onehot_state_reg[1]_4 ),
        .O(adc_disable));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_3__0 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[4]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2228000000000000)) 
    \FSM_onehot_state[4]_i_4 
       (.I0(\FSM_onehot_state[4]_i_6_n_0 ),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(\FSM_onehot_state_reg[1]_4 ),
        .I5(\FSM_onehot_state_reg[1]_5 ),
        .O(dac_disable));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_state[4]_i_6 
       (.I0(axi_RdAck_r_reg[13]),
        .I1(axi_RdAck_r_reg[9]),
        .I2(Bus2IP_WrCE),
        .O(\FSM_onehot_state[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0800080008000080)) 
    \FSM_onehot_state[4]_i_7__0 
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\FSM_onehot_state[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCFCE)) 
    \FSM_sequential_access_cs[2]_i_1 
       (.I0(\FSM_sequential_access_cs[2]_i_3_n_0 ),
        .I1(\FSM_sequential_access_cs_reg[0]_1 ),
        .I2(s_axi_wready_reg_reg[1]),
        .I3(\icount_out_reg[11] ),
        .I4(\FSM_sequential_access_cs_reg[0]_2 ),
        .I5(\FSM_sequential_access_cs_reg[0]_3 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \FSM_sequential_access_cs[2]_i_10 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(adc_disable),
        .I2(Q[0]),
        .I3(access_type_reg_1),
        .I4(adc0_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_10 ),
        .O(drp_WrAck[4]));
  LUT6 #(
    .INIT(64'h00000000BFABAAAA)) 
    \FSM_sequential_access_cs[2]_i_3 
       (.I0(IP2Bus_WrAck0),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_timeout_en_reg),
        .I4(Bus2IP_WrCE),
        .I5(s_axi_wready_reg_reg[0]),
        .O(\FSM_sequential_access_cs[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_access_cs[2]_i_7 
       (.I0(drp_WrAck[1]),
        .I1(drp_WrAck[0]),
        .I2(drp_WrAck[6]),
        .I3(drp_WrAck[7]),
        .I4(drp_WrAck[4]),
        .I5(drp_WrAck[5]),
        .O(IP2Bus_WrAck0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \FSM_sequential_access_cs[2]_i_9 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I1(dac_disable),
        .I2(\FSM_sequential_fsm_cs_reg[2] [0]),
        .I3(access_type_reg),
        .I4(dac0_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_8 ),
        .O(drp_WrAck[0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h0AAA0888)) 
    \FSM_sequential_fsm_cs[1]_i_2__0 
       (.I0(\FSM_onehot_state_reg[1] ),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .I2(\FSM_sequential_fsm_cs_reg[1]_0 [3]),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [2]),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .O(\FSM_onehot_state_reg[4] ));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    \FSM_sequential_fsm_cs[1]_i_2__1 
       (.I0(\FSM_onehot_state_reg[1]_0 ),
        .I1(\bus2ip_addr_reg_reg[14]_1 ),
        .I2(\bus2ip_addr_reg_reg[14]_2 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [2]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_1 [3]),
        .O(\FSM_onehot_state_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    \FSM_sequential_fsm_cs[1]_i_2__2 
       (.I0(\FSM_onehot_state_reg[1]_1 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_2 [2]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_2 [3]),
        .O(\FSM_onehot_state_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h3F2AFFFF3F2A0000)) 
    \FSM_sequential_fsm_cs[1]_i_3 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\FSM_sequential_fsm_cs_reg[1] [1]),
        .I5(const_req_adc0),
        .O(\FSM_onehot_state_reg[3] ));
  LUT6 #(
    .INIT(64'h3F2AFFFF3F2A0000)) 
    \FSM_sequential_fsm_cs[2]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\FSM_sequential_fsm_cs_reg[1] [0]),
        .I5(adc0_por_req),
        .O(\FSM_onehot_state_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDFDFDFDDD)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1 
       (.I0(s_axi_aresetn),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ),
        .I3(\icount_out_reg[11] ),
        .I4(IP2Bus_WrAck),
        .I5(s_axi_wready_reg_reg[1]),
        .O(cs_ce_clr));
  LUT6 #(
    .INIT(64'hFFEAAAAAEAEAAAAA)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3 
       (.I0(\FSM_sequential_access_cs_reg[1] ),
        .I1(s_axi_wvalid),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0 ),
        .I3(\icount_out_reg[11]_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ),
        .I5(axi_avalid_reg),
        .O(rdce_expnd_i));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4 
       (.I0(s_axi_wready_reg_reg[2]),
        .I1(s_axi_wready_reg_reg[0]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5 
       (.I0(s_axi_wready_reg_reg[1]),
        .I1(s_axi_wready_reg_reg[0]),
        .I2(s_axi_wready_reg_reg[2]),
        .I3(s_axi_arvalid),
        .O(\FSM_sequential_access_cs_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6 
       (.I0(s_axi_wready_reg_reg[1]),
        .I1(s_axi_wready_reg_reg[0]),
        .I2(s_axi_wready_reg_reg[2]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(cs_ce_ld_enable_i),
        .D(rdce_expnd_i),
        .Q(Bus2IP_RdCE),
        .R(cs_ce_clr));
  LUT5 #(
    .INIT(32'hFFFFBAAA)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1 
       (.I0(s_axi_awready_i),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ),
        .I2(s_axi_wvalid),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ),
        .O(wrce_expnd_i));
  LUT6 #(
    .INIT(64'h0400400004004004)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ),
        .I1(axi_avalid_reg),
        .I2(s_axi_wready_reg_reg[1]),
        .I3(s_axi_wready_reg_reg[0]),
        .I4(s_axi_wready_reg_reg[2]),
        .I5(s_axi_arvalid),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(cs_ce_ld_enable_i),
        .D(wrce_expnd_i),
        .Q(Bus2IP_WrCE),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'hFFFFFFFF44450000)) 
    \IP2Bus_Data[0]_i_1 
       (.I0(\IP2Bus_Data[15]_i_4_n_0 ),
        .I1(\IP2Bus_Data[0]_i_2_n_0 ),
        .I2(\IP2Bus_Data[0]_i_3_n_0 ),
        .I3(\IP2Bus_Data[0]_i_4_n_0 ),
        .I4(\IP2Bus_Data[0]_i_5_n_0 ),
        .I5(\IP2Bus_Data[0]_i_6_n_0 ),
        .O(got_timeout_reg[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF005DFF5D)) 
    \IP2Bus_Data[0]_i_10 
       (.I0(\IP2Bus_Data[0]_i_22_n_0 ),
        .I1(\IP2Bus_Data[13]_i_33_n_0 ),
        .I2(\IP2Bus_Data[0]_i_23_n_0 ),
        .I3(bank13_read[0]),
        .I4(\IP2Bus_Data[0]_i_5_0 ),
        .I5(\IP2Bus_Data[0]_i_5_1 ),
        .O(\IP2Bus_Data[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[0]_i_11 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[15]_i_34_n_0 ),
        .I2(adc1_do_mon[0]),
        .O(\IP2Bus_Data[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000EFE0E0E)) 
    \IP2Bus_Data[0]_i_12 
       (.I0(\IP2Bus_Data[0]_i_25_n_0 ),
        .I1(\IP2Bus_Data[0]_i_26_n_0 ),
        .I2(\IP2Bus_Data[13]_i_36_n_0 ),
        .I3(\IP2Bus_Data[0]_i_27_n_0 ),
        .I4(\IP2Bus_Data[13]_i_35_n_0 ),
        .I5(bank11_read[0]),
        .O(\IP2Bus_Data[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \IP2Bus_Data[0]_i_13 
       (.I0(\IP2Bus_Data[0]_i_5_2 ),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data_reg[2] ),
        .O(\IP2Bus_Data[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A8888888A)) 
    \IP2Bus_Data[0]_i_14 
       (.I0(\IP2Bus_Data_reg[3] ),
        .I1(\IP2Bus_Data[0]_i_29_n_0 ),
        .I2(\IP2Bus_Data[0]_i_30_n_0 ),
        .I3(\IP2Bus_Data[0]_i_31_n_0 ),
        .I4(\IP2Bus_Data[13]_i_16_n_0 ),
        .I5(\IP2Bus_Data[0]_i_32_n_0 ),
        .O(\IP2Bus_Data[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h55D5000000000000)) 
    \IP2Bus_Data[0]_i_15 
       (.I0(\IP2Bus_Data[31]_i_7_n_0 ),
        .I1(\IP2Bus_Data[0]_i_33_n_0 ),
        .I2(irq_enables[0]),
        .I3(\IP2Bus_Data[7]_i_23_n_0 ),
        .I4(\IP2Bus_Data[0]_i_34_n_0 ),
        .I5(\IP2Bus_Data[25]_i_10_n_0 ),
        .O(\IP2Bus_Data[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \IP2Bus_Data[0]_i_16 
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(\dac1_end_stage_reg[0] ),
        .I2(axi_read_req_r_i_2__2_n_0),
        .I3(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF1FFF1FFF1FFF100)) 
    \IP2Bus_Data[0]_i_17 
       (.I0(\IP2Bus_Data[0]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_45_n_0 ),
        .I2(\IP2Bus_Data[0]_i_36_n_0 ),
        .I3(\IP2Bus_Data[4]_i_32_n_0 ),
        .I4(\IP2Bus_Data[0]_i_37_n_0 ),
        .I5(\IP2Bus_Data[0]_i_38_n_0 ),
        .O(\IP2Bus_Data[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \IP2Bus_Data[0]_i_18 
       (.I0(\IP2Bus_Data[14]_i_14_n_0 ),
        .I1(dac0_do_mon[0]),
        .I2(\IP2Bus_Data[13]_i_26_n_0 ),
        .I3(\IP2Bus_Data[0]_i_39_n_0 ),
        .I4(\IP2Bus_Data[0]_i_40_n_0 ),
        .I5(\IP2Bus_Data[0]_i_41_n_0 ),
        .O(\IP2Bus_Data[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \IP2Bus_Data[0]_i_19 
       (.I0(\IP2Bus_Data[15]_i_16_0 [0]),
        .I1(bank9_read[139]),
        .I2(adc0_fifo_disable),
        .I3(\adc3_fifo_disable_reg[0] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .O(\IP2Bus_Data[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[0]_i_2 
       (.I0(\IP2Bus_Data_reg[7] ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac1_do_mon[0]),
        .O(\IP2Bus_Data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000FDDFFFF)) 
    \IP2Bus_Data[0]_i_20 
       (.I0(\IP2Bus_Data[2]_i_11_0 ),
        .I1(\IP2Bus_Data[0]_i_8_0 ),
        .I2(\IP2Bus_Data[1]_i_13_1 [0]),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .O(\IP2Bus_Data[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5355505053555)) 
    \IP2Bus_Data[0]_i_21 
       (.I0(adc0_status[0]),
        .I1(p_48_in[0]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\IP2Bus_Data_reg[25]_1 ),
        .I5(adc0_done),
        .O(\IP2Bus_Data[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF005C)) 
    \IP2Bus_Data[0]_i_22 
       (.I0(\IP2Bus_Data[0]_i_42_n_0 ),
        .I1(\IP2Bus_Data[0]_i_43_n_0 ),
        .I2(\IP2Bus_Data[1]_i_57_n_0 ),
        .I3(\IP2Bus_Data[3]_i_63_n_0 ),
        .I4(\IP2Bus_Data[0]_i_44_n_0 ),
        .I5(\IP2Bus_Data[0]_i_45_n_0 ),
        .O(\IP2Bus_Data[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h11101010)) 
    \IP2Bus_Data[0]_i_23 
       (.I0(\IP2Bus_Data[1]_i_59_n_0 ),
        .I1(\IP2Bus_Data[13]_i_50_n_0 ),
        .I2(\IP2Bus_Data[0]_i_46_n_0 ),
        .I3(bank13_read[138]),
        .I4(\IP2Bus_Data[15]_i_32_0 [0]),
        .O(\IP2Bus_Data[0]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h0000A222)) 
    \IP2Bus_Data[0]_i_25 
       (.I0(\IP2Bus_Data[0]_i_47_n_0 ),
        .I1(\IP2Bus_Data[15]_i_67_n_0 ),
        .I2(bank11_read[129]),
        .I3(adc10_irq_en),
        .I4(\IP2Bus_Data[15]_i_65_n_0 ),
        .O(\IP2Bus_Data[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAFAFAEAAA)) 
    \IP2Bus_Data[0]_i_26 
       (.I0(\IP2Bus_Data[0]_i_48_n_0 ),
        .I1(\IP2Bus_Data[3]_i_19_0 [0]),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\IP2Bus_Data_reg[25]_1 ),
        .I5(adc1_done),
        .O(\IP2Bus_Data[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h5555003F5555FF3F)) 
    \IP2Bus_Data[0]_i_27 
       (.I0(\IP2Bus_Data[15]_i_27_0 [0]),
        .I1(adc1_fifo_disable),
        .I2(bank11_read[140]),
        .I3(bank11_read[139]),
        .I4(bank11_read[138]),
        .I5(\IP2Bus_Data[15]_i_27_1 [0]),
        .O(\IP2Bus_Data[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_28 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(\IP2Bus_Data_reg[25]_0 ),
        .O(bank11_read[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[0]_i_29 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ),
        .I1(adc3_do_mon[0]),
        .I2(\IP2Bus_Data[0]_i_50_n_0 ),
        .O(\IP2Bus_Data[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000AE00FF00AE00)) 
    \IP2Bus_Data[0]_i_3 
       (.I0(\IP2Bus_Data[0]_i_7_n_0 ),
        .I1(\IP2Bus_Data[0]_i_8_n_0 ),
        .I2(\IP2Bus_Data[0]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[0]_0 ),
        .I4(bank9_read[0]),
        .I5(\IP2Bus_Data_reg[0]_1 ),
        .O(\IP2Bus_Data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0111000055555555)) 
    \IP2Bus_Data[0]_i_30 
       (.I0(\IP2Bus_Data[3]_i_16_n_0 ),
        .I1(\IP2Bus_Data[15]_i_23_n_0 ),
        .I2(adc30_irq_en),
        .I3(bank15_read[129]),
        .I4(\IP2Bus_Data[15]_i_64_n_0 ),
        .I5(\IP2Bus_Data[0]_i_51_n_0 ),
        .O(\IP2Bus_Data[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hB0BB0000FFFFFFFF)) 
    \IP2Bus_Data[0]_i_31 
       (.I0(adc3_done),
        .I1(bank15_read[1]),
        .I2(\IP2Bus_Data[9]_i_10_n_0 ),
        .I3(\IP2Bus_Data[3]_i_5_0 [0]),
        .I4(\IP2Bus_Data[3]_i_42_n_0 ),
        .I5(\IP2Bus_Data[13]_i_17_n_0 ),
        .O(\IP2Bus_Data[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E000F000E000)) 
    \IP2Bus_Data[0]_i_32 
       (.I0(bank15_read[139]),
        .I1(bank15_read[140]),
        .I2(\IP2Bus_Data[13]_i_54_n_0 ),
        .I3(\IP2Bus_Data[0]_i_54_n_0 ),
        .I4(bank15_read[138]),
        .I5(\IP2Bus_Data[15]_i_21_1 [0]),
        .O(\IP2Bus_Data[0]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[0]_i_33 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I1(\IP2Bus_Data[0]_i_15_0 ),
        .O(\IP2Bus_Data[0]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hFF0FF202)) 
    \IP2Bus_Data[0]_i_34 
       (.I0(\IP2Bus_Data[25]_i_7_n_0 ),
        .I1(bank0_read[9]),
        .I2(bank0_read[2]),
        .I3(\IP2Bus_Data[15]_i_2_0 [0]),
        .I4(bank0_read[8]),
        .O(\IP2Bus_Data[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h03530333F353F333)) 
    \IP2Bus_Data[0]_i_35 
       (.I0(\IP2Bus_Data[0]_i_17_0 ),
        .I1(dac00_irq_en),
        .I2(axi_RdAck_r_i_7_n_0),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(\IP2Bus_Data[2]_i_11_0 ),
        .I5(\IP2Bus_Data[1]_i_9_1 [0]),
        .O(\IP2Bus_Data[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000D000F0F0D0D)) 
    \IP2Bus_Data[0]_i_36 
       (.I0(\IP2Bus_Data[13]_i_47_n_0 ),
        .I1(\IP2Bus_Data[13]_i_48_n_0 ),
        .I2(\IP2Bus_Data[2]_i_54_n_0 ),
        .I3(\IP2Bus_Data[0]_i_55_n_0 ),
        .I4(\IP2Bus_Data[13]_i_49_n_0 ),
        .I5(\IP2Bus_Data[0]_i_56_n_0 ),
        .O(\IP2Bus_Data[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h4444400000004000)) 
    \IP2Bus_Data[0]_i_37 
       (.I0(\IP2Bus_Data[0]_i_57_n_0 ),
        .I1(\IP2Bus_Data[15]_i_87_n_0 ),
        .I2(dac0_status[0]),
        .I3(bank1_read[3]),
        .I4(bank1_read[2]),
        .I5(\IP2Bus_Data[3]_i_8_0 [0]),
        .O(\IP2Bus_Data[0]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h80808C80)) 
    \IP2Bus_Data[0]_i_38 
       (.I0(\IP2Bus_Data[0]_i_17_1 ),
        .I1(axi_RdAck_r_i_7_n_0),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data_reg[25]_1 ),
        .I4(dac0_done),
        .O(\IP2Bus_Data[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hA200A2A2AAAAAAAA)) 
    \IP2Bus_Data[0]_i_39 
       (.I0(\IP2Bus_Data[0]_i_59_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_1 [0]),
        .I2(\IP2Bus_Data[12]_i_17_n_0 ),
        .I3(\IP2Bus_Data[0]_i_60_n_0 ),
        .I4(\IP2Bus_Data[13]_i_44_n_0 ),
        .I5(\IP2Bus_Data[1]_i_23_n_0 ),
        .O(\IP2Bus_Data[0]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hAABF)) 
    \IP2Bus_Data[0]_i_4 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(adc0_do_mon[0]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[0]_0 ),
        .O(\IP2Bus_Data[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFAEFFAEFFAE)) 
    \IP2Bus_Data[0]_i_40 
       (.I0(bank3_read[0]),
        .I1(\IP2Bus_Data[7]_i_2_1 [0]),
        .I2(\IP2Bus_Data[7]_i_29_n_0 ),
        .I3(\IP2Bus_Data[0]_i_62_n_0 ),
        .I4(dac1_done),
        .I5(bank3_read[1]),
        .O(\IP2Bus_Data[0]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hDFDDDDDD)) 
    \IP2Bus_Data[0]_i_41 
       (.I0(\IP2Bus_Data[1]_i_2_0 ),
        .I1(\IP2Bus_Data_reg[11] ),
        .I2(\IP2Bus_Data[0]_i_18_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFFFFCFFFFFFF)) 
    \IP2Bus_Data[0]_i_42 
       (.I0(\IP2Bus_Data[1]_i_34_0 [0]),
        .I1(axi_read_req_r_reg_2),
        .I2(\IP2Bus_Data[2]_i_11_0 ),
        .I3(\IP2Bus_Data[0]_i_22_1 ),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hFF1F0F1F)) 
    \IP2Bus_Data[0]_i_43 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_3),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(adc3_cmn_irq_en_reg),
        .I4(adc20_irq_en),
        .O(\IP2Bus_Data[0]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \IP2Bus_Data[0]_i_44 
       (.I0(\IP2Bus_Data[0]_i_22_0 [1]),
        .I1(\IP2Bus_Data[3]_i_24_0 ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(\IP2Bus_Data_reg[25]_1 ),
        .I4(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[0]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h74004400)) 
    \IP2Bus_Data[0]_i_45 
       (.I0(adc2_done),
        .I1(\IP2Bus_Data_reg[25]_1 ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[3]_i_43_0 [0]),
        .O(\IP2Bus_Data[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h2030200020002000)) 
    \IP2Bus_Data[0]_i_46 
       (.I0(\IP2Bus_Data[15]_i_32_1 [0]),
        .I1(bank13_read[138]),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(\adc3_cmn_en_reg[0] ),
        .I4(\adc3_fifo_disable_reg[0] ),
        .I5(adc2_fifo_disable),
        .O(\IP2Bus_Data[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0FAF0FAF0FCF0FFF)) 
    \IP2Bus_Data[0]_i_47 
       (.I0(\IP2Bus_Data[1]_i_15_0 [0]),
        .I1(\IP2Bus_Data[0]_i_25_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[2]_i_11_0 ),
        .I5(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[0]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \IP2Bus_Data[0]_i_48 
       (.I0(status[1]),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(\IP2Bus_Data[3]_i_24_0 ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\IP2Bus_Data_reg[25]_1 ),
        .O(\IP2Bus_Data[0]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_49 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank11_read[140]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDD0FFFF)) 
    \IP2Bus_Data[0]_i_5 
       (.I0(\IP2Bus_Data[0]_i_10_n_0 ),
        .I1(\IP2Bus_Data[0]_i_11_n_0 ),
        .I2(\IP2Bus_Data[0]_i_12_n_0 ),
        .I3(\IP2Bus_Data[0]_i_13_n_0 ),
        .I4(\IP2Bus_Data_reg[7] ),
        .I5(\IP2Bus_Data[0]_i_14_n_0 ),
        .O(\IP2Bus_Data[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \IP2Bus_Data[0]_i_50 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[0]),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[0]_i_29_0 ),
        .I5(\IP2Bus_Data[0]_i_29_1 ),
        .O(\IP2Bus_Data[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFAACFFFFF)) 
    \IP2Bus_Data[0]_i_51 
       (.I0(\IP2Bus_Data[1]_i_37_0 [0]),
        .I1(\IP2Bus_Data[0]_i_30_0 ),
        .I2(\IP2Bus_Data[2]_i_11_0 ),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(axi_read_req_r_reg_2),
        .O(\IP2Bus_Data[0]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_52 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(\IP2Bus_Data_reg[25]_1 ),
        .O(bank15_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_53 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank15_read[140]));
  LUT6 #(
    .INIT(64'h2030200020002000)) 
    \IP2Bus_Data[0]_i_54 
       (.I0(\IP2Bus_Data[15]_i_21_0 [0]),
        .I1(bank15_read[138]),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(\adc3_cmn_en_reg[0] ),
        .I4(\adc3_fifo_disable_reg[0] ),
        .I5(adc3_fifo_disable),
        .O(\IP2Bus_Data[0]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \IP2Bus_Data[0]_i_55 
       (.I0(\IP2Bus_Data[15]_i_12_1 [0]),
        .I1(axi_RdAck_r_i_7_n_0),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\adc3_fifo_disable_reg[0] ),
        .I4(dac0_fifo_disable),
        .O(\IP2Bus_Data[0]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \IP2Bus_Data[0]_i_56 
       (.I0(axi_RdAck_r_i_7_n_0),
        .I1(\IP2Bus_Data[0]_i_36_0 ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(axi_read_req_r_reg_7),
        .I4(\IP2Bus_Data[15]_i_41_0 [0]),
        .O(\IP2Bus_Data[0]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[0]_i_57 
       (.I0(axi_read_req_r_reg_2),
        .I1(axi_RdAck_r_i_7_n_0),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\IP2Bus_Data[3]_i_24_0 ),
        .O(\IP2Bus_Data[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[0]_i_58 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(axi_RdAck_r_reg[6]),
        .I3(\IP2Bus_Data[2]_i_54_0 ),
        .I4(\IP2Bus_Data[2]_i_54_1 ),
        .I5(\IP2Bus_Data_reg[20]_0 ),
        .O(bank1_read[3]));
  LUT6 #(
    .INIT(64'h0007F0F70F07FFF7)) 
    \IP2Bus_Data[0]_i_59 
       (.I0(bank3_read[129]),
        .I1(dac10_irq_en),
        .I2(bank3_read[64]),
        .I3(bank3_read[128]),
        .I4(\IP2Bus_Data[1]_i_8_2 [0]),
        .I5(\IP2Bus_Data[0]_i_39_0 ),
        .O(\IP2Bus_Data[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \IP2Bus_Data[0]_i_6 
       (.I0(\IP2Bus_Data[0]_i_15_n_0 ),
        .I1(\IP2Bus_Data[0]_i_16_n_0 ),
        .I2(\IP2Bus_Data_reg[25] ),
        .I3(\IP2Bus_Data[0]_i_17_n_0 ),
        .I4(\IP2Bus_Data_reg[0] ),
        .I5(\IP2Bus_Data[0]_i_18_n_0 ),
        .O(\IP2Bus_Data[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h737F7F7F)) 
    \IP2Bus_Data[0]_i_60 
       (.I0(\IP2Bus_Data[15]_i_11_2 [0]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(dac1_fifo_disable),
        .I4(\adc3_fifo_disable_reg[0] ),
        .O(\IP2Bus_Data[0]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_61 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I1(\IP2Bus_Data_reg[25]_0 ),
        .O(bank3_read[0]));
  LUT6 #(
    .INIT(64'hFF00FF00F8000800)) 
    \IP2Bus_Data[0]_i_62 
       (.I0(\IP2Bus_Data[3]_i_24_0 ),
        .I1(dac1_status),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I4(\IP2Bus_Data[0]_i_40_0 ),
        .I5(\IP2Bus_Data_reg[25]_1 ),
        .O(\IP2Bus_Data[0]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_63 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I1(\IP2Bus_Data_reg[25]_1 ),
        .O(bank3_read[1]));
  LUT6 #(
    .INIT(64'h000000001FBF0000)) 
    \IP2Bus_Data[0]_i_7 
       (.I0(bank9_read[138]),
        .I1(\IP2Bus_Data[0]_i_19_n_0 ),
        .I2(\IP2Bus_Data[13]_i_43_n_0 ),
        .I3(STATUS_COMMON[0]),
        .I4(\IP2Bus_Data[15]_i_48_n_0 ),
        .I5(\IP2Bus_Data[15]_i_47_n_0 ),
        .O(\IP2Bus_Data[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEFFFF)) 
    \IP2Bus_Data[0]_i_8 
       (.I0(\IP2Bus_Data[0]_i_20_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I2(\IP2Bus_Data[7]_i_5_0 [0]),
        .I3(\IP2Bus_Data[7]_i_27_n_0 ),
        .I4(\IP2Bus_Data[7]_i_25_n_0 ),
        .O(\IP2Bus_Data[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h44444444FFFFF444)) 
    \IP2Bus_Data[0]_i_9 
       (.I0(\IP2Bus_Data[0]_i_21_n_0 ),
        .I1(\IP2Bus_Data[7]_i_27_n_0 ),
        .I2(bank9_read[129]),
        .I3(adc00_irq_en),
        .I4(\IP2Bus_Data[15]_i_48_n_0 ),
        .I5(\IP2Bus_Data[15]_i_47_n_0 ),
        .O(\IP2Bus_Data[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAABAAAAAAAAA)) 
    \IP2Bus_Data[10]_i_1 
       (.I0(\IP2Bus_Data[10]_i_2_n_0 ),
        .I1(\IP2Bus_Data[10]_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[7] ),
        .I3(\IP2Bus_Data[10]_i_4_n_0 ),
        .I4(\IP2Bus_Data[10]_i_5_n_0 ),
        .I5(\IP2Bus_Data_reg[7]_0 ),
        .O(got_timeout_reg[10]));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \IP2Bus_Data[10]_i_10 
       (.I0(bank13_read[139]),
        .I1(\IP2Bus_Data[15]_i_32_1 [10]),
        .I2(bank13_read[138]),
        .I3(\IP2Bus_Data[15]_i_32_0 [10]),
        .I4(\IP2Bus_Data_reg[7]_1 ),
        .O(\IP2Bus_Data[10]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \IP2Bus_Data[10]_i_11 
       (.I0(\IP2Bus_Data[15]_i_34_n_0 ),
        .I1(adc1_do_mon[10]),
        .I2(\IP2Bus_Data[11]_i_27_n_0 ),
        .I3(\IP2Bus_Data[11]_i_3_0 [2]),
        .I4(\IP2Bus_Data[11]_i_15_n_0 ),
        .O(\IP2Bus_Data[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h202020200000F000)) 
    \IP2Bus_Data[10]_i_12 
       (.I0(\IP2Bus_Data[13]_i_35_n_0 ),
        .I1(\IP2Bus_Data[10]_i_25_n_0 ),
        .I2(\IP2Bus_Data[15]_i_66_n_0 ),
        .I3(\IP2Bus_Data[11]_i_3_1 [2]),
        .I4(\IP2Bus_Data[11]_i_25_n_0 ),
        .I5(\IP2Bus_Data[13]_i_36_n_0 ),
        .O(\IP2Bus_Data[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFFFF7FFEFF)) 
    \IP2Bus_Data[10]_i_13 
       (.I0(axi_RdAck_r_reg[11]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_RdAck_r_reg[9]),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \IP2Bus_Data[10]_i_14 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[10]),
        .I2(\IP2Bus_Data[11]_i_4_1 ),
        .I3(adc3_do_mon[10]),
        .O(\IP2Bus_Data[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[10]_i_15 
       (.I0(\IP2Bus_Data[9]_i_10_n_0 ),
        .I1(\IP2Bus_Data[11]_i_4_0 [2]),
        .O(\IP2Bus_Data[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \IP2Bus_Data[10]_i_16 
       (.I0(\IP2Bus_Data[13]_i_37_n_0 ),
        .I1(\IP2Bus_Data[13]_i_16_n_0 ),
        .I2(\IP2Bus_Data[15]_i_21_0 [10]),
        .I3(bank15_read[139]),
        .I4(bank15_read[138]),
        .I5(\IP2Bus_Data[15]_i_21_1 [10]),
        .O(\IP2Bus_Data[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \IP2Bus_Data[10]_i_18 
       (.I0(\IP2Bus_Data_reg[0]_0 ),
        .I1(bank9_read[0]),
        .I2(p_48_in[5]),
        .I3(\bus2ip_addr_reg_reg[8] ),
        .I4(\IP2Bus_Data[15]_i_47_n_0 ),
        .I5(\IP2Bus_Data[15]_i_48_n_0 ),
        .O(\IP2Bus_Data[10]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[10]_i_19 
       (.I0(\IP2Bus_Data[15]_i_47_n_0 ),
        .I1(\IP2Bus_Data[15]_i_48_n_0 ),
        .O(\IP2Bus_Data[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBBBBB8)) 
    \IP2Bus_Data[10]_i_2 
       (.I0(\IP2Bus_Data[10]_i_6_n_0 ),
        .I1(\IP2Bus_Data_reg[25] ),
        .I2(\IP2Bus_Data[10]_i_7_n_0 ),
        .I3(\IP2Bus_Data[10]_i_8_n_0 ),
        .I4(\IP2Bus_Data[11]_i_2_0 [2]),
        .I5(\IP2Bus_Data[10]_i_9_n_0 ),
        .O(\IP2Bus_Data[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA2808080)) 
    \IP2Bus_Data[10]_i_20 
       (.I0(\IP2Bus_Data[13]_i_43_n_0 ),
        .I1(bank9_read[138]),
        .I2(STATUS_COMMON[10]),
        .I3(\IP2Bus_Data[15]_i_16_0 [10]),
        .I4(bank9_read[139]),
        .O(\IP2Bus_Data[10]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \IP2Bus_Data[10]_i_21 
       (.I0(\IP2Bus_Data_reg[0]_0 ),
        .I1(adc0_do_mon[10]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .O(\IP2Bus_Data[10]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[10]_i_22 
       (.I0(\IP2Bus_Data[15]_i_11_1 [10]),
        .I1(\IP2Bus_Data[12]_i_17_n_0 ),
        .I2(\IP2Bus_Data[14]_i_38_n_0 ),
        .I3(\IP2Bus_Data[15]_i_11_2 [10]),
        .O(\IP2Bus_Data[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[10]_i_23 
       (.I0(\IP2Bus_Data[11]_i_2_1 [2]),
        .I1(\IP2Bus_Data[1]_i_2_0 ),
        .I2(\IP2Bus_Data_reg[25]_1 ),
        .I3(\IP2Bus_Data_reg[25]_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I5(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[10]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[10]_i_24 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(dac0_do_mon[10]),
        .I3(\IP2Bus_Data_reg[11] ),
        .O(\IP2Bus_Data[10]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[10]_i_25 
       (.I0(bank11_read[139]),
        .I1(\IP2Bus_Data[15]_i_27_1 [10]),
        .I2(\IP2Bus_Data[15]_i_27_0 [10]),
        .I3(bank11_read[138]),
        .O(\IP2Bus_Data[10]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[10]_i_26 
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .O(\bus2ip_addr_reg_reg[8] ));
  LUT6 #(
    .INIT(64'h000000000000FF07)) 
    \IP2Bus_Data[10]_i_3 
       (.I0(\IP2Bus_Data[10]_i_10_n_0 ),
        .I1(\IP2Bus_Data[13]_i_13_n_0 ),
        .I2(\IP2Bus_Data[10]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(\IP2Bus_Data[10]_i_12_n_0 ),
        .I5(\IP2Bus_Data_reg[3] ),
        .O(\IP2Bus_Data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A8A8A888A)) 
    \IP2Bus_Data[10]_i_4 
       (.I0(\IP2Bus_Data_reg[3] ),
        .I1(\IP2Bus_Data[10]_i_13_n_0 ),
        .I2(\IP2Bus_Data[10]_i_14_n_0 ),
        .I3(\IP2Bus_Data[13]_i_17_n_0 ),
        .I4(\IP2Bus_Data[10]_i_15_n_0 ),
        .I5(\IP2Bus_Data[10]_i_16_n_0 ),
        .O(\IP2Bus_Data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBBBA)) 
    \IP2Bus_Data[10]_i_5 
       (.I0(\IP2Bus_Data_reg[10] ),
        .I1(\IP2Bus_Data[10]_i_18_n_0 ),
        .I2(\IP2Bus_Data[10]_i_19_n_0 ),
        .I3(\IP2Bus_Data[10]_i_20_n_0 ),
        .I4(\IP2Bus_Data[10]_i_21_n_0 ),
        .I5(\IP2Bus_Data_reg[13] ),
        .O(\IP2Bus_Data[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[10]_i_6 
       (.I0(\IP2Bus_Data[25]_i_10_n_0 ),
        .I1(bank0_read[8]),
        .I2(bank0_read[2]),
        .I3(\IP2Bus_Data[15]_i_2_0 [10]),
        .O(\IP2Bus_Data[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF01)) 
    \IP2Bus_Data[10]_i_7 
       (.I0(\IP2Bus_Data[13]_i_27_n_0 ),
        .I1(\IP2Bus_Data[14]_i_43_n_0 ),
        .I2(\IP2Bus_Data[10]_i_22_n_0 ),
        .I3(\IP2Bus_Data_reg[11] ),
        .I4(\IP2Bus_Data[10]_i_23_n_0 ),
        .I5(\IP2Bus_Data[10]_i_24_n_0 ),
        .O(\IP2Bus_Data[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[10]_i_8 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [10]),
        .I2(\IP2Bus_Data[14]_i_36_n_0 ),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data[15]_i_41_0 [10]),
        .O(\IP2Bus_Data[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \IP2Bus_Data[10]_i_9 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\IP2Bus_Data_reg[25]_1 ),
        .I2(\IP2Bus_Data_reg[0] ),
        .I3(axi_RdAck_r_i_7_n_0),
        .I4(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    \IP2Bus_Data[11]_i_1 
       (.I0(\IP2Bus_Data[11]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[7] ),
        .I2(\IP2Bus_Data[11]_i_3_n_0 ),
        .I3(\IP2Bus_Data[11]_i_4_n_0 ),
        .I4(\IP2Bus_Data[11]_i_5_n_0 ),
        .I5(\IP2Bus_Data_reg[7]_0 ),
        .O(got_timeout_reg[11]));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \IP2Bus_Data[11]_i_10 
       (.I0(\IP2Bus_Data[11]_i_23_n_0 ),
        .I1(\IP2Bus_Data_reg[25] ),
        .I2(\IP2Bus_Data[10]_i_9_n_0 ),
        .I3(\IP2Bus_Data[11]_i_2_0 [3]),
        .I4(\IP2Bus_Data[11]_i_24_n_0 ),
        .I5(\IP2Bus_Data[13]_i_28_n_0 ),
        .O(\IP2Bus_Data[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    \IP2Bus_Data[11]_i_11 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(\IP2Bus_Data[11]_i_25_n_0 ),
        .I3(\IP2Bus_Data[11]_i_3_1 [3]),
        .O(\IP2Bus_Data[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h70000000)) 
    \IP2Bus_Data[11]_i_12 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(\IP2Bus_Data[13]_i_36_n_0 ),
        .I3(\IP2Bus_Data[13]_i_35_n_0 ),
        .I4(\IP2Bus_Data[11]_i_26_n_0 ),
        .O(\IP2Bus_Data[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[11]_i_13 
       (.I0(\IP2Bus_Data[15]_i_34_n_0 ),
        .I1(adc1_do_mon[11]),
        .O(\IP2Bus_Data[11]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hD0DDDDDD)) 
    \IP2Bus_Data[11]_i_14 
       (.I0(\IP2Bus_Data[11]_i_3_0 [3]),
        .I1(\IP2Bus_Data[11]_i_27_n_0 ),
        .I2(\IP2Bus_Data[11]_i_28_n_0 ),
        .I3(\IP2Bus_Data[13]_i_33_n_0 ),
        .I4(\IP2Bus_Data[13]_i_32_n_0 ),
        .O(\IP2Bus_Data[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \IP2Bus_Data[11]_i_15 
       (.I0(bank13_read[0]),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[11]),
        .I5(axi_RdAck_r_reg[10]),
        .O(\IP2Bus_Data[11]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \IP2Bus_Data[11]_i_16 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[11]),
        .I2(\IP2Bus_Data[11]_i_4_1 ),
        .I3(adc3_do_mon[11]),
        .O(\IP2Bus_Data[11]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[11]_i_17 
       (.I0(\IP2Bus_Data[15]_i_21_1 [11]),
        .I1(bank15_read[138]),
        .I2(bank15_read[139]),
        .I3(\IP2Bus_Data[15]_i_21_0 [11]),
        .O(\IP2Bus_Data[11]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[11]_i_18 
       (.I0(\IP2Bus_Data[13]_i_16_n_0 ),
        .I1(\IP2Bus_Data[13]_i_37_n_0 ),
        .O(\IP2Bus_Data[11]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[11]_i_19 
       (.I0(\IP2Bus_Data[9]_i_10_n_0 ),
        .I1(\IP2Bus_Data[11]_i_4_0 [3]),
        .O(\IP2Bus_Data[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54555454)) 
    \IP2Bus_Data[11]_i_2 
       (.I0(\IP2Bus_Data[11]_i_6_n_0 ),
        .I1(\IP2Bus_Data[11]_i_7_n_0 ),
        .I2(\IP2Bus_Data_reg[11] ),
        .I3(\IP2Bus_Data[11]_i_8_n_0 ),
        .I4(\IP2Bus_Data[11]_i_9_n_0 ),
        .I5(\IP2Bus_Data[11]_i_10_n_0 ),
        .O(\IP2Bus_Data[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[11]_i_20 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(adc0_do_mon[11]),
        .O(\IP2Bus_Data[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2F0020)) 
    \IP2Bus_Data[11]_i_21 
       (.I0(\IP2Bus_Data[13]_i_43_n_0 ),
        .I1(\IP2Bus_Data[11]_i_30_n_0 ),
        .I2(\IP2Bus_Data[15]_i_48_n_0 ),
        .I3(\IP2Bus_Data[15]_i_47_n_0 ),
        .I4(\IP2Bus_Data[11]_i_31_n_0 ),
        .I5(bank9_read[0]),
        .O(\IP2Bus_Data[11]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[11]_i_23 
       (.I0(\IP2Bus_Data[25]_i_10_n_0 ),
        .I1(\IP2Bus_Data[15]_i_2_0 [11]),
        .I2(bank0_read[2]),
        .O(\IP2Bus_Data[11]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[11]_i_24 
       (.I0(\IP2Bus_Data[15]_i_41_0 [11]),
        .I1(\IP2Bus_Data[13]_i_29_n_0 ),
        .I2(\IP2Bus_Data[14]_i_36_n_0 ),
        .I3(\IP2Bus_Data[15]_i_12_1 [11]),
        .O(\IP2Bus_Data[11]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[11]_i_25 
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .O(\IP2Bus_Data[11]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[11]_i_26 
       (.I0(bank11_read[139]),
        .I1(\IP2Bus_Data[15]_i_27_1 [11]),
        .I2(\IP2Bus_Data[15]_i_27_0 [11]),
        .I3(bank11_read[138]),
        .O(\IP2Bus_Data[11]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[11]_i_27 
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[11]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[11]_i_28 
       (.I0(\IP2Bus_Data[15]_i_32_0 [11]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_32_1 [11]),
        .O(\IP2Bus_Data[11]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[11]_i_29 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\IP2Bus_Data_reg[25]_0 ),
        .O(bank13_read[0]));
  LUT6 #(
    .INIT(64'h2F2020202F202F20)) 
    \IP2Bus_Data[11]_i_3 
       (.I0(\IP2Bus_Data[11]_i_11_n_0 ),
        .I1(\IP2Bus_Data[11]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[2] ),
        .I3(\IP2Bus_Data[11]_i_13_n_0 ),
        .I4(\IP2Bus_Data[11]_i_14_n_0 ),
        .I5(\IP2Bus_Data[11]_i_15_n_0 ),
        .O(\IP2Bus_Data[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[11]_i_30 
       (.I0(bank9_read[139]),
        .I1(\IP2Bus_Data[15]_i_16_0 [11]),
        .I2(STATUS_COMMON[11]),
        .I3(bank9_read[138]),
        .O(\IP2Bus_Data[11]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[11]_i_31 
       (.I0(p_48_in[6]),
        .I1(\bus2ip_addr_reg_reg[8] ),
        .O(\IP2Bus_Data[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hA888AAAA88888888)) 
    \IP2Bus_Data[11]_i_4 
       (.I0(\IP2Bus_Data[13]_i_20_n_0 ),
        .I1(\IP2Bus_Data[11]_i_16_n_0 ),
        .I2(\IP2Bus_Data[11]_i_17_n_0 ),
        .I3(\IP2Bus_Data[11]_i_18_n_0 ),
        .I4(\IP2Bus_Data[11]_i_19_n_0 ),
        .I5(\IP2Bus_Data[13]_i_17_n_0 ),
        .O(\IP2Bus_Data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \IP2Bus_Data[11]_i_5 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(dac1_do_mon[8]),
        .I2(\IP2Bus_Data_reg[13] ),
        .I3(\IP2Bus_Data[11]_i_20_n_0 ),
        .I4(\IP2Bus_Data_reg[0]_0 ),
        .I5(\IP2Bus_Data[11]_i_21_n_0 ),
        .O(\IP2Bus_Data[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF70)) 
    \IP2Bus_Data[11]_i_6 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(dac0_do_mon[11]),
        .I2(\IP2Bus_Data_reg[11] ),
        .I3(\IP2Bus_Data_reg[25] ),
        .I4(\IP2Bus_Data_reg[0] ),
        .O(\IP2Bus_Data[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[11]_i_7 
       (.I0(\IP2Bus_Data[11]_i_2_1 [3]),
        .I1(\IP2Bus_Data[1]_i_2_0 ),
        .I2(\IP2Bus_Data_reg[25]_1 ),
        .I3(\IP2Bus_Data_reg[25]_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I5(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[11]_i_8 
       (.I0(\IP2Bus_Data[15]_i_11_1 [11]),
        .I1(\IP2Bus_Data[12]_i_17_n_0 ),
        .I2(\IP2Bus_Data[14]_i_38_n_0 ),
        .I3(\IP2Bus_Data[15]_i_11_2 [11]),
        .O(\IP2Bus_Data[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[11]_i_9 
       (.I0(\IP2Bus_Data[14]_i_43_n_0 ),
        .I1(\IP2Bus_Data[13]_i_27_n_0 ),
        .O(\IP2Bus_Data[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    \IP2Bus_Data[12]_i_1 
       (.I0(\IP2Bus_Data[12]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[7] ),
        .I2(\IP2Bus_Data[12]_i_3_n_0 ),
        .I3(\IP2Bus_Data[12]_i_4_n_0 ),
        .I4(\IP2Bus_Data[12]_i_5_n_0 ),
        .I5(\IP2Bus_Data_reg[7]_0 ),
        .O(got_timeout_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[12]_i_10 
       (.I0(\IP2Bus_Data[15]_i_34_n_0 ),
        .I1(adc1_do_mon[12]),
        .O(\IP2Bus_Data[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[12]_i_11 
       (.I0(bank13_read[139]),
        .I1(\IP2Bus_Data[15]_i_32_1 [12]),
        .I2(bank13_read[138]),
        .I3(\IP2Bus_Data[15]_i_32_0 [12]),
        .I4(\IP2Bus_Data_reg[7]_1 ),
        .O(\IP2Bus_Data[12]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[12]_i_12 
       (.I0(bank11_read[139]),
        .I1(\IP2Bus_Data[15]_i_27_1 [12]),
        .I2(\IP2Bus_Data[15]_i_27_0 [12]),
        .I3(bank11_read[138]),
        .O(\IP2Bus_Data[12]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h5D7F7F7F)) 
    \IP2Bus_Data[12]_i_13 
       (.I0(\IP2Bus_Data[13]_i_37_n_0 ),
        .I1(bank15_read[138]),
        .I2(\IP2Bus_Data[15]_i_21_1 [12]),
        .I3(\IP2Bus_Data[15]_i_21_0 [12]),
        .I4(bank15_read[139]),
        .O(\IP2Bus_Data[12]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \IP2Bus_Data[12]_i_15 
       (.I0(adc0_do_mon[12]),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_r_reg[9]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_read_req_r_reg_9),
        .O(\IP2Bus_Data[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFFFFFFFDFFF)) 
    \IP2Bus_Data[12]_i_16 
       (.I0(\IP2Bus_Data[15]_i_48_n_0 ),
        .I1(\IP2Bus_Data[15]_i_47_n_0 ),
        .I2(\IP2Bus_Data[15]_i_16_0 [12]),
        .I3(bank9_read[139]),
        .I4(bank9_read[138]),
        .I5(STATUS_COMMON[12]),
        .O(\IP2Bus_Data[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \IP2Bus_Data[12]_i_17 
       (.I0(axi_RdAck_r_reg[6]),
        .I1(\IP2Bus_Data[14]_i_35_0 ),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(\IP2Bus_Data_reg[20]_0 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .O(\IP2Bus_Data[12]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[12]_i_18 
       (.I0(\IP2Bus_Data[15]_i_12_1 [12]),
        .I1(\IP2Bus_Data[14]_i_36_n_0 ),
        .I2(\IP2Bus_Data[13]_i_29_n_0 ),
        .I3(\IP2Bus_Data[15]_i_41_0 [12]),
        .O(\IP2Bus_Data[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \IP2Bus_Data[12]_i_2 
       (.I0(dac0_do_mon[12]),
        .I1(\IP2Bus_Data[14]_i_14_n_0 ),
        .I2(\IP2Bus_Data[12]_i_6_n_0 ),
        .I3(\IP2Bus_Data[12]_i_7_n_0 ),
        .I4(\IP2Bus_Data_reg[12] ),
        .I5(\IP2Bus_Data[12]_i_9_n_0 ),
        .O(\IP2Bus_Data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    \IP2Bus_Data[12]_i_3 
       (.I0(\IP2Bus_Data[12]_i_10_n_0 ),
        .I1(\IP2Bus_Data[12]_i_11_n_0 ),
        .I2(\IP2Bus_Data[13]_i_13_n_0 ),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(\IP2Bus_Data[12]_i_12_n_0 ),
        .I5(\IP2Bus_Data[13]_i_14_n_0 ),
        .O(\IP2Bus_Data[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0080F0F0)) 
    \IP2Bus_Data[12]_i_4 
       (.I0(\IP2Bus_Data[13]_i_16_n_0 ),
        .I1(\IP2Bus_Data[13]_i_17_n_0 ),
        .I2(\IP2Bus_Data[13]_i_20_n_0 ),
        .I3(\IP2Bus_Data[12]_i_13_n_0 ),
        .I4(\IP2Bus_Data_reg[12]_0 ),
        .O(\IP2Bus_Data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h444444444FFF4F4F)) 
    \IP2Bus_Data[12]_i_5 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(dac1_do_mon[9]),
        .I2(\IP2Bus_Data[12]_i_15_n_0 ),
        .I3(\IP2Bus_Data[12]_i_16_n_0 ),
        .I4(\IP2Bus_Data[13]_i_24_n_0 ),
        .I5(\IP2Bus_Data_reg[13] ),
        .O(\IP2Bus_Data[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[12]_i_6 
       (.I0(\IP2Bus_Data[15]_i_11_2 [12]),
        .I1(\IP2Bus_Data[14]_i_38_n_0 ),
        .I2(\IP2Bus_Data[12]_i_17_n_0 ),
        .I3(\IP2Bus_Data[15]_i_11_1 [12]),
        .O(\IP2Bus_Data[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[12]_i_7 
       (.I0(\IP2Bus_Data[13]_i_26_n_0 ),
        .I1(\IP2Bus_Data[13]_i_27_n_0 ),
        .O(\IP2Bus_Data[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h800080FF80008000)) 
    \IP2Bus_Data[12]_i_9 
       (.I0(bank0_read[2]),
        .I1(\IP2Bus_Data[25]_i_10_n_0 ),
        .I2(\IP2Bus_Data[15]_i_2_0 [12]),
        .I3(\IP2Bus_Data_reg[25] ),
        .I4(\IP2Bus_Data[12]_i_18_n_0 ),
        .I5(\IP2Bus_Data[13]_i_28_n_0 ),
        .O(\IP2Bus_Data[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    \IP2Bus_Data[13]_i_1 
       (.I0(\IP2Bus_Data[13]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[7] ),
        .I2(\IP2Bus_Data[13]_i_4_n_0 ),
        .I3(\IP2Bus_Data[13]_i_5_n_0 ),
        .I4(\IP2Bus_Data[13]_i_6_n_0 ),
        .I5(\IP2Bus_Data_reg[7]_0 ),
        .O(got_timeout_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \IP2Bus_Data[13]_i_10 
       (.I0(bank0_read[8]),
        .I1(\IP2Bus_Data[15]_i_2_0 [13]),
        .I2(bank0_read[2]),
        .O(\IP2Bus_Data[13]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[13]_i_11 
       (.I0(\IP2Bus_Data[15]_i_34_n_0 ),
        .I1(adc1_do_mon[13]),
        .O(\IP2Bus_Data[13]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[13]_i_12 
       (.I0(bank13_read[139]),
        .I1(\IP2Bus_Data[15]_i_32_1 [13]),
        .I2(bank13_read[138]),
        .I3(\IP2Bus_Data[15]_i_32_0 [13]),
        .I4(\IP2Bus_Data_reg[7]_1 ),
        .O(\IP2Bus_Data[13]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[13]_i_13 
       (.I0(\IP2Bus_Data[13]_i_32_n_0 ),
        .I1(\IP2Bus_Data[13]_i_33_n_0 ),
        .I2(\IP2Bus_Data[13]_i_34_n_0 ),
        .O(\IP2Bus_Data[13]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[13]_i_14 
       (.I0(\IP2Bus_Data[13]_i_35_n_0 ),
        .I1(\IP2Bus_Data[13]_i_36_n_0 ),
        .I2(\IP2Bus_Data[15]_i_66_n_0 ),
        .O(\IP2Bus_Data[13]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[13]_i_15 
       (.I0(\IP2Bus_Data[15]_i_27_0 [13]),
        .I1(bank11_read[138]),
        .I2(bank11_read[139]),
        .I3(\IP2Bus_Data[15]_i_27_1 [13]),
        .O(\IP2Bus_Data[13]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[13]_i_16 
       (.I0(\IP2Bus_Data[15]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_64_n_0 ),
        .I2(\IP2Bus_Data[3]_i_16_n_0 ),
        .O(\IP2Bus_Data[13]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00202020)) 
    \IP2Bus_Data[13]_i_17 
       (.I0(axi_RdAck_r_reg[13]),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_timeout_en_reg),
        .I3(\IP2Bus_Data_reg[25]_0 ),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[13]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h5D7F7F7F)) 
    \IP2Bus_Data[13]_i_18 
       (.I0(\IP2Bus_Data[13]_i_37_n_0 ),
        .I1(bank15_read[138]),
        .I2(\IP2Bus_Data[15]_i_21_1 [13]),
        .I3(\IP2Bus_Data[15]_i_21_0 [13]),
        .I4(bank15_read[139]),
        .O(\IP2Bus_Data[13]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[13]_i_19 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[12]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ),
        .I3(adc3_do_mon[12]),
        .O(\IP2Bus_Data[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \IP2Bus_Data[13]_i_2 
       (.I0(\IP2Bus_Data[13]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[0] ),
        .I2(\IP2Bus_Data_reg[25] ),
        .I3(\IP2Bus_Data[13]_i_9_n_0 ),
        .I4(\IP2Bus_Data[14]_i_8_n_0 ),
        .I5(\IP2Bus_Data[13]_i_10_n_0 ),
        .O(\IP2Bus_Data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0180010000800100)) 
    \IP2Bus_Data[13]_i_20 
       (.I0(axi_RdAck_r_reg[11]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_RdAck_r_reg[9]),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \IP2Bus_Data[13]_i_21 
       (.I0(axi_RdAck_r_reg[12]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_RdAck_r_reg[9]),
        .I5(Bus2IP_RdCE),
        .O(\bus2ip_addr_reg_reg[16] ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \IP2Bus_Data[13]_i_22 
       (.I0(adc0_do_mon[13]),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[9]),
        .I4(axi_read_req_r_reg_9),
        .O(\IP2Bus_Data[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFFFFFFFDFFF)) 
    \IP2Bus_Data[13]_i_23 
       (.I0(\IP2Bus_Data[15]_i_48_n_0 ),
        .I1(\IP2Bus_Data[15]_i_47_n_0 ),
        .I2(\IP2Bus_Data[15]_i_16_0 [13]),
        .I3(bank9_read[139]),
        .I4(bank9_read[138]),
        .I5(STATUS_COMMON[13]),
        .O(\IP2Bus_Data[13]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[13]_i_24 
       (.I0(\IP2Bus_Data[13]_i_43_n_0 ),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(bank9_read[0]),
        .O(\IP2Bus_Data[13]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[13]_i_25 
       (.I0(\IP2Bus_Data[15]_i_11_1 [13]),
        .I1(\IP2Bus_Data[12]_i_17_n_0 ),
        .I2(\IP2Bus_Data[14]_i_38_n_0 ),
        .I3(\IP2Bus_Data[15]_i_11_2 [13]),
        .O(\IP2Bus_Data[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \IP2Bus_Data[13]_i_26 
       (.I0(\IP2Bus_Data[1]_i_19_n_0 ),
        .I1(axi_RdAck_r_reg[13]),
        .I2(axi_RdAck_r_reg[9]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(axi_RdAck_r_reg[12]),
        .O(\IP2Bus_Data[13]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEFE)) 
    \IP2Bus_Data[13]_i_27 
       (.I0(\IP2Bus_Data[14]_i_42_n_0 ),
        .I1(\IP2Bus_Data[15]_i_35_n_0 ),
        .I2(\IP2Bus_Data[13]_i_44_n_0 ),
        .I3(\IP2Bus_Data[13]_i_45_n_0 ),
        .I4(\IP2Bus_Data[13]_i_46_n_0 ),
        .O(\IP2Bus_Data[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \IP2Bus_Data[13]_i_28 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[13]_i_47_n_0 ),
        .I2(\IP2Bus_Data[13]_i_48_n_0 ),
        .I3(\IP2Bus_Data[13]_i_49_n_0 ),
        .I4(\IP2Bus_Data[15]_i_42_n_0 ),
        .I5(\IP2Bus_Data[15]_i_45_n_0 ),
        .O(\IP2Bus_Data[13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \IP2Bus_Data[13]_i_29 
       (.I0(axi_RdAck_r_reg[6]),
        .I1(\IP2Bus_Data[14]_i_35_0 ),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(\IP2Bus_Data_reg[20]_0 ),
        .I5(axi_RdAck_r_i_7_n_0),
        .O(\IP2Bus_Data[13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[13]_i_30 
       (.I0(axi_RdAck_r_reg[10]),
        .I1(\IP2Bus_Data[4]_i_38_2 ),
        .I2(axi_read_req_r_i_2__6_n_0),
        .I3(\IP2Bus_Data_reg[20]_0 ),
        .I4(\IP2Bus_Data[2]_i_28_1 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank13_read[139]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[13]_i_31 
       (.I0(axi_RdAck_r_reg[10]),
        .I1(\IP2Bus_Data[4]_i_38_2 ),
        .I2(axi_read_req_r_i_2__6_n_0),
        .I3(\IP2Bus_Data_reg[20]_0 ),
        .I4(\IP2Bus_Data[4]_i_5_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank13_read[138]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \IP2Bus_Data[13]_i_32 
       (.I0(\IP2Bus_Data[13]_i_50_n_0 ),
        .I1(\IP2Bus_Data[15]_i_73_n_0 ),
        .I2(bank13_read[135]),
        .I3(\IP2Bus_Data[13]_i_51_n_0 ),
        .O(\IP2Bus_Data[13]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[13]_i_33 
       (.I0(\IP2Bus_Data[4]_i_38_n_0 ),
        .I1(\IP2Bus_Data[15]_i_75_n_0 ),
        .I2(bank13_read[129]),
        .O(\IP2Bus_Data[13]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \IP2Bus_Data[13]_i_34 
       (.I0(\IP2Bus_Data[1]_i_16_0 ),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_RdAck_r_reg[10]),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .I5(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[13]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h000A020A00000000)) 
    \IP2Bus_Data[13]_i_35 
       (.I0(\IP2Bus_Data[13]_i_53_n_0 ),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[15]_3 ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(\adc3_slice3_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[15]_i_70_n_0 ),
        .O(\IP2Bus_Data[13]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \IP2Bus_Data[13]_i_36 
       (.I0(\IP2Bus_Data[15]_i_65_n_0 ),
        .I1(\IP2Bus_Data[15]_i_67_n_0 ),
        .I2(\IP2Bus_Data[15]_i_29_n_0 ),
        .O(\IP2Bus_Data[13]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hAAAAAA80)) 
    \IP2Bus_Data[13]_i_37 
       (.I0(\IP2Bus_Data[13]_i_54_n_0 ),
        .I1(\adc3_fifo_disable_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(bank15_read[139]),
        .I4(bank15_read[138]),
        .O(\IP2Bus_Data[13]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[13]_i_38 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_10),
        .I2(axi_read_req_r_reg_11),
        .I3(\IP2Bus_Data_reg[20]_0 ),
        .I4(\IP2Bus_Data[4]_i_5_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank15_read[138]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[13]_i_39 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank15_read[139]));
  LUT6 #(
    .INIT(64'h0000FF8AFF8AFF8A)) 
    \IP2Bus_Data[13]_i_4 
       (.I0(\IP2Bus_Data[13]_i_11_n_0 ),
        .I1(\IP2Bus_Data[13]_i_12_n_0 ),
        .I2(\IP2Bus_Data[13]_i_13_n_0 ),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(\IP2Bus_Data[13]_i_14_n_0 ),
        .I5(\IP2Bus_Data[13]_i_15_n_0 ),
        .O(\IP2Bus_Data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \IP2Bus_Data[13]_i_40 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[13]),
        .I5(axi_RdAck_r_reg[9]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[13]_i_41 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank9_read[139]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[13]_i_42 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(\IP2Bus_Data[0]_i_36_0 ),
        .O(bank9_read[138]));
  LUT6 #(
    .INIT(64'h0000000077777470)) 
    \IP2Bus_Data[13]_i_43 
       (.I0(axi_read_req_r_reg_8),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(bank9_read[139]),
        .I3(\adc3_fifo_disable_reg[0] ),
        .I4(bank9_read[138]),
        .I5(\IP2Bus_Data[14]_i_68_n_0 ),
        .O(\IP2Bus_Data[13]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFFFFFFFFF)) 
    \IP2Bus_Data[13]_i_44 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(\IP2Bus_Data[14]_i_35_0 ),
        .I4(\IP2Bus_Data_reg[20]_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(\IP2Bus_Data[13]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF000200)) 
    \IP2Bus_Data[13]_i_45 
       (.I0(\dac1_slice3_fast_sd_reg[0] ),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I4(\adc3_cmn_en_reg[0] ),
        .I5(\adc3_fifo_disable_reg[0] ),
        .O(\IP2Bus_Data[13]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \IP2Bus_Data[13]_i_46 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(\dac1_slice3_fast_sd_reg[0] ),
        .O(\IP2Bus_Data[13]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \IP2Bus_Data[13]_i_47 
       (.I0(\dac1_slice3_fast_sd_reg[0] ),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_i_7_n_0),
        .O(\IP2Bus_Data[13]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF000200)) 
    \IP2Bus_Data[13]_i_48 
       (.I0(\dac1_slice3_fast_sd_reg[0] ),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_i_7_n_0),
        .I4(\adc3_cmn_en_reg[0] ),
        .I5(\adc3_fifo_disable_reg[0] ),
        .O(\IP2Bus_Data[13]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \IP2Bus_Data[13]_i_49 
       (.I0(axi_RdAck_r_i_7_n_0),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(\IP2Bus_Data[14]_i_35_0 ),
        .I4(\IP2Bus_Data_reg[20]_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(\IP2Bus_Data[13]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hFF080000)) 
    \IP2Bus_Data[13]_i_5 
       (.I0(\IP2Bus_Data[13]_i_16_n_0 ),
        .I1(\IP2Bus_Data[13]_i_17_n_0 ),
        .I2(\IP2Bus_Data[13]_i_18_n_0 ),
        .I3(\IP2Bus_Data[13]_i_19_n_0 ),
        .I4(\IP2Bus_Data[13]_i_20_n_0 ),
        .O(\IP2Bus_Data[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \IP2Bus_Data[13]_i_50 
       (.I0(bank13_read[138]),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\adc3_fifo_disable_reg[0] ),
        .O(\IP2Bus_Data[13]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \IP2Bus_Data[13]_i_51 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_7),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[13]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'hEEEA)) 
    \IP2Bus_Data[13]_i_53 
       (.I0(bank11_read[138]),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\adc3_fifo_disable_reg[0] ),
        .O(\IP2Bus_Data[13]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h0F1F)) 
    \IP2Bus_Data[13]_i_54 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_7),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[13]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h444444444FFF4F4F)) 
    \IP2Bus_Data[13]_i_6 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(dac1_do_mon[10]),
        .I2(\IP2Bus_Data[13]_i_22_n_0 ),
        .I3(\IP2Bus_Data[13]_i_23_n_0 ),
        .I4(\IP2Bus_Data[13]_i_24_n_0 ),
        .I5(\IP2Bus_Data_reg[13] ),
        .O(\IP2Bus_Data[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7F7F007F7F)) 
    \IP2Bus_Data[13]_i_8 
       (.I0(dac0_do_mon[13]),
        .I1(\IP2Bus_Data_reg[11] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I3(\IP2Bus_Data[13]_i_25_n_0 ),
        .I4(\IP2Bus_Data[13]_i_26_n_0 ),
        .I5(\IP2Bus_Data[13]_i_27_n_0 ),
        .O(\IP2Bus_Data[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008AA0808)) 
    \IP2Bus_Data[13]_i_9 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_41_0 [13]),
        .I2(\IP2Bus_Data[13]_i_29_n_0 ),
        .I3(\IP2Bus_Data[14]_i_36_n_0 ),
        .I4(\IP2Bus_Data[15]_i_12_1 [13]),
        .I5(\IP2Bus_Data_reg[25] ),
        .O(\IP2Bus_Data[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[14]_i_1 
       (.I0(\IP2Bus_Data[14]_i_2_n_0 ),
        .I1(\IP2Bus_Data[14]_i_3_n_0 ),
        .I2(\IP2Bus_Data[14]_i_4_n_0 ),
        .I3(\IP2Bus_Data[14]_i_5_n_0 ),
        .I4(\IP2Bus_Data[14]_i_6_n_0 ),
        .I5(\IP2Bus_Data[14]_i_7_n_0 ),
        .O(got_timeout_reg[14]));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \IP2Bus_Data[14]_i_10 
       (.I0(\IP2Bus_Data[15]_i_42_n_0 ),
        .I1(\IP2Bus_Data[14]_i_35_n_0 ),
        .I2(\IP2Bus_Data[15]_i_12_1 [14]),
        .I3(\IP2Bus_Data[14]_i_36_n_0 ),
        .O(\IP2Bus_Data[14]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \IP2Bus_Data[14]_i_12 
       (.I0(\IP2Bus_Data[15]_i_35_n_0 ),
        .I1(\IP2Bus_Data[14]_i_37_n_0 ),
        .I2(\IP2Bus_Data[15]_i_11_2 [14]),
        .I3(\IP2Bus_Data[14]_i_38_n_0 ),
        .O(\IP2Bus_Data[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[14]_i_13 
       (.I0(\IP2Bus_Data[14]_i_39_n_0 ),
        .I1(\IP2Bus_Data[14]_i_40_n_0 ),
        .I2(\IP2Bus_Data[14]_i_41_n_0 ),
        .I3(\IP2Bus_Data_reg[11] ),
        .I4(\IP2Bus_Data[14]_i_42_n_0 ),
        .I5(\IP2Bus_Data[14]_i_43_n_0 ),
        .O(\IP2Bus_Data[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \IP2Bus_Data[14]_i_14 
       (.I0(axi_RdAck_r_reg[11]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_RdAck_r_reg[9]),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[14]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[14]_i_15 
       (.I0(\IP2Bus_Data_reg[7] ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac1_do_mon[11]),
        .O(\IP2Bus_Data[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBABAAAAAAAA)) 
    \IP2Bus_Data[14]_i_16 
       (.I0(\IP2Bus_Data[14]_i_44_n_0 ),
        .I1(\IP2Bus_Data[14]_i_45_n_0 ),
        .I2(\IP2Bus_Data[14]_i_46_n_0 ),
        .I3(\IP2Bus_Data[14]_i_47_n_0 ),
        .I4(\IP2Bus_Data[14]_i_48_n_0 ),
        .I5(\IP2Bus_Data[15]_i_48_n_0 ),
        .O(\IP2Bus_Data[14]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[14]_i_17 
       (.I0(bank9_read[0]),
        .I1(\IP2Bus_Data[15]_i_47_n_0 ),
        .O(\IP2Bus_Data[14]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hAABF)) 
    \IP2Bus_Data[14]_i_19 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(adc0_do_mon[14]),
        .I3(\IP2Bus_Data_reg[0]_0 ),
        .O(\IP2Bus_Data[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA00CA00)) 
    \IP2Bus_Data[14]_i_2 
       (.I0(bank0_read[8]),
        .I1(\IP2Bus_Data[15]_i_2_0 [14]),
        .I2(bank0_read[2]),
        .I3(\IP2Bus_Data[14]_i_8_n_0 ),
        .I4(\IP2Bus_Data[14]_i_9_n_0 ),
        .I5(\IP2Bus_Data[14]_i_10_n_0 ),
        .O(\IP2Bus_Data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF100F1FFFFFFFF)) 
    \IP2Bus_Data[14]_i_20 
       (.I0(\IP2Bus_Data[14]_i_49_n_0 ),
        .I1(\IP2Bus_Data[15]_i_56_n_0 ),
        .I2(\IP2Bus_Data[14]_i_50_n_0 ),
        .I3(bank15_read[135]),
        .I4(\IP2Bus_Data[15]_i_5_0 [2]),
        .I5(\IP2Bus_Data[15]_i_60_n_0 ),
        .O(\IP2Bus_Data[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0CFF1DDD0CFF0CCC)) 
    \IP2Bus_Data[14]_i_21 
       (.I0(\IP2Bus_Data[14]_i_5_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ),
        .I2(adc31_irq_sync[1]),
        .I3(\IP2Bus_Data[15]_i_5_1 [2]),
        .I4(bank15_read[133]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .O(\IP2Bus_Data[14]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hFFFF3BFF)) 
    \IP2Bus_Data[14]_i_22 
       (.I0(\IP2Bus_Data[14]_i_52_n_0 ),
        .I1(\IP2Bus_Data[13]_i_17_n_0 ),
        .I2(\IP2Bus_Data[15]_i_23_n_0 ),
        .I3(\IP2Bus_Data[15]_i_64_n_0 ),
        .I4(\IP2Bus_Data[3]_i_16_n_0 ),
        .O(\IP2Bus_Data[14]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h7F007F7F)) 
    \IP2Bus_Data[14]_i_23 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(adc3_do_mon[13]),
        .I2(\IP2Bus_Data[11]_i_4_1 ),
        .I3(\bus2ip_addr_reg_reg[17] ),
        .I4(adc2_do_mon[13]),
        .O(\IP2Bus_Data[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hF5F0FFF05540FF40)) 
    \IP2Bus_Data[14]_i_24 
       (.I0(\IP2Bus_Data[15]_i_6_0 [2]),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\bus2ip_addr_reg_reg[15]_2 ),
        .I4(adc10_irq_sync[1]),
        .I5(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8777000000000)) 
    \IP2Bus_Data[14]_i_25 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .I2(\IP2Bus_Data[14]_i_53_n_0 ),
        .I3(\IP2Bus_Data[14]_i_54_n_0 ),
        .I4(\IP2Bus_Data[15]_i_6_1 [2]),
        .I5(\IP2Bus_Data[15]_i_70_n_0 ),
        .O(\IP2Bus_Data[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF300D111F300C000)) 
    \IP2Bus_Data[14]_i_26 
       (.I0(\IP2Bus_Data[14]_i_6_0 ),
        .I1(\bus2ip_addr_reg_reg[14]_3 ),
        .I2(adc11_irq_sync[1]),
        .I3(\IP2Bus_Data[15]_i_6_2 [2]),
        .I4(bank11_read[133]),
        .I5(\bus2ip_addr_reg_reg[14]_4 ),
        .O(\IP2Bus_Data[14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABBBBAAAAAAAA)) 
    \IP2Bus_Data[14]_i_27 
       (.I0(\IP2Bus_Data[15]_i_75_n_0 ),
        .I1(\IP2Bus_Data[15]_i_73_n_0 ),
        .I2(\IP2Bus_Data[15]_i_31_0 [2]),
        .I3(adc21_irq_sync[1]),
        .I4(\bus2ip_addr_reg_reg[15]_0 [1]),
        .I5(\IP2Bus_Data[14]_i_56_n_0 ),
        .O(\IP2Bus_Data[14]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hF0EE0000)) 
    \IP2Bus_Data[14]_i_28 
       (.I0(\IP2Bus_Data[14]_i_57_n_0 ),
        .I1(\IP2Bus_Data[14]_i_58_n_0 ),
        .I2(\IP2Bus_Data[15]_i_31_1 [2]),
        .I3(bank13_read[135]),
        .I4(\IP2Bus_Data[15]_i_73_n_0 ),
        .O(\IP2Bus_Data[14]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBBBFBFFFFBBFB)) 
    \IP2Bus_Data[14]_i_29 
       (.I0(\IP2Bus_Data[15]_i_79_n_0 ),
        .I1(\IP2Bus_Data[11]_i_15_n_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_0 [0]),
        .I3(adc20_irq_sync[1]),
        .I4(\IP2Bus_Data[15]_i_75_n_0 ),
        .I5(\IP2Bus_Data[15]_i_7_0 [2]),
        .O(\IP2Bus_Data[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    \IP2Bus_Data[14]_i_3 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data_reg[0] ),
        .I2(\IP2Bus_Data[14]_i_12_n_0 ),
        .I3(\IP2Bus_Data[14]_i_13_n_0 ),
        .I4(\IP2Bus_Data[14]_i_14_n_0 ),
        .I5(dac0_do_mon[14]),
        .O(\IP2Bus_Data[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[14]_i_30 
       (.I0(\IP2Bus_Data[15]_i_45_n_0 ),
        .I1(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    \IP2Bus_Data[14]_i_31 
       (.I0(\IP2Bus_Data[14]_i_59_n_0 ),
        .I1(axi_read_req_r_reg_3),
        .I2(axi_RdAck_r_i_7_n_0),
        .I3(dac00_irq_sync[0]),
        .I4(\IP2Bus_Data[15]_i_43_0 [0]),
        .I5(\IP2Bus_Data_reg[25] ),
        .O(\IP2Bus_Data[14]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[14]_i_32 
       (.I0(axi_read_req_r_reg_3),
        .I1(axi_RdAck_r_i_7_n_0),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(axi_read_req_r_reg_4),
        .O(\IP2Bus_Data[14]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \IP2Bus_Data[14]_i_33 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_read_req_r_reg_8),
        .O(bank1_read[133]));
  LUT6 #(
    .INIT(64'hBBFFFFFFB3FFFFFF)) 
    \IP2Bus_Data[14]_i_34 
       (.I0(\IP2Bus_Data[15]_i_46_0 [0]),
        .I1(axi_read_req_r_reg_8),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_RdAck_r_i_7_n_0),
        .I5(dac02_irq_sync[0]),
        .O(\IP2Bus_Data[14]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hC0F0C0F0C0AAC000)) 
    \IP2Bus_Data[14]_i_35 
       (.I0(\IP2Bus_Data[15]_i_41_0 [14]),
        .I1(dac03_irq_sync[0]),
        .I2(\IP2Bus_Data[15]_i_41_1 [0]),
        .I3(bank1_read[136]),
        .I4(bank1_read[138]),
        .I5(bank1_read[137]),
        .O(\IP2Bus_Data[14]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[14]_i_36 
       (.I0(axi_RdAck_r_reg[6]),
        .I1(\IP2Bus_Data[14]_i_35_0 ),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(\IP2Bus_Data_reg[20]_0 ),
        .I5(axi_RdAck_r_i_7_n_0),
        .O(\IP2Bus_Data[14]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hF300F300E222C000)) 
    \IP2Bus_Data[14]_i_37 
       (.I0(\IP2Bus_Data[15]_i_11_1 [14]),
        .I1(bank3_read[136]),
        .I2(dac13_irq_sync[0]),
        .I3(\IP2Bus_Data[15]_i_11_3 [0]),
        .I4(bank3_read[138]),
        .I5(bank3_read[137]),
        .O(\IP2Bus_Data[14]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[14]_i_38 
       (.I0(axi_RdAck_r_reg[6]),
        .I1(\IP2Bus_Data_reg[20]_0 ),
        .I2(\IP2Bus_Data[14]_i_35_0 ),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .O(\IP2Bus_Data[14]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0CFF0CFF1DDD0CCC)) 
    \IP2Bus_Data[14]_i_39 
       (.I0(\IP2Bus_Data[14]_i_13_0 ),
        .I1(bank3_read[130]),
        .I2(dac10_irq_sync[0]),
        .I3(\IP2Bus_Data[15]_i_11_0 [0]),
        .I4(bank3_read[132]),
        .I5(bank3_read[131]),
        .O(\IP2Bus_Data[14]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBABAAAA)) 
    \IP2Bus_Data[14]_i_4 
       (.I0(\IP2Bus_Data[15]_i_4_n_0 ),
        .I1(\IP2Bus_Data[14]_i_15_n_0 ),
        .I2(\IP2Bus_Data[14]_i_16_n_0 ),
        .I3(\IP2Bus_Data[14]_i_17_n_0 ),
        .I4(\IP2Bus_Data_reg[0]_0 ),
        .I5(\IP2Bus_Data[14]_i_19_n_0 ),
        .O(\IP2Bus_Data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0707030000000000)) 
    \IP2Bus_Data[14]_i_40 
       (.I0(dac12_irq_sync[0]),
        .I1(\IP2Bus_Data[15]_i_40_1 [0]),
        .I2(\IP2Bus_Data[14]_i_67_n_0 ),
        .I3(\adc3_slice2_irq_en_reg[2] ),
        .I4(axi_read_req_r_reg_5),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .O(\IP2Bus_Data[14]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \IP2Bus_Data[14]_i_41 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_3),
        .I2(axi_read_req_r_reg_4),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I4(\adc3_slice1_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[15]_i_40_0 [0]),
        .O(\IP2Bus_Data[14]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[14]_i_42 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\IP2Bus_Data[2]_i_11_0 ),
        .O(\IP2Bus_Data[14]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \IP2Bus_Data[14]_i_43 
       (.I0(axi_RdAck_r_reg[12]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_RdAck_r_reg[9]),
        .I4(axi_RdAck_r_reg[13]),
        .I5(\IP2Bus_Data[1]_i_19_n_0 ),
        .O(\IP2Bus_Data[14]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A2008000)) 
    \IP2Bus_Data[14]_i_44 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_3),
        .I2(adc00_irq_sync[1]),
        .I3(\IP2Bus_Data[15]_i_3_0 [2]),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .I5(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[14]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h2A00AA00)) 
    \IP2Bus_Data[14]_i_45 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_read_req_r_reg_8),
        .I4(\IP2Bus_Data[15]_i_16_1 [2]),
        .O(\IP2Bus_Data[14]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[14]_i_46 
       (.I0(\IP2Bus_Data[14]_i_68_n_0 ),
        .I1(\IP2Bus_Data[15]_i_16_0 [14]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(STATUS_COMMON[14]),
        .O(\IP2Bus_Data[14]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAAA0A8A0A2A0A0A0)) 
    \IP2Bus_Data[14]_i_47 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_7),
        .I2(\adc3_slice2_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[15]_i_16_4 [2]),
        .I4(\adc3_slice3_irq_en_reg[2] ),
        .I5(adc03_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hF300E222F300C000)) 
    \IP2Bus_Data[14]_i_48 
       (.I0(\IP2Bus_Data[14]_i_16_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ),
        .I2(adc01_irq_sync[1]),
        .I3(\IP2Bus_Data[15]_i_16_2 [2]),
        .I4(bank9_read[133]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ),
        .O(\IP2Bus_Data[14]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[14]_i_49 
       (.I0(\IP2Bus_Data[15]_i_21_1 [14]),
        .I1(bank15_read[138]),
        .I2(bank15_read[139]),
        .I3(\IP2Bus_Data[15]_i_21_0 [14]),
        .O(\IP2Bus_Data[14]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h000022A2AAAAAAAA)) 
    \IP2Bus_Data[14]_i_5 
       (.I0(\IP2Bus_Data_reg[3] ),
        .I1(\IP2Bus_Data[15]_i_23_n_0 ),
        .I2(\IP2Bus_Data[14]_i_20_n_0 ),
        .I3(\IP2Bus_Data[14]_i_21_n_0 ),
        .I4(\IP2Bus_Data[14]_i_22_n_0 ),
        .I5(\IP2Bus_Data[14]_i_23_n_0 ),
        .O(\IP2Bus_Data[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[14]_i_50 
       (.I0(\IP2Bus_Data[15]_i_21_2 [2]),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(\bus2ip_addr_reg_reg[11]_1 ),
        .I4(adc33_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hBA3FBF3FFFFFFFFF)) 
    \IP2Bus_Data[14]_i_52 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(adc30_irq_sync[1]),
        .I2(\bus2ip_addr_reg_reg[11]_0 ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[15]_i_24_0 [2]),
        .O(\IP2Bus_Data[14]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[14]_i_53 
       (.I0(\IP2Bus_Data[15]_i_27_2 [2]),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\bus2ip_addr_reg_reg[15]_3 ),
        .I4(adc13_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[14]_i_54 
       (.I0(\IP2Bus_Data[15]_i_91_n_0 ),
        .I1(\IP2Bus_Data[15]_i_27_1 [14]),
        .I2(bank11_read[139]),
        .I3(bank11_read[138]),
        .I4(\IP2Bus_Data[15]_i_27_0 [14]),
        .O(\IP2Bus_Data[14]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF800080)) 
    \IP2Bus_Data[14]_i_56 
       (.I0(\bus2ip_addr_reg_reg[15]_0 [2]),
        .I1(\IP2Bus_Data[15]_i_31_1 [2]),
        .I2(adc22_irq_sync[0]),
        .I3(bank13_read[133]),
        .I4(\IP2Bus_Data[15]_i_31_0 [2]),
        .I5(\bus2ip_addr_reg_reg[15]_0 [1]),
        .O(\IP2Bus_Data[14]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hA2800000)) 
    \IP2Bus_Data[14]_i_57 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg_7),
        .I2(adc23_irq_sync[1]),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .I4(\IP2Bus_Data[15]_i_32_2 [2]),
        .O(\IP2Bus_Data[14]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[14]_i_58 
       (.I0(\IP2Bus_Data[15]_i_93_n_0 ),
        .I1(\IP2Bus_Data[15]_i_32_1 [14]),
        .I2(bank13_read[139]),
        .I3(bank13_read[138]),
        .I4(\IP2Bus_Data[15]_i_32_0 [14]),
        .O(\IP2Bus_Data[14]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0000100050501000)) 
    \IP2Bus_Data[14]_i_59 
       (.I0(axi_read_req_r_reg_3),
        .I1(\IP2Bus_Data[14]_i_31_0 ),
        .I2(axi_RdAck_r_i_7_n_0),
        .I3(axi_read_req_r_reg_4),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[15]_i_43_0 [0]),
        .O(\IP2Bus_Data[14]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h11111110FFFFFFFF)) 
    \IP2Bus_Data[14]_i_6 
       (.I0(\IP2Bus_Data[15]_i_26_n_0 ),
        .I1(\IP2Bus_Data[14]_i_24_n_0 ),
        .I2(\IP2Bus_Data[14]_i_25_n_0 ),
        .I3(\IP2Bus_Data[14]_i_26_n_0 ),
        .I4(\IP2Bus_Data[15]_i_29_n_0 ),
        .I5(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[14]_i_60 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(axi_read_req_r_reg_12),
        .I3(\IP2Bus_Data[14]_i_35_0 ),
        .I4(\IP2Bus_Data_reg[20]_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank1_read[136]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[14]_i_61 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(\IP2Bus_Data_reg[20]_0 ),
        .I3(axi_read_req_r_reg_13),
        .I4(\IP2Bus_Data[14]_i_35_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank1_read[138]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[14]_i_62 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(\IP2Bus_Data_reg[20]_0 ),
        .I3(\IP2Bus_Data_reg[20]_2 ),
        .I4(\IP2Bus_Data[14]_i_35_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank1_read[137]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[14]_i_64 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_read_req_r_reg_13),
        .I3(\IP2Bus_Data[2]_i_54_1 ),
        .I4(\IP2Bus_Data_reg[20]_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank3_read[130]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \IP2Bus_Data[14]_i_65 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_read_req_r_reg_8),
        .O(bank3_read[132]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[14]_i_66 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(\IP2Bus_Data[2]_i_54_0 ),
        .I3(\IP2Bus_Data[2]_i_54_1 ),
        .I4(\IP2Bus_Data_reg[20]_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank3_read[131]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hE0F0E0E0)) 
    \IP2Bus_Data[14]_i_67 
       (.I0(axi_read_req_r_reg_3),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[14]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \IP2Bus_Data[14]_i_68 
       (.I0(axi_read_req_r_reg_7),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .O(\IP2Bus_Data[14]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h0054555500540054)) 
    \IP2Bus_Data[14]_i_7 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[14]_i_27_n_0 ),
        .I2(\IP2Bus_Data[14]_i_28_n_0 ),
        .I3(\IP2Bus_Data[14]_i_29_n_0 ),
        .I4(\IP2Bus_Data[15]_i_34_n_0 ),
        .I5(adc1_do_mon[14]),
        .O(\IP2Bus_Data[14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[14]_i_8 
       (.I0(\IP2Bus_Data[20]_i_5_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_n_0 ),
        .O(\IP2Bus_Data[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFEEEFEFEFEF)) 
    \IP2Bus_Data[14]_i_9 
       (.I0(\IP2Bus_Data[14]_i_30_n_0 ),
        .I1(\IP2Bus_Data[14]_i_31_n_0 ),
        .I2(\IP2Bus_Data[14]_i_32_n_0 ),
        .I3(bank1_read[133]),
        .I4(\IP2Bus_Data[15]_i_12_0 [0]),
        .I5(\IP2Bus_Data[14]_i_34_n_0 ),
        .O(\IP2Bus_Data[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABABABAA)) 
    \IP2Bus_Data[15]_i_1 
       (.I0(\IP2Bus_Data[15]_i_2_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_n_0 ),
        .I2(\IP2Bus_Data[15]_i_4_n_0 ),
        .I3(\IP2Bus_Data[15]_i_5_n_0 ),
        .I4(\IP2Bus_Data[15]_i_6_n_0 ),
        .I5(\IP2Bus_Data[15]_i_7_n_0 ),
        .O(got_timeout_reg[15]));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \IP2Bus_Data[15]_i_11 
       (.I0(\IP2Bus_Data[15]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_36_n_0 ),
        .I2(\IP2Bus_Data[15]_i_37_n_0 ),
        .I3(\IP2Bus_Data[15]_i_38_n_0 ),
        .I4(\IP2Bus_Data[15]_i_39_n_0 ),
        .I5(\IP2Bus_Data[15]_i_40_n_0 ),
        .O(\IP2Bus_Data[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E000000)) 
    \IP2Bus_Data[15]_i_12 
       (.I0(\IP2Bus_Data[15]_i_41_n_0 ),
        .I1(\IP2Bus_Data[15]_i_42_n_0 ),
        .I2(\IP2Bus_Data[15]_i_43_n_0 ),
        .I3(\IP2Bus_Data[15]_i_44_n_0 ),
        .I4(\IP2Bus_Data[15]_i_45_n_0 ),
        .I5(\IP2Bus_Data[15]_i_46_n_0 ),
        .O(\IP2Bus_Data[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[15]_i_13 
       (.I0(\IP2Bus_Data_reg[0]_0 ),
        .I1(adc0_do_mon[15]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .O(\IP2Bus_Data[15]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \IP2Bus_Data[15]_i_14 
       (.I0(\IP2Bus_Data[15]_i_47_n_0 ),
        .I1(bank9_read[0]),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .O(\IP2Bus_Data[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A2008000)) 
    \IP2Bus_Data[15]_i_15 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_3),
        .I2(adc00_irq_sync[2]),
        .I3(\IP2Bus_Data[15]_i_3_0 [3]),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .I5(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8A8AA)) 
    \IP2Bus_Data[15]_i_16 
       (.I0(\IP2Bus_Data[15]_i_48_n_0 ),
        .I1(\IP2Bus_Data[15]_i_49_n_0 ),
        .I2(\IP2Bus_Data[15]_i_50_n_0 ),
        .I3(\IP2Bus_Data[15]_i_51_n_0 ),
        .I4(\IP2Bus_Data[15]_i_52_n_0 ),
        .I5(\IP2Bus_Data[15]_i_53_n_0 ),
        .O(\IP2Bus_Data[15]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[15]_i_18 
       (.I0(\IP2Bus_Data_reg[7] ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac1_do_mon[12]),
        .O(\IP2Bus_Data[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \IP2Bus_Data[15]_i_2 
       (.I0(\IP2Bus_Data[15]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[25] ),
        .I2(\IP2Bus_Data[15]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[11] ),
        .I4(\IP2Bus_Data[15]_i_11_n_0 ),
        .I5(\IP2Bus_Data[15]_i_12_n_0 ),
        .O(\IP2Bus_Data[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \IP2Bus_Data[15]_i_20 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(adc3_do_mon[14]),
        .I2(\IP2Bus_Data[11]_i_4_1 ),
        .I3(\bus2ip_addr_reg_reg[17] ),
        .I4(adc2_do_mon[14]),
        .O(\IP2Bus_Data[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFF100F1FFFFFFFF)) 
    \IP2Bus_Data[15]_i_21 
       (.I0(\IP2Bus_Data[15]_i_56_n_0 ),
        .I1(\IP2Bus_Data[15]_i_57_n_0 ),
        .I2(\IP2Bus_Data[15]_i_58_n_0 ),
        .I3(bank15_read[135]),
        .I4(\IP2Bus_Data[15]_i_5_0 [3]),
        .I5(\IP2Bus_Data[15]_i_60_n_0 ),
        .O(\IP2Bus_Data[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0CFF1DDD0CFF0CCC)) 
    \IP2Bus_Data[15]_i_22 
       (.I0(\IP2Bus_Data[15]_i_5_2 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ),
        .I2(adc31_irq_sync[2]),
        .I3(\IP2Bus_Data[15]_i_5_1 [3]),
        .I4(bank15_read[133]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .O(\IP2Bus_Data[15]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[15]_i_23 
       (.I0(axi_read_req_r_reg_3),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[15]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hFFFF37FF)) 
    \IP2Bus_Data[15]_i_24 
       (.I0(\IP2Bus_Data[15]_i_63_n_0 ),
        .I1(\IP2Bus_Data[13]_i_17_n_0 ),
        .I2(\IP2Bus_Data[15]_i_23_n_0 ),
        .I3(\IP2Bus_Data[15]_i_64_n_0 ),
        .I4(\IP2Bus_Data[3]_i_16_n_0 ),
        .O(\IP2Bus_Data[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF7F77777F5F00000)) 
    \IP2Bus_Data[15]_i_25 
       (.I0(\IP2Bus_Data[15]_i_6_0 [3]),
        .I1(adc10_irq_sync[2]),
        .I2(adc3_cmn_irq_en_reg),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[15]_1 ),
        .I5(\bus2ip_addr_reg_reg[15]_2 ),
        .O(\IP2Bus_Data[15]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[15]_i_26 
       (.I0(\IP2Bus_Data[15]_i_65_n_0 ),
        .I1(\IP2Bus_Data[15]_i_66_n_0 ),
        .I2(\IP2Bus_Data[15]_i_67_n_0 ),
        .O(\IP2Bus_Data[15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h07008F88FFFFFFFF)) 
    \IP2Bus_Data[15]_i_27 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .I2(\IP2Bus_Data[15]_i_68_n_0 ),
        .I3(\IP2Bus_Data[15]_i_69_n_0 ),
        .I4(\IP2Bus_Data[15]_i_6_1 [3]),
        .I5(\IP2Bus_Data[15]_i_70_n_0 ),
        .O(\IP2Bus_Data[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hF300E222F300C000)) 
    \IP2Bus_Data[15]_i_28 
       (.I0(\IP2Bus_Data[15]_i_6_3 ),
        .I1(\bus2ip_addr_reg_reg[14]_3 ),
        .I2(adc11_irq_sync[2]),
        .I3(\IP2Bus_Data[15]_i_6_2 [3]),
        .I4(bank11_read[133]),
        .I5(\bus2ip_addr_reg_reg[14]_4 ),
        .O(\IP2Bus_Data[15]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[15]_i_29 
       (.I0(axi_read_req_r_reg_3),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF888A)) 
    \IP2Bus_Data[15]_i_3 
       (.I0(\IP2Bus_Data[15]_i_13_n_0 ),
        .I1(\IP2Bus_Data[15]_i_14_n_0 ),
        .I2(\IP2Bus_Data[15]_i_15_n_0 ),
        .I3(\IP2Bus_Data[15]_i_16_n_0 ),
        .I4(\IP2Bus_Data_reg[13] ),
        .I5(\IP2Bus_Data[15]_i_18_n_0 ),
        .O(\IP2Bus_Data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40550000)) 
    \IP2Bus_Data[15]_i_31 
       (.I0(\IP2Bus_Data[15]_i_73_n_0 ),
        .I1(\IP2Bus_Data[15]_i_31_0 [3]),
        .I2(adc21_irq_sync[2]),
        .I3(\bus2ip_addr_reg_reg[15]_0 [1]),
        .I4(\IP2Bus_Data[15]_i_74_n_0 ),
        .I5(\IP2Bus_Data[15]_i_75_n_0 ),
        .O(\IP2Bus_Data[15]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hF000E0E0)) 
    \IP2Bus_Data[15]_i_32 
       (.I0(\IP2Bus_Data[15]_i_76_n_0 ),
        .I1(\IP2Bus_Data[15]_i_77_n_0 ),
        .I2(\IP2Bus_Data[15]_i_73_n_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [3]),
        .I4(bank13_read[135]),
        .O(\IP2Bus_Data[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBABAFFFFFFFF)) 
    \IP2Bus_Data[15]_i_33 
       (.I0(\IP2Bus_Data[15]_i_79_n_0 ),
        .I1(adc20_irq_sync[2]),
        .I2(\bus2ip_addr_reg_reg[15]_0 [0]),
        .I3(\IP2Bus_Data[15]_i_7_0 [3]),
        .I4(\IP2Bus_Data[15]_i_75_n_0 ),
        .I5(\IP2Bus_Data[11]_i_15_n_0 ),
        .O(\IP2Bus_Data[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \IP2Bus_Data[15]_i_34 
       (.I0(axi_RdAck_r_reg[13]),
        .I1(axi_RdAck_r_reg[9]),
        .I2(Bus2IP_RdCE),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[11]),
        .I5(axi_RdAck_r_reg[10]),
        .O(\IP2Bus_Data[15]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    \IP2Bus_Data[15]_i_35 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_3),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I3(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[15]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[15]_i_36 
       (.I0(\IP2Bus_Data[15]_i_11_2 [15]),
        .I1(\IP2Bus_Data[14]_i_38_n_0 ),
        .O(\IP2Bus_Data[15]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hF300F300E222C000)) 
    \IP2Bus_Data[15]_i_37 
       (.I0(\IP2Bus_Data[15]_i_11_1 [15]),
        .I1(bank3_read[136]),
        .I2(dac13_irq_sync[1]),
        .I3(\IP2Bus_Data[15]_i_11_3 [1]),
        .I4(bank3_read[138]),
        .I5(bank3_read[137]),
        .O(\IP2Bus_Data[15]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[15]_i_38 
       (.I0(\IP2Bus_Data[14]_i_42_n_0 ),
        .I1(\IP2Bus_Data[1]_i_19_n_0 ),
        .I2(\IP2Bus_Data[1]_i_2_0 ),
        .O(\IP2Bus_Data[15]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h3F002200)) 
    \IP2Bus_Data[15]_i_39 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(\IP2Bus_Data[15]_i_11_0 [1]),
        .I2(dac10_irq_sync[1]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I4(axi_read_req_r_reg_3),
        .O(\IP2Bus_Data[15]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFC303F333F)) 
    \IP2Bus_Data[15]_i_4 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[9]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\IP2Bus_Data[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0D0D0DDD)) 
    \IP2Bus_Data[15]_i_40 
       (.I0(\IP2Bus_Data[15]_i_83_n_0 ),
        .I1(\IP2Bus_Data[15]_i_84_n_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I3(axi_read_req_r_reg_3),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[15]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[15]_i_41 
       (.I0(\IP2Bus_Data[14]_i_36_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [15]),
        .I2(\IP2Bus_Data[15]_i_85_n_0 ),
        .O(\IP2Bus_Data[15]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \IP2Bus_Data[15]_i_42 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_3),
        .I2(axi_read_req_r_reg_8),
        .I3(axi_RdAck_r_i_7_n_0),
        .O(\IP2Bus_Data[15]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h7F555555)) 
    \IP2Bus_Data[15]_i_43 
       (.I0(\IP2Bus_Data[15]_i_86_n_0 ),
        .I1(\IP2Bus_Data[15]_i_43_0 [1]),
        .I2(dac00_irq_sync[1]),
        .I3(axi_RdAck_r_i_7_n_0),
        .I4(axi_read_req_r_reg_3),
        .O(\IP2Bus_Data[15]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A2A00000000)) 
    \IP2Bus_Data[15]_i_44 
       (.I0(\IP2Bus_Data[15]_i_87_n_0 ),
        .I1(axi_read_req_r_reg_2),
        .I2(axi_RdAck_r_i_7_n_0),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\IP2Bus_Data[3]_i_24_0 ),
        .I5(\IP2Bus_Data_reg[0] ),
        .O(\IP2Bus_Data[15]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \IP2Bus_Data[15]_i_45 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_11_0 ),
        .I2(adc3_cmn_irq_en_reg),
        .I3(axi_RdAck_r_i_7_n_0),
        .O(\IP2Bus_Data[15]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h45444444)) 
    \IP2Bus_Data[15]_i_46 
       (.I0(\IP2Bus_Data[14]_i_32_n_0 ),
        .I1(\IP2Bus_Data[15]_i_88_n_0 ),
        .I2(\IP2Bus_Data[15]_i_12_0 [1]),
        .I3(\adc3_slice1_irq_en_reg[2] ),
        .I4(axi_RdAck_r_i_7_n_0),
        .O(\IP2Bus_Data[15]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hFFEEFEEE)) 
    \IP2Bus_Data[15]_i_47 
       (.I0(\IP2Bus_Data[7]_i_27_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\IP2Bus_Data[2]_i_11_0 ),
        .O(\IP2Bus_Data[15]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \IP2Bus_Data[15]_i_48 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_3),
        .I2(adc3_cmn_irq_en_reg),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[15]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hF300E222F300C000)) 
    \IP2Bus_Data[15]_i_49 
       (.I0(\IP2Bus_Data[15]_i_16_3 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ),
        .I2(adc01_irq_sync[2]),
        .I3(\IP2Bus_Data[15]_i_16_2 [3]),
        .I4(bank9_read[133]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ),
        .O(\IP2Bus_Data[15]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888A8AAAA)) 
    \IP2Bus_Data[15]_i_5 
       (.I0(\IP2Bus_Data_reg[3] ),
        .I1(\IP2Bus_Data[15]_i_20_n_0 ),
        .I2(\IP2Bus_Data[15]_i_21_n_0 ),
        .I3(\IP2Bus_Data[15]_i_22_n_0 ),
        .I4(\IP2Bus_Data[15]_i_23_n_0 ),
        .I5(\IP2Bus_Data[15]_i_24_n_0 ),
        .O(\IP2Bus_Data[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAA0A8A0A2A0A0A0)) 
    \IP2Bus_Data[15]_i_50 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_7),
        .I2(\adc3_slice2_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[15]_i_16_4 [3]),
        .I4(\adc3_slice3_irq_en_reg[2] ),
        .I5(adc03_irq_sync[2]),
        .O(\IP2Bus_Data[15]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8FDA8FF)) 
    \IP2Bus_Data[15]_i_51 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_7),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(bank9_read[138]),
        .I4(\adc3_fifo_disable_reg[0] ),
        .I5(bank9_read[139]),
        .O(\IP2Bus_Data[15]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[15]_i_52 
       (.I0(STATUS_COMMON[15]),
        .I1(bank9_read[138]),
        .I2(bank9_read[139]),
        .I3(\IP2Bus_Data[15]_i_16_0 [15]),
        .O(\IP2Bus_Data[15]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h4CCC0000)) 
    \IP2Bus_Data[15]_i_53 
       (.I0(\IP2Bus_Data[15]_i_16_1 [3]),
        .I1(axi_read_req_r_reg_8),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .O(\IP2Bus_Data[15]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[15]_i_55 
       (.I0(axi_RdAck_r_reg[13]),
        .I1(axi_RdAck_r_reg[9]),
        .I2(Bus2IP_RdCE),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[11]),
        .I5(axi_RdAck_r_reg[10]),
        .O(\bus2ip_addr_reg_reg[17] ));
  LUT6 #(
    .INIT(64'hEEAAEEAAEEAAEFFF)) 
    \IP2Bus_Data[15]_i_56 
       (.I0(\bus2ip_addr_reg_reg[11]_1 ),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(bank15_read[139]),
        .I5(bank15_read[138]),
        .O(\IP2Bus_Data[15]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[15]_i_57 
       (.I0(\IP2Bus_Data[15]_i_21_1 [15]),
        .I1(bank15_read[138]),
        .I2(bank15_read[139]),
        .I3(\IP2Bus_Data[15]_i_21_0 [15]),
        .O(\IP2Bus_Data[15]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[15]_i_58 
       (.I0(\IP2Bus_Data[15]_i_21_2 [3]),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(\bus2ip_addr_reg_reg[11]_1 ),
        .I4(adc33_irq_sync[2]),
        .O(\IP2Bus_Data[15]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_59 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank15_read[135]));
  LUT6 #(
    .INIT(64'h11111101FFFFFFFF)) 
    \IP2Bus_Data[15]_i_6 
       (.I0(\IP2Bus_Data[15]_i_25_n_0 ),
        .I1(\IP2Bus_Data[15]_i_26_n_0 ),
        .I2(\IP2Bus_Data[15]_i_27_n_0 ),
        .I3(\IP2Bus_Data[15]_i_28_n_0 ),
        .I4(\IP2Bus_Data[15]_i_29_n_0 ),
        .I5(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \IP2Bus_Data[15]_i_60 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[15]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \IP2Bus_Data[15]_i_62 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_10),
        .I2(axi_read_req_r_reg_11),
        .I3(axi_RdAck_r_reg[0]),
        .I4(axi_RdAck_r_reg[1]),
        .I5(axi_read_req_r_reg_8),
        .O(bank15_read[133]));
  LUT6 #(
    .INIT(64'h45C040C000000000)) 
    \IP2Bus_Data[15]_i_63 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(adc30_irq_sync[2]),
        .I2(\bus2ip_addr_reg_reg[11]_0 ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[15]_i_24_0 [3]),
        .O(\IP2Bus_Data[15]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[15]_i_64 
       (.I0(axi_read_req_r_reg_2),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\IP2Bus_Data[2]_i_11_0 ),
        .O(\IP2Bus_Data[15]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[15]_i_65 
       (.I0(\IP2Bus_Data[3]_i_24_0 ),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(\IP2Bus_Data_reg[25]_1 ),
        .I3(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[15]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \IP2Bus_Data[15]_i_66 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data_reg[25]_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .O(\IP2Bus_Data[15]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \IP2Bus_Data[15]_i_67 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_11_0 ),
        .I2(axi_read_req_r_reg_2),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .O(\IP2Bus_Data[15]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[15]_i_68 
       (.I0(\IP2Bus_Data[15]_i_27_2 [3]),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\bus2ip_addr_reg_reg[15]_3 ),
        .I4(adc13_irq_sync[2]),
        .O(\IP2Bus_Data[15]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'h07F7FFFF)) 
    \IP2Bus_Data[15]_i_69 
       (.I0(\IP2Bus_Data[15]_i_27_1 [15]),
        .I1(bank11_read[139]),
        .I2(bank11_read[138]),
        .I3(\IP2Bus_Data[15]_i_27_0 [15]),
        .I4(\IP2Bus_Data[15]_i_91_n_0 ),
        .O(\IP2Bus_Data[15]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h0054555500540054)) 
    \IP2Bus_Data[15]_i_7 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[15]_i_31_n_0 ),
        .I2(\IP2Bus_Data[15]_i_32_n_0 ),
        .I3(\IP2Bus_Data[15]_i_33_n_0 ),
        .I4(\IP2Bus_Data[15]_i_34_n_0 ),
        .I5(adc1_do_mon[15]),
        .O(\IP2Bus_Data[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \IP2Bus_Data[15]_i_70 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[15]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[15]_i_72 
       (.I0(axi_RdAck_r_reg[10]),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_read_req_r_i_2__6_n_0),
        .I4(\IP2Bus_Data_reg[20]_2 ),
        .I5(axi_read_req_r_reg_8),
        .O(bank11_read[133]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \IP2Bus_Data[15]_i_73 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[15]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF800080)) 
    \IP2Bus_Data[15]_i_74 
       (.I0(\bus2ip_addr_reg_reg[15]_0 [2]),
        .I1(\IP2Bus_Data[15]_i_31_1 [3]),
        .I2(adc22_irq_sync[1]),
        .I3(bank13_read[133]),
        .I4(\IP2Bus_Data[15]_i_31_0 [3]),
        .I5(\bus2ip_addr_reg_reg[15]_0 [1]),
        .O(\IP2Bus_Data[15]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \IP2Bus_Data[15]_i_75 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_3),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[15]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hA2800000)) 
    \IP2Bus_Data[15]_i_76 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg_7),
        .I2(adc23_irq_sync[2]),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .I4(\IP2Bus_Data[15]_i_32_2 [3]),
        .O(\IP2Bus_Data[15]_i_76_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[15]_i_77 
       (.I0(\IP2Bus_Data[15]_i_93_n_0 ),
        .I1(\IP2Bus_Data[15]_i_32_1 [15]),
        .I2(bank13_read[139]),
        .I3(bank13_read[138]),
        .I4(\IP2Bus_Data[15]_i_32_0 [15]),
        .O(\IP2Bus_Data[15]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_78 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank13_read[135]));
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[15]_i_79 
       (.I0(bank13_read[129]),
        .I1(\IP2Bus_Data[4]_i_38_n_0 ),
        .O(\IP2Bus_Data[15]_i_79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[15]_i_8 
       (.I0(\IP2Bus_Data[25]_i_10_n_0 ),
        .I1(bank0_read[8]),
        .I2(bank0_read[2]),
        .I3(\IP2Bus_Data[15]_i_2_0 [15]),
        .O(\IP2Bus_Data[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_80 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I1(axi_read_req_r_reg_7),
        .O(bank3_read[136]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_81 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I1(\IP2Bus_Data[0]_i_36_0 ),
        .O(bank3_read[138]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_82 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank3_read[137]));
  LUT6 #(
    .INIT(64'hCFFF8FFFFFFFFFFF)) 
    \IP2Bus_Data[15]_i_83 
       (.I0(dac12_irq_sync[1]),
        .I1(\IP2Bus_Data[15]_i_40_1 [1]),
        .I2(axi_read_req_r_reg_8),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .O(\IP2Bus_Data[15]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h000400000C0C0000)) 
    \IP2Bus_Data[15]_i_84 
       (.I0(dac11_irq_sync),
        .I1(axi_read_req_r_reg_8),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[0]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I5(\IP2Bus_Data[15]_i_40_0 [1]),
        .O(\IP2Bus_Data[15]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hC0F0C0F0C0AAC000)) 
    \IP2Bus_Data[15]_i_85 
       (.I0(\IP2Bus_Data[15]_i_41_0 [15]),
        .I1(dac03_irq_sync[1]),
        .I2(\IP2Bus_Data[15]_i_41_1 [1]),
        .I3(bank1_read[136]),
        .I4(bank1_read[138]),
        .I5(bank1_read[137]),
        .O(\IP2Bus_Data[15]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF23FFFF)) 
    \IP2Bus_Data[15]_i_86 
       (.I0(\IP2Bus_Data[15]_i_43_1 ),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .I2(axi_read_req_r_reg_4),
        .I3(axi_read_req_r_reg_3),
        .I4(axi_RdAck_r_i_7_n_0),
        .I5(\IP2Bus_Data[15]_i_43_0 [1]),
        .O(\IP2Bus_Data[15]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFFFFFFFFFFFF)) 
    \IP2Bus_Data[15]_i_87 
       (.I0(axi_timeout_en_reg_0),
        .I1(\IP2Bus_Data_reg[31]_2 ),
        .I2(\IP2Bus_Data[4]_i_38_1 ),
        .I3(axi_RdAck_r_reg[6]),
        .I4(\IP2Bus_Data[1]_i_27_0 ),
        .I5(axi_read_req_r_i_2__6_n_0),
        .O(\IP2Bus_Data[15]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00002000A000A000)) 
    \IP2Bus_Data[15]_i_88 
       (.I0(axi_read_req_r_reg_8),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_i_7_n_0),
        .I4(dac02_irq_sync[1]),
        .I5(\IP2Bus_Data[15]_i_46_0 [1]),
        .O(\IP2Bus_Data[15]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[15]_i_9 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(dac0_do_mon[15]),
        .I3(\IP2Bus_Data_reg[11] ),
        .O(\IP2Bus_Data[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_90 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank9_read[133]));
  LUT6 #(
    .INIT(64'h00F000F000F0FEF0)) 
    \IP2Bus_Data[15]_i_91 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\adc3_cmn_en_reg[0] ),
        .I2(bank11_read[138]),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(axi_read_req_r_reg_7),
        .I5(\adc3_slice3_irq_en_reg[2] ),
        .O(\IP2Bus_Data[15]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_92 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank13_read[133]));
  LUT6 #(
    .INIT(64'h1111FFFF11100000)) 
    \IP2Bus_Data[15]_i_93 
       (.I0(axi_read_req_r_reg_7),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(\adc3_cmn_en_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(bank13_read[138]),
        .O(\IP2Bus_Data[15]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \IP2Bus_Data[16]_i_1 
       (.I0(got_timeout_reg[17]),
        .I1(axi_read_req_r_i_2__2_n_0),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data_reg[25] ),
        .O(got_timeout_reg[16]));
  LUT6 #(
    .INIT(64'hBABABABBAAAAAAAA)) 
    \IP2Bus_Data[1]_i_1 
       (.I0(\IP2Bus_Data[1]_i_2_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_n_0 ),
        .I2(\IP2Bus_Data[1]_i_3_n_0 ),
        .I3(\IP2Bus_Data[1]_i_4_n_0 ),
        .I4(\IP2Bus_Data[1]_i_5_n_0 ),
        .I5(\IP2Bus_Data[1]_i_6_n_0 ),
        .O(got_timeout_reg[1]));
  LUT5 #(
    .INIT(32'h557F7F7F)) 
    \IP2Bus_Data[1]_i_10 
       (.I0(\IP2Bus_Data[20]_i_5_n_0 ),
        .I1(bank0_read[2]),
        .I2(\IP2Bus_Data[15]_i_2_0 [1]),
        .I3(\IP2Bus_Data[20]_i_2_n_0 ),
        .I4(\IP2Bus_Data[25]_i_6_n_0 ),
        .O(\IP2Bus_Data[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0444FFFF)) 
    \IP2Bus_Data[1]_i_11 
       (.I0(\IP2Bus_Data[7]_i_23_n_0 ),
        .I1(irq_enables[1]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I3(\IP2Bus_Data[1]_i_2_1 ),
        .I4(\IP2Bus_Data[31]_i_7_n_0 ),
        .O(\IP2Bus_Data[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hA2808080)) 
    \IP2Bus_Data[1]_i_12 
       (.I0(\IP2Bus_Data[13]_i_43_n_0 ),
        .I1(bank9_read[138]),
        .I2(STATUS_COMMON[1]),
        .I3(\IP2Bus_Data[15]_i_16_0 [1]),
        .I4(bank9_read[139]),
        .O(\IP2Bus_Data[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00A20000)) 
    \IP2Bus_Data[1]_i_13 
       (.I0(\IP2Bus_Data[1]_i_28_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I2(\IP2Bus_Data[7]_i_5_0 [1]),
        .I3(\IP2Bus_Data[7]_i_27_n_0 ),
        .I4(\IP2Bus_Data[7]_i_25_n_0 ),
        .O(\IP2Bus_Data[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h44444444FFFFF444)) 
    \IP2Bus_Data[1]_i_14 
       (.I0(\IP2Bus_Data[1]_i_4_0 ),
        .I1(\IP2Bus_Data[7]_i_27_n_0 ),
        .I2(bank9_read[129]),
        .I3(adc01_irq_en),
        .I4(\IP2Bus_Data[15]_i_48_n_0 ),
        .I5(\IP2Bus_Data[15]_i_47_n_0 ),
        .O(\IP2Bus_Data[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF08AA)) 
    \IP2Bus_Data[1]_i_15 
       (.I0(\IP2Bus_Data[1]_i_30_n_0 ),
        .I1(\IP2Bus_Data[13]_i_35_n_0 ),
        .I2(\IP2Bus_Data[1]_i_31_n_0 ),
        .I3(\IP2Bus_Data[1]_i_32_n_0 ),
        .I4(\IP2Bus_Data[15]_i_65_n_0 ),
        .I5(\IP2Bus_Data[1]_i_33_n_0 ),
        .O(\IP2Bus_Data[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8808)) 
    \IP2Bus_Data[1]_i_16 
       (.I0(\IP2Bus_Data[1]_i_34_n_0 ),
        .I1(\IP2Bus_Data[13]_i_34_n_0 ),
        .I2(\IP2Bus_Data[13]_i_33_n_0 ),
        .I3(\IP2Bus_Data[1]_i_35_n_0 ),
        .I4(\IP2Bus_Data_reg[7]_1 ),
        .I5(\IP2Bus_Data[1]_i_36_n_0 ),
        .O(\IP2Bus_Data[1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[1]_i_17 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[1]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ),
        .I3(adc3_do_mon[1]),
        .O(\IP2Bus_Data[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFEFEFFFEFFFEF)) 
    \IP2Bus_Data[1]_i_18 
       (.I0(\IP2Bus_Data[1]_i_37_n_0 ),
        .I1(\IP2Bus_Data[1]_i_38_n_0 ),
        .I2(\IP2Bus_Data[13]_i_17_n_0 ),
        .I3(\IP2Bus_Data[13]_i_16_n_0 ),
        .I4(\IP2Bus_Data[1]_i_39_n_0 ),
        .I5(\IP2Bus_Data[13]_i_37_n_0 ),
        .O(\IP2Bus_Data[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF0001FFFF)) 
    \IP2Bus_Data[1]_i_19 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\IP2Bus_Data_reg[25]_1 ),
        .I2(\IP2Bus_Data[3]_i_24_0 ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I5(axi_read_req_r_reg_2),
        .O(\IP2Bus_Data[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00F1FFFF00F100F1)) 
    \IP2Bus_Data[1]_i_2 
       (.I0(\IP2Bus_Data[1]_i_7_n_0 ),
        .I1(\IP2Bus_Data[1]_i_8_n_0 ),
        .I2(\IP2Bus_Data[1]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[25] ),
        .I4(\IP2Bus_Data[1]_i_10_n_0 ),
        .I5(\IP2Bus_Data[1]_i_11_n_0 ),
        .O(\IP2Bus_Data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FFD5D5FFFFFFFF)) 
    \IP2Bus_Data[1]_i_20 
       (.I0(dac11_irq_en),
        .I1(\IP2Bus_Data[1]_i_8_1 ),
        .I2(bank3_read[128]),
        .I3(\IP2Bus_Data[1]_i_8_2 [1]),
        .I4(bank3_read[64]),
        .I5(\IP2Bus_Data[14]_i_42_n_0 ),
        .O(\IP2Bus_Data[1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[1]_i_21 
       (.I0(\IP2Bus_Data[12]_i_17_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_1 [1]),
        .O(\IP2Bus_Data[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE00E000E000E0)) 
    \IP2Bus_Data[1]_i_22 
       (.I0(\IP2Bus_Data[1]_i_42_n_0 ),
        .I1(\IP2Bus_Data[1]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_11_2 [1]),
        .I3(\IP2Bus_Data[14]_i_38_n_0 ),
        .I4(\IP2Bus_Data[13]_i_44_n_0 ),
        .I5(\IP2Bus_Data[1]_i_44_n_0 ),
        .O(\IP2Bus_Data[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000200020)) 
    \IP2Bus_Data[1]_i_23 
       (.I0(\IP2Bus_Data[1]_i_45_n_0 ),
        .I1(\IP2Bus_Data[1]_i_46_n_0 ),
        .I2(\IP2Bus_Data[1]_i_47_n_0 ),
        .I3(\IP2Bus_Data[4]_i_29_n_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I5(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \IP2Bus_Data[1]_i_24 
       (.I0(\IP2Bus_Data_reg[11] ),
        .I1(\IP2Bus_Data[7]_i_2_1 [1]),
        .I2(\IP2Bus_Data[7]_i_29_n_0 ),
        .I3(\IP2Bus_Data[1]_i_8_0 ),
        .I4(\IP2Bus_Data[7]_i_28_n_0 ),
        .O(\IP2Bus_Data[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h22F2000022F222F2)) 
    \IP2Bus_Data[1]_i_25 
       (.I0(\IP2Bus_Data[15]_i_12_1 [1]),
        .I1(\IP2Bus_Data[14]_i_36_n_0 ),
        .I2(\IP2Bus_Data[1]_i_49_n_0 ),
        .I3(\IP2Bus_Data[13]_i_49_n_0 ),
        .I4(\IP2Bus_Data[1]_i_50_n_0 ),
        .I5(\IP2Bus_Data[1]_i_51_n_0 ),
        .O(\IP2Bus_Data[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0C00080808080808)) 
    \IP2Bus_Data[1]_i_26 
       (.I0(\IP2Bus_Data[1]_i_9_0 ),
        .I1(\IP2Bus_Data[15]_i_44_n_0 ),
        .I2(\IP2Bus_Data[15]_i_45_n_0 ),
        .I3(\IP2Bus_Data[1]_i_9_1 [1]),
        .I4(axi_RdAck_r_i_7_n_0),
        .I5(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[1]_i_27 
       (.I0(dac0_status[1]),
        .I1(\IP2Bus_Data[3]_i_24_0 ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(axi_RdAck_r_i_7_n_0),
        .I4(\IP2Bus_Data[3]_i_8_0 [1]),
        .I5(\IP2Bus_Data[3]_i_55_n_0 ),
        .O(\IP2Bus_Data[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0440000)) 
    \IP2Bus_Data[1]_i_28 
       (.I0(\IP2Bus_Data[1]_i_13_0 ),
        .I1(\IP2Bus_Data[2]_i_11_0 ),
        .I2(\IP2Bus_Data[1]_i_13_1 [1]),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .O(\IP2Bus_Data[1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[1]_i_3 
       (.I0(\IP2Bus_Data_reg[7] ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac1_do_mon[1]),
        .O(\IP2Bus_Data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0FAF0FAF0FCF0FFF)) 
    \IP2Bus_Data[1]_i_30 
       (.I0(\IP2Bus_Data[1]_i_15_0 [1]),
        .I1(\IP2Bus_Data[1]_i_15_1 ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[2]_i_11_0 ),
        .I5(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[1]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[1]_i_31 
       (.I0(\IP2Bus_Data[15]_i_29_n_0 ),
        .I1(\IP2Bus_Data[15]_i_27_1 [1]),
        .I2(bank11_read[139]),
        .I3(bank11_read[138]),
        .I4(\IP2Bus_Data[15]_i_27_0 [1]),
        .O(\IP2Bus_Data[1]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \IP2Bus_Data[1]_i_32 
       (.I0(\IP2Bus_Data[15]_i_67_n_0 ),
        .I1(bank11_read[129]),
        .I2(adc11_irq_en),
        .O(\IP2Bus_Data[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hF200F2F2FFFFFFFF)) 
    \IP2Bus_Data[1]_i_33 
       (.I0(bank11_read[3]),
        .I1(status[0]),
        .I2(\IP2Bus_Data[1]_i_54_n_0 ),
        .I3(\IP2Bus_Data[11]_i_25_n_0 ),
        .I4(\IP2Bus_Data[3]_i_19_0 [1]),
        .I5(\IP2Bus_Data[15]_i_66_n_0 ),
        .O(\IP2Bus_Data[1]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h005CFF5C)) 
    \IP2Bus_Data[1]_i_34 
       (.I0(\IP2Bus_Data[1]_i_55_n_0 ),
        .I1(\IP2Bus_Data[1]_i_56_n_0 ),
        .I2(\IP2Bus_Data[1]_i_57_n_0 ),
        .I3(\IP2Bus_Data[3]_i_63_n_0 ),
        .I4(\IP2Bus_Data[1]_i_58_n_0 ),
        .O(\IP2Bus_Data[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h1101100010001000)) 
    \IP2Bus_Data[1]_i_35 
       (.I0(\IP2Bus_Data[1]_i_59_n_0 ),
        .I1(\IP2Bus_Data[13]_i_50_n_0 ),
        .I2(bank13_read[138]),
        .I3(\IP2Bus_Data[15]_i_32_0 [1]),
        .I4(\IP2Bus_Data[15]_i_32_1 [1]),
        .I5(bank13_read[139]),
        .O(\IP2Bus_Data[1]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[1]_i_36 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(adc1_do_mon[1]),
        .I3(\IP2Bus_Data_reg[7]_1 ),
        .O(\IP2Bus_Data[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1D1D)) 
    \IP2Bus_Data[1]_i_37 
       (.I0(\IP2Bus_Data[1]_i_60_n_0 ),
        .I1(\IP2Bus_Data[15]_i_64_n_0 ),
        .I2(\IP2Bus_Data[15]_i_23_n_0 ),
        .I3(adc31_irq_en),
        .I4(bank15_read[129]),
        .I5(\IP2Bus_Data[3]_i_16_n_0 ),
        .O(\IP2Bus_Data[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0505000C0)) 
    \IP2Bus_Data[1]_i_38 
       (.I0(\IP2Bus_Data[3]_i_5_0 [1]),
        .I1(\IP2Bus_Data[3]_i_24_0 ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(adc3_status[0]),
        .I4(\adc3_start_stage_reg[0] ),
        .I5(\IP2Bus_Data_reg[25]_1 ),
        .O(\IP2Bus_Data[1]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[1]_i_39 
       (.I0(bank15_read[139]),
        .I1(\IP2Bus_Data[15]_i_21_0 [1]),
        .I2(\IP2Bus_Data[15]_i_21_1 [1]),
        .I3(bank15_read[138]),
        .O(\IP2Bus_Data[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A888AAAAA)) 
    \IP2Bus_Data[1]_i_4 
       (.I0(\IP2Bus_Data_reg[0]_0 ),
        .I1(bank9_read[0]),
        .I2(\IP2Bus_Data[1]_i_12_n_0 ),
        .I3(\IP2Bus_Data[10]_i_19_n_0 ),
        .I4(\IP2Bus_Data[1]_i_13_n_0 ),
        .I5(\IP2Bus_Data[1]_i_14_n_0 ),
        .O(\IP2Bus_Data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[1]_i_40 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_r_reg[4]),
        .I3(axi_RdAck_r_reg[5]),
        .I4(\IP2Bus_Data_reg[31]_2 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank3_read[128]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[1]_i_41 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(\IP2Bus_Data_reg[31]_2 ),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[5]),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank3_read[64]));
  LUT6 #(
    .INIT(64'hFFFE0000FEFE0000)) 
    \IP2Bus_Data[1]_i_42 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\adc3_cmn_en_reg[0] ),
        .I2(\IP2Bus_Data[1]_i_25_0 ),
        .I3(\IP2Bus_Data[2]_i_21_0 [0]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I5(\IP2Bus_Data[1]_i_25_1 ),
        .O(\IP2Bus_Data[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hC080000000800000)) 
    \IP2Bus_Data[1]_i_43 
       (.I0(\IP2Bus_Data[2]_i_21_1 [0]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[0]),
        .I4(\dac1_slice3_fast_sd_reg[0] ),
        .I5(\IP2Bus_Data[2]_i_21_2 [0]),
        .O(\IP2Bus_Data[1]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h10FF11FF)) 
    \IP2Bus_Data[1]_i_44 
       (.I0(\adc3_cmn_en_reg[0] ),
        .I1(\adc3_fifo_disable_reg[0] ),
        .I2(\IP2Bus_Data[2]_i_7_1 [0]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I4(\IP2Bus_Data[1]_i_25_0 ),
        .O(\IP2Bus_Data[1]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \IP2Bus_Data[1]_i_45 
       (.I0(axi_read_req_r_reg_8),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_read_req_r_reg_6),
        .I3(axi_read_req_r_i_2__6_n_0),
        .O(\IP2Bus_Data[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hC080000000000000)) 
    \IP2Bus_Data[1]_i_46 
       (.I0(\IP2Bus_Data[1]_i_23_0 ),
        .I1(axi_RdAck_r_reg[6]),
        .I2(\IP2Bus_Data_reg[20]_0 ),
        .I3(\IP2Bus_Data[4]_i_38_0 ),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_i_2__6_n_0),
        .O(\IP2Bus_Data[1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \IP2Bus_Data[1]_i_47 
       (.I0(axi_read_req_r_reg_8),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_read_req_r_reg_6),
        .I3(axi_read_req_r_i_2__6_n_0),
        .O(\IP2Bus_Data[1]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h10FF11FF)) 
    \IP2Bus_Data[1]_i_49 
       (.I0(\adc3_cmn_en_reg[0] ),
        .I1(\adc3_fifo_disable_reg[0] ),
        .I2(\IP2Bus_Data[2]_i_8_0 [0]),
        .I3(axi_RdAck_r_i_7_n_0),
        .I4(\IP2Bus_Data[1]_i_25_0 ),
        .O(\IP2Bus_Data[1]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hAABF)) 
    \IP2Bus_Data[1]_i_5 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(adc0_do_mon[1]),
        .I3(\IP2Bus_Data_reg[0]_0 ),
        .O(\IP2Bus_Data[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FEFE0000)) 
    \IP2Bus_Data[1]_i_50 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\adc3_cmn_en_reg[0] ),
        .I2(\IP2Bus_Data[1]_i_25_0 ),
        .I3(\IP2Bus_Data[2]_i_28_2 [0]),
        .I4(axi_RdAck_r_i_7_n_0),
        .I5(\IP2Bus_Data[1]_i_25_1 ),
        .O(\IP2Bus_Data[1]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h73FFFFFF7FFFFFFF)) 
    \IP2Bus_Data[1]_i_51 
       (.I0(\IP2Bus_Data[2]_i_28_4 [0]),
        .I1(\dac1_slice3_fast_sd_reg[0] ),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_RdAck_r_i_7_n_0),
        .I5(\IP2Bus_Data[2]_i_28_3 [0]),
        .O(\IP2Bus_Data[1]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_53 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(\IP2Bus_Data[3]_i_24_0 ),
        .O(bank11_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \IP2Bus_Data[1]_i_54 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\IP2Bus_Data_reg[25]_1 ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .O(\IP2Bus_Data[1]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFFFFFBBFFFFFF)) 
    \IP2Bus_Data[1]_i_55 
       (.I0(axi_read_req_r_reg_2),
        .I1(\IP2Bus_Data[2]_i_11_0 ),
        .I2(\IP2Bus_Data[1]_i_34_0 [1]),
        .I3(\IP2Bus_Data[1]_i_34_1 ),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[1]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hAAFF03FF)) 
    \IP2Bus_Data[1]_i_56 
       (.I0(adc21_irq_en),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .I2(axi_read_req_r_reg_3),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[1]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[1]_i_57 
       (.I0(axi_read_req_r_reg_2),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\IP2Bus_Data[2]_i_11_0 ),
        .O(\IP2Bus_Data[1]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hF400F7FF)) 
    \IP2Bus_Data[1]_i_58 
       (.I0(\IP2Bus_Data[3]_i_43_0 [1]),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\IP2Bus_Data_reg[25]_1 ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[0]_i_22_0 [0]),
        .O(\IP2Bus_Data[1]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \IP2Bus_Data[1]_i_59 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_7),
        .I2(axi_read_req_r_reg_8),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[1]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFEFEFFFEFFFEF)) 
    \IP2Bus_Data[1]_i_6 
       (.I0(\IP2Bus_Data[1]_i_15_n_0 ),
        .I1(\IP2Bus_Data[1]_i_16_n_0 ),
        .I2(\IP2Bus_Data_reg[7] ),
        .I3(\IP2Bus_Data_reg[3] ),
        .I4(\IP2Bus_Data[1]_i_17_n_0 ),
        .I5(\IP2Bus_Data[1]_i_18_n_0 ),
        .O(\IP2Bus_Data[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h20002F3F)) 
    \IP2Bus_Data[1]_i_60 
       (.I0(\IP2Bus_Data[1]_i_37_0 [1]),
        .I1(axi_read_req_r_reg_2),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(\IP2Bus_Data[1]_i_37_1 ),
        .O(\IP2Bus_Data[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[1]_i_62 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(axi_RdAck_r_reg[4]),
        .I3(axi_RdAck_r_reg[5]),
        .I4(\IP2Bus_Data_reg[31]_2 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(\bus2ip_addr_reg_reg[7] ));
  LUT5 #(
    .INIT(32'hBFAABFFF)) 
    \IP2Bus_Data[1]_i_7 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(dac0_do_mon[1]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I3(\IP2Bus_Data_reg[11] ),
        .I4(\IP2Bus_Data[1]_i_2_0 ),
        .O(\IP2Bus_Data[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055D5DDDD)) 
    \IP2Bus_Data[1]_i_8 
       (.I0(\IP2Bus_Data[1]_i_19_n_0 ),
        .I1(\IP2Bus_Data[1]_i_20_n_0 ),
        .I2(\IP2Bus_Data[1]_i_21_n_0 ),
        .I3(\IP2Bus_Data[1]_i_22_n_0 ),
        .I4(\IP2Bus_Data[1]_i_23_n_0 ),
        .I5(\IP2Bus_Data[1]_i_24_n_0 ),
        .O(\IP2Bus_Data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \IP2Bus_Data[1]_i_9 
       (.I0(\IP2Bus_Data[15]_i_41_0 [1]),
        .I1(\IP2Bus_Data[13]_i_29_n_0 ),
        .I2(\IP2Bus_Data[1]_i_25_n_0 ),
        .I3(\IP2Bus_Data[13]_i_28_n_0 ),
        .I4(\IP2Bus_Data[1]_i_26_n_0 ),
        .I5(\IP2Bus_Data[1]_i_27_n_0 ),
        .O(\IP2Bus_Data[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \IP2Bus_Data[20]_i_1 
       (.I0(\IP2Bus_Data[20]_i_2_n_0 ),
        .I1(\IP2Bus_Data[20]_i_3_n_0 ),
        .I2(bank0_read[13]),
        .I3(\IP2Bus_Data[20]_i_5_n_0 ),
        .O(got_timeout_reg[17]));
  LUT6 #(
    .INIT(64'h1101111100000000)) 
    \IP2Bus_Data[20]_i_2 
       (.I0(bank0_read[2]),
        .I1(bank0_read[8]),
        .I2(axi_read_req_r_i_2__2_n_0),
        .I3(axi_RdAck_r_reg[6]),
        .I4(\IP2Bus_Data_reg[20]_1 ),
        .I5(\IP2Bus_Data[25]_i_7_n_0 ),
        .O(\IP2Bus_Data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \IP2Bus_Data[20]_i_3 
       (.I0(\IP2Bus_Data_reg[20] ),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[3]),
        .I4(axi_RdAck_r_reg[2]),
        .I5(axi_read_req_r_i_2__2_n_0),
        .O(\IP2Bus_Data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \IP2Bus_Data[20]_i_4 
       (.I0(axi_read_req_r_i_2__2_n_0),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[2]),
        .I3(\IP2Bus_Data_reg[20]_2 ),
        .I4(\IP2Bus_Data_reg[20]_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank0_read[13]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \IP2Bus_Data[20]_i_5 
       (.I0(\IP2Bus_Data[25]_i_10_n_0 ),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[9]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\IP2Bus_Data[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[20]_i_6 
       (.I0(axi_read_req_r_i_2__2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank0_read[2]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \IP2Bus_Data[20]_i_7 
       (.I0(axi_read_req_r_i_2__2_n_0),
        .I1(axi_RdAck_r_reg[6]),
        .I2(axi_read_req_r_reg_12),
        .I3(axi_RdAck_r_reg[3]),
        .I4(axi_RdAck_r_reg[2]),
        .I5(\IP2Bus_Data_reg[20]_0 ),
        .O(bank0_read[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAA80A280AA)) 
    \IP2Bus_Data[25]_i_1 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(axi_read_req_r_i_2__2_n_0),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data[25]_i_3_n_0 ),
        .I4(\IP2Bus_Data_reg[25]_1 ),
        .I5(\IP2Bus_Data[25]_i_4_n_0 ),
        .O(got_timeout_reg[18]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \IP2Bus_Data[25]_i_10 
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(\IP2Bus_Data_reg[25]_0 ),
        .I2(axi_read_req_r_i_2__2_n_0),
        .O(\IP2Bus_Data[25]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hD5)) 
    \IP2Bus_Data[25]_i_3 
       (.I0(\IP2Bus_Data[25]_i_5_n_0 ),
        .I1(\IP2Bus_Data[25]_i_6_n_0 ),
        .I2(\IP2Bus_Data[25]_i_7_n_0 ),
        .O(\IP2Bus_Data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \IP2Bus_Data[25]_i_4 
       (.I0(bank0_read[33]),
        .I1(\IP2Bus_Data[25]_i_9_n_0 ),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data[31]_i_8_n_0 ),
        .I4(\IP2Bus_Data[25]_i_10_n_0 ),
        .I5(\IP2Bus_Data[31]_i_7_n_0 ),
        .O(\IP2Bus_Data[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000000DF)) 
    \IP2Bus_Data[25]_i_5 
       (.I0(\IP2Bus_Data_reg[20]_1 ),
        .I1(axi_RdAck_r_reg[6]),
        .I2(axi_read_req_r_i_2__2_n_0),
        .I3(bank0_read[8]),
        .I4(bank0_read[2]),
        .O(\IP2Bus_Data[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555155555555555)) 
    \IP2Bus_Data[25]_i_6 
       (.I0(bank0_read[13]),
        .I1(axi_read_req_r_i_2__2_n_0),
        .I2(\IP2Bus_Data[14]_i_35_0 ),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(\IP2Bus_Data_reg[20] ),
        .O(\IP2Bus_Data[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFF3FFF3FFF7FF)) 
    \IP2Bus_Data[25]_i_7 
       (.I0(\IP2Bus_Data[2]_i_28_0 ),
        .I1(axi_read_req_r_i_2__2_n_0),
        .I2(axi_RdAck_r_reg[6]),
        .I3(\IP2Bus_Data_reg[20]_0 ),
        .I4(\IP2Bus_Data[2]_i_28_1 ),
        .I5(\IP2Bus_Data[4]_i_5_0 ),
        .O(\IP2Bus_Data[25]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \IP2Bus_Data[25]_i_8 
       (.I0(axi_read_req_r_i_2__2_n_0),
        .I1(axi_timeout_en_reg_0),
        .I2(axi_RdAck_r_reg[6]),
        .I3(axi_RdAck_r_reg[5]),
        .I4(axi_RdAck_r_reg[4]),
        .O(bank0_read[33]));
  LUT6 #(
    .INIT(64'hFF80808000000000)) 
    \IP2Bus_Data[25]_i_9 
       (.I0(\IP2Bus_Data[2]_i_54_0 ),
        .I1(\IP2Bus_Data[7]_i_23_0 ),
        .I2(\IP2Bus_Data_reg[20] ),
        .I3(\IP2Bus_Data_reg[31]_1 ),
        .I4(\IP2Bus_Data_reg[31]_2 ),
        .I5(axi_read_req_r_i_2__2_n_0),
        .O(\IP2Bus_Data[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBAAAA)) 
    \IP2Bus_Data[2]_i_1 
       (.I0(\IP2Bus_Data[2]_i_2_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_n_0 ),
        .I2(\IP2Bus_Data[2]_i_3_n_0 ),
        .I3(\IP2Bus_Data[2]_i_4_n_0 ),
        .I4(\IP2Bus_Data[2]_i_5_n_0 ),
        .I5(\IP2Bus_Data[2]_i_6_n_0 ),
        .O(got_timeout_reg[2]));
  LUT6 #(
    .INIT(64'hBFBBAAAABFBBBFBB)) 
    \IP2Bus_Data[2]_i_10 
       (.I0(bank9_read[0]),
        .I1(\bus2ip_addr_reg_reg[5] ),
        .I2(adc0_status[1]),
        .I3(bank9_read[3]),
        .I4(\bus2ip_addr_reg_reg[8] ),
        .I5(p_48_in[1]),
        .O(\IP2Bus_Data[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF01FFCD)) 
    \IP2Bus_Data[2]_i_11 
       (.I0(\IP2Bus_Data[2]_i_32_n_0 ),
        .I1(bank9_read[128]),
        .I2(\IP2Bus_Data[3]_i_34_n_0 ),
        .I3(\IP2Bus_Data[2]_i_33_n_0 ),
        .I4(\IP2Bus_Data[2]_i_4_0 ),
        .I5(\IP2Bus_Data[2]_i_34_n_0 ),
        .O(\IP2Bus_Data[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hAABF)) 
    \IP2Bus_Data[2]_i_12 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(adc0_do_mon[2]),
        .I3(\IP2Bus_Data_reg[0]_0 ),
        .O(\IP2Bus_Data[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[2]_i_13 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ),
        .I3(adc3_do_mon[2]),
        .O(\IP2Bus_Data[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0BFF)) 
    \IP2Bus_Data[2]_i_14 
       (.I0(\IP2Bus_Data[2]_i_5_0 ),
        .I1(\IP2Bus_Data[2]_i_11_0 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(axi_read_req_r_reg_2),
        .O(\IP2Bus_Data[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055F70000)) 
    \IP2Bus_Data[2]_i_15 
       (.I0(\IP2Bus_Data[15]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_60_n_0 ),
        .I2(\IP2Bus_Data[2]_i_35_n_0 ),
        .I3(\IP2Bus_Data[2]_i_36_n_0 ),
        .I4(\IP2Bus_Data[15]_i_64_n_0 ),
        .I5(\IP2Bus_Data[2]_i_37_n_0 ),
        .O(\IP2Bus_Data[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \IP2Bus_Data[2]_i_16 
       (.I0(\IP2Bus_Data[3]_i_5_0 [2]),
        .I1(\IP2Bus_Data[9]_i_10_n_0 ),
        .I2(\IP2Bus_Data[3]_i_42_n_0 ),
        .I3(\IP2Bus_Data[13]_i_17_n_0 ),
        .O(\IP2Bus_Data[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEE0000)) 
    \IP2Bus_Data[2]_i_17 
       (.I0(\IP2Bus_Data[2]_i_38_n_0 ),
        .I1(\IP2Bus_Data[15]_i_67_n_0 ),
        .I2(\IP2Bus_Data[2]_i_39_n_0 ),
        .I3(\IP2Bus_Data[2]_i_40_n_0 ),
        .I4(\IP2Bus_Data[15]_i_66_n_0 ),
        .I5(\IP2Bus_Data[2]_i_41_n_0 ),
        .O(\IP2Bus_Data[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0444044404444444)) 
    \IP2Bus_Data[2]_i_18 
       (.I0(\IP2Bus_Data[2]_i_42_n_0 ),
        .I1(\IP2Bus_Data[2]_i_43_n_0 ),
        .I2(\IP2Bus_Data[13]_i_33_n_0 ),
        .I3(\IP2Bus_Data[2]_i_44_n_0 ),
        .I4(\IP2Bus_Data[2]_i_45_n_0 ),
        .I5(\IP2Bus_Data[2]_i_46_n_0 ),
        .O(\IP2Bus_Data[2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[2]_i_19 
       (.I0(\IP2Bus_Data[15]_i_34_n_0 ),
        .I1(adc1_do_mon[2]),
        .O(\IP2Bus_Data[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF80FF8000)) 
    \IP2Bus_Data[2]_i_2 
       (.I0(\IP2Bus_Data[25]_i_10_n_0 ),
        .I1(\IP2Bus_Data[15]_i_2_0 [2]),
        .I2(bank0_read[2]),
        .I3(\IP2Bus_Data_reg[25] ),
        .I4(\IP2Bus_Data[2]_i_7_n_0 ),
        .I5(\IP2Bus_Data[2]_i_8_n_0 ),
        .O(\IP2Bus_Data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEAAAAAAAAAAAA)) 
    \IP2Bus_Data[2]_i_20 
       (.I0(\IP2Bus_Data_reg[11] ),
        .I1(\IP2Bus_Data[2]_i_7_0 ),
        .I2(\IP2Bus_Data[7]_i_29_n_0 ),
        .I3(\IP2Bus_Data[7]_i_2_1 [2]),
        .I4(\IP2Bus_Data[7]_i_28_n_0 ),
        .I5(\IP2Bus_Data[1]_i_2_0 ),
        .O(\IP2Bus_Data[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45554000)) 
    \IP2Bus_Data[2]_i_21 
       (.I0(\IP2Bus_Data[2]_i_48_n_0 ),
        .I1(\IP2Bus_Data[2]_i_7_1 [1]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I3(\IP2Bus_Data[1]_i_25_0 ),
        .I4(\IP2Bus_Data[2]_i_50_n_0 ),
        .I5(\IP2Bus_Data[2]_i_51_n_0 ),
        .O(\IP2Bus_Data[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    \IP2Bus_Data[2]_i_22 
       (.I0(\IP2Bus_Data[14]_i_42_n_0 ),
        .I1(\IP2Bus_Data[15]_i_35_n_0 ),
        .I2(bank3_read[138]),
        .I3(\IP2Bus_Data[15]_i_11_1 [2]),
        .I4(\IP2Bus_Data[2]_i_52_n_0 ),
        .O(\IP2Bus_Data[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFF3FFFFFF)) 
    \IP2Bus_Data[2]_i_23 
       (.I0(\IP2Bus_Data[2]_i_7_2 ),
        .I1(dac12_irq_en),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I4(adc3_cmn_irq_en_reg),
        .I5(\IP2Bus_Data[2]_i_11_0 ),
        .O(\IP2Bus_Data[2]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[2]_i_24 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(dac0_do_mon[2]),
        .I3(\IP2Bus_Data_reg[11] ),
        .O(\IP2Bus_Data[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFEFBFFFBFFFBFFF)) 
    \IP2Bus_Data[2]_i_25 
       (.I0(\IP2Bus_Data[3]_i_55_n_0 ),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(axi_RdAck_r_i_7_n_0),
        .I3(\IP2Bus_Data[3]_i_8_0 [2]),
        .I4(dac0_status[2]),
        .I5(\IP2Bus_Data[3]_i_24_0 ),
        .O(\IP2Bus_Data[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFCFFFEFFFFFFF)) 
    \IP2Bus_Data[2]_i_26 
       (.I0(\IP2Bus_Data[2]_i_8_1 ),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(axi_RdAck_r_i_7_n_0),
        .I3(dac02_irq_en),
        .I4(\IP2Bus_Data[2]_i_11_0 ),
        .I5(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAAAEA)) 
    \IP2Bus_Data[2]_i_27 
       (.I0(\IP2Bus_Data[2]_i_54_n_0 ),
        .I1(\IP2Bus_Data[0]_i_36_0 ),
        .I2(axi_RdAck_r_i_7_n_0),
        .I3(\IP2Bus_Data[15]_i_41_0 [2]),
        .I4(\adc3_slice3_irq_en_reg[2] ),
        .I5(axi_read_req_r_reg_7),
        .O(\IP2Bus_Data[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45554000)) 
    \IP2Bus_Data[2]_i_28 
       (.I0(\IP2Bus_Data[2]_i_55_n_0 ),
        .I1(\IP2Bus_Data[2]_i_8_0 [1]),
        .I2(axi_RdAck_r_i_7_n_0),
        .I3(\IP2Bus_Data[1]_i_25_0 ),
        .I4(\IP2Bus_Data[2]_i_56_n_0 ),
        .I5(\IP2Bus_Data[2]_i_57_n_0 ),
        .O(\IP2Bus_Data[2]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'hA0802000)) 
    \IP2Bus_Data[2]_i_29 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_7),
        .I2(\IP2Bus_Data[15]_i_16_4 [0]),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .I4(adc03_overvol_irq),
        .O(\IP2Bus_Data[2]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[2]_i_3 
       (.I0(\IP2Bus_Data_reg[7] ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac1_do_mon[2]),
        .O(\IP2Bus_Data[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000CCA0)) 
    \IP2Bus_Data[2]_i_30 
       (.I0(\IP2Bus_Data[15]_i_16_0 [2]),
        .I1(STATUS_COMMON[2]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(\IP2Bus_Data[14]_i_68_n_0 ),
        .O(\IP2Bus_Data[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF45EF45EF)) 
    \IP2Bus_Data[2]_i_31 
       (.I0(bank9_read[133]),
        .I1(\IP2Bus_Data[2]_i_9_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ),
        .I3(\IP2Bus_Data[15]_i_16_2 [0]),
        .I4(adc01_overvol_irq),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ),
        .O(\IP2Bus_Data[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hF070)) 
    \IP2Bus_Data[2]_i_32 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_3),
        .I2(\IP2Bus_Data[15]_i_3_0 [0]),
        .I3(adc00_overvol_irq),
        .O(\IP2Bus_Data[2]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hEFCCEECC)) 
    \IP2Bus_Data[2]_i_33 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I2(adc02_irq_en),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[2]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \IP2Bus_Data[2]_i_34 
       (.I0(\IP2Bus_Data[7]_i_27_n_0 ),
        .I1(\IP2Bus_Data[7]_i_5_0 [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .O(\IP2Bus_Data[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0F770F550F770FFF)) 
    \IP2Bus_Data[2]_i_35 
       (.I0(\IP2Bus_Data[15]_i_21_2 [0]),
        .I1(adc33_overvol_irq),
        .I2(\IP2Bus_Data[15]_i_5_0 [0]),
        .I3(bank15_read[135]),
        .I4(\bus2ip_addr_reg_reg[11]_1 ),
        .I5(bank15_read[137]),
        .O(\IP2Bus_Data[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[2]_i_36 
       (.I0(\IP2Bus_Data[15]_i_21_1 [2]),
        .I1(bank15_read[138]),
        .I2(bank15_read[139]),
        .I3(\IP2Bus_Data[15]_i_21_0 [2]),
        .I4(\IP2Bus_Data[13]_i_54_n_0 ),
        .I5(\IP2Bus_Data[2]_i_59_n_0 ),
        .O(\IP2Bus_Data[2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8B8B8888888)) 
    \IP2Bus_Data[2]_i_37 
       (.I0(adc32_irq_en),
        .I1(bank15_read[129]),
        .I2(\IP2Bus_Data[15]_i_24_0 [0]),
        .I3(adc30_overvol_irq),
        .I4(\bus2ip_addr_reg_reg[11]_0 ),
        .I5(bank15_read[131]),
        .O(\IP2Bus_Data[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \IP2Bus_Data[2]_i_38 
       (.I0(\IP2Bus_Data[15]_i_65_n_0 ),
        .I1(axi_read_req_r_reg_2),
        .I2(\IP2Bus_Data[2]_i_11_0 ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(\adc3_sim_level_reg[0] ),
        .I5(\IP2Bus_Data[2]_i_17_0 ),
        .O(\IP2Bus_Data[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000550455555555)) 
    \IP2Bus_Data[2]_i_39 
       (.I0(\IP2Bus_Data[15]_i_29_n_0 ),
        .I1(\IP2Bus_Data[15]_i_91_n_0 ),
        .I2(\IP2Bus_Data[2]_i_60_n_0 ),
        .I3(\IP2Bus_Data[2]_i_61_n_0 ),
        .I4(\IP2Bus_Data[2]_i_62_n_0 ),
        .I5(\IP2Bus_Data[2]_i_63_n_0 ),
        .O(\IP2Bus_Data[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF10000)) 
    \IP2Bus_Data[2]_i_4 
       (.I0(\IP2Bus_Data[2]_i_9_n_0 ),
        .I1(\IP2Bus_Data[10]_i_19_n_0 ),
        .I2(\IP2Bus_Data[2]_i_10_n_0 ),
        .I3(\IP2Bus_Data[2]_i_11_n_0 ),
        .I4(\IP2Bus_Data_reg[0]_0 ),
        .I5(\IP2Bus_Data[2]_i_12_n_0 ),
        .O(\IP2Bus_Data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4777474747777777)) 
    \IP2Bus_Data[2]_i_40 
       (.I0(adc12_irq_en),
        .I1(bank11_read[129]),
        .I2(\IP2Bus_Data[15]_i_6_0 [0]),
        .I3(adc10_overvol_irq),
        .I4(\bus2ip_addr_reg_reg[15]_2 ),
        .I5(bank11_read[131]),
        .O(\IP2Bus_Data[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hF050F000F050F0C0)) 
    \IP2Bus_Data[2]_i_41 
       (.I0(\IP2Bus_Data[3]_i_19_0 [2]),
        .I1(\IP2Bus_Data[3]_i_24_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\IP2Bus_Data_reg[25]_1 ),
        .I4(\adc3_start_stage_reg[0] ),
        .I5(status[1]),
        .O(\IP2Bus_Data[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008F88)) 
    \IP2Bus_Data[2]_i_42 
       (.I0(bank13_read[129]),
        .I1(adc22_irq_en),
        .I2(\IP2Bus_Data[2]_i_64_n_0 ),
        .I3(\IP2Bus_Data[15]_i_75_n_0 ),
        .I4(\IP2Bus_Data[4]_i_38_n_0 ),
        .I5(\IP2Bus_Data[2]_i_65_n_0 ),
        .O(\IP2Bus_Data[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \IP2Bus_Data[2]_i_43 
       (.I0(\IP2Bus_Data[2]_i_18_1 ),
        .I1(\IP2Bus_Data[3]_i_63_n_0 ),
        .I2(axi_read_req_r_reg_2),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\adc3_sim_level_reg[0] ),
        .I5(\IP2Bus_Data[2]_i_11_0 ),
        .O(\IP2Bus_Data[2]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \IP2Bus_Data[2]_i_44 
       (.I0(\IP2Bus_Data[15]_i_73_n_0 ),
        .I1(bank13_read[135]),
        .I2(\IP2Bus_Data[13]_i_51_n_0 ),
        .I3(\IP2Bus_Data[13]_i_50_n_0 ),
        .O(\IP2Bus_Data[2]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hF300E222F300C000)) 
    \IP2Bus_Data[2]_i_45 
       (.I0(\IP2Bus_Data[2]_i_18_0 ),
        .I1(\bus2ip_addr_reg_reg[15]_0 [1]),
        .I2(adc21_overvol_irq),
        .I3(\IP2Bus_Data[15]_i_31_0 [0]),
        .I4(bank13_read[133]),
        .I5(\bus2ip_addr_reg_reg[15]_0 [2]),
        .O(\IP2Bus_Data[2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hC0FFCACA00000000)) 
    \IP2Bus_Data[2]_i_46 
       (.I0(\IP2Bus_Data[2]_i_67_n_0 ),
        .I1(\IP2Bus_Data[15]_i_31_1 [0]),
        .I2(bank13_read[135]),
        .I3(\IP2Bus_Data[2]_i_68_n_0 ),
        .I4(\IP2Bus_Data[13]_i_51_n_0 ),
        .I5(\IP2Bus_Data[15]_i_73_n_0 ),
        .O(\IP2Bus_Data[2]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \IP2Bus_Data[2]_i_48 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\adc3_cmn_en_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .O(\IP2Bus_Data[2]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAAA88A8)) 
    \IP2Bus_Data[2]_i_5 
       (.I0(\IP2Bus_Data_reg[3] ),
        .I1(\IP2Bus_Data[2]_i_13_n_0 ),
        .I2(\IP2Bus_Data[2]_i_14_n_0 ),
        .I3(\IP2Bus_Data[2]_i_15_n_0 ),
        .I4(\IP2Bus_Data[3]_i_16_n_0 ),
        .I5(\IP2Bus_Data[2]_i_16_n_0 ),
        .O(\IP2Bus_Data[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[2]_i_50 
       (.I0(\IP2Bus_Data[2]_i_21_0 [1]),
        .I1(bank3_read[193]),
        .I2(\IP2Bus_Data[2]_i_21_1 [1]),
        .I3(bank3_read[194]),
        .I4(\IP2Bus_Data[2]_i_21_2 [1]),
        .I5(bank3_read[195]),
        .O(\IP2Bus_Data[2]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hE0A0)) 
    \IP2Bus_Data[2]_i_51 
       (.I0(\IP2Bus_Data[0]_i_36_0 ),
        .I1(\IP2Bus_Data[15]_i_11_2 [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I3(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[2]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \IP2Bus_Data[2]_i_52 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_7),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .O(\IP2Bus_Data[2]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \IP2Bus_Data[2]_i_54 
       (.I0(\IP2Bus_Data[2]_i_72_n_0 ),
        .I1(bank1_read[130]),
        .I2(bank1_read[131]),
        .I3(bank1_read[132]),
        .I4(bank1_read[129]),
        .I5(\IP2Bus_Data[2]_i_77_n_0 ),
        .O(\IP2Bus_Data[2]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[2]_i_55 
       (.I0(\IP2Bus_Data[2]_i_28_0 ),
        .I1(axi_RdAck_r_reg[6]),
        .I2(\IP2Bus_Data[2]_i_28_1 ),
        .I3(\IP2Bus_Data_reg[20]_0 ),
        .I4(\IP2Bus_Data[1]_i_27_0 ),
        .I5(axi_read_req_r_i_2__6_n_0),
        .O(\IP2Bus_Data[2]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[2]_i_56 
       (.I0(\IP2Bus_Data[2]_i_28_2 [1]),
        .I1(bank1_read[193]),
        .I2(\IP2Bus_Data[2]_i_28_3 [1]),
        .I3(bank1_read[194]),
        .I4(\IP2Bus_Data[2]_i_28_4 [1]),
        .I5(bank1_read[195]),
        .O(\IP2Bus_Data[2]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hE0A0)) 
    \IP2Bus_Data[2]_i_57 
       (.I0(\IP2Bus_Data[0]_i_36_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [2]),
        .I2(axi_RdAck_r_i_7_n_0),
        .I3(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[2]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hF300E222F300C000)) 
    \IP2Bus_Data[2]_i_59 
       (.I0(\IP2Bus_Data[2]_i_36_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ),
        .I2(adc31_overvol_irq),
        .I3(\IP2Bus_Data[15]_i_5_1 [0]),
        .I4(bank15_read[133]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .O(\IP2Bus_Data[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAABABBBBFFFFFFFF)) 
    \IP2Bus_Data[2]_i_6 
       (.I0(\IP2Bus_Data[2]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[11]_i_15_n_0 ),
        .I3(\IP2Bus_Data[2]_i_18_n_0 ),
        .I4(\IP2Bus_Data[2]_i_19_n_0 ),
        .I5(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[2]_i_60 
       (.I0(\IP2Bus_Data[15]_i_27_0 [2]),
        .I1(bank11_read[138]),
        .I2(bank11_read[139]),
        .I3(\IP2Bus_Data[15]_i_27_1 [2]),
        .O(\IP2Bus_Data[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hE0F0E0A0A0A0A0A0)) 
    \IP2Bus_Data[2]_i_61 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(adc13_overvol_irq),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(axi_read_req_r_reg_7),
        .I4(\adc3_slice3_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[15]_i_27_2 [0]),
        .O(\IP2Bus_Data[2]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h2A00AA00)) 
    \IP2Bus_Data[2]_i_62 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_read_req_r_reg_8),
        .I4(\IP2Bus_Data[15]_i_6_1 [0]),
        .O(\IP2Bus_Data[2]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0CFF2EEE0CFF3FFF)) 
    \IP2Bus_Data[2]_i_63 
       (.I0(\IP2Bus_Data[2]_i_39_0 ),
        .I1(\bus2ip_addr_reg_reg[14]_3 ),
        .I2(adc11_overvol_irq),
        .I3(\IP2Bus_Data[15]_i_6_2 [0]),
        .I4(bank11_read[133]),
        .I5(\bus2ip_addr_reg_reg[14]_4 ),
        .O(\IP2Bus_Data[2]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hF020FFFF)) 
    \IP2Bus_Data[2]_i_64 
       (.I0(axi_read_req_r_reg_3),
        .I1(adc20_overvol_irq),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(adc3_cmn_irq_en_reg),
        .I4(\IP2Bus_Data[15]_i_7_0 [0]),
        .O(\IP2Bus_Data[2]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h0F08000000080000)) 
    \IP2Bus_Data[2]_i_65 
       (.I0(\IP2Bus_Data[3]_i_24_0 ),
        .I1(\IP2Bus_Data[0]_i_22_0 [1]),
        .I2(\IP2Bus_Data_reg[25]_1 ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\IP2Bus_Data[3]_i_43_0 [2]),
        .O(\IP2Bus_Data[2]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[2]_i_67 
       (.I0(\IP2Bus_Data[15]_i_32_0 [2]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_32_1 [2]),
        .O(\IP2Bus_Data[2]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hFF0F4F0F)) 
    \IP2Bus_Data[2]_i_68 
       (.I0(adc23_overvol_irq),
        .I1(axi_read_req_r_reg_7),
        .I2(\IP2Bus_Data[15]_i_32_2 [0]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\adc3_slice2_irq_en_reg[2] ),
        .O(\IP2Bus_Data[2]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \IP2Bus_Data[2]_i_69 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank3_read[193]));
  LUT6 #(
    .INIT(64'h00000000AABABBBB)) 
    \IP2Bus_Data[2]_i_7 
       (.I0(\IP2Bus_Data[2]_i_20_n_0 ),
        .I1(\IP2Bus_Data[14]_i_43_n_0 ),
        .I2(\IP2Bus_Data[2]_i_21_n_0 ),
        .I3(\IP2Bus_Data[2]_i_22_n_0 ),
        .I4(\IP2Bus_Data[2]_i_23_n_0 ),
        .I5(\IP2Bus_Data[2]_i_24_n_0 ),
        .O(\IP2Bus_Data[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \IP2Bus_Data[2]_i_70 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[0]),
        .I4(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank3_read[194]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[2]_i_71 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[0]),
        .I4(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank3_read[195]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    \IP2Bus_Data[2]_i_72 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[0]),
        .I4(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[2]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[2]_i_73 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(axi_read_req_r_reg_13),
        .I3(\IP2Bus_Data[2]_i_54_1 ),
        .I4(\IP2Bus_Data_reg[20]_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank1_read[130]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[2]_i_74 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(\IP2Bus_Data[2]_i_54_0 ),
        .I3(\IP2Bus_Data[2]_i_54_1 ),
        .I4(\IP2Bus_Data_reg[20]_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank1_read[131]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \IP2Bus_Data[2]_i_75 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_read_req_r_reg_8),
        .O(bank1_read[132]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[2]_i_76 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(axi_RdAck_r_reg[4]),
        .I3(axi_RdAck_r_reg[5]),
        .I4(axi_timeout_en_reg_0),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank1_read[129]));
  LUT6 #(
    .INIT(64'hF9FFFFFFFFFFFFFF)) 
    \IP2Bus_Data[2]_i_77 
       (.I0(axi_RdAck_r_reg[6]),
        .I1(axi_RdAck_r_reg[5]),
        .I2(axi_RdAck_r_reg[4]),
        .I3(\IP2Bus_Data_reg[31]_2 ),
        .I4(\IP2Bus_Data[1]_i_27_0 ),
        .I5(axi_read_req_r_i_2__6_n_0),
        .O(\IP2Bus_Data[2]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \IP2Bus_Data[2]_i_78 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank1_read[193]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \IP2Bus_Data[2]_i_79 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[0]),
        .I4(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank1_read[194]));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \IP2Bus_Data[2]_i_8 
       (.I0(\IP2Bus_Data[2]_i_25_n_0 ),
        .I1(\IP2Bus_Data[15]_i_44_n_0 ),
        .I2(\IP2Bus_Data[2]_i_26_n_0 ),
        .I3(\IP2Bus_Data[2]_i_27_n_0 ),
        .I4(\IP2Bus_Data[2]_i_28_n_0 ),
        .O(\IP2Bus_Data[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[2]_i_80 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[0]),
        .I4(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank1_read[195]));
  LUT6 #(
    .INIT(64'hFF0F000FEE0FEE0F)) 
    \IP2Bus_Data[2]_i_9 
       (.I0(\IP2Bus_Data[2]_i_29_n_0 ),
        .I1(\IP2Bus_Data[2]_i_30_n_0 ),
        .I2(\IP2Bus_Data[2]_i_31_n_0 ),
        .I3(\IP2Bus_Data[3]_i_28_n_0 ),
        .I4(\IP2Bus_Data[15]_i_16_1 [0]),
        .I5(bank9_read[135]),
        .O(\IP2Bus_Data[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \IP2Bus_Data[31]_i_12 
       (.I0(axi_read_req_r_i_2__2_n_0),
        .I1(axi_RdAck_r_reg[2]),
        .I2(axi_RdAck_r_reg[3]),
        .I3(axi_RdAck_r_reg[0]),
        .I4(axi_RdAck_r_reg[1]),
        .I5(\IP2Bus_Data_reg[20] ),
        .O(bank0_read[26]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \IP2Bus_Data[31]_i_13 
       (.I0(axi_read_req_r_i_2__2_n_0),
        .I1(axi_RdAck_r_reg[2]),
        .I2(axi_RdAck_r_reg[3]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(\IP2Bus_Data_reg[20] ),
        .O(bank0_read[25]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \IP2Bus_Data[31]_i_14 
       (.I0(axi_read_req_r_i_2__2_n_0),
        .I1(axi_RdAck_r_reg[6]),
        .I2(\IP2Bus_Data_reg[20]_0 ),
        .I3(\IP2Bus_Data_reg[20]_2 ),
        .I4(axi_RdAck_r_reg[3]),
        .I5(axi_RdAck_r_reg[2]),
        .O(bank0_read[9]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \IP2Bus_Data[31]_i_15 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\IP2Bus_Data[31]_i_7_0 ),
        .I2(axi_RdAck_r_reg[6]),
        .I3(axi_read_req_r_i_2__2_n_0),
        .O(\IP2Bus_Data[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000045)) 
    \IP2Bus_Data[31]_i_2 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data_reg[31] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I3(\IP2Bus_Data[31]_i_4_n_0 ),
        .I4(\IP2Bus_Data[31]_i_5_n_0 ),
        .I5(\IP2Bus_Data[31]_i_6_n_0 ),
        .O(got_timeout_reg[19]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[31]_i_3 
       (.I0(\IP2Bus_Data[20]_i_5_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_n_0 ),
        .O(\IP2Bus_Data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02000000FFFFFFFF)) 
    \IP2Bus_Data[31]_i_4 
       (.I0(axi_RdAck_r_reg[4]),
        .I1(axi_RdAck_r_reg[5]),
        .I2(axi_RdAck_r_reg[6]),
        .I3(axi_timeout_en_reg_0),
        .I4(axi_read_req_r_i_2__2_n_0),
        .I5(irq_enables[6]),
        .O(\IP2Bus_Data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55455555FFFFFFFF)) 
    \IP2Bus_Data[31]_i_5 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(axi_RdAck_r_reg[6]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_timeout_en_reg_0),
        .I5(axi_read_req_r_i_2__2_n_0),
        .O(\IP2Bus_Data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEEEEEEEEE)) 
    \IP2Bus_Data[31]_i_6 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 ),
        .I3(\IP2Bus_Data_reg[31]_1 ),
        .I4(\IP2Bus_Data_reg[31]_2 ),
        .I5(axi_read_req_r_i_2__2_n_0),
        .O(\IP2Bus_Data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \IP2Bus_Data[31]_i_7 
       (.I0(bank0_read[13]),
        .I1(bank0_read[26]),
        .I2(bank0_read[25]),
        .I3(\IP2Bus_Data[25]_i_7_n_0 ),
        .I4(bank0_read[9]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[31]_i_8 
       (.I0(\IP2Bus_Data_reg[20] ),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[3]),
        .I4(axi_read_req_r_i_2__2_n_0),
        .O(\IP2Bus_Data[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0800800000000000)) 
    \IP2Bus_Data[31]_i_9 
       (.I0(\IP2Bus_Data_reg[20] ),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[3]),
        .I4(axi_RdAck_r_reg[2]),
        .I5(axi_read_req_r_i_2__2_n_0),
        .O(\IP2Bus_Data[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBAAAA)) 
    \IP2Bus_Data[3]_i_1 
       (.I0(\IP2Bus_Data[3]_i_2_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_n_0 ),
        .I2(\IP2Bus_Data[3]_i_3_n_0 ),
        .I3(\IP2Bus_Data[3]_i_4_n_0 ),
        .I4(\IP2Bus_Data[3]_i_5_n_0 ),
        .I5(\IP2Bus_Data[3]_i_6_n_0 ),
        .O(got_timeout_reg[3]));
  LUT6 #(
    .INIT(64'hBFBBAAAABFBBBFBB)) 
    \IP2Bus_Data[3]_i_10 
       (.I0(bank9_read[0]),
        .I1(\bus2ip_addr_reg_reg[5] ),
        .I2(adc0_status[2]),
        .I3(bank9_read[3]),
        .I4(\bus2ip_addr_reg_reg[8] ),
        .I5(p_48_in[2]),
        .O(\IP2Bus_Data[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF01FFCD)) 
    \IP2Bus_Data[3]_i_11 
       (.I0(\IP2Bus_Data[3]_i_32_n_0 ),
        .I1(bank9_read[128]),
        .I2(\IP2Bus_Data[3]_i_34_n_0 ),
        .I3(\IP2Bus_Data[3]_i_35_n_0 ),
        .I4(\IP2Bus_Data[3]_i_4_0 ),
        .I5(\IP2Bus_Data[3]_i_36_n_0 ),
        .O(\IP2Bus_Data[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hAABF)) 
    \IP2Bus_Data[3]_i_12 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(adc0_do_mon[3]),
        .I3(\IP2Bus_Data_reg[0]_0 ),
        .O(\IP2Bus_Data[3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[3]_i_13 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[3]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ),
        .I3(adc3_do_mon[3]),
        .O(\IP2Bus_Data[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h00FF0BFF)) 
    \IP2Bus_Data[3]_i_14 
       (.I0(\IP2Bus_Data[3]_i_5_1 ),
        .I1(\IP2Bus_Data[2]_i_11_0 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(axi_read_req_r_reg_2),
        .O(\IP2Bus_Data[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055F70000)) 
    \IP2Bus_Data[3]_i_15 
       (.I0(\IP2Bus_Data[15]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_60_n_0 ),
        .I2(\IP2Bus_Data[3]_i_38_n_0 ),
        .I3(\IP2Bus_Data[3]_i_39_n_0 ),
        .I4(\IP2Bus_Data[15]_i_64_n_0 ),
        .I5(\IP2Bus_Data[3]_i_40_n_0 ),
        .O(\IP2Bus_Data[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[3]_i_16 
       (.I0(\IP2Bus_Data[3]_i_24_0 ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\IP2Bus_Data_reg[25]_1 ),
        .I3(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \IP2Bus_Data[3]_i_17 
       (.I0(\IP2Bus_Data[3]_i_5_0 [3]),
        .I1(\IP2Bus_Data[9]_i_10_n_0 ),
        .I2(\IP2Bus_Data[3]_i_42_n_0 ),
        .I3(\IP2Bus_Data[13]_i_17_n_0 ),
        .O(\IP2Bus_Data[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E000E0E0E0)) 
    \IP2Bus_Data[3]_i_18 
       (.I0(\IP2Bus_Data[3]_i_43_n_0 ),
        .I1(\IP2Bus_Data[3]_i_44_n_0 ),
        .I2(\IP2Bus_Data[11]_i_15_n_0 ),
        .I3(\IP2Bus_Data[3]_i_45_n_0 ),
        .I4(\IP2Bus_Data[13]_i_33_n_0 ),
        .I5(\IP2Bus_Data[3]_i_46_n_0 ),
        .O(\IP2Bus_Data[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00FB)) 
    \IP2Bus_Data[3]_i_19 
       (.I0(\IP2Bus_Data[3]_i_47_n_0 ),
        .I1(\IP2Bus_Data[15]_i_67_n_0 ),
        .I2(\IP2Bus_Data[3]_i_48_n_0 ),
        .I3(\IP2Bus_Data[3]_i_49_n_0 ),
        .I4(\IP2Bus_Data[15]_i_65_n_0 ),
        .I5(\IP2Bus_Data[3]_i_50_n_0 ),
        .O(\IP2Bus_Data[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEAEAEAEAEAEAE)) 
    \IP2Bus_Data[3]_i_2 
       (.I0(\IP2Bus_Data[3]_i_7_n_0 ),
        .I1(\IP2Bus_Data[3]_i_8_n_0 ),
        .I2(\IP2Bus_Data_reg[25] ),
        .I3(bank0_read[2]),
        .I4(\IP2Bus_Data[15]_i_2_0 [3]),
        .I5(\IP2Bus_Data[25]_i_10_n_0 ),
        .O(\IP2Bus_Data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEAAAAAAAAAAAA)) 
    \IP2Bus_Data[3]_i_20 
       (.I0(\IP2Bus_Data_reg[11] ),
        .I1(\IP2Bus_Data[3]_i_7_0 ),
        .I2(\IP2Bus_Data[7]_i_2_1 [3]),
        .I3(\IP2Bus_Data[7]_i_29_n_0 ),
        .I4(\IP2Bus_Data[7]_i_28_n_0 ),
        .I5(\IP2Bus_Data[1]_i_2_0 ),
        .O(\IP2Bus_Data[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h44F4)) 
    \IP2Bus_Data[3]_i_21 
       (.I0(\IP2Bus_Data[14]_i_38_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_2 [3]),
        .I2(\IP2Bus_Data[15]_i_11_1 [3]),
        .I3(\IP2Bus_Data[12]_i_17_n_0 ),
        .O(\IP2Bus_Data[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFFF3FFFFFFFFF)) 
    \IP2Bus_Data[3]_i_22 
       (.I0(\IP2Bus_Data[3]_i_7_1 ),
        .I1(adc3_cmn_irq_en_reg),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(\IP2Bus_Data[2]_i_11_0 ),
        .I5(dac13_irq_en),
        .O(\IP2Bus_Data[3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF70)) 
    \IP2Bus_Data[3]_i_23 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(dac0_do_mon[3]),
        .I2(\IP2Bus_Data_reg[11] ),
        .I3(\IP2Bus_Data_reg[25] ),
        .I4(\IP2Bus_Data_reg[0] ),
        .O(\IP2Bus_Data[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00EA00EAFFFF00EA)) 
    \IP2Bus_Data[3]_i_24 
       (.I0(\IP2Bus_Data[3]_i_53_n_0 ),
        .I1(\IP2Bus_Data[3]_i_8_0 [3]),
        .I2(bank1_read[2]),
        .I3(\IP2Bus_Data[3]_i_55_n_0 ),
        .I4(\IP2Bus_Data[15]_i_44_n_0 ),
        .I5(\IP2Bus_Data[3]_i_56_n_0 ),
        .O(\IP2Bus_Data[3]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hA8200000)) 
    \IP2Bus_Data[3]_i_25 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_7),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(adc03_irq_sync[0]),
        .I4(\IP2Bus_Data[15]_i_16_4 [1]),
        .O(\IP2Bus_Data[3]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h0000CCA0)) 
    \IP2Bus_Data[3]_i_26 
       (.I0(\IP2Bus_Data[15]_i_16_0 [3]),
        .I1(STATUS_COMMON[3]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(\IP2Bus_Data[14]_i_68_n_0 ),
        .O(\IP2Bus_Data[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF45EF45EF)) 
    \IP2Bus_Data[3]_i_27 
       (.I0(bank9_read[133]),
        .I1(\IP2Bus_Data[3]_i_9_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ),
        .I3(\IP2Bus_Data[15]_i_16_2 [1]),
        .I4(adc01_irq_sync[0]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ),
        .O(\IP2Bus_Data[3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \IP2Bus_Data[3]_i_28 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[3]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_29 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank9_read[135]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[3]_i_3 
       (.I0(\IP2Bus_Data_reg[7] ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac1_do_mon[3]),
        .O(\IP2Bus_Data[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \IP2Bus_Data[3]_i_30 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\IP2Bus_Data_reg[25]_1 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .O(\bus2ip_addr_reg_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_31 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(\IP2Bus_Data[3]_i_24_0 ),
        .O(bank9_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hF070)) 
    \IP2Bus_Data[3]_i_32 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_3),
        .I2(\IP2Bus_Data[15]_i_3_0 [1]),
        .I3(adc00_irq_sync[0]),
        .O(\IP2Bus_Data[3]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_33 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(\IP2Bus_Data[2]_i_11_0 ),
        .O(bank9_read[128]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hF5F7)) 
    \IP2Bus_Data[3]_i_34 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_3),
        .I2(adc3_cmn_irq_en_reg),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[3]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hEFCCEECC)) 
    \IP2Bus_Data[3]_i_35 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I2(adc03_irq_en),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[3]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \IP2Bus_Data[3]_i_36 
       (.I0(\IP2Bus_Data[7]_i_27_n_0 ),
        .I1(\IP2Bus_Data[7]_i_5_0 [3]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .O(\IP2Bus_Data[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h555530FF55553FFF)) 
    \IP2Bus_Data[3]_i_38 
       (.I0(\IP2Bus_Data[15]_i_5_0 [1]),
        .I1(adc33_irq_sync[0]),
        .I2(\bus2ip_addr_reg_reg[11]_1 ),
        .I3(\IP2Bus_Data[15]_i_21_2 [1]),
        .I4(bank15_read[135]),
        .I5(bank15_read[137]),
        .O(\IP2Bus_Data[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[3]_i_39 
       (.I0(\IP2Bus_Data[15]_i_21_1 [3]),
        .I1(bank15_read[138]),
        .I2(bank15_read[139]),
        .I3(\IP2Bus_Data[15]_i_21_0 [3]),
        .I4(\IP2Bus_Data[13]_i_54_n_0 ),
        .I5(\IP2Bus_Data[3]_i_59_n_0 ),
        .O(\IP2Bus_Data[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF10000)) 
    \IP2Bus_Data[3]_i_4 
       (.I0(\IP2Bus_Data[3]_i_9_n_0 ),
        .I1(\IP2Bus_Data[10]_i_19_n_0 ),
        .I2(\IP2Bus_Data[3]_i_10_n_0 ),
        .I3(\IP2Bus_Data[3]_i_11_n_0 ),
        .I4(\IP2Bus_Data_reg[0]_0 ),
        .I5(\IP2Bus_Data[3]_i_12_n_0 ),
        .O(\IP2Bus_Data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8B8B8888888)) 
    \IP2Bus_Data[3]_i_40 
       (.I0(adc33_irq_en),
        .I1(bank15_read[129]),
        .I2(\IP2Bus_Data[15]_i_24_0 [1]),
        .I3(adc30_irq_sync[0]),
        .I4(\bus2ip_addr_reg_reg[11]_0 ),
        .I5(bank15_read[131]),
        .O(\IP2Bus_Data[3]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hCCCCCC08)) 
    \IP2Bus_Data[3]_i_42 
       (.I0(\IP2Bus_Data[3]_i_24_0 ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(adc3_status[1]),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\IP2Bus_Data_reg[25]_1 ),
        .O(\IP2Bus_Data[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hF0FBF0FAF0F3F0FF)) 
    \IP2Bus_Data[3]_i_43 
       (.I0(adc23_irq_en),
        .I1(\IP2Bus_Data[3]_i_61_n_0 ),
        .I2(\IP2Bus_Data[3]_i_62_n_0 ),
        .I3(\IP2Bus_Data[4]_i_38_n_0 ),
        .I4(\IP2Bus_Data[15]_i_75_n_0 ),
        .I5(bank13_read[129]),
        .O(\IP2Bus_Data[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \IP2Bus_Data[3]_i_44 
       (.I0(\IP2Bus_Data[3]_i_63_n_0 ),
        .I1(\IP2Bus_Data[3]_i_18_0 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[2]_i_11_0 ),
        .I5(axi_read_req_r_reg_2),
        .O(\IP2Bus_Data[3]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h737F737F7373737F)) 
    \IP2Bus_Data[3]_i_45 
       (.I0(\IP2Bus_Data[15]_i_31_1 [1]),
        .I1(\IP2Bus_Data[15]_i_73_n_0 ),
        .I2(bank13_read[135]),
        .I3(\IP2Bus_Data[3]_i_64_n_0 ),
        .I4(\IP2Bus_Data[15]_i_93_n_0 ),
        .I5(\IP2Bus_Data[3]_i_65_n_0 ),
        .O(\IP2Bus_Data[3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hF300E222F300C000)) 
    \IP2Bus_Data[3]_i_46 
       (.I0(\IP2Bus_Data[3]_i_18_1 ),
        .I1(\bus2ip_addr_reg_reg[15]_0 [1]),
        .I2(adc21_irq_sync[0]),
        .I3(\IP2Bus_Data[15]_i_31_0 [1]),
        .I4(bank13_read[133]),
        .I5(\bus2ip_addr_reg_reg[15]_0 [2]),
        .O(\IP2Bus_Data[3]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8B8B8888888)) 
    \IP2Bus_Data[3]_i_47 
       (.I0(adc13_irq_en),
        .I1(bank11_read[129]),
        .I2(\IP2Bus_Data[15]_i_6_0 [1]),
        .I3(adc10_irq_sync[0]),
        .I4(\bus2ip_addr_reg_reg[15]_2 ),
        .I5(bank11_read[131]),
        .O(\IP2Bus_Data[3]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h4444444454555454)) 
    \IP2Bus_Data[3]_i_48 
       (.I0(\IP2Bus_Data[15]_i_29_n_0 ),
        .I1(\IP2Bus_Data[3]_i_68_n_0 ),
        .I2(\IP2Bus_Data[3]_i_69_n_0 ),
        .I3(\IP2Bus_Data[3]_i_70_n_0 ),
        .I4(\IP2Bus_Data[15]_i_91_n_0 ),
        .I5(\IP2Bus_Data[3]_i_71_n_0 ),
        .O(\IP2Bus_Data[3]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'hCCCCC4C0)) 
    \IP2Bus_Data[3]_i_49 
       (.I0(\IP2Bus_Data[3]_i_19_1 ),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(axi_read_req_r_reg_2),
        .I3(\IP2Bus_Data[2]_i_11_0 ),
        .I4(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[3]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAAA88A8)) 
    \IP2Bus_Data[3]_i_5 
       (.I0(\IP2Bus_Data_reg[3] ),
        .I1(\IP2Bus_Data[3]_i_13_n_0 ),
        .I2(\IP2Bus_Data[3]_i_14_n_0 ),
        .I3(\IP2Bus_Data[3]_i_15_n_0 ),
        .I4(\IP2Bus_Data[3]_i_16_n_0 ),
        .I5(\IP2Bus_Data[3]_i_17_n_0 ),
        .O(\IP2Bus_Data[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h45FF)) 
    \IP2Bus_Data[3]_i_50 
       (.I0(\IP2Bus_Data[3]_i_72_n_0 ),
        .I1(\IP2Bus_Data[11]_i_25_n_0 ),
        .I2(\IP2Bus_Data[3]_i_19_0 [3]),
        .I3(\IP2Bus_Data[15]_i_66_n_0 ),
        .O(\IP2Bus_Data[3]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[3]_i_53 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\IP2Bus_Data[3]_i_24_2 ),
        .I2(cleared_r),
        .I3(\IP2Bus_Data[3]_i_24_3 ),
        .I4(axi_RdAck_r_i_7_n_0),
        .I5(\IP2Bus_Data[3]_i_24_0 ),
        .O(\IP2Bus_Data[3]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[3]_i_54 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(\IP2Bus_Data[1]_i_27_0 ),
        .I2(axi_RdAck_r_reg[6]),
        .I3(axi_read_req_r_reg_13),
        .I4(\IP2Bus_Data[2]_i_54_1 ),
        .I5(\IP2Bus_Data_reg[20]_0 ),
        .O(bank1_read[2]));
  LUT6 #(
    .INIT(64'h0F1FFFFFFFFFFFFF)) 
    \IP2Bus_Data[3]_i_55 
       (.I0(\IP2Bus_Data[3]_i_24_0 ),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(axi_RdAck_r_i_7_n_0),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[15]_i_87_n_0 ),
        .I5(\IP2Bus_Data_reg[0] ),
        .O(\IP2Bus_Data[3]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFCFFFEFFFFFFF)) 
    \IP2Bus_Data[3]_i_56 
       (.I0(\IP2Bus_Data[3]_i_24_1 ),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(axi_RdAck_r_i_7_n_0),
        .I3(dac03_irq_en),
        .I4(\IP2Bus_Data[2]_i_11_0 ),
        .I5(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[3]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_58 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank15_read[137]));
  LUT6 #(
    .INIT(64'hF300E222F300C000)) 
    \IP2Bus_Data[3]_i_59 
       (.I0(\IP2Bus_Data[3]_i_39_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ),
        .I2(adc31_irq_sync[0]),
        .I3(\IP2Bus_Data[15]_i_5_1 [1]),
        .I4(bank15_read[133]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .O(\IP2Bus_Data[3]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F2FFFF)) 
    \IP2Bus_Data[3]_i_6 
       (.I0(adc1_do_mon[3]),
        .I1(\IP2Bus_Data[15]_i_34_n_0 ),
        .I2(\IP2Bus_Data[3]_i_18_n_0 ),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(\IP2Bus_Data_reg[7] ),
        .I5(\IP2Bus_Data[3]_i_19_n_0 ),
        .O(\IP2Bus_Data[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_60 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank15_read[131]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hF020FFFF)) 
    \IP2Bus_Data[3]_i_61 
       (.I0(axi_read_req_r_reg_3),
        .I1(adc20_irq_sync[0]),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(adc3_cmn_irq_en_reg),
        .I4(\IP2Bus_Data[15]_i_7_0 [1]),
        .O(\IP2Bus_Data[3]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h0F08000000080000)) 
    \IP2Bus_Data[3]_i_62 
       (.I0(\IP2Bus_Data[3]_i_24_0 ),
        .I1(\IP2Bus_Data[0]_i_22_0 [1]),
        .I2(\IP2Bus_Data_reg[25]_1 ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\IP2Bus_Data[3]_i_43_0 [3]),
        .O(\IP2Bus_Data[3]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[3]_i_63 
       (.I0(\IP2Bus_Data[3]_i_24_0 ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\IP2Bus_Data_reg[25]_1 ),
        .I3(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[3]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'hC0008800)) 
    \IP2Bus_Data[3]_i_64 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(\IP2Bus_Data[15]_i_32_2 [1]),
        .I2(adc23_irq_sync[0]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(axi_read_req_r_reg_7),
        .O(\IP2Bus_Data[3]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[3]_i_65 
       (.I0(\IP2Bus_Data[15]_i_32_0 [3]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_32_1 [3]),
        .O(\IP2Bus_Data[3]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_67 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank11_read[131]));
  LUT6 #(
    .INIT(64'hF300E222F300C000)) 
    \IP2Bus_Data[3]_i_68 
       (.I0(\IP2Bus_Data[3]_i_48_0 ),
        .I1(\bus2ip_addr_reg_reg[14]_3 ),
        .I2(adc11_irq_sync[0]),
        .I3(\IP2Bus_Data[15]_i_6_2 [1]),
        .I4(bank11_read[133]),
        .I5(\bus2ip_addr_reg_reg[14]_4 ),
        .O(\IP2Bus_Data[3]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hE0F0E0A0A0A0A0A0)) 
    \IP2Bus_Data[3]_i_69 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(adc13_irq_sync[0]),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(axi_read_req_r_reg_7),
        .I4(\adc3_slice3_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[15]_i_27_2 [1]),
        .O(\IP2Bus_Data[3]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABABBBB)) 
    \IP2Bus_Data[3]_i_7 
       (.I0(\IP2Bus_Data[3]_i_20_n_0 ),
        .I1(\IP2Bus_Data[14]_i_43_n_0 ),
        .I2(\IP2Bus_Data[3]_i_21_n_0 ),
        .I3(\IP2Bus_Data[13]_i_27_n_0 ),
        .I4(\IP2Bus_Data[3]_i_22_n_0 ),
        .I5(\IP2Bus_Data[3]_i_23_n_0 ),
        .O(\IP2Bus_Data[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[3]_i_70 
       (.I0(\IP2Bus_Data[15]_i_27_0 [3]),
        .I1(bank11_read[138]),
        .I2(bank11_read[139]),
        .I3(\IP2Bus_Data[15]_i_27_1 [3]),
        .O(\IP2Bus_Data[3]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'h2A00AA00)) 
    \IP2Bus_Data[3]_i_71 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_read_req_r_reg_8),
        .I4(\IP2Bus_Data[15]_i_6_1 [1]),
        .O(\IP2Bus_Data[3]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h02FF03FF)) 
    \IP2Bus_Data[3]_i_72 
       (.I0(status[1]),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\IP2Bus_Data_reg[25]_1 ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(\IP2Bus_Data[3]_i_24_0 ),
        .O(\IP2Bus_Data[3]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[3]_i_73 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_r_reg[6]),
        .I3(axi_read_req_r_reg_13),
        .I4(\IP2Bus_Data[2]_i_54_1 ),
        .I5(\IP2Bus_Data_reg[20]_0 ),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 [0]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[3]_i_74 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_r_reg[6]),
        .I3(\IP2Bus_Data[2]_i_54_0 ),
        .I4(\IP2Bus_Data[2]_i_54_1 ),
        .I5(\IP2Bus_Data_reg[20]_0 ),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \IP2Bus_Data[3]_i_8 
       (.I0(\IP2Bus_Data[15]_i_41_0 [3]),
        .I1(\IP2Bus_Data[13]_i_29_n_0 ),
        .I2(\IP2Bus_Data[14]_i_36_n_0 ),
        .I3(\IP2Bus_Data[15]_i_12_1 [3]),
        .I4(\IP2Bus_Data[13]_i_28_n_0 ),
        .I5(\IP2Bus_Data[3]_i_24_n_0 ),
        .O(\IP2Bus_Data[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF0F000FEE0FEE0F)) 
    \IP2Bus_Data[3]_i_9 
       (.I0(\IP2Bus_Data[3]_i_25_n_0 ),
        .I1(\IP2Bus_Data[3]_i_26_n_0 ),
        .I2(\IP2Bus_Data[3]_i_27_n_0 ),
        .I3(\IP2Bus_Data[3]_i_28_n_0 ),
        .I4(\IP2Bus_Data[15]_i_16_1 [1]),
        .I5(bank9_read[135]),
        .O(\IP2Bus_Data[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBABAAAAAAAA)) 
    \IP2Bus_Data[4]_i_1 
       (.I0(\IP2Bus_Data[4]_i_2_n_0 ),
        .I1(\IP2Bus_Data[4]_i_3_n_0 ),
        .I2(\IP2Bus_Data[4]_i_4_n_0 ),
        .I3(\IP2Bus_Data[4]_i_5_n_0 ),
        .I4(\IP2Bus_Data[4]_i_6_n_0 ),
        .I5(\IP2Bus_Data_reg[7]_0 ),
        .O(got_timeout_reg[4]));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    \IP2Bus_Data[4]_i_10 
       (.I0(\IP2Bus_Data[4]_i_2_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(\IP2Bus_Data[31]_i_7_n_0 ),
        .I3(\IP2Bus_Data[20]_i_5_n_0 ),
        .I4(irq_enables[2]),
        .I5(\IP2Bus_Data[7]_i_23_n_0 ),
        .O(\IP2Bus_Data[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h40444040)) 
    \IP2Bus_Data[4]_i_11 
       (.I0(\IP2Bus_Data[31]_i_7_n_0 ),
        .I1(\IP2Bus_Data[20]_i_5_n_0 ),
        .I2(\IP2Bus_Data[4]_i_34_n_0 ),
        .I3(\IP2Bus_Data[25]_i_6_n_0 ),
        .I4(\IP2Bus_Data[20]_i_2_n_0 ),
        .O(\IP2Bus_Data[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[4]_i_12 
       (.I0(\IP2Bus_Data[15]_i_64_n_0 ),
        .I1(\IP2Bus_Data[13]_i_17_n_0 ),
        .I2(\IP2Bus_Data[3]_i_16_n_0 ),
        .O(\IP2Bus_Data[4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF444FFFF)) 
    \IP2Bus_Data[4]_i_13 
       (.I0(\IP2Bus_Data[4]_i_35_n_0 ),
        .I1(\IP2Bus_Data[13]_i_37_n_0 ),
        .I2(bank15_read[129]),
        .I3(adc3_cmn_irq_en),
        .I4(\IP2Bus_Data[15]_i_64_n_0 ),
        .O(\IP2Bus_Data[4]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[4]_i_14 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[4]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ),
        .I3(adc3_do_mon[4]),
        .O(\IP2Bus_Data[4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_15 
       (.I0(\IP2Bus_Data[13]_i_33_n_0 ),
        .I1(\IP2Bus_Data[13]_i_32_n_0 ),
        .O(\IP2Bus_Data[4]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[4]_i_16 
       (.I0(\IP2Bus_Data[15]_i_32_0 [4]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_32_1 [4]),
        .O(\IP2Bus_Data[4]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[4]_i_17 
       (.I0(adc2_cmn_irq_en),
        .I1(bank13_read[129]),
        .I2(\IP2Bus_Data[4]_i_38_n_0 ),
        .O(\IP2Bus_Data[4]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[4]_i_18 
       (.I0(\IP2Bus_Data[15]_i_34_n_0 ),
        .I1(adc1_do_mon[4]),
        .O(\IP2Bus_Data[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[4]_i_19 
       (.I0(axi_RdAck_r_reg[10]),
        .I1(\IP2Bus_Data[4]_i_38_2 ),
        .I2(axi_read_req_r_i_2__6_n_0),
        .I3(\IP2Bus_Data_reg[20]_0 ),
        .I4(\IP2Bus_Data[4]_i_5_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank11_read[138]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    \IP2Bus_Data[4]_i_2 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[4]_i_7_n_0 ),
        .I2(\IP2Bus_Data[4]_i_8_n_0 ),
        .I3(\IP2Bus_Data[4]_i_9_n_0 ),
        .I4(\IP2Bus_Data[4]_i_10_n_0 ),
        .I5(\IP2Bus_Data[4]_i_11_n_0 ),
        .O(\IP2Bus_Data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[4]_i_20 
       (.I0(axi_RdAck_r_reg[10]),
        .I1(\IP2Bus_Data[4]_i_38_2 ),
        .I2(axi_read_req_r_i_2__6_n_0),
        .I3(\IP2Bus_Data_reg[20]_0 ),
        .I4(\IP2Bus_Data[2]_i_28_1 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank11_read[139]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFCFFF)) 
    \IP2Bus_Data[4]_i_21 
       (.I0(axi_RdAck_r_reg[9]),
        .I1(axi_RdAck_r_reg[13]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(\IP2Bus_Data[4]_i_40_n_0 ),
        .O(\IP2Bus_Data[4]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hAABF)) 
    \IP2Bus_Data[4]_i_22 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(adc0_do_mon[4]),
        .I3(\IP2Bus_Data_reg[0]_0 ),
        .O(\IP2Bus_Data[4]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \IP2Bus_Data[4]_i_23 
       (.I0(\IP2Bus_Data[15]_i_48_n_0 ),
        .I1(\IP2Bus_Data[15]_i_47_n_0 ),
        .I2(\IP2Bus_Data[4]_i_41_n_0 ),
        .I3(\IP2Bus_Data[13]_i_43_n_0 ),
        .O(\IP2Bus_Data[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hF700F7F7F7F7F7F7)) 
    \IP2Bus_Data[4]_i_24 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I1(\IP2Bus_Data[7]_i_5_0 [4]),
        .I2(\IP2Bus_Data[7]_i_27_n_0 ),
        .I3(\IP2Bus_Data[15]_i_47_n_0 ),
        .I4(bank9_read[129]),
        .I5(adc0_cmn_irq_en),
        .O(\IP2Bus_Data[4]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[4]_i_26 
       (.I0(\IP2Bus_Data[7]_i_29_n_0 ),
        .I1(\IP2Bus_Data[7]_i_28_n_0 ),
        .O(\IP2Bus_Data[4]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[4]_i_28 
       (.I0(\IP2Bus_Data[15]_i_11_1 [4]),
        .I1(\IP2Bus_Data[12]_i_17_n_0 ),
        .I2(\IP2Bus_Data[14]_i_38_n_0 ),
        .I3(\IP2Bus_Data[15]_i_11_2 [4]),
        .O(\IP2Bus_Data[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0600000000000000)) 
    \IP2Bus_Data[4]_i_29 
       (.I0(axi_RdAck_r_reg[6]),
        .I1(axi_RdAck_r_reg[5]),
        .I2(axi_RdAck_r_reg[4]),
        .I3(\IP2Bus_Data_reg[31]_2 ),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_i_2__6_n_0),
        .O(\IP2Bus_Data[4]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h0700FFFF)) 
    \IP2Bus_Data[4]_i_3 
       (.I0(\IP2Bus_Data[4]_i_12_n_0 ),
        .I1(\IP2Bus_Data[4]_i_13_n_0 ),
        .I2(\IP2Bus_Data[4]_i_14_n_0 ),
        .I3(\IP2Bus_Data_reg[3] ),
        .I4(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[4]_i_30 
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_r_reg[4]),
        .I3(axi_RdAck_r_reg[5]),
        .I4(axi_timeout_en_reg_0),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank3_read[129]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[4]_i_31 
       (.I0(\IP2Bus_Data[13]_i_29_n_0 ),
        .I1(\IP2Bus_Data[15]_i_41_0 [4]),
        .I2(\IP2Bus_Data[14]_i_36_n_0 ),
        .I3(\IP2Bus_Data[15]_i_12_1 [4]),
        .O(\IP2Bus_Data[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FF01FF)) 
    \IP2Bus_Data[4]_i_32 
       (.I0(\IP2Bus_Data[3]_i_24_0 ),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(axi_read_req_r_reg_2),
        .I3(axi_RdAck_r_i_7_n_0),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .I5(\IP2Bus_Data_reg[25]_1 ),
        .O(\IP2Bus_Data[4]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \IP2Bus_Data[4]_i_33 
       (.I0(dac0_cmn_irq_en),
        .I1(adc3_cmn_irq_en_reg),
        .I2(axi_RdAck_r_i_7_n_0),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(\IP2Bus_Data[2]_i_11_0 ),
        .O(\IP2Bus_Data[4]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000004000400)) 
    \IP2Bus_Data[4]_i_34 
       (.I0(bank0_read[8]),
        .I1(axi_read_req_r_i_2__2_n_0),
        .I2(axi_RdAck_r_reg[6]),
        .I3(\IP2Bus_Data_reg[20]_1 ),
        .I4(\IP2Bus_Data[15]_i_2_0 [4]),
        .I5(bank0_read[2]),
        .O(\IP2Bus_Data[4]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h07F7FFFF)) 
    \IP2Bus_Data[4]_i_35 
       (.I0(\IP2Bus_Data[15]_i_21_0 [4]),
        .I1(bank15_read[139]),
        .I2(bank15_read[138]),
        .I3(\IP2Bus_Data[15]_i_21_1 [4]),
        .I4(\IP2Bus_Data[15]_i_23_n_0 ),
        .O(\IP2Bus_Data[4]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_36 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank15_read[129]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_37 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank13_read[129]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[4]_i_38 
       (.I0(bank13_read[2]),
        .I1(bank13_read[1]),
        .I2(bank13_read[3]),
        .I3(bank13_read[128]),
        .I4(bank13_read[64]),
        .I5(bank13_read[14]),
        .O(\IP2Bus_Data[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFBFAAAAAAAA)) 
    \IP2Bus_Data[4]_i_4 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[11]_i_15_n_0 ),
        .I2(\IP2Bus_Data[4]_i_15_n_0 ),
        .I3(\IP2Bus_Data[4]_i_16_n_0 ),
        .I4(\IP2Bus_Data[4]_i_17_n_0 ),
        .I5(\IP2Bus_Data[4]_i_18_n_0 ),
        .O(\IP2Bus_Data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \IP2Bus_Data[4]_i_40 
       (.I0(adc1_cmn_irq_en),
        .I1(bank11_read[129]),
        .I2(\IP2Bus_Data[15]_i_66_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_n_0 ),
        .I4(\IP2Bus_Data[15]_i_67_n_0 ),
        .I5(\IP2Bus_Data[15]_i_65_n_0 ),
        .O(\IP2Bus_Data[4]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[4]_i_41 
       (.I0(bank9_read[139]),
        .I1(\IP2Bus_Data[15]_i_16_0 [4]),
        .I2(STATUS_COMMON[4]),
        .I3(bank9_read[138]),
        .O(\IP2Bus_Data[4]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_42 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank9_read[129]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[4]_i_43 
       (.I0(axi_RdAck_r_reg[10]),
        .I1(\IP2Bus_Data[4]_i_38_2 ),
        .I2(axi_read_req_r_i_2__6_n_0),
        .I3(axi_RdAck_r_reg[6]),
        .I4(\IP2Bus_Data[4]_i_38_0 ),
        .I5(\IP2Bus_Data_reg[20]_0 ),
        .O(bank13_read[2]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[4]_i_44 
       (.I0(axi_RdAck_r_reg[10]),
        .I1(\IP2Bus_Data[4]_i_38_2 ),
        .I2(axi_read_req_r_i_2__6_n_0),
        .I3(axi_RdAck_r_reg[6]),
        .I4(\IP2Bus_Data[4]_i_38_1 ),
        .I5(axi_timeout_en_reg_0),
        .O(bank13_read[1]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[4]_i_45 
       (.I0(axi_RdAck_r_reg[10]),
        .I1(\IP2Bus_Data[4]_i_38_2 ),
        .I2(axi_read_req_r_i_2__6_n_0),
        .I3(axi_RdAck_r_reg[6]),
        .I4(\IP2Bus_Data[1]_i_23_0 ),
        .I5(\IP2Bus_Data_reg[20]_0 ),
        .O(bank13_read[3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[4]_i_46 
       (.I0(axi_RdAck_r_reg[10]),
        .I1(\IP2Bus_Data[4]_i_38_2 ),
        .I2(axi_read_req_r_i_2__6_n_0),
        .I3(\IP2Bus_Data[4]_i_38_1 ),
        .I4(\IP2Bus_Data_reg[31]_2 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank13_read[128]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[4]_i_47 
       (.I0(axi_RdAck_r_reg[10]),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_read_req_r_i_2__6_n_0),
        .I4(\IP2Bus_Data_reg[31]_2 ),
        .I5(\IP2Bus_Data[4]_i_38_3 ),
        .O(bank13_read[64]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \IP2Bus_Data[4]_i_48 
       (.I0(axi_RdAck_r_reg[10]),
        .I1(\IP2Bus_Data[4]_i_38_2 ),
        .I2(axi_read_req_r_i_2__6_n_0),
        .I3(\IP2Bus_Data[4]_i_38_4 ),
        .I4(\IP2Bus_Data_reg[20]_0 ),
        .I5(axi_RdAck_r_reg[6]),
        .O(bank13_read[14]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_49 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank11_read[129]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[4]_i_5 
       (.I0(\IP2Bus_Data[15]_i_27_0 [4]),
        .I1(bank11_read[138]),
        .I2(bank11_read[139]),
        .I3(\IP2Bus_Data[15]_i_27_1 [4]),
        .I4(\IP2Bus_Data[13]_i_14_n_0 ),
        .I5(\IP2Bus_Data[4]_i_21_n_0 ),
        .O(\IP2Bus_Data[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01115555)) 
    \IP2Bus_Data[4]_i_6 
       (.I0(\IP2Bus_Data[4]_i_22_n_0 ),
        .I1(bank9_read[0]),
        .I2(\IP2Bus_Data[4]_i_23_n_0 ),
        .I3(\IP2Bus_Data[4]_i_24_n_0 ),
        .I4(\IP2Bus_Data_reg[0]_0 ),
        .I5(\IP2Bus_Data_reg[4] ),
        .O(\IP2Bus_Data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0404FF04)) 
    \IP2Bus_Data[4]_i_7 
       (.I0(\IP2Bus_Data[4]_i_26_n_0 ),
        .I1(\IP2Bus_Data[7]_i_2_1 [4]),
        .I2(\IP2Bus_Data[4]_i_2_1 ),
        .I3(dac0_do_mon[4]),
        .I4(\IP2Bus_Data[14]_i_14_n_0 ),
        .I5(\IP2Bus_Data_reg[0] ),
        .O(\IP2Bus_Data[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFD55FDFDFDFDFDFD)) 
    \IP2Bus_Data[4]_i_8 
       (.I0(\IP2Bus_Data[13]_i_26_n_0 ),
        .I1(\IP2Bus_Data[13]_i_27_n_0 ),
        .I2(\IP2Bus_Data[4]_i_28_n_0 ),
        .I3(\IP2Bus_Data[4]_i_29_n_0 ),
        .I4(dac1_cmn_irq_en),
        .I5(bank3_read[129]),
        .O(\IP2Bus_Data[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2000FD00FFFFFFFF)) 
    \IP2Bus_Data[4]_i_9 
       (.I0(\IP2Bus_Data[15]_i_45_n_0 ),
        .I1(\IP2Bus_Data[15]_i_42_n_0 ),
        .I2(\IP2Bus_Data[4]_i_31_n_0 ),
        .I3(\IP2Bus_Data[4]_i_32_n_0 ),
        .I4(\IP2Bus_Data[4]_i_33_n_0 ),
        .I5(\IP2Bus_Data_reg[0] ),
        .O(\IP2Bus_Data[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFABAAAAAAAA)) 
    \IP2Bus_Data[5]_i_1 
       (.I0(\IP2Bus_Data[5]_i_2_n_0 ),
        .I1(\IP2Bus_Data[5]_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[5] ),
        .I3(\IP2Bus_Data[5]_i_4_n_0 ),
        .I4(\IP2Bus_Data[5]_i_5_n_0 ),
        .I5(\IP2Bus_Data_reg[7]_0 ),
        .O(got_timeout_reg[5]));
  LUT5 #(
    .INIT(32'h8FFFFFFF)) 
    \IP2Bus_Data[5]_i_10 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(\IP2Bus_Data[13]_i_36_n_0 ),
        .I3(\IP2Bus_Data[13]_i_35_n_0 ),
        .I4(\IP2Bus_Data[5]_i_20_n_0 ),
        .O(\IP2Bus_Data[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[5]_i_11 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(adc1_do_mon[5]),
        .O(\IP2Bus_Data[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[5]_i_12 
       (.I0(\IP2Bus_Data[15]_i_32_0 [5]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_32_1 [5]),
        .O(\IP2Bus_Data[5]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \IP2Bus_Data[5]_i_13 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[5]),
        .I2(\IP2Bus_Data[11]_i_4_1 ),
        .I3(adc3_do_mon[5]),
        .O(\IP2Bus_Data[5]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[5]_i_14 
       (.I0(\IP2Bus_Data[15]_i_21_1 [5]),
        .I1(bank15_read[138]),
        .I2(bank15_read[139]),
        .I3(\IP2Bus_Data[15]_i_21_0 [5]),
        .O(\IP2Bus_Data[5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \IP2Bus_Data[5]_i_15 
       (.I0(adc0_do_mon[5]),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_r_reg[9]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_read_req_r_reg_9),
        .O(\IP2Bus_Data[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7777777770777777)) 
    \IP2Bus_Data[5]_i_16 
       (.I0(\IP2Bus_Data[7]_i_5_0 [5]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I2(\IP2Bus_Data[5]_i_21_n_0 ),
        .I3(\IP2Bus_Data[13]_i_43_n_0 ),
        .I4(\IP2Bus_Data[15]_i_48_n_0 ),
        .I5(\IP2Bus_Data[7]_i_25_n_0 ),
        .O(\IP2Bus_Data[5]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[5]_i_17 
       (.I0(\IP2Bus_Data[15]_i_11_1 [5]),
        .I1(\IP2Bus_Data[12]_i_17_n_0 ),
        .I2(\IP2Bus_Data[14]_i_38_n_0 ),
        .I3(\IP2Bus_Data[15]_i_11_2 [5]),
        .O(\IP2Bus_Data[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h7777747777777777)) 
    \IP2Bus_Data[5]_i_18 
       (.I0(\IP2Bus_Data[15]_i_2_0 [5]),
        .I1(bank0_read[2]),
        .I2(bank0_read[8]),
        .I3(axi_read_req_r_i_2__2_n_0),
        .I4(axi_RdAck_r_reg[6]),
        .I5(\IP2Bus_Data_reg[20]_1 ),
        .O(\IP2Bus_Data[5]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[5]_i_19 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I1(\IP2Bus_Data[5]_i_9_0 ),
        .O(\IP2Bus_Data[5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF00F1)) 
    \IP2Bus_Data[5]_i_2 
       (.I0(\IP2Bus_Data[5]_i_6_n_0 ),
        .I1(\IP2Bus_Data[5]_i_7_n_0 ),
        .I2(\IP2Bus_Data[5]_i_8_n_0 ),
        .I3(\IP2Bus_Data_reg[25] ),
        .I4(\IP2Bus_Data[5]_i_9_n_0 ),
        .O(\IP2Bus_Data[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[5]_i_20 
       (.I0(bank11_read[139]),
        .I1(\IP2Bus_Data[15]_i_27_1 [5]),
        .I2(\IP2Bus_Data[15]_i_27_0 [5]),
        .I3(bank11_read[138]),
        .O(\IP2Bus_Data[5]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[5]_i_21 
       (.I0(STATUS_COMMON[5]),
        .I1(bank9_read[138]),
        .I2(bank9_read[139]),
        .I3(\IP2Bus_Data[15]_i_16_0 [5]),
        .O(\IP2Bus_Data[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB8BB)) 
    \IP2Bus_Data[5]_i_3 
       (.I0(\IP2Bus_Data[5]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[5]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[7]_1 ),
        .I4(\IP2Bus_Data[13]_i_13_n_0 ),
        .I5(\IP2Bus_Data[5]_i_12_n_0 ),
        .O(\IP2Bus_Data[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88A88888)) 
    \IP2Bus_Data[5]_i_4 
       (.I0(\IP2Bus_Data[13]_i_20_n_0 ),
        .I1(\IP2Bus_Data[5]_i_13_n_0 ),
        .I2(\IP2Bus_Data[13]_i_17_n_0 ),
        .I3(\IP2Bus_Data[5]_i_14_n_0 ),
        .I4(\IP2Bus_Data[11]_i_18_n_0 ),
        .O(\IP2Bus_Data[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F808F808F8F)) 
    \IP2Bus_Data[5]_i_5 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(dac1_do_mon[4]),
        .I2(\IP2Bus_Data_reg[5]_0 ),
        .I3(\IP2Bus_Data[5]_i_15_n_0 ),
        .I4(\IP2Bus_Data[5]_i_16_n_0 ),
        .I5(\IP2Bus_Data[7]_i_20_n_0 ),
        .O(\IP2Bus_Data[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[5]_i_6 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(dac0_do_mon[5]),
        .I3(\IP2Bus_Data_reg[11] ),
        .O(\IP2Bus_Data[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0D0D0D0D00)) 
    \IP2Bus_Data[5]_i_7 
       (.I0(\IP2Bus_Data[7]_i_2_1 [5]),
        .I1(\IP2Bus_Data[7]_i_21_n_0 ),
        .I2(\IP2Bus_Data_reg[11] ),
        .I3(\IP2Bus_Data[5]_i_17_n_0 ),
        .I4(\IP2Bus_Data[14]_i_43_n_0 ),
        .I5(\IP2Bus_Data[13]_i_27_n_0 ),
        .O(\IP2Bus_Data[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[5]_i_8 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [5]),
        .I2(\IP2Bus_Data[14]_i_36_n_0 ),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data[15]_i_41_0 [5]),
        .O(\IP2Bus_Data[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3000550000005500)) 
    \IP2Bus_Data[5]_i_9 
       (.I0(\IP2Bus_Data[5]_i_18_n_0 ),
        .I1(\IP2Bus_Data[7]_i_23_n_0 ),
        .I2(irq_enables[3]),
        .I3(\IP2Bus_Data[20]_i_5_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_n_0 ),
        .I5(\IP2Bus_Data[5]_i_19_n_0 ),
        .O(\IP2Bus_Data[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    \IP2Bus_Data[6]_i_1 
       (.I0(\IP2Bus_Data[6]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[7] ),
        .I2(\IP2Bus_Data[6]_i_3_n_0 ),
        .I3(\IP2Bus_Data[6]_i_4_n_0 ),
        .I4(\IP2Bus_Data[6]_i_5_n_0 ),
        .I5(\IP2Bus_Data_reg[7]_0 ),
        .O(got_timeout_reg[6]));
  LUT6 #(
    .INIT(64'h0000700000000000)) 
    \IP2Bus_Data[6]_i_10 
       (.I0(\IP2Bus_Data[6]_i_2_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(irq_enables[4]),
        .I3(\IP2Bus_Data[20]_i_5_n_0 ),
        .I4(\IP2Bus_Data[7]_i_23_n_0 ),
        .I5(\IP2Bus_Data[31]_i_7_n_0 ),
        .O(\IP2Bus_Data[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[6]_i_11 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(adc1_do_mon[6]),
        .O(\IP2Bus_Data[6]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \IP2Bus_Data[6]_i_12 
       (.I0(\IP2Bus_Data[13]_i_34_n_0 ),
        .I1(\IP2Bus_Data[13]_i_33_n_0 ),
        .I2(\IP2Bus_Data[13]_i_32_n_0 ),
        .I3(\IP2Bus_Data[6]_i_19_n_0 ),
        .O(\IP2Bus_Data[6]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[6]_i_13 
       (.I0(\IP2Bus_Data[15]_i_27_0 [6]),
        .I1(bank11_read[138]),
        .I2(bank11_read[139]),
        .I3(\IP2Bus_Data[15]_i_27_1 [6]),
        .O(\IP2Bus_Data[6]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \IP2Bus_Data[6]_i_14 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[6]),
        .I2(\IP2Bus_Data[11]_i_4_1 ),
        .I3(adc3_do_mon[6]),
        .O(\IP2Bus_Data[6]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[6]_i_15 
       (.I0(\IP2Bus_Data[15]_i_21_1 [6]),
        .I1(bank15_read[138]),
        .I2(bank15_read[139]),
        .I3(\IP2Bus_Data[15]_i_21_0 [6]),
        .O(\IP2Bus_Data[6]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \IP2Bus_Data[6]_i_16 
       (.I0(adc0_do_mon[6]),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_r_reg[9]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_read_req_r_reg_9),
        .O(\IP2Bus_Data[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7777777770777777)) 
    \IP2Bus_Data[6]_i_17 
       (.I0(\IP2Bus_Data[7]_i_5_0 [6]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I2(\IP2Bus_Data[6]_i_20_n_0 ),
        .I3(\IP2Bus_Data[13]_i_43_n_0 ),
        .I4(\IP2Bus_Data[15]_i_48_n_0 ),
        .I5(\IP2Bus_Data[7]_i_25_n_0 ),
        .O(\IP2Bus_Data[6]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[6]_i_18 
       (.I0(\IP2Bus_Data[15]_i_11_2 [6]),
        .I1(\IP2Bus_Data[14]_i_38_n_0 ),
        .I2(\IP2Bus_Data[12]_i_17_n_0 ),
        .I3(\IP2Bus_Data[15]_i_11_1 [6]),
        .O(\IP2Bus_Data[6]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[6]_i_19 
       (.I0(\IP2Bus_Data[15]_i_32_0 [6]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_32_1 [6]),
        .O(\IP2Bus_Data[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F1)) 
    \IP2Bus_Data[6]_i_2 
       (.I0(\IP2Bus_Data[6]_i_6_n_0 ),
        .I1(\IP2Bus_Data[6]_i_7_n_0 ),
        .I2(\IP2Bus_Data[6]_i_8_n_0 ),
        .I3(\IP2Bus_Data_reg[25] ),
        .I4(\IP2Bus_Data[6]_i_9_n_0 ),
        .I5(\IP2Bus_Data[6]_i_10_n_0 ),
        .O(\IP2Bus_Data[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[6]_i_20 
       (.I0(STATUS_COMMON[6]),
        .I1(bank9_read[138]),
        .I2(bank9_read[139]),
        .I3(\IP2Bus_Data[15]_i_16_0 [6]),
        .O(\IP2Bus_Data[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \IP2Bus_Data[6]_i_3 
       (.I0(\IP2Bus_Data[6]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[7]_1 ),
        .I2(\IP2Bus_Data[6]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(\IP2Bus_Data[6]_i_13_n_0 ),
        .I5(\IP2Bus_Data[13]_i_14_n_0 ),
        .O(\IP2Bus_Data[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88A88888)) 
    \IP2Bus_Data[6]_i_4 
       (.I0(\IP2Bus_Data[13]_i_20_n_0 ),
        .I1(\IP2Bus_Data[6]_i_14_n_0 ),
        .I2(\IP2Bus_Data[13]_i_17_n_0 ),
        .I3(\IP2Bus_Data[6]_i_15_n_0 ),
        .I4(\IP2Bus_Data[11]_i_18_n_0 ),
        .O(\IP2Bus_Data[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F808F808F8F)) 
    \IP2Bus_Data[6]_i_5 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(dac1_do_mon[5]),
        .I2(\IP2Bus_Data_reg[5]_0 ),
        .I3(\IP2Bus_Data[6]_i_16_n_0 ),
        .I4(\IP2Bus_Data[6]_i_17_n_0 ),
        .I5(\IP2Bus_Data[7]_i_20_n_0 ),
        .O(\IP2Bus_Data[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[6]_i_6 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(dac0_do_mon[6]),
        .I3(\IP2Bus_Data_reg[11] ),
        .O(\IP2Bus_Data[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0D0D0D0D00)) 
    \IP2Bus_Data[6]_i_7 
       (.I0(\IP2Bus_Data[7]_i_2_1 [6]),
        .I1(\IP2Bus_Data[7]_i_21_n_0 ),
        .I2(\IP2Bus_Data_reg[11] ),
        .I3(\IP2Bus_Data[6]_i_18_n_0 ),
        .I4(\IP2Bus_Data[14]_i_43_n_0 ),
        .I5(\IP2Bus_Data[13]_i_27_n_0 ),
        .O(\IP2Bus_Data[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[6]_i_8 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [6]),
        .I2(\IP2Bus_Data[14]_i_36_n_0 ),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data[15]_i_41_0 [6]),
        .O(\IP2Bus_Data[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \IP2Bus_Data[6]_i_9 
       (.I0(\IP2Bus_Data[15]_i_2_0 [6]),
        .I1(\IP2Bus_Data[25]_i_10_n_0 ),
        .I2(\IP2Bus_Data_reg[25] ),
        .I3(bank0_read[2]),
        .O(\IP2Bus_Data[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    \IP2Bus_Data[7]_i_1 
       (.I0(\IP2Bus_Data[7]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[7] ),
        .I2(\IP2Bus_Data[7]_i_3_n_0 ),
        .I3(\IP2Bus_Data[7]_i_4_n_0 ),
        .I4(\IP2Bus_Data[7]_i_5_n_0 ),
        .I5(\IP2Bus_Data_reg[7]_0 ),
        .O(got_timeout_reg[7]));
  LUT6 #(
    .INIT(64'h0000700000000000)) 
    \IP2Bus_Data[7]_i_10 
       (.I0(\IP2Bus_Data[7]_i_2_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(irq_enables[5]),
        .I3(\IP2Bus_Data[20]_i_5_n_0 ),
        .I4(\IP2Bus_Data[7]_i_23_n_0 ),
        .I5(\IP2Bus_Data[31]_i_7_n_0 ),
        .O(\IP2Bus_Data[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[7]_i_11 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(adc1_do_mon[7]),
        .O(\IP2Bus_Data[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \IP2Bus_Data[7]_i_13 
       (.I0(\IP2Bus_Data[13]_i_34_n_0 ),
        .I1(\IP2Bus_Data[13]_i_33_n_0 ),
        .I2(\IP2Bus_Data[13]_i_32_n_0 ),
        .I3(\IP2Bus_Data[7]_i_24_n_0 ),
        .O(\IP2Bus_Data[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[7]_i_14 
       (.I0(bank11_read[139]),
        .I1(\IP2Bus_Data[15]_i_27_1 [7]),
        .I2(\IP2Bus_Data[15]_i_27_0 [7]),
        .I3(bank11_read[138]),
        .O(\IP2Bus_Data[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \IP2Bus_Data[7]_i_15 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[7]),
        .I2(\IP2Bus_Data[11]_i_4_1 ),
        .I3(adc3_do_mon[7]),
        .O(\IP2Bus_Data[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[7]_i_16 
       (.I0(\IP2Bus_Data[15]_i_21_1 [7]),
        .I1(bank15_read[138]),
        .I2(bank15_read[139]),
        .I3(\IP2Bus_Data[15]_i_21_0 [7]),
        .O(\IP2Bus_Data[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \IP2Bus_Data[7]_i_18 
       (.I0(adc0_do_mon[7]),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_r_reg[9]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_read_req_r_reg_9),
        .O(\IP2Bus_Data[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h7777077777777777)) 
    \IP2Bus_Data[7]_i_19 
       (.I0(\IP2Bus_Data[7]_i_5_0 [7]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I2(\IP2Bus_Data[13]_i_43_n_0 ),
        .I3(\IP2Bus_Data[15]_i_48_n_0 ),
        .I4(\IP2Bus_Data[7]_i_25_n_0 ),
        .I5(\IP2Bus_Data[7]_i_26_n_0 ),
        .O(\IP2Bus_Data[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F1)) 
    \IP2Bus_Data[7]_i_2 
       (.I0(\IP2Bus_Data[7]_i_6_n_0 ),
        .I1(\IP2Bus_Data[7]_i_7_n_0 ),
        .I2(\IP2Bus_Data[7]_i_8_n_0 ),
        .I3(\IP2Bus_Data_reg[25] ),
        .I4(\IP2Bus_Data[7]_i_9_n_0 ),
        .I5(\IP2Bus_Data[7]_i_10_n_0 ),
        .O(\IP2Bus_Data[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \IP2Bus_Data[7]_i_20 
       (.I0(\IP2Bus_Data[7]_i_27_n_0 ),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(bank9_read[0]),
        .O(\IP2Bus_Data[7]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \IP2Bus_Data[7]_i_21 
       (.I0(\IP2Bus_Data[7]_i_28_n_0 ),
        .I1(\IP2Bus_Data[7]_i_29_n_0 ),
        .I2(\IP2Bus_Data[1]_i_2_0 ),
        .O(\IP2Bus_Data[7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[7]_i_22 
       (.I0(\IP2Bus_Data[15]_i_11_1 [7]),
        .I1(\IP2Bus_Data[12]_i_17_n_0 ),
        .I2(\IP2Bus_Data[14]_i_38_n_0 ),
        .I3(\IP2Bus_Data[15]_i_11_2 [7]),
        .O(\IP2Bus_Data[7]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \IP2Bus_Data[7]_i_23 
       (.I0(\IP2Bus_Data[31]_i_5_n_0 ),
        .I1(\IP2Bus_Data[31]_i_8_n_0 ),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data[25]_i_9_n_0 ),
        .I4(bank0_read[33]),
        .O(\IP2Bus_Data[7]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[7]_i_24 
       (.I0(\IP2Bus_Data[15]_i_32_0 [7]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_32_1 [7]),
        .O(\IP2Bus_Data[7]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    \IP2Bus_Data[7]_i_25 
       (.I0(\IP2Bus_Data[2]_i_11_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .O(\IP2Bus_Data[7]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[7]_i_26 
       (.I0(STATUS_COMMON[7]),
        .I1(bank9_read[138]),
        .I2(bank9_read[139]),
        .I3(\IP2Bus_Data[15]_i_16_0 [7]),
        .O(\IP2Bus_Data[7]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[7]_i_27 
       (.I0(\IP2Bus_Data[3]_i_24_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\IP2Bus_Data_reg[25]_1 ),
        .I3(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[7]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \IP2Bus_Data[7]_i_28 
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(\IP2Bus_Data_reg[25]_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .O(\IP2Bus_Data[7]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \IP2Bus_Data[7]_i_29 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\IP2Bus_Data[3]_i_24_0 ),
        .I2(axi_read_req_r_reg_2),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .O(\IP2Bus_Data[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \IP2Bus_Data[7]_i_3 
       (.I0(\IP2Bus_Data[7]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[7]_1 ),
        .I2(\IP2Bus_Data[7]_i_13_n_0 ),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(\IP2Bus_Data[7]_i_14_n_0 ),
        .I5(\IP2Bus_Data[13]_i_14_n_0 ),
        .O(\IP2Bus_Data[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88A88888)) 
    \IP2Bus_Data[7]_i_4 
       (.I0(\IP2Bus_Data[13]_i_20_n_0 ),
        .I1(\IP2Bus_Data[7]_i_15_n_0 ),
        .I2(\IP2Bus_Data[13]_i_17_n_0 ),
        .I3(\IP2Bus_Data[7]_i_16_n_0 ),
        .I4(\IP2Bus_Data[11]_i_18_n_0 ),
        .O(\IP2Bus_Data[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F808F808F8F)) 
    \IP2Bus_Data[7]_i_5 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(dac1_do_mon[6]),
        .I2(\IP2Bus_Data_reg[5]_0 ),
        .I3(\IP2Bus_Data[7]_i_18_n_0 ),
        .I4(\IP2Bus_Data[7]_i_19_n_0 ),
        .I5(\IP2Bus_Data[7]_i_20_n_0 ),
        .O(\IP2Bus_Data[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[7]_i_6 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(dac0_do_mon[7]),
        .I3(\IP2Bus_Data_reg[11] ),
        .O(\IP2Bus_Data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0D0D0D0D00)) 
    \IP2Bus_Data[7]_i_7 
       (.I0(\IP2Bus_Data[7]_i_2_1 [7]),
        .I1(\IP2Bus_Data[7]_i_21_n_0 ),
        .I2(\IP2Bus_Data_reg[11] ),
        .I3(\IP2Bus_Data[7]_i_22_n_0 ),
        .I4(\IP2Bus_Data[14]_i_43_n_0 ),
        .I5(\IP2Bus_Data[13]_i_27_n_0 ),
        .O(\IP2Bus_Data[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[7]_i_8 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [7]),
        .I2(\IP2Bus_Data[14]_i_36_n_0 ),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data[15]_i_41_0 [7]),
        .O(\IP2Bus_Data[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \IP2Bus_Data[7]_i_9 
       (.I0(\IP2Bus_Data[15]_i_2_0 [7]),
        .I1(\IP2Bus_Data[25]_i_10_n_0 ),
        .I2(\IP2Bus_Data_reg[25] ),
        .I3(bank0_read[2]),
        .O(\IP2Bus_Data[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    \IP2Bus_Data[8]_i_1 
       (.I0(\IP2Bus_Data[8]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[7] ),
        .I2(\IP2Bus_Data[8]_i_3_n_0 ),
        .I3(\IP2Bus_Data[8]_i_4_n_0 ),
        .I4(\IP2Bus_Data[8]_i_5_n_0 ),
        .I5(\IP2Bus_Data_reg[7]_0 ),
        .O(got_timeout_reg[8]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \IP2Bus_Data[8]_i_10 
       (.I0(\IP2Bus_Data[15]_i_34_n_0 ),
        .I1(adc1_do_mon[8]),
        .I2(\IP2Bus_Data[11]_i_27_n_0 ),
        .I3(\IP2Bus_Data[11]_i_3_0 [0]),
        .I4(\IP2Bus_Data[11]_i_15_n_0 ),
        .O(\IP2Bus_Data[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[8]_i_11 
       (.I0(\IP2Bus_Data[15]_i_27_0 [8]),
        .I1(bank11_read[138]),
        .I2(bank11_read[139]),
        .I3(\IP2Bus_Data[15]_i_27_1 [8]),
        .O(\IP2Bus_Data[8]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[8]_i_12 
       (.I0(\IP2Bus_Data[15]_i_66_n_0 ),
        .I1(\IP2Bus_Data[11]_i_3_1 [0]),
        .I2(\IP2Bus_Data[11]_i_25_n_0 ),
        .O(\IP2Bus_Data[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \IP2Bus_Data[8]_i_13 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[8]),
        .I2(\IP2Bus_Data[11]_i_4_1 ),
        .I3(adc3_do_mon[8]),
        .O(\IP2Bus_Data[8]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[8]_i_14 
       (.I0(\IP2Bus_Data[15]_i_21_1 [8]),
        .I1(bank15_read[138]),
        .I2(bank15_read[139]),
        .I3(\IP2Bus_Data[15]_i_21_0 [8]),
        .O(\IP2Bus_Data[8]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[8]_i_15 
       (.I0(\IP2Bus_Data[9]_i_10_n_0 ),
        .I1(\IP2Bus_Data[11]_i_4_0 [0]),
        .O(\IP2Bus_Data[8]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hAABF)) 
    \IP2Bus_Data[8]_i_16 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(adc0_do_mon[8]),
        .I3(\IP2Bus_Data_reg[0]_0 ),
        .O(\IP2Bus_Data[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDD0DDDDDDDDD)) 
    \IP2Bus_Data[8]_i_17 
       (.I0(p_48_in[3]),
        .I1(\bus2ip_addr_reg_reg[8] ),
        .I2(\IP2Bus_Data[15]_i_48_n_0 ),
        .I3(\IP2Bus_Data[15]_i_47_n_0 ),
        .I4(\IP2Bus_Data[8]_i_23_n_0 ),
        .I5(\IP2Bus_Data[13]_i_43_n_0 ),
        .O(\IP2Bus_Data[8]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[8]_i_18 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(\IP2Bus_Data_reg[25]_0 ),
        .O(bank9_read[0]));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[8]_i_19 
       (.I0(\IP2Bus_Data[15]_i_11_1 [8]),
        .I1(\IP2Bus_Data[12]_i_17_n_0 ),
        .I2(\IP2Bus_Data[14]_i_38_n_0 ),
        .I3(\IP2Bus_Data[15]_i_11_2 [8]),
        .O(\IP2Bus_Data[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBBBBB8)) 
    \IP2Bus_Data[8]_i_2 
       (.I0(\IP2Bus_Data[8]_i_6_n_0 ),
        .I1(\IP2Bus_Data_reg[25] ),
        .I2(\IP2Bus_Data[8]_i_7_n_0 ),
        .I3(\IP2Bus_Data[8]_i_8_n_0 ),
        .I4(\IP2Bus_Data[11]_i_2_0 [0]),
        .I5(\IP2Bus_Data[10]_i_9_n_0 ),
        .O(\IP2Bus_Data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[8]_i_20 
       (.I0(\IP2Bus_Data[11]_i_2_1 [0]),
        .I1(\IP2Bus_Data[1]_i_2_0 ),
        .I2(\IP2Bus_Data_reg[25]_1 ),
        .I3(\IP2Bus_Data_reg[25]_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I5(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[8]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[8]_i_21 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(dac0_do_mon[8]),
        .I3(\IP2Bus_Data_reg[11] ),
        .O(\IP2Bus_Data[8]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \IP2Bus_Data[8]_i_22 
       (.I0(bank13_read[139]),
        .I1(\IP2Bus_Data[15]_i_32_1 [8]),
        .I2(bank13_read[138]),
        .I3(\IP2Bus_Data[15]_i_32_0 [8]),
        .I4(\IP2Bus_Data_reg[7]_1 ),
        .O(\IP2Bus_Data[8]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[8]_i_23 
       (.I0(STATUS_COMMON[8]),
        .I1(bank9_read[138]),
        .I2(bank9_read[139]),
        .I3(\IP2Bus_Data[15]_i_16_0 [8]),
        .O(\IP2Bus_Data[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F200F2)) 
    \IP2Bus_Data[8]_i_3 
       (.I0(\IP2Bus_Data[8]_i_9_n_0 ),
        .I1(\IP2Bus_Data[8]_i_10_n_0 ),
        .I2(\IP2Bus_Data_reg[2] ),
        .I3(\IP2Bus_Data[13]_i_14_n_0 ),
        .I4(\IP2Bus_Data[8]_i_11_n_0 ),
        .I5(\IP2Bus_Data[8]_i_12_n_0 ),
        .O(\IP2Bus_Data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \IP2Bus_Data[8]_i_4 
       (.I0(\IP2Bus_Data[13]_i_20_n_0 ),
        .I1(\IP2Bus_Data[8]_i_13_n_0 ),
        .I2(\IP2Bus_Data[11]_i_18_n_0 ),
        .I3(\IP2Bus_Data[8]_i_14_n_0 ),
        .I4(\IP2Bus_Data[8]_i_15_n_0 ),
        .I5(\IP2Bus_Data[13]_i_17_n_0 ),
        .O(\IP2Bus_Data[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F4F4F4F4F)) 
    \IP2Bus_Data[8]_i_5 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(dac1_do_mon[7]),
        .I2(\IP2Bus_Data[8]_i_16_n_0 ),
        .I3(\IP2Bus_Data[8]_i_17_n_0 ),
        .I4(bank9_read[0]),
        .I5(\IP2Bus_Data_reg[0]_0 ),
        .O(\IP2Bus_Data[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hFF088888)) 
    \IP2Bus_Data[8]_i_6 
       (.I0(bank0_read[2]),
        .I1(\IP2Bus_Data[15]_i_2_0 [8]),
        .I2(\IP2Bus_Data_reg[25]_1 ),
        .I3(\IP2Bus_Data_reg[25]_0 ),
        .I4(axi_read_req_r_i_2__2_n_0),
        .O(\IP2Bus_Data[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF01)) 
    \IP2Bus_Data[8]_i_7 
       (.I0(\IP2Bus_Data[13]_i_27_n_0 ),
        .I1(\IP2Bus_Data[14]_i_43_n_0 ),
        .I2(\IP2Bus_Data[8]_i_19_n_0 ),
        .I3(\IP2Bus_Data_reg[11] ),
        .I4(\IP2Bus_Data[8]_i_20_n_0 ),
        .I5(\IP2Bus_Data[8]_i_21_n_0 ),
        .O(\IP2Bus_Data[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[8]_i_8 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [8]),
        .I2(\IP2Bus_Data[14]_i_36_n_0 ),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data[15]_i_41_0 [8]),
        .O(\IP2Bus_Data[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \IP2Bus_Data[8]_i_9 
       (.I0(\IP2Bus_Data[13]_i_34_n_0 ),
        .I1(\IP2Bus_Data[13]_i_33_n_0 ),
        .I2(\IP2Bus_Data[13]_i_32_n_0 ),
        .I3(\IP2Bus_Data[8]_i_22_n_0 ),
        .O(\IP2Bus_Data[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    \IP2Bus_Data[9]_i_1 
       (.I0(\IP2Bus_Data_reg[5] ),
        .I1(\IP2Bus_Data[9]_i_3_n_0 ),
        .I2(\IP2Bus_Data[9]_i_4_n_0 ),
        .I3(\IP2Bus_Data[9]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[7]_0 ),
        .I5(\IP2Bus_Data[9]_i_6_n_0 ),
        .O(got_timeout_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[9]_i_10 
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[9]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \IP2Bus_Data[9]_i_11 
       (.I0(bank13_read[139]),
        .I1(\IP2Bus_Data[15]_i_32_1 [9]),
        .I2(bank13_read[138]),
        .I3(\IP2Bus_Data[15]_i_32_0 [9]),
        .I4(\IP2Bus_Data_reg[7]_1 ),
        .O(\IP2Bus_Data[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \IP2Bus_Data[9]_i_12 
       (.I0(\IP2Bus_Data[15]_i_34_n_0 ),
        .I1(adc1_do_mon[9]),
        .I2(\IP2Bus_Data[11]_i_27_n_0 ),
        .I3(\IP2Bus_Data[11]_i_3_0 [1]),
        .I4(\IP2Bus_Data[11]_i_15_n_0 ),
        .O(\IP2Bus_Data[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h202020200000F000)) 
    \IP2Bus_Data[9]_i_13 
       (.I0(\IP2Bus_Data[13]_i_35_n_0 ),
        .I1(\IP2Bus_Data[9]_i_21_n_0 ),
        .I2(\IP2Bus_Data[15]_i_66_n_0 ),
        .I3(\IP2Bus_Data[11]_i_3_1 [1]),
        .I4(\IP2Bus_Data[11]_i_25_n_0 ),
        .I5(\IP2Bus_Data[13]_i_36_n_0 ),
        .O(\IP2Bus_Data[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \IP2Bus_Data[9]_i_15 
       (.I0(\IP2Bus_Data_reg[0]_0 ),
        .I1(bank9_read[0]),
        .I2(p_48_in[4]),
        .I3(\bus2ip_addr_reg_reg[8] ),
        .I4(\IP2Bus_Data[15]_i_47_n_0 ),
        .I5(\IP2Bus_Data[15]_i_48_n_0 ),
        .O(\IP2Bus_Data[9]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hA2808080)) 
    \IP2Bus_Data[9]_i_16 
       (.I0(\IP2Bus_Data[13]_i_43_n_0 ),
        .I1(bank9_read[138]),
        .I2(STATUS_COMMON[9]),
        .I3(\IP2Bus_Data[15]_i_16_0 [9]),
        .I4(bank9_read[139]),
        .O(\IP2Bus_Data[9]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \IP2Bus_Data[9]_i_17 
       (.I0(\IP2Bus_Data_reg[0]_0 ),
        .I1(adc0_do_mon[9]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .O(\IP2Bus_Data[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    \IP2Bus_Data[9]_i_18 
       (.I0(\IP2Bus_Data[25]_i_10_n_0 ),
        .I1(bank0_read[2]),
        .I2(\IP2Bus_Data[15]_i_2_0 [9]),
        .I3(\IP2Bus_Data[25]_i_5_n_0 ),
        .I4(\IP2Bus_Data[25]_i_6_n_0 ),
        .I5(\IP2Bus_Data[25]_i_7_n_0 ),
        .O(\IP2Bus_Data[9]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \IP2Bus_Data[9]_i_19 
       (.I0(\IP2Bus_Data[9]_i_22_n_0 ),
        .I1(\IP2Bus_Data[9]_i_23_n_0 ),
        .I2(\IP2Bus_Data[13]_i_26_n_0 ),
        .I3(\IP2Bus_Data[13]_i_27_n_0 ),
        .O(\IP2Bus_Data[9]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[9]_i_20 
       (.I0(\IP2Bus_Data[10]_i_9_n_0 ),
        .I1(\IP2Bus_Data[11]_i_2_0 [1]),
        .I2(\IP2Bus_Data[9]_i_24_n_0 ),
        .I3(\IP2Bus_Data[13]_i_28_n_0 ),
        .O(\IP2Bus_Data[9]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[9]_i_21 
       (.I0(bank11_read[139]),
        .I1(\IP2Bus_Data[15]_i_27_1 [9]),
        .I2(\IP2Bus_Data[15]_i_27_0 [9]),
        .I3(bank11_read[138]),
        .O(\IP2Bus_Data[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h77777777F0FFFFFF)) 
    \IP2Bus_Data[9]_i_22 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(dac0_do_mon[9]),
        .I2(\IP2Bus_Data[9]_i_25_n_0 ),
        .I3(\IP2Bus_Data[11]_i_2_1 [1]),
        .I4(\IP2Bus_Data[1]_i_2_0 ),
        .I5(\IP2Bus_Data_reg[11] ),
        .O(\IP2Bus_Data[9]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[9]_i_23 
       (.I0(\IP2Bus_Data[15]_i_11_1 [9]),
        .I1(\IP2Bus_Data[12]_i_17_n_0 ),
        .I2(\IP2Bus_Data[14]_i_38_n_0 ),
        .I3(\IP2Bus_Data[15]_i_11_2 [9]),
        .O(\IP2Bus_Data[9]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[9]_i_24 
       (.I0(\IP2Bus_Data[15]_i_41_0 [9]),
        .I1(\IP2Bus_Data[13]_i_29_n_0 ),
        .I2(\IP2Bus_Data[14]_i_36_n_0 ),
        .I3(\IP2Bus_Data[15]_i_12_1 [9]),
        .O(\IP2Bus_Data[9]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \IP2Bus_Data[9]_i_25 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data_reg[25]_1 ),
        .O(\IP2Bus_Data[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    \IP2Bus_Data[9]_i_3 
       (.I0(\IP2Bus_Data[9]_i_7_n_0 ),
        .I1(\IP2Bus_Data[9]_i_8_n_0 ),
        .I2(\IP2Bus_Data[9]_i_9_n_0 ),
        .I3(\IP2Bus_Data[9]_i_10_n_0 ),
        .I4(\IP2Bus_Data[11]_i_4_0 [1]),
        .I5(\IP2Bus_Data[13]_i_17_n_0 ),
        .O(\IP2Bus_Data[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF07)) 
    \IP2Bus_Data[9]_i_4 
       (.I0(\IP2Bus_Data[9]_i_11_n_0 ),
        .I1(\IP2Bus_Data[13]_i_13_n_0 ),
        .I2(\IP2Bus_Data[9]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(\IP2Bus_Data[9]_i_13_n_0 ),
        .I5(\IP2Bus_Data_reg[3] ),
        .O(\IP2Bus_Data[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBBBA)) 
    \IP2Bus_Data[9]_i_5 
       (.I0(\IP2Bus_Data_reg[9] ),
        .I1(\IP2Bus_Data[9]_i_15_n_0 ),
        .I2(\IP2Bus_Data[10]_i_19_n_0 ),
        .I3(\IP2Bus_Data[9]_i_16_n_0 ),
        .I4(\IP2Bus_Data[9]_i_17_n_0 ),
        .I5(\IP2Bus_Data_reg[13] ),
        .O(\IP2Bus_Data[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFE0E0E0EF)) 
    \IP2Bus_Data[9]_i_6 
       (.I0(\IP2Bus_Data[25]_i_4_n_0 ),
        .I1(\IP2Bus_Data[9]_i_18_n_0 ),
        .I2(\IP2Bus_Data_reg[25] ),
        .I3(\IP2Bus_Data[9]_i_19_n_0 ),
        .I4(\IP2Bus_Data_reg[0] ),
        .I5(\IP2Bus_Data[9]_i_20_n_0 ),
        .O(\IP2Bus_Data[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0C000000000000B0)) 
    \IP2Bus_Data[9]_i_7 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\IP2Bus_Data[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \IP2Bus_Data[9]_i_8 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(adc2_do_mon[9]),
        .I2(\IP2Bus_Data[11]_i_4_1 ),
        .I3(adc3_do_mon[9]),
        .O(\IP2Bus_Data[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \IP2Bus_Data[9]_i_9 
       (.I0(\IP2Bus_Data[13]_i_37_n_0 ),
        .I1(\IP2Bus_Data[13]_i_16_n_0 ),
        .I2(\IP2Bus_Data[15]_i_21_0 [9]),
        .I3(bank15_read[139]),
        .I4(bank15_read[138]),
        .I5(\IP2Bus_Data[15]_i_21_1 [9]),
        .O(\IP2Bus_Data[9]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .I2(dac_disable),
        .I3(\FSM_onehot_state_reg[1]_3 [0]),
        .I4(access_type_reg_0),
        .O(\FSM_onehot_state_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h33FF0200)) 
    access_type_i_1__0
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[2] [0]),
        .I4(access_type_reg),
        .O(\FSM_onehot_state_reg[0]_5 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__1
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_2 [0]),
        .I4(access_type_reg_4),
        .O(\FSM_onehot_state_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h33FF0200)) 
    access_type_i_1__2
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(adc_disable),
        .I3(Q[0]),
        .I4(access_type_reg_1),
        .O(\FSM_onehot_state_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__3
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I4(access_type_reg_2),
        .O(\FSM_onehot_state_reg[0]_8 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__4
       (.I0(\bus2ip_addr_reg_reg[14]_1 ),
        .I1(\bus2ip_addr_reg_reg[14]_2 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I4(access_type_reg_3),
        .O(\FSM_onehot_state_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc00_irq_en_i_1
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank9_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    adc00_irq_en_i_2
       (.I0(axi_RdAck_r_reg[12]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(dac0_irq_en_i_4_n_0),
        .O(adc00_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_cmn_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank9_write[7]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h3F2A)) 
    adc0_dreq_mon_INST_0
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .O(adc0_dreq_mon));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    adc0_dreq_mon_INST_0_i_1
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    adc0_dreq_mon_INST_0_i_2
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_end_stage[3]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank9_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \adc0_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(adc00_irq_en_i_2_n_0),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(adc0_fifo_disable),
        .O(\s_axi_wdata[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc0_reset_i_1
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(adc00_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc0_reset));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc0_restart_i_1
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(adc00_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc0_restart));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_sim_level[1]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank9_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice0_irq_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank9_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice1_irq_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank9_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice2_irq_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank9_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice3_irq_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank9_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc10_irq_en_i_1
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank11_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    adc10_irq_en_i_2
       (.I0(axi_RdAck_r_reg[11]),
        .I1(axi_RdAck_r_reg[12]),
        .I2(dac0_irq_en_i_4_n_0),
        .I3(axi_RdAck_r_reg[10]),
        .O(adc10_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_cmn_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank11_write[7]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h3F2A)) 
    adc1_dreq_mon_INST_0
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\FSM_sequential_fsm_cs_reg[1]_0 [2]),
        .I2(\FSM_sequential_fsm_cs_reg[1]_0 [3]),
        .I3(\bus2ip_addr_reg_reg[14] ),
        .O(adc1_dreq_mon));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    adc1_dreq_mon_INST_0_i_1
       (.I0(axi_RdAck_r_reg[10]),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(Bus2IP_RdCE),
        .I4(axi_RdAck_r_reg[9]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\bus2ip_addr_reg_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    adc1_dwe_mon_INST_0_i_3
       (.I0(axi_RdAck_r_reg[10]),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(Bus2IP_WrCE),
        .I4(axi_RdAck_r_reg[9]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\bus2ip_addr_reg_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_end_stage[3]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank11_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \adc1_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(adc10_irq_en_i_2_n_0),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(adc1_fifo_disable),
        .O(\s_axi_wdata[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc1_reset_i_1
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(adc10_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc1_reset));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc1_restart_i_1
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(adc10_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc1_restart));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_sim_level[1]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank11_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice0_irq_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank11_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice1_irq_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank11_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice2_irq_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank11_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice3_irq_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank11_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc20_irq_en_i_1
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank13_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    adc20_irq_en_i_2
       (.I0(axi_RdAck_r_reg[11]),
        .I1(axi_RdAck_r_reg[12]),
        .I2(dac0_irq_en_i_4_n_0),
        .I3(axi_RdAck_r_reg[10]),
        .O(adc20_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_cmn_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank13_write[7]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    adc2_dreq_mon_INST_0_i_1
       (.I0(axi_RdAck_r_reg[10]),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(Bus2IP_RdCE),
        .I4(axi_RdAck_r_reg[9]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\bus2ip_addr_reg_reg[14]_1 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    adc2_dwe_mon_INST_0_i_3
       (.I0(axi_RdAck_r_reg[10]),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(Bus2IP_WrCE),
        .I4(axi_RdAck_r_reg[9]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\bus2ip_addr_reg_reg[14]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_end_stage[3]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank13_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \adc2_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(adc20_irq_en_i_2_n_0),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(adc2_fifo_disable),
        .O(\s_axi_wdata[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc2_reset_i_1
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(adc20_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc2_reset));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc2_restart_i_1
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(adc20_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc2_restart));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_sim_level[1]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank13_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice0_irq_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank13_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice1_irq_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank13_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice2_irq_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank13_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice3_irq_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank13_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc30_irq_en_i_1
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank15_write[2]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    adc30_irq_en_i_2
       (.I0(axi_RdAck_r_reg[8]),
        .I1(axi_RdAck_r_reg[7]),
        .I2(axi_RdAck_r_reg[9]),
        .I3(axi_timeout_en_reg),
        .I4(axi_RdAck_r_reg[13]),
        .I5(Bus2IP_WrCE),
        .O(adc30_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_cmn_en[15]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank15_write[7]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    adc3_dreq_mon_INST_0_i_1
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    adc3_dwe_mon_INST_0_i_3
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_end_stage[3]_i_2 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank15_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \adc3_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(adc30_irq_en_i_2_n_0),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(adc3_fifo_disable),
        .O(s_axi_wdata_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc3_reset_i_1
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(adc30_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc3_reset));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc3_restart_i_1
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(adc30_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc3_restart));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_sim_level[1]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank15_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_slice0_irq_en[15]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank15_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_slice1_irq_en[15]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank15_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_slice2_irq_en[15]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank15_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_slice3_irq_en[15]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank15_write[6]));
  LUT6 #(
    .INIT(64'hEEEEEEE8FFFFFFFF)) 
    axi_RdAck_r_i_1
       (.I0(axi_RdAck_r_reg[9]),
        .I1(axi_RdAck_r_reg[13]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_RdAck_r_reg[10]),
        .I4(axi_RdAck_r_reg[12]),
        .I5(Bus2IP_RdCE),
        .O(\bus2ip_addr_reg_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    axi_RdAck_r_i_2
       (.I0(axi_RdAck_r_i_3_n_0),
        .I1(\bus2ip_addr_reg_reg[15]_2 ),
        .I2(\bus2ip_addr_reg_reg[11]_1 ),
        .I3(bank11_read[14]),
        .I4(axi_RdAck_r_i_5_n_0),
        .I5(axi_RdAck_r_i_6_n_0),
        .O(axi_RdAck_r_i_6_0));
  LUT6 #(
    .INIT(64'h000F000F000F111F)) 
    axi_RdAck_r_i_3
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(axi_read_req_r_reg_5),
        .I3(axi_read_req_r_reg_4),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\bus2ip_addr_reg_reg[15]_1 ),
        .O(axi_RdAck_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_RdAck_r_i_4
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(axi_read_req_r_reg_2),
        .O(bank11_read[14]));
  LUT6 #(
    .INIT(64'hFFFFFECCFECCFECC)) 
    axi_RdAck_r_i_5
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(\bus2ip_addr_reg_reg[15]_3 ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(axi_read_req_r_reg_3),
        .I4(axi_RdAck_r_i_7_n_0),
        .I5(axi_read_req_r_reg_2),
        .O(axi_RdAck_r_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8FAF8)) 
    axi_RdAck_r_i_6
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg_7),
        .I2(\bus2ip_addr_reg_reg[11]_0 ),
        .I3(axi_read_req_r_reg_2),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(axi_RdAck_r_i_8_n_0),
        .O(axi_RdAck_r_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    axi_RdAck_r_i_7
       (.I0(\IP2Bus_Data[1]_i_27_0 ),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_r_reg[9]),
        .I3(axi_RdAck_r_reg[7]),
        .I4(axi_RdAck_r_reg[8]),
        .I5(axi_RdAck_r_reg[13]),
        .O(axi_RdAck_r_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hFFFAFF88)) 
    axi_RdAck_r_i_8
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_7),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(axi_read_req_r_reg_2),
        .O(axi_RdAck_r_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    axi_read_req_r_i_1
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_10),
        .I2(axi_read_req_r_reg_11),
        .I3(axi_RdAck_r_reg[0]),
        .I4(axi_RdAck_r_reg[1]),
        .I5(axi_read_req_r_reg_8),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__0
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg_4),
        .O(\bus2ip_addr_reg_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    axi_read_req_r_i_1__1
       (.I0(axi_RdAck_r_reg[10]),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_read_req_r_i_2__6_n_0),
        .I4(axi_read_req_r_reg_12),
        .I5(axi_read_req_r_reg_8),
        .O(\bus2ip_addr_reg_reg[14]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__10
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(axi_read_req_r_reg_3),
        .O(\bus2ip_addr_reg_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__11
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg_3),
        .O(\bus2ip_addr_reg_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__12
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(axi_read_req_r_reg_3),
        .O(\bus2ip_addr_reg_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__13
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_3),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 [0]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__14
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(axi_read_req_r_reg_7),
        .O(\bus2ip_addr_reg_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__15
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg_7),
        .O(\bus2ip_addr_reg_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__16
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(axi_read_req_r_reg_7),
        .O(\bus2ip_addr_reg_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__17
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_7),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 [1]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__2
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_4),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    axi_read_req_r_i_1__3
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_10),
        .I2(axi_read_req_r_reg_11),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(axi_read_req_r_reg_8),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__4
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg_5),
        .O(\bus2ip_addr_reg_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    axi_read_req_r_i_1__5
       (.I0(axi_RdAck_r_reg[10]),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_read_req_r_i_2__6_n_0),
        .I4(axi_read_req_r_reg_13),
        .I5(axi_read_req_r_reg_8),
        .O(\bus2ip_addr_reg_reg[14]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__6
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_5),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__7
       (.I0(axi_read_req_r_i_2__2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__8
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_2),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__9
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I1(axi_read_req_r_reg_2),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 [2]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    axi_read_req_r_i_2
       (.I0(axi_read_req_r_reg_6),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_r_reg[9]),
        .I3(axi_RdAck_r_reg[7]),
        .I4(axi_RdAck_r_reg[8]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    axi_read_req_r_i_2__0
       (.I0(axi_RdAck_r_reg[8]),
        .I1(axi_RdAck_r_reg[7]),
        .I2(axi_RdAck_r_reg[9]),
        .I3(axi_timeout_en_reg),
        .I4(axi_RdAck_r_reg[13]),
        .I5(Bus2IP_RdCE),
        .O(\bus2ip_addr_reg_reg[11] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    axi_read_req_r_i_2__2
       (.I0(axi_timeout_en_reg),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_r_reg[9]),
        .I3(axi_RdAck_r_reg[7]),
        .I4(axi_RdAck_r_reg[8]),
        .I5(axi_RdAck_r_reg[13]),
        .O(axi_read_req_r_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    axi_read_req_r_i_2__3
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[10]),
        .O(\bus2ip_addr_reg_reg[15] ));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_read_req_r_i_2__4
       (.I0(axi_read_req_r_i_2__6_n_0),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[10]),
        .O(\bus2ip_addr_reg_reg[15]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    axi_read_req_r_i_2__5
       (.I0(axi_read_req_r_reg_9),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_r_reg[9]),
        .I3(axi_RdAck_r_reg[7]),
        .I4(axi_RdAck_r_reg[8]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    axi_read_req_r_i_2__6
       (.I0(axi_RdAck_r_reg[13]),
        .I1(axi_RdAck_r_reg[8]),
        .I2(axi_RdAck_r_reg[7]),
        .I3(axi_RdAck_r_reg[9]),
        .I4(Bus2IP_RdCE),
        .O(axi_read_req_r_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    axi_read_req_tog_i_1__15
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_3),
        .I2(axi_read_req_r),
        .I3(axi_read_req_tog),
        .O(axi_read_req_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    axi_read_req_tog_i_1__16
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg_7),
        .I2(axi_read_req_r_0),
        .I3(axi_read_req_tog_reg),
        .O(axi_read_req_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    axi_read_req_tog_i_1__17
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(axi_read_req_r_reg_7),
        .I2(axi_read_req_r_1),
        .I3(axi_read_req_tog_reg_0),
        .O(axi_read_req_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dac00_irq_en_i_1
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank1_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    dac00_irq_en_i_2
       (.I0(axi_RdAck_r_reg[12]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(dac0_irq_en_i_4_n_0),
        .O(dac00_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_cmn_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank1_write[7]));
  LUT4 #(
    .INIT(16'h3F2A)) 
    dac0_dreq_mon_INST_0
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I1(\FSM_sequential_fsm_cs_reg[2] [2]),
        .I2(\FSM_sequential_fsm_cs_reg[2] [3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .O(dac0_dreq_mon));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    dac0_dreq_mon_INST_0_i_1
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    dac0_dreq_mon_INST_0_i_2
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dac0_end_stage[3]_i_1 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(dac00_irq_en_i_2_n_0),
        .I2(\dac1_end_stage_reg[0] ),
        .O(master_reset_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac0_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(dac00_irq_en_i_2_n_0),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(dac0_fifo_disable),
        .O(\s_axi_wdata[0]_4 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    dac0_irq_en_i_1
       (.I0(axi_RdAck_r_reg[6]),
        .I1(axi_RdAck_r_reg[5]),
        .I2(axi_RdAck_r_reg[4]),
        .I3(axi_timeout_en_reg_0),
        .I4(axi_timeout_en_reg),
        .I5(dac0_irq_en_i_4_n_0),
        .O(bank0_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    dac0_irq_en_i_4
       (.I0(axi_RdAck_r_reg[13]),
        .I1(axi_RdAck_r_reg[8]),
        .I2(axi_RdAck_r_reg[7]),
        .I3(axi_RdAck_r_reg[9]),
        .I4(Bus2IP_WrCE),
        .O(dac0_irq_en_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac0_reset_i_1
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(dac00_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac0_reset));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac0_restart_i_1
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(dac00_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac0_restart));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_sim_level[1]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank1_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dac0_slice0_fast_sd[1]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank1_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_slice0_irq_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank1_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \dac0_slice1_fast_sd[1]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank1_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_slice1_irq_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank1_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \dac0_slice2_fast_sd[1]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank1_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_slice2_irq_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank1_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dac0_slice3_fast_sd[1]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank1_write[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_slice3_irq_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank1_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_start_stage[3]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank1_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dac10_irq_en_i_1
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank3_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    dac10_irq_en_i_2
       (.I0(axi_RdAck_r_reg[11]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(dac0_irq_en_i_4_n_0),
        .O(dac10_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_cmn_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank3_write[7]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    dac1_dreq_mon_INST_0_i_1
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(axi_RdAck_r_reg[12]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    dac1_dreq_mon_INST_0_i_2
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(axi_RdAck_r_reg[12]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dac1_end_stage[3]_i_1 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(dac10_irq_en_i_2_n_0),
        .I2(\dac1_end_stage_reg[0] ),
        .O(master_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac1_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(dac10_irq_en_i_2_n_0),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(dac1_fifo_disable),
        .O(\s_axi_wdata[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac1_reset_i_1
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(dac10_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac1_reset));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac1_restart_i_1
       (.I0(\IP2Bus_Data_reg[25]_1 ),
        .I1(dac10_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac1_restart));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_sim_level[1]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank3_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dac1_slice0_fast_sd[1]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank3_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_slice0_irq_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank3_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \dac1_slice1_fast_sd[1]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank3_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_slice1_irq_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank3_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \dac1_slice2_fast_sd[1]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank3_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_slice2_irq_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank3_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dac1_slice3_fast_sd[1]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(\dac1_slice3_fast_sd_reg[0] ),
        .O(bank3_write[11]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_slice3_irq_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank3_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_start_stage[3]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank3_write[0]));
  LUT6 #(
    .INIT(64'h0001010100000000)) 
    dummy_read_req_i_3__1
       (.I0(\FSM_onehot_state_reg[1]_2 [2]),
        .I1(\FSM_onehot_state_reg[1]_2 [1]),
        .I2(\FSM_onehot_state_reg[1]_2 [3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .I4(\FSM_onehot_state_reg[1]_3 [1]),
        .I5(dummy_read_req_reg),
        .O(\drp_addr_reg[3] ));
  LUT6 #(
    .INIT(64'h4444444444404040)) 
    icount_out0_carry_i_13
       (.I0(s_axi_wready_reg_reg[0]),
        .I1(s_axi_wready_reg_reg[2]),
        .I2(\icount_out_reg[11] ),
        .I3(Bus2IP_WrCE),
        .I4(\icount_out_reg[11]_1 ),
        .I5(IP2Bus_WrAck0),
        .O(\FSM_sequential_access_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA0200)) 
    \icount_out[11]_i_1 
       (.I0(counter_en_reg),
        .I1(s_axi_wready_reg_reg[1]),
        .I2(\icount_out_reg[11] ),
        .I3(\icount_out[11]_i_3_n_0 ),
        .I4(\icount_out_reg[11]_0 ),
        .I5(cs_ce_ld_enable_i),
        .O(counter_en_reg_reg));
  LUT6 #(
    .INIT(64'h0700FFFF07000700)) 
    \icount_out[11]_i_3 
       (.I0(Bus2IP_WrCE),
        .I1(\icount_out_reg[11]_1 ),
        .I2(IP2Bus_WrAck0),
        .I3(s_axi_wready_reg_reg[2]),
        .I4(IP2Bus_RdAck),
        .I5(s_axi_wready_reg_reg[0]),
        .O(\icount_out[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222F200000000)) 
    \icount_out[12]_i_2 
       (.I0(s_axi_wready_reg_reg[0]),
        .I1(IP2Bus_RdAck),
        .I2(s_axi_wready_reg_reg[2]),
        .I3(IP2Bus_WrAck0),
        .I4(axi_wrce),
        .I5(\icount_out_reg[12] ),
        .O(\FSM_sequential_access_cs_reg[0] ));
  LUT6 #(
    .INIT(64'h1111111700000000)) 
    \icount_out[12]_i_4 
       (.I0(axi_RdAck_r_reg[9]),
        .I1(axi_RdAck_r_reg[13]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_RdAck_r_reg[10]),
        .I4(axi_RdAck_r_reg[12]),
        .I5(Bus2IP_WrCE),
        .O(axi_wrce));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    master_reset_i_1
       (.I0(dac0_irq_en_i_4_n_0),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(\IP2Bus_Data_reg[25]_1 ),
        .I5(s_axi_wdata),
        .O(master_reset));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    s_axi_awready_reg_i_2
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wready_reg_reg[1]),
        .I3(s_axi_wready_reg_reg[0]),
        .I4(s_axi_wready_reg_reg[2]),
        .O(s_axi_awready_i));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h00540000)) 
    s_axi_wready_reg_i_1
       (.I0(s_axi_wready_reg_reg[1]),
        .I1(IP2Bus_WrAck),
        .I2(\icount_out_reg[11] ),
        .I3(s_axi_wready_reg_reg[0]),
        .I4(s_axi_wready_reg_reg[2]),
        .O(s_axi_wready_i));
  LUT6 #(
    .INIT(64'h80808080FF808080)) 
    s_axi_wready_reg_i_11
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .I1(dac_disable),
        .I2(\FSM_onehot_state_reg[1]_3 [0]),
        .I3(access_type_reg_0),
        .I4(dac1_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_9 ),
        .O(drp_WrAck[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    s_axi_wready_reg_i_2
       (.I0(Bus2IP_WrCE),
        .I1(\icount_out_reg[11]_1 ),
        .I2(s_axi_wready_reg_i_4_n_0),
        .I3(drp_WrAck[7]),
        .I4(drp_WrAck[6]),
        .I5(s_axi_wready_reg_i_7_n_0),
        .O(IP2Bus_WrAck));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    s_axi_wready_reg_i_4
       (.I0(s_axi_wready_reg_i_2_1),
        .I1(Q[0]),
        .I2(adc_disable),
        .I3(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I4(drp_WrAck[5]),
        .O(s_axi_wready_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_5
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I1(adc_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1]_2 [0]),
        .I3(access_type_reg_4),
        .I4(adc3_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_1 ),
        .O(drp_WrAck[7]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_6
       (.I0(\bus2ip_addr_reg_reg[14]_2 ),
        .I1(adc_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I3(access_type_reg_3),
        .I4(adc2_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_0 ),
        .O(drp_WrAck[6]));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    s_axi_wready_reg_i_7
       (.I0(s_axi_wready_reg_i_2_0),
        .I1(\FSM_sequential_fsm_cs_reg[2] [0]),
        .I2(dac_disable),
        .I3(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I4(drp_WrAck[1]),
        .O(s_axi_wready_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_9
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(adc_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I3(access_type_reg_2),
        .I4(adc1_drp_rdy),
        .I5(\FSM_onehot_state_reg[1] ),
        .O(drp_WrAck[5]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \startup_delay[15]_i_1 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(dac0_irq_en_i_4_n_0),
        .O(bank0_write[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_axi_lite_ipif
   (axi_timeout,
    s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_bvalid,
    \FSM_onehot_state_reg[3] ,
    bank10_write,
    bank10_read,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[4] ,
    bank12_write,
    bank12_read,
    \FSM_onehot_state_reg[3]_1 ,
    bank14_read,
    bank14_write,
    \FSM_onehot_state_reg[3]_2 ,
    bank16_read,
    bank16_write,
    \drp_addr_reg[3] ,
    bank4_write,
    \bus2ip_addr_reg_reg[12] ,
    D,
    bank2_read,
    bank2_write,
    \FSM_onehot_state_reg[0] ,
    bank4_read,
    dac0_dreq_mon,
    \FSM_onehot_state_reg[0]_0 ,
    \FSM_onehot_state_reg[0]_1 ,
    \FSM_onehot_state_reg[0]_2 ,
    \FSM_onehot_state_reg[0]_3 ,
    adc0_dreq_mon,
    adc1_dreq_mon,
    \FSM_onehot_state_reg[0]_4 ,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state_reg[0]_9 ,
    got_timeout_reg,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ,
    \bus2ip_addr_reg_reg[11] ,
    \bus2ip_addr_reg_reg[11]_0 ,
    \bus2ip_addr_reg_reg[15] ,
    \bus2ip_addr_reg_reg[15]_0 ,
    \bus2ip_addr_reg_reg[15]_1 ,
    \bus2ip_addr_reg_reg[15]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    \bus2ip_addr_reg_reg[16] ,
    \bus2ip_addr_reg_reg[8] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    \bus2ip_addr_reg_reg[5] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ,
    \bus2ip_addr_reg_reg[7] ,
    axi_RdAck_r_i_6,
    E,
    master_reset_reg,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ,
    \bus2ip_addr_reg_reg[17] ,
    \bus2ip_addr_reg_reg[17]_0 ,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    \s_axi_wdata[0]_3 ,
    \s_axi_wdata[0]_4 ,
    \bus2ip_addr_reg_reg[13] ,
    axi_timeout_r20,
    SR,
    axi_read_req_r_reg,
    axi_read_req_r_reg_0,
    axi_read_req_r_reg_1,
    s_axi_rdata,
    bank15_write,
    bank13_write,
    bank11_write,
    bank9_write,
    bank3_write,
    bank1_write,
    bank0_write,
    adc3_restart,
    adc2_restart,
    adc1_restart,
    adc0_restart,
    dac1_restart,
    dac0_restart,
    master_reset,
    adc3_reset,
    adc2_reset,
    adc1_reset,
    adc0_reset,
    dac1_reset,
    dac0_reset,
    s_axi_aclk,
    SS,
    Q,
    \FSM_sequential_fsm_cs_reg[1] ,
    const_req_adc0,
    adc0_por_req,
    \FSM_onehot_state_reg[1] ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_1 ,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_3 ,
    dummy_read_req_reg,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_araddr,
    \s_axi_rdata_reg_reg[31] ,
    drp_RdAck_r,
    axi_RdAck,
    \FSM_onehot_state_reg[1]_4 ,
    \FSM_onehot_state_reg[1]_5 ,
    \FSM_onehot_state_reg[1]_6 ,
    \FSM_onehot_state_reg[1]_7 ,
    \FSM_sequential_fsm_cs_reg[2] ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[1]_8 ,
    access_type_reg,
    dac0_drp_rdy,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[1]_9 ,
    access_type_reg_0,
    dac1_drp_rdy,
    \FSM_onehot_state_reg[4]_2 ,
    \FSM_onehot_state_reg[1]_10 ,
    access_type_reg_1,
    adc0_drp_rdy,
    \FSM_onehot_state_reg[4]_3 ,
    access_type_reg_2,
    adc1_drp_rdy,
    \FSM_onehot_state_reg[4]_4 ,
    access_type_reg_3,
    adc2_drp_rdy,
    \FSM_onehot_state_reg[4]_5 ,
    access_type_reg_4,
    adc3_drp_rdy,
    \IP2Bus_Data[7]_i_2 ,
    irq_enables,
    \IP2Bus_Data[6]_i_2 ,
    \IP2Bus_Data[4]_i_2 ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[25]_0 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[31]_2 ,
    \IP2Bus_Data[2]_i_54 ,
    \IP2Bus_Data[7]_i_23 ,
    \IP2Bus_Data_reg[20] ,
    adc31_irq_en,
    \IP2Bus_Data[3]_i_24 ,
    adc3_status,
    \adc3_start_stage_reg[0] ,
    \IP2Bus_Data[11]_i_4 ,
    \IP2Bus_Data[15]_i_21 ,
    \IP2Bus_Data[15]_i_21_0 ,
    \IP2Bus_Data[3]_i_5 ,
    \IP2Bus_Data[0]_i_5 ,
    adc1_do_mon,
    \IP2Bus_Data[3]_i_18 ,
    \adc3_sim_level_reg[0] ,
    \IP2Bus_Data[2]_i_11 ,
    axi_read_req_r_reg_2,
    adc22_irq_en,
    adc23_irq_en,
    adc2_cmn_irq_en,
    \IP2Bus_Data[11]_i_3 ,
    adc20_irq_sync,
    \IP2Bus_Data[15]_i_7 ,
    \IP2Bus_Data[0]_i_22 ,
    \IP2Bus_Data[3]_i_43 ,
    adc10_irq_en,
    \IP2Bus_Data[2]_i_17 ,
    \IP2Bus_Data[3]_i_19 ,
    status,
    \IP2Bus_Data[15]_i_27 ,
    \IP2Bus_Data[15]_i_27_0 ,
    adc1_cmn_irq_en,
    \IP2Bus_Data[11]_i_3_0 ,
    adc1_done,
    \IP2Bus_Data_reg[0] ,
    adc00_irq_en,
    \IP2Bus_Data[7]_i_5 ,
    \IP2Bus_Data[1]_i_4 ,
    adc01_irq_en,
    \IP2Bus_Data[2]_i_4 ,
    \IP2Bus_Data[3]_i_4 ,
    \IP2Bus_Data_reg[4] ,
    adc0_cmn_irq_en,
    dac1_do_mon,
    \IP2Bus_Data[15]_i_16 ,
    STATUS_COMMON,
    \IP2Bus_Data_reg[10] ,
    p_48_in,
    \IP2Bus_Data_reg[9] ,
    adc0_status,
    \IP2Bus_Data[7]_i_2_0 ,
    dac0_do_mon,
    dac1_done,
    \IP2Bus_Data[15]_i_2 ,
    \IP2Bus_Data[2]_i_7 ,
    \IP2Bus_Data[1]_i_8 ,
    \IP2Bus_Data[3]_i_7 ,
    \IP2Bus_Data[11]_i_2 ,
    dac1_cmn_irq_en,
    dac1_status,
    \IP2Bus_Data[0]_i_40 ,
    dac0_status,
    \IP2Bus_Data[3]_i_8 ,
    \IP2Bus_Data[15]_i_41 ,
    \IP2Bus_Data[15]_i_12 ,
    \IP2Bus_Data[15]_i_12_0 ,
    \IP2Bus_Data[1]_i_9 ,
    \IP2Bus_Data[1]_i_9_0 ,
    adc3_cmn_irq_en,
    axi_read_req_r_reg_3,
    \adc3_slice0_irq_en_reg[2] ,
    adc3_cmn_irq_en_reg,
    adc30_irq_sync,
    \IP2Bus_Data[15]_i_24 ,
    adc33_irq_en,
    adc32_irq_en,
    adc30_overvol_irq,
    adc20_irq_en,
    adc21_irq_en,
    \IP2Bus_Data[15]_i_31 ,
    adc21_irq_sync,
    \IP2Bus_Data[15]_i_6 ,
    adc10_irq_sync,
    adc13_irq_en,
    adc12_irq_en,
    adc10_overvol_irq,
    \IP2Bus_Data[15]_i_11 ,
    dac10_irq_sync,
    \IP2Bus_Data[14]_i_13 ,
    axi_read_req_r_reg_4,
    \adc3_slice1_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_40 ,
    dac12_irq_sync,
    \IP2Bus_Data[15]_i_40_0 ,
    \adc3_slice2_irq_en_reg[2] ,
    axi_read_req_r_reg_5,
    \IP2Bus_Data[15]_i_11_0 ,
    \IP2Bus_Data[15]_i_11_1 ,
    \IP2Bus_Data[1]_i_23 ,
    \IP2Bus_Data_reg[20]_0 ,
    \IP2Bus_Data[4]_i_38 ,
    \IP2Bus_Data[0]_i_36 ,
    \adc3_slice3_irq_en_reg[2] ,
    axi_read_req_r_reg_6,
    dac00_irq_sync,
    \IP2Bus_Data[15]_i_43 ,
    \IP2Bus_Data[14]_i_31 ,
    \IP2Bus_Data[15]_i_43_0 ,
    \IP2Bus_Data[15]_i_5 ,
    \IP2Bus_Data[15]_i_21_1 ,
    adc33_overvol_irq,
    \adc3_fifo_disable_reg[0] ,
    adc33_irq_sync,
    \IP2Bus_Data[15]_i_31_0 ,
    \IP2Bus_Data[15]_i_32 ,
    \IP2Bus_Data[15]_i_32_0 ,
    adc23_overvol_irq,
    \IP2Bus_Data[15]_i_32_1 ,
    axi_read_req_r_reg_7,
    \IP2Bus_Data[15]_i_6_0 ,
    adc13_irq_sync,
    \IP2Bus_Data[15]_i_27_1 ,
    adc13_overvol_irq,
    \IP2Bus_Data[15]_i_16_0 ,
    \IP2Bus_Data[15]_i_46 ,
    dac02_irq_sync,
    \IP2Bus_Data_reg[20]_1 ,
    \IP2Bus_Data[2]_i_28 ,
    \IP2Bus_Data[2]_i_28_0 ,
    \IP2Bus_Data[4]_i_5 ,
    \adc3_cmn_en_reg[0] ,
    adc3_fifo_disable,
    adc2_fifo_disable,
    adc1_fifo_disable,
    adc0_fifo_disable,
    \IP2Bus_Data[14]_i_35 ,
    \IP2Bus_Data[2]_i_7_0 ,
    \IP2Bus_Data[1]_i_25 ,
    \IP2Bus_Data[2]_i_21 ,
    \IP2Bus_Data[1]_i_25_0 ,
    \dac1_slice3_fast_sd_reg[0] ,
    dac1_fifo_disable,
    \IP2Bus_Data[2]_i_8 ,
    \IP2Bus_Data[2]_i_28_1 ,
    dac0_fifo_disable,
    \IP2Bus_Data[2]_i_21_0 ,
    \IP2Bus_Data[2]_i_21_1 ,
    \IP2Bus_Data[2]_i_28_2 ,
    \IP2Bus_Data[2]_i_28_3 ,
    \IP2Bus_Data[2]_i_36 ,
    adc31_overvol_irq,
    \IP2Bus_Data[15]_i_5_0 ,
    \IP2Bus_Data[3]_i_39 ,
    adc31_irq_sync,
    \IP2Bus_Data[14]_i_5 ,
    \IP2Bus_Data[15]_i_5_1 ,
    \IP2Bus_Data[2]_i_18 ,
    adc21_overvol_irq,
    \IP2Bus_Data[3]_i_18_0 ,
    adc22_irq_sync,
    \IP2Bus_Data[2]_i_39 ,
    adc11_overvol_irq,
    \IP2Bus_Data[15]_i_6_1 ,
    \IP2Bus_Data[3]_i_48 ,
    adc11_irq_sync,
    \IP2Bus_Data[14]_i_6 ,
    \IP2Bus_Data[15]_i_6_2 ,
    \IP2Bus_Data[14]_i_16 ,
    adc01_irq_sync,
    \IP2Bus_Data[15]_i_16_1 ,
    \IP2Bus_Data[15]_i_16_2 ,
    \IP2Bus_Data[3]_i_9 ,
    \IP2Bus_Data[2]_i_9 ,
    adc01_overvol_irq,
    dac11_irq_sync,
    \IP2Bus_Data[3]_i_5_0 ,
    \IP2Bus_Data[2]_i_5 ,
    \IP2Bus_Data[1]_i_37 ,
    \IP2Bus_Data[0]_i_30 ,
    \IP2Bus_Data[1]_i_37_0 ,
    \IP2Bus_Data[1]_i_34 ,
    \IP2Bus_Data[0]_i_22_0 ,
    \IP2Bus_Data[1]_i_34_0 ,
    \IP2Bus_Data[1]_i_15 ,
    \IP2Bus_Data[0]_i_25 ,
    \IP2Bus_Data[1]_i_15_0 ,
    adc11_irq_en,
    \IP2Bus_Data[3]_i_19_0 ,
    adc02_irq_en,
    adc03_irq_en,
    \IP2Bus_Data[1]_i_13 ,
    \IP2Bus_Data[1]_i_13_0 ,
    \IP2Bus_Data[0]_i_8 ,
    \IP2Bus_Data[3]_i_7_0 ,
    dac13_irq_en,
    dac11_irq_en,
    \IP2Bus_Data[1]_i_8_0 ,
    \IP2Bus_Data[1]_i_8_1 ,
    dac10_irq_en,
    \IP2Bus_Data[0]_i_39 ,
    \IP2Bus_Data[2]_i_7_1 ,
    dac12_irq_en,
    \IP2Bus_Data[0]_i_17 ,
    dac00_irq_en,
    dac0_cmn_irq_en,
    \IP2Bus_Data[2]_i_8_0 ,
    dac02_irq_en,
    \IP2Bus_Data[3]_i_24_0 ,
    dac03_irq_en,
    axi_timeout_en_reg,
    \IP2Bus_Data[5]_i_9 ,
    \IP2Bus_Data[0]_i_15 ,
    \dac1_end_stage_reg[0] ,
    adc2_done,
    adc0_done,
    \IP2Bus_Data[11]_i_2_0 ,
    \IP2Bus_Data[31]_i_7 ,
    adc20_overvol_irq,
    dac13_irq_sync,
    \IP2Bus_Data[15]_i_11_2 ,
    dac03_irq_sync,
    \IP2Bus_Data[15]_i_41_0 ,
    \IP2Bus_Data[4]_i_38_0 ,
    \IP2Bus_Data[0]_i_17_0 ,
    dac0_done,
    adc23_irq_sync,
    adc3_do_mon,
    adc2_do_mon,
    \IP2Bus_Data[0]_i_29 ,
    \IP2Bus_Data[0]_i_18 ,
    adc0_do_mon,
    \IP2Bus_Data[1]_i_2 ,
    adc30_irq_en,
    adc3_done,
    \IP2Bus_Data[2]_i_18_0 ,
    \IP2Bus_Data[3]_i_24_1 ,
    cleared_r,
    \IP2Bus_Data[3]_i_24_2 ,
    \IP2Bus_Data[0]_i_5_0 ,
    s_axi_wdata,
    axi_timeout_r,
    axi_read_req_r,
    axi_read_req_tog,
    \IP2Bus_Data[15]_i_3 ,
    adc00_overvol_irq,
    adc00_irq_sync,
    axi_read_req_r_0,
    axi_read_req_tog_reg,
    axi_read_req_r_1,
    axi_read_req_tog_reg_0,
    \IP2Bus_Data[15]_i_16_3 ,
    adc03_overvol_irq,
    adc03_irq_sync,
    \IP2Bus_Data_reg[12] ,
    \IP2Bus_Data[2]_i_54_0 ,
    axi_read_req_r_reg_8,
    \IP2Bus_Data_reg[20]_2 ,
    axi_read_req_r_reg_9,
    \IP2Bus_Data[4]_i_38_1 ,
    \IP2Bus_Data[4]_i_38_2 ,
    s_axi_wready_reg_i_2,
    s_axi_wready_reg_i_2_0);
  output axi_timeout;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_arready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output \FSM_onehot_state_reg[3] ;
  output bank10_write;
  output bank10_read;
  output \FSM_onehot_state_reg[3]_0 ;
  output \FSM_onehot_state_reg[4] ;
  output bank12_write;
  output bank12_read;
  output \FSM_onehot_state_reg[3]_1 ;
  output bank14_read;
  output bank14_write;
  output \FSM_onehot_state_reg[3]_2 ;
  output bank16_read;
  output bank16_write;
  output \drp_addr_reg[3] ;
  output bank4_write;
  output [10:0]\bus2ip_addr_reg_reg[12] ;
  output [1:0]D;
  output bank2_read;
  output bank2_write;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output bank4_read;
  output dac0_dreq_mon;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output [1:0]\FSM_onehot_state_reg[0]_1 ;
  output [1:0]\FSM_onehot_state_reg[0]_2 ;
  output [1:0]\FSM_onehot_state_reg[0]_3 ;
  output adc0_dreq_mon;
  output adc1_dreq_mon;
  output \FSM_onehot_state_reg[0]_4 ;
  output \FSM_onehot_state_reg[0]_5 ;
  output \FSM_onehot_state_reg[0]_6 ;
  output \FSM_onehot_state_reg[0]_7 ;
  output \FSM_onehot_state_reg[0]_8 ;
  output \FSM_onehot_state_reg[0]_9 ;
  output [19:0]got_timeout_reg;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  output [3:0]\bus2ip_addr_reg_reg[11] ;
  output \bus2ip_addr_reg_reg[11]_0 ;
  output [3:0]\bus2ip_addr_reg_reg[15] ;
  output \bus2ip_addr_reg_reg[15]_0 ;
  output [3:0]\bus2ip_addr_reg_reg[15]_1 ;
  output \bus2ip_addr_reg_reg[15]_2 ;
  output [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output \bus2ip_addr_reg_reg[16] ;
  output \bus2ip_addr_reg_reg[8] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output \bus2ip_addr_reg_reg[5] ;
  output [2:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  output [0:0]\bus2ip_addr_reg_reg[7] ;
  output axi_RdAck_r_i_6;
  output [0:0]E;
  output [0:0]master_reset_reg;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  output \bus2ip_addr_reg_reg[17] ;
  output [0:0]\bus2ip_addr_reg_reg[17]_0 ;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output \s_axi_wdata[0]_3 ;
  output \s_axi_wdata[0]_4 ;
  output \bus2ip_addr_reg_reg[13] ;
  output axi_timeout_r20;
  output [0:0]SR;
  output axi_read_req_r_reg;
  output axi_read_req_r_reg_0;
  output axi_read_req_r_reg_1;
  output [19:0]s_axi_rdata;
  output [7:0]bank15_write;
  output [7:0]bank13_write;
  output [7:0]bank11_write;
  output [7:0]bank9_write;
  output [11:0]bank3_write;
  output [11:0]bank1_write;
  output [1:0]bank0_write;
  output adc3_restart;
  output adc2_restart;
  output adc1_restart;
  output adc0_restart;
  output dac1_restart;
  output dac0_restart;
  output master_reset;
  output adc3_reset;
  output adc2_reset;
  output adc1_reset;
  output adc0_reset;
  output dac1_reset;
  output dac0_reset;
  input s_axi_aclk;
  input [0:0]SS;
  input [3:0]Q;
  input [1:0]\FSM_sequential_fsm_cs_reg[1] ;
  input const_req_adc0;
  input adc0_por_req;
  input \FSM_onehot_state_reg[1] ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_onehot_state_reg[1]_0 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_1 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_2 ;
  input [4:0]\FSM_onehot_state_reg[1]_2 ;
  input [1:0]\FSM_onehot_state_reg[1]_3 ;
  input dummy_read_req_reg;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input [15:0]s_axi_awaddr;
  input [15:0]s_axi_araddr;
  input [19:0]\s_axi_rdata_reg_reg[31] ;
  input drp_RdAck_r;
  input axi_RdAck;
  input \FSM_onehot_state_reg[1]_4 ;
  input \FSM_onehot_state_reg[1]_5 ;
  input \FSM_onehot_state_reg[1]_6 ;
  input \FSM_onehot_state_reg[1]_7 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[2] ;
  input \FSM_onehot_state_reg[4]_0 ;
  input \FSM_onehot_state_reg[1]_8 ;
  input access_type_reg;
  input dac0_drp_rdy;
  input \FSM_onehot_state_reg[4]_1 ;
  input \FSM_onehot_state_reg[1]_9 ;
  input access_type_reg_0;
  input dac1_drp_rdy;
  input \FSM_onehot_state_reg[4]_2 ;
  input \FSM_onehot_state_reg[1]_10 ;
  input access_type_reg_1;
  input adc0_drp_rdy;
  input \FSM_onehot_state_reg[4]_3 ;
  input access_type_reg_2;
  input adc1_drp_rdy;
  input \FSM_onehot_state_reg[4]_4 ;
  input access_type_reg_3;
  input adc2_drp_rdy;
  input \FSM_onehot_state_reg[4]_5 ;
  input access_type_reg_4;
  input adc3_drp_rdy;
  input \IP2Bus_Data[7]_i_2 ;
  input [6:0]irq_enables;
  input \IP2Bus_Data[6]_i_2 ;
  input \IP2Bus_Data[4]_i_2 ;
  input \IP2Bus_Data_reg[25] ;
  input \IP2Bus_Data_reg[25]_0 ;
  input \IP2Bus_Data_reg[31] ;
  input \IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[31]_1 ;
  input \IP2Bus_Data_reg[31]_2 ;
  input \IP2Bus_Data[2]_i_54 ;
  input \IP2Bus_Data[7]_i_23 ;
  input \IP2Bus_Data_reg[20] ;
  input adc31_irq_en;
  input \IP2Bus_Data[3]_i_24 ;
  input [1:0]adc3_status;
  input \adc3_start_stage_reg[0] ;
  input [3:0]\IP2Bus_Data[11]_i_4 ;
  input [15:0]\IP2Bus_Data[15]_i_21 ;
  input [15:0]\IP2Bus_Data[15]_i_21_0 ;
  input [3:0]\IP2Bus_Data[3]_i_5 ;
  input \IP2Bus_Data[0]_i_5 ;
  input [15:0]adc1_do_mon;
  input \IP2Bus_Data[3]_i_18 ;
  input \adc3_sim_level_reg[0] ;
  input \IP2Bus_Data[2]_i_11 ;
  input axi_read_req_r_reg_2;
  input adc22_irq_en;
  input adc23_irq_en;
  input adc2_cmn_irq_en;
  input [3:0]\IP2Bus_Data[11]_i_3 ;
  input [2:0]adc20_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_7 ;
  input [1:0]\IP2Bus_Data[0]_i_22 ;
  input [3:0]\IP2Bus_Data[3]_i_43 ;
  input adc10_irq_en;
  input \IP2Bus_Data[2]_i_17 ;
  input [3:0]\IP2Bus_Data[3]_i_19 ;
  input [1:0]status;
  input [15:0]\IP2Bus_Data[15]_i_27 ;
  input [15:0]\IP2Bus_Data[15]_i_27_0 ;
  input adc1_cmn_irq_en;
  input [3:0]\IP2Bus_Data[11]_i_3_0 ;
  input adc1_done;
  input \IP2Bus_Data_reg[0] ;
  input adc00_irq_en;
  input [7:0]\IP2Bus_Data[7]_i_5 ;
  input \IP2Bus_Data[1]_i_4 ;
  input adc01_irq_en;
  input \IP2Bus_Data[2]_i_4 ;
  input \IP2Bus_Data[3]_i_4 ;
  input \IP2Bus_Data_reg[4] ;
  input adc0_cmn_irq_en;
  input [12:0]dac1_do_mon;
  input [15:0]\IP2Bus_Data[15]_i_16 ;
  input [15:0]STATUS_COMMON;
  input \IP2Bus_Data_reg[10] ;
  input [6:0]p_48_in;
  input \IP2Bus_Data_reg[9] ;
  input [2:0]adc0_status;
  input [7:0]\IP2Bus_Data[7]_i_2_0 ;
  input [15:0]dac0_do_mon;
  input dac1_done;
  input [15:0]\IP2Bus_Data[15]_i_2 ;
  input \IP2Bus_Data[2]_i_7 ;
  input \IP2Bus_Data[1]_i_8 ;
  input \IP2Bus_Data[3]_i_7 ;
  input [3:0]\IP2Bus_Data[11]_i_2 ;
  input dac1_cmn_irq_en;
  input [0:0]dac1_status;
  input [0:0]\IP2Bus_Data[0]_i_40 ;
  input [2:0]dac0_status;
  input [3:0]\IP2Bus_Data[3]_i_8 ;
  input [15:0]\IP2Bus_Data[15]_i_41 ;
  input [1:0]\IP2Bus_Data[15]_i_12 ;
  input [15:0]\IP2Bus_Data[15]_i_12_0 ;
  input \IP2Bus_Data[1]_i_9 ;
  input [1:0]\IP2Bus_Data[1]_i_9_0 ;
  input adc3_cmn_irq_en;
  input axi_read_req_r_reg_3;
  input \adc3_slice0_irq_en_reg[2] ;
  input adc3_cmn_irq_en_reg;
  input [2:0]adc30_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_24 ;
  input adc33_irq_en;
  input adc32_irq_en;
  input adc30_overvol_irq;
  input adc20_irq_en;
  input adc21_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_31 ;
  input [2:0]adc21_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_6 ;
  input [2:0]adc10_irq_sync;
  input adc13_irq_en;
  input adc12_irq_en;
  input adc10_overvol_irq;
  input [1:0]\IP2Bus_Data[15]_i_11 ;
  input [1:0]dac10_irq_sync;
  input \IP2Bus_Data[14]_i_13 ;
  input axi_read_req_r_reg_4;
  input \adc3_slice1_irq_en_reg[2] ;
  input [1:0]\IP2Bus_Data[15]_i_40 ;
  input [1:0]dac12_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_40_0 ;
  input \adc3_slice2_irq_en_reg[2] ;
  input axi_read_req_r_reg_5;
  input [15:0]\IP2Bus_Data[15]_i_11_0 ;
  input [15:0]\IP2Bus_Data[15]_i_11_1 ;
  input \IP2Bus_Data[1]_i_23 ;
  input \IP2Bus_Data_reg[20]_0 ;
  input \IP2Bus_Data[4]_i_38 ;
  input \IP2Bus_Data[0]_i_36 ;
  input \adc3_slice3_irq_en_reg[2] ;
  input axi_read_req_r_reg_6;
  input [1:0]dac00_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_43 ;
  input \IP2Bus_Data[14]_i_31 ;
  input \IP2Bus_Data[15]_i_43_0 ;
  input [3:0]\IP2Bus_Data[15]_i_5 ;
  input [3:0]\IP2Bus_Data[15]_i_21_1 ;
  input adc33_overvol_irq;
  input \adc3_fifo_disable_reg[0] ;
  input [2:0]adc33_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_31_0 ;
  input [15:0]\IP2Bus_Data[15]_i_32 ;
  input [15:0]\IP2Bus_Data[15]_i_32_0 ;
  input adc23_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_32_1 ;
  input axi_read_req_r_reg_7;
  input [3:0]\IP2Bus_Data[15]_i_6_0 ;
  input [2:0]adc13_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_27_1 ;
  input adc13_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_16_0 ;
  input [1:0]\IP2Bus_Data[15]_i_46 ;
  input [1:0]dac02_irq_sync;
  input \IP2Bus_Data_reg[20]_1 ;
  input \IP2Bus_Data[2]_i_28 ;
  input \IP2Bus_Data[2]_i_28_0 ;
  input \IP2Bus_Data[4]_i_5 ;
  input \adc3_cmn_en_reg[0] ;
  input [0:0]adc3_fifo_disable;
  input [0:0]adc2_fifo_disable;
  input [0:0]adc1_fifo_disable;
  input [0:0]adc0_fifo_disable;
  input \IP2Bus_Data[14]_i_35 ;
  input [1:0]\IP2Bus_Data[2]_i_7_0 ;
  input \IP2Bus_Data[1]_i_25 ;
  input [1:0]\IP2Bus_Data[2]_i_21 ;
  input \IP2Bus_Data[1]_i_25_0 ;
  input \dac1_slice3_fast_sd_reg[0] ;
  input [0:0]dac1_fifo_disable;
  input [1:0]\IP2Bus_Data[2]_i_8 ;
  input [1:0]\IP2Bus_Data[2]_i_28_1 ;
  input [0:0]dac0_fifo_disable;
  input [1:0]\IP2Bus_Data[2]_i_21_0 ;
  input [1:0]\IP2Bus_Data[2]_i_21_1 ;
  input [1:0]\IP2Bus_Data[2]_i_28_2 ;
  input [1:0]\IP2Bus_Data[2]_i_28_3 ;
  input \IP2Bus_Data[2]_i_36 ;
  input adc31_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_5_0 ;
  input \IP2Bus_Data[3]_i_39 ;
  input [2:0]adc31_irq_sync;
  input \IP2Bus_Data[14]_i_5 ;
  input \IP2Bus_Data[15]_i_5_1 ;
  input \IP2Bus_Data[2]_i_18 ;
  input adc21_overvol_irq;
  input \IP2Bus_Data[3]_i_18_0 ;
  input [1:0]adc22_irq_sync;
  input \IP2Bus_Data[2]_i_39 ;
  input adc11_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_6_1 ;
  input \IP2Bus_Data[3]_i_48 ;
  input [2:0]adc11_irq_sync;
  input \IP2Bus_Data[14]_i_6 ;
  input \IP2Bus_Data[15]_i_6_2 ;
  input \IP2Bus_Data[14]_i_16 ;
  input [2:0]adc01_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_16_1 ;
  input \IP2Bus_Data[15]_i_16_2 ;
  input \IP2Bus_Data[3]_i_9 ;
  input \IP2Bus_Data[2]_i_9 ;
  input adc01_overvol_irq;
  input [0:0]dac11_irq_sync;
  input \IP2Bus_Data[3]_i_5_0 ;
  input \IP2Bus_Data[2]_i_5 ;
  input [1:0]\IP2Bus_Data[1]_i_37 ;
  input \IP2Bus_Data[0]_i_30 ;
  input \IP2Bus_Data[1]_i_37_0 ;
  input [1:0]\IP2Bus_Data[1]_i_34 ;
  input \IP2Bus_Data[0]_i_22_0 ;
  input \IP2Bus_Data[1]_i_34_0 ;
  input [1:0]\IP2Bus_Data[1]_i_15 ;
  input \IP2Bus_Data[0]_i_25 ;
  input \IP2Bus_Data[1]_i_15_0 ;
  input adc11_irq_en;
  input \IP2Bus_Data[3]_i_19_0 ;
  input adc02_irq_en;
  input adc03_irq_en;
  input \IP2Bus_Data[1]_i_13 ;
  input [1:0]\IP2Bus_Data[1]_i_13_0 ;
  input \IP2Bus_Data[0]_i_8 ;
  input \IP2Bus_Data[3]_i_7_0 ;
  input dac13_irq_en;
  input dac11_irq_en;
  input \IP2Bus_Data[1]_i_8_0 ;
  input [1:0]\IP2Bus_Data[1]_i_8_1 ;
  input dac10_irq_en;
  input \IP2Bus_Data[0]_i_39 ;
  input \IP2Bus_Data[2]_i_7_1 ;
  input dac12_irq_en;
  input \IP2Bus_Data[0]_i_17 ;
  input dac00_irq_en;
  input dac0_cmn_irq_en;
  input \IP2Bus_Data[2]_i_8_0 ;
  input dac02_irq_en;
  input \IP2Bus_Data[3]_i_24_0 ;
  input dac03_irq_en;
  input axi_timeout_en_reg;
  input \IP2Bus_Data[5]_i_9 ;
  input \IP2Bus_Data[0]_i_15 ;
  input \dac1_end_stage_reg[0] ;
  input adc2_done;
  input adc0_done;
  input [3:0]\IP2Bus_Data[11]_i_2_0 ;
  input \IP2Bus_Data[31]_i_7 ;
  input adc20_overvol_irq;
  input [1:0]dac13_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_11_2 ;
  input [1:0]dac03_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_41_0 ;
  input \IP2Bus_Data[4]_i_38_0 ;
  input \IP2Bus_Data[0]_i_17_0 ;
  input dac0_done;
  input [2:0]adc23_irq_sync;
  input [14:0]adc3_do_mon;
  input [14:0]adc2_do_mon;
  input \IP2Bus_Data[0]_i_29 ;
  input \IP2Bus_Data[0]_i_18 ;
  input [15:0]adc0_do_mon;
  input \IP2Bus_Data[1]_i_2 ;
  input adc30_irq_en;
  input adc3_done;
  input \IP2Bus_Data[2]_i_18_0 ;
  input \IP2Bus_Data[3]_i_24_1 ;
  input cleared_r;
  input [0:0]\IP2Bus_Data[3]_i_24_2 ;
  input \IP2Bus_Data[0]_i_5_0 ;
  input [0:0]s_axi_wdata;
  input axi_timeout_r;
  input axi_read_req_r;
  input axi_read_req_tog;
  input [3:0]\IP2Bus_Data[15]_i_3 ;
  input adc00_overvol_irq;
  input [2:0]adc00_irq_sync;
  input axi_read_req_r_0;
  input axi_read_req_tog_reg;
  input axi_read_req_r_1;
  input axi_read_req_tog_reg_0;
  input [3:0]\IP2Bus_Data[15]_i_16_3 ;
  input adc03_overvol_irq;
  input [2:0]adc03_irq_sync;
  input \IP2Bus_Data_reg[12] ;
  input \IP2Bus_Data[2]_i_54_0 ;
  input axi_read_req_r_reg_8;
  input \IP2Bus_Data_reg[20]_2 ;
  input axi_read_req_r_reg_9;
  input \IP2Bus_Data[4]_i_38_1 ;
  input \IP2Bus_Data[4]_i_38_2 ;
  input s_axi_wready_reg_i_2;
  input s_axi_wready_reg_i_2_0;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_state_reg[0]_1 ;
  wire [1:0]\FSM_onehot_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_state_reg[0]_3 ;
  wire \FSM_onehot_state_reg[0]_4 ;
  wire \FSM_onehot_state_reg[0]_5 ;
  wire \FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_onehot_state_reg[1]_10 ;
  wire [4:0]\FSM_onehot_state_reg[1]_2 ;
  wire [1:0]\FSM_onehot_state_reg[1]_3 ;
  wire \FSM_onehot_state_reg[1]_4 ;
  wire \FSM_onehot_state_reg[1]_5 ;
  wire \FSM_onehot_state_reg[1]_6 ;
  wire \FSM_onehot_state_reg[1]_7 ;
  wire \FSM_onehot_state_reg[1]_8 ;
  wire \FSM_onehot_state_reg[1]_9 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire \FSM_onehot_state_reg[3]_2 ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire \FSM_onehot_state_reg[4]_5 ;
  wire [1:0]\FSM_sequential_fsm_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_2 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  wire [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire [2:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  wire \IP2Bus_Data[0]_i_15 ;
  wire \IP2Bus_Data[0]_i_17 ;
  wire \IP2Bus_Data[0]_i_17_0 ;
  wire \IP2Bus_Data[0]_i_18 ;
  wire [1:0]\IP2Bus_Data[0]_i_22 ;
  wire \IP2Bus_Data[0]_i_22_0 ;
  wire \IP2Bus_Data[0]_i_25 ;
  wire \IP2Bus_Data[0]_i_29 ;
  wire \IP2Bus_Data[0]_i_30 ;
  wire \IP2Bus_Data[0]_i_36 ;
  wire \IP2Bus_Data[0]_i_39 ;
  wire [0:0]\IP2Bus_Data[0]_i_40 ;
  wire \IP2Bus_Data[0]_i_5 ;
  wire \IP2Bus_Data[0]_i_5_0 ;
  wire \IP2Bus_Data[0]_i_8 ;
  wire [3:0]\IP2Bus_Data[11]_i_2 ;
  wire [3:0]\IP2Bus_Data[11]_i_2_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_3 ;
  wire [3:0]\IP2Bus_Data[11]_i_3_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_4 ;
  wire \IP2Bus_Data[14]_i_13 ;
  wire \IP2Bus_Data[14]_i_16 ;
  wire \IP2Bus_Data[14]_i_31 ;
  wire \IP2Bus_Data[14]_i_35 ;
  wire \IP2Bus_Data[14]_i_5 ;
  wire \IP2Bus_Data[14]_i_6 ;
  wire [1:0]\IP2Bus_Data[15]_i_11 ;
  wire [15:0]\IP2Bus_Data[15]_i_11_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_11_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_2 ;
  wire [1:0]\IP2Bus_Data[15]_i_12 ;
  wire [15:0]\IP2Bus_Data[15]_i_12_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_16 ;
  wire [3:0]\IP2Bus_Data[15]_i_16_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_16_1 ;
  wire \IP2Bus_Data[15]_i_16_2 ;
  wire [3:0]\IP2Bus_Data[15]_i_16_3 ;
  wire [15:0]\IP2Bus_Data[15]_i_2 ;
  wire [15:0]\IP2Bus_Data[15]_i_21 ;
  wire [15:0]\IP2Bus_Data[15]_i_21_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_21_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_24 ;
  wire [15:0]\IP2Bus_Data[15]_i_27 ;
  wire [15:0]\IP2Bus_Data[15]_i_27_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_27_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_3 ;
  wire [3:0]\IP2Bus_Data[15]_i_31 ;
  wire [3:0]\IP2Bus_Data[15]_i_31_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_32 ;
  wire [15:0]\IP2Bus_Data[15]_i_32_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_32_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_40 ;
  wire [1:0]\IP2Bus_Data[15]_i_40_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_41 ;
  wire [1:0]\IP2Bus_Data[15]_i_41_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_43 ;
  wire \IP2Bus_Data[15]_i_43_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_46 ;
  wire [3:0]\IP2Bus_Data[15]_i_5 ;
  wire [3:0]\IP2Bus_Data[15]_i_5_0 ;
  wire \IP2Bus_Data[15]_i_5_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_6 ;
  wire [3:0]\IP2Bus_Data[15]_i_6_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_6_1 ;
  wire \IP2Bus_Data[15]_i_6_2 ;
  wire [3:0]\IP2Bus_Data[15]_i_7 ;
  wire \IP2Bus_Data[1]_i_13 ;
  wire [1:0]\IP2Bus_Data[1]_i_13_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_15 ;
  wire \IP2Bus_Data[1]_i_15_0 ;
  wire \IP2Bus_Data[1]_i_2 ;
  wire \IP2Bus_Data[1]_i_23 ;
  wire \IP2Bus_Data[1]_i_25 ;
  wire \IP2Bus_Data[1]_i_25_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_34 ;
  wire \IP2Bus_Data[1]_i_34_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_37 ;
  wire \IP2Bus_Data[1]_i_37_0 ;
  wire \IP2Bus_Data[1]_i_4 ;
  wire \IP2Bus_Data[1]_i_8 ;
  wire \IP2Bus_Data[1]_i_8_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_8_1 ;
  wire \IP2Bus_Data[1]_i_9 ;
  wire [1:0]\IP2Bus_Data[1]_i_9_0 ;
  wire \IP2Bus_Data[2]_i_11 ;
  wire \IP2Bus_Data[2]_i_17 ;
  wire \IP2Bus_Data[2]_i_18 ;
  wire \IP2Bus_Data[2]_i_18_0 ;
  wire [1:0]\IP2Bus_Data[2]_i_21 ;
  wire [1:0]\IP2Bus_Data[2]_i_21_0 ;
  wire [1:0]\IP2Bus_Data[2]_i_21_1 ;
  wire \IP2Bus_Data[2]_i_28 ;
  wire \IP2Bus_Data[2]_i_28_0 ;
  wire [1:0]\IP2Bus_Data[2]_i_28_1 ;
  wire [1:0]\IP2Bus_Data[2]_i_28_2 ;
  wire [1:0]\IP2Bus_Data[2]_i_28_3 ;
  wire \IP2Bus_Data[2]_i_36 ;
  wire \IP2Bus_Data[2]_i_39 ;
  wire \IP2Bus_Data[2]_i_4 ;
  wire \IP2Bus_Data[2]_i_5 ;
  wire \IP2Bus_Data[2]_i_54 ;
  wire \IP2Bus_Data[2]_i_54_0 ;
  wire \IP2Bus_Data[2]_i_7 ;
  wire [1:0]\IP2Bus_Data[2]_i_7_0 ;
  wire \IP2Bus_Data[2]_i_7_1 ;
  wire [1:0]\IP2Bus_Data[2]_i_8 ;
  wire \IP2Bus_Data[2]_i_8_0 ;
  wire \IP2Bus_Data[2]_i_9 ;
  wire \IP2Bus_Data[31]_i_7 ;
  wire \IP2Bus_Data[3]_i_18 ;
  wire \IP2Bus_Data[3]_i_18_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_19 ;
  wire \IP2Bus_Data[3]_i_19_0 ;
  wire \IP2Bus_Data[3]_i_24 ;
  wire \IP2Bus_Data[3]_i_24_0 ;
  wire \IP2Bus_Data[3]_i_24_1 ;
  wire [0:0]\IP2Bus_Data[3]_i_24_2 ;
  wire \IP2Bus_Data[3]_i_39 ;
  wire \IP2Bus_Data[3]_i_4 ;
  wire [3:0]\IP2Bus_Data[3]_i_43 ;
  wire \IP2Bus_Data[3]_i_48 ;
  wire [3:0]\IP2Bus_Data[3]_i_5 ;
  wire \IP2Bus_Data[3]_i_5_0 ;
  wire \IP2Bus_Data[3]_i_7 ;
  wire \IP2Bus_Data[3]_i_7_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_8 ;
  wire \IP2Bus_Data[3]_i_9 ;
  wire \IP2Bus_Data[4]_i_2 ;
  wire \IP2Bus_Data[4]_i_38 ;
  wire \IP2Bus_Data[4]_i_38_0 ;
  wire \IP2Bus_Data[4]_i_38_1 ;
  wire \IP2Bus_Data[4]_i_38_2 ;
  wire \IP2Bus_Data[4]_i_5 ;
  wire \IP2Bus_Data[5]_i_9 ;
  wire \IP2Bus_Data[6]_i_2 ;
  wire \IP2Bus_Data[7]_i_2 ;
  wire \IP2Bus_Data[7]_i_23 ;
  wire [7:0]\IP2Bus_Data[7]_i_2_0 ;
  wire [7:0]\IP2Bus_Data[7]_i_5 ;
  wire \IP2Bus_Data_reg[0] ;
  wire \IP2Bus_Data_reg[10] ;
  wire \IP2Bus_Data_reg[12] ;
  wire \IP2Bus_Data_reg[20] ;
  wire \IP2Bus_Data_reg[20]_0 ;
  wire \IP2Bus_Data_reg[20]_1 ;
  wire \IP2Bus_Data_reg[20]_2 ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[25]_0 ;
  wire \IP2Bus_Data_reg[31] ;
  wire \IP2Bus_Data_reg[31]_0 ;
  wire \IP2Bus_Data_reg[31]_1 ;
  wire \IP2Bus_Data_reg[31]_2 ;
  wire \IP2Bus_Data_reg[4] ;
  wire \IP2Bus_Data_reg[9] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [15:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire adc00_irq_en;
  wire [2:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire adc01_irq_en;
  wire [2:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc02_irq_en;
  wire adc03_irq_en;
  wire [2:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire adc0_cmn_irq_en;
  wire [15:0]adc0_do_mon;
  wire adc0_done;
  wire adc0_dreq_mon;
  wire adc0_drp_rdy;
  wire [0:0]adc0_fifo_disable;
  wire adc0_por_req;
  wire adc0_reset;
  wire adc0_restart;
  wire [2:0]adc0_status;
  wire adc10_irq_en;
  wire [2:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire adc11_irq_en;
  wire [2:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire adc12_irq_en;
  wire adc13_irq_en;
  wire [2:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc1_cmn_irq_en;
  wire [15:0]adc1_do_mon;
  wire adc1_done;
  wire adc1_dreq_mon;
  wire adc1_drp_rdy;
  wire [0:0]adc1_fifo_disable;
  wire adc1_reset;
  wire adc1_restart;
  wire adc20_irq_en;
  wire [2:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire adc21_irq_en;
  wire [2:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire adc22_irq_en;
  wire [1:0]adc22_irq_sync;
  wire adc23_irq_en;
  wire [2:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc2_cmn_irq_en;
  wire [14:0]adc2_do_mon;
  wire adc2_done;
  wire adc2_drp_rdy;
  wire [0:0]adc2_fifo_disable;
  wire adc2_reset;
  wire adc2_restart;
  wire adc30_irq_en;
  wire [2:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc31_irq_en;
  wire [2:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire adc32_irq_en;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire \adc3_cmn_en_reg[0] ;
  wire adc3_cmn_irq_en;
  wire adc3_cmn_irq_en_reg;
  wire [14:0]adc3_do_mon;
  wire adc3_done;
  wire adc3_drp_rdy;
  wire [0:0]adc3_fifo_disable;
  wire \adc3_fifo_disable_reg[0] ;
  wire adc3_reset;
  wire adc3_restart;
  wire \adc3_sim_level_reg[0] ;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire \adc3_slice1_irq_en_reg[2] ;
  wire \adc3_slice2_irq_en_reg[2] ;
  wire \adc3_slice3_irq_en_reg[2] ;
  wire \adc3_start_stage_reg[0] ;
  wire [1:0]adc3_status;
  wire axi_RdAck;
  wire axi_RdAck_r_i_6;
  wire axi_read_req_r;
  wire axi_read_req_r_0;
  wire axi_read_req_r_1;
  wire axi_read_req_r_reg;
  wire axi_read_req_r_reg_0;
  wire axi_read_req_r_reg_1;
  wire axi_read_req_r_reg_2;
  wire axi_read_req_r_reg_3;
  wire axi_read_req_r_reg_4;
  wire axi_read_req_r_reg_5;
  wire axi_read_req_r_reg_6;
  wire axi_read_req_r_reg_7;
  wire axi_read_req_r_reg_8;
  wire axi_read_req_r_reg_9;
  wire axi_read_req_tog;
  wire axi_read_req_tog_reg;
  wire axi_read_req_tog_reg_0;
  wire axi_timeout;
  wire axi_timeout_en_reg;
  wire axi_timeout_r;
  wire axi_timeout_r20;
  wire [1:0]bank0_write;
  wire bank10_read;
  wire bank10_write;
  wire [7:0]bank11_write;
  wire bank12_read;
  wire bank12_write;
  wire [7:0]bank13_write;
  wire bank14_read;
  wire bank14_write;
  wire [7:0]bank15_write;
  wire bank16_read;
  wire bank16_write;
  wire [11:0]bank1_write;
  wire bank2_read;
  wire bank2_write;
  wire [11:0]bank3_write;
  wire bank4_read;
  wire bank4_write;
  wire [7:0]bank9_write;
  wire [3:0]\bus2ip_addr_reg_reg[11] ;
  wire \bus2ip_addr_reg_reg[11]_0 ;
  wire [10:0]\bus2ip_addr_reg_reg[12] ;
  wire \bus2ip_addr_reg_reg[13] ;
  wire [3:0]\bus2ip_addr_reg_reg[15] ;
  wire \bus2ip_addr_reg_reg[15]_0 ;
  wire [3:0]\bus2ip_addr_reg_reg[15]_1 ;
  wire \bus2ip_addr_reg_reg[15]_2 ;
  wire \bus2ip_addr_reg_reg[16] ;
  wire \bus2ip_addr_reg_reg[17] ;
  wire [0:0]\bus2ip_addr_reg_reg[17]_0 ;
  wire \bus2ip_addr_reg_reg[5] ;
  wire [0:0]\bus2ip_addr_reg_reg[7] ;
  wire \bus2ip_addr_reg_reg[8] ;
  wire cleared_r;
  wire const_req_adc0;
  wire dac00_irq_en;
  wire [1:0]dac00_irq_sync;
  wire dac02_irq_en;
  wire [1:0]dac02_irq_sync;
  wire dac03_irq_en;
  wire [1:0]dac03_irq_sync;
  wire dac0_cmn_irq_en;
  wire [15:0]dac0_do_mon;
  wire dac0_done;
  wire dac0_dreq_mon;
  wire dac0_drp_rdy;
  wire [0:0]dac0_fifo_disable;
  wire dac0_reset;
  wire dac0_restart;
  wire [2:0]dac0_status;
  wire dac10_irq_en;
  wire [1:0]dac10_irq_sync;
  wire dac11_irq_en;
  wire [0:0]dac11_irq_sync;
  wire dac12_irq_en;
  wire [1:0]dac12_irq_sync;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire dac1_cmn_irq_en;
  wire [12:0]dac1_do_mon;
  wire dac1_done;
  wire dac1_drp_rdy;
  wire \dac1_end_stage_reg[0] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_reset;
  wire dac1_restart;
  wire \dac1_slice3_fast_sd_reg[0] ;
  wire [0:0]dac1_status;
  wire drp_RdAck_r;
  wire \drp_addr_reg[3] ;
  wire dummy_read_req_reg;
  wire [19:0]got_timeout_reg;
  wire [6:0]irq_enables;
  wire master_reset;
  wire [0:0]master_reset_reg;
  wire [6:0]p_48_in;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [19:0]s_axi_rdata;
  wire [19:0]\s_axi_rdata_reg_reg[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire \s_axi_wdata[0]_3 ;
  wire \s_axi_wdata[0]_4 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;
  wire s_axi_wready_reg_i_2;
  wire s_axi_wready_reg_i_2_0;
  wire s_axi_wvalid;
  wire [1:0]status;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .\DATA_PHASE_WDT.data_timeout_reg_0 (axi_timeout),
        .E(E),
        .\FSM_onehot_state_reg[0] (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[0]_2 (\FSM_onehot_state_reg[0]_2 ),
        .\FSM_onehot_state_reg[0]_3 (\FSM_onehot_state_reg[0]_3 ),
        .\FSM_onehot_state_reg[0]_4 (\FSM_onehot_state_reg[0]_4 ),
        .\FSM_onehot_state_reg[0]_5 (\FSM_onehot_state_reg[0]_5 ),
        .\FSM_onehot_state_reg[0]_6 (\FSM_onehot_state_reg[0]_6 ),
        .\FSM_onehot_state_reg[0]_7 (\FSM_onehot_state_reg[0]_7 ),
        .\FSM_onehot_state_reg[0]_8 (\FSM_onehot_state_reg[0]_8 ),
        .\FSM_onehot_state_reg[0]_9 (\FSM_onehot_state_reg[0]_9 ),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1]_0 ),
        .\FSM_onehot_state_reg[1]_1 (\FSM_onehot_state_reg[1]_1 ),
        .\FSM_onehot_state_reg[1]_10 (\FSM_onehot_state_reg[1]_10 ),
        .\FSM_onehot_state_reg[1]_2 (\FSM_onehot_state_reg[1]_2 ),
        .\FSM_onehot_state_reg[1]_3 (\FSM_onehot_state_reg[1]_3 ),
        .\FSM_onehot_state_reg[1]_4 (\FSM_onehot_state_reg[1]_4 ),
        .\FSM_onehot_state_reg[1]_5 (\FSM_onehot_state_reg[1]_5 ),
        .\FSM_onehot_state_reg[1]_6 (\FSM_onehot_state_reg[1]_6 ),
        .\FSM_onehot_state_reg[1]_7 (\FSM_onehot_state_reg[1]_7 ),
        .\FSM_onehot_state_reg[1]_8 (\FSM_onehot_state_reg[1]_8 ),
        .\FSM_onehot_state_reg[1]_9 (\FSM_onehot_state_reg[1]_9 ),
        .\FSM_onehot_state_reg[3] (\FSM_onehot_state_reg[3] ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_0 ),
        .\FSM_onehot_state_reg[3]_1 (\FSM_onehot_state_reg[3]_1 ),
        .\FSM_onehot_state_reg[3]_2 (\FSM_onehot_state_reg[3]_2 ),
        .\FSM_onehot_state_reg[4] (\FSM_onehot_state_reg[4] ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_0 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_1 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_2 ),
        .\FSM_onehot_state_reg[4]_3 (\FSM_onehot_state_reg[4]_3 ),
        .\FSM_onehot_state_reg[4]_4 (\FSM_onehot_state_reg[4]_4 ),
        .\FSM_onehot_state_reg[4]_5 (\FSM_onehot_state_reg[4]_5 ),
        .\FSM_sequential_fsm_cs_reg[1] (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[1]_2 (\FSM_sequential_fsm_cs_reg[1]_2 ),
        .\FSM_sequential_fsm_cs_reg[2] (\FSM_sequential_fsm_cs_reg[2] ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] (bank10_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (bank16_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (bank2_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 [3]),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ({\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 [4],\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 [1]}),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 (bank4_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 [0]),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 (\bus2ip_addr_reg_reg[11] [1]),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 (\bus2ip_addr_reg_reg[11] [2]),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 [2]),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] (bank10_write),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 (bank16_write),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 (bank4_write),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 (bank2_write),
        .\IP2Bus_Data[0]_i_15 (\IP2Bus_Data[0]_i_15 ),
        .\IP2Bus_Data[0]_i_17 (\IP2Bus_Data[0]_i_17 ),
        .\IP2Bus_Data[0]_i_17_0 (\IP2Bus_Data[0]_i_17_0 ),
        .\IP2Bus_Data[0]_i_18 (\IP2Bus_Data[0]_i_18 ),
        .\IP2Bus_Data[0]_i_22 (\IP2Bus_Data[0]_i_22 ),
        .\IP2Bus_Data[0]_i_22_0 (\IP2Bus_Data[0]_i_22_0 ),
        .\IP2Bus_Data[0]_i_25 (\IP2Bus_Data[0]_i_25 ),
        .\IP2Bus_Data[0]_i_29 (\IP2Bus_Data[0]_i_29 ),
        .\IP2Bus_Data[0]_i_30 (\IP2Bus_Data[0]_i_30 ),
        .\IP2Bus_Data[0]_i_36 (\IP2Bus_Data[0]_i_36 ),
        .\IP2Bus_Data[0]_i_39 (\IP2Bus_Data[0]_i_39 ),
        .\IP2Bus_Data[0]_i_40 (\IP2Bus_Data[0]_i_40 ),
        .\IP2Bus_Data[0]_i_5 (\IP2Bus_Data[0]_i_5 ),
        .\IP2Bus_Data[0]_i_5_0 (\IP2Bus_Data[0]_i_5_0 ),
        .\IP2Bus_Data[0]_i_8 (\IP2Bus_Data[0]_i_8 ),
        .\IP2Bus_Data[11]_i_2 (\IP2Bus_Data[11]_i_2 ),
        .\IP2Bus_Data[11]_i_2_0 (\IP2Bus_Data[11]_i_2_0 ),
        .\IP2Bus_Data[11]_i_3 (\IP2Bus_Data[11]_i_3 ),
        .\IP2Bus_Data[11]_i_3_0 (\IP2Bus_Data[11]_i_3_0 ),
        .\IP2Bus_Data[11]_i_4 (\IP2Bus_Data[11]_i_4 ),
        .\IP2Bus_Data[14]_i_13 (\IP2Bus_Data[14]_i_13 ),
        .\IP2Bus_Data[14]_i_16 (\IP2Bus_Data[14]_i_16 ),
        .\IP2Bus_Data[14]_i_31 (\IP2Bus_Data[14]_i_31 ),
        .\IP2Bus_Data[14]_i_35 (\IP2Bus_Data[14]_i_35 ),
        .\IP2Bus_Data[14]_i_5 (\IP2Bus_Data[14]_i_5 ),
        .\IP2Bus_Data[14]_i_6 (\IP2Bus_Data[14]_i_6 ),
        .\IP2Bus_Data[15]_i_11 (\IP2Bus_Data[15]_i_11 ),
        .\IP2Bus_Data[15]_i_11_0 (\IP2Bus_Data[15]_i_11_0 ),
        .\IP2Bus_Data[15]_i_11_1 (\IP2Bus_Data[15]_i_11_1 ),
        .\IP2Bus_Data[15]_i_11_2 (\IP2Bus_Data[15]_i_11_2 ),
        .\IP2Bus_Data[15]_i_12 (\IP2Bus_Data[15]_i_12 ),
        .\IP2Bus_Data[15]_i_12_0 (\IP2Bus_Data[15]_i_12_0 ),
        .\IP2Bus_Data[15]_i_16 (\IP2Bus_Data[15]_i_16 ),
        .\IP2Bus_Data[15]_i_16_0 (\IP2Bus_Data[15]_i_16_0 ),
        .\IP2Bus_Data[15]_i_16_1 (\IP2Bus_Data[15]_i_16_1 ),
        .\IP2Bus_Data[15]_i_16_2 (\IP2Bus_Data[15]_i_16_2 ),
        .\IP2Bus_Data[15]_i_16_3 (\IP2Bus_Data[15]_i_16_3 ),
        .\IP2Bus_Data[15]_i_2 (\IP2Bus_Data[15]_i_2 ),
        .\IP2Bus_Data[15]_i_21 (\IP2Bus_Data[15]_i_21 ),
        .\IP2Bus_Data[15]_i_21_0 (\IP2Bus_Data[15]_i_21_0 ),
        .\IP2Bus_Data[15]_i_21_1 (\IP2Bus_Data[15]_i_21_1 ),
        .\IP2Bus_Data[15]_i_24 (\IP2Bus_Data[15]_i_24 ),
        .\IP2Bus_Data[15]_i_27 (\IP2Bus_Data[15]_i_27 ),
        .\IP2Bus_Data[15]_i_27_0 (\IP2Bus_Data[15]_i_27_0 ),
        .\IP2Bus_Data[15]_i_27_1 (\IP2Bus_Data[15]_i_27_1 ),
        .\IP2Bus_Data[15]_i_3 (\IP2Bus_Data[15]_i_3 ),
        .\IP2Bus_Data[15]_i_31 (\IP2Bus_Data[15]_i_31 ),
        .\IP2Bus_Data[15]_i_31_0 (\IP2Bus_Data[15]_i_31_0 ),
        .\IP2Bus_Data[15]_i_32 (\IP2Bus_Data[15]_i_32 ),
        .\IP2Bus_Data[15]_i_32_0 (\IP2Bus_Data[15]_i_32_0 ),
        .\IP2Bus_Data[15]_i_32_1 (\IP2Bus_Data[15]_i_32_1 ),
        .\IP2Bus_Data[15]_i_40 (\IP2Bus_Data[15]_i_40 ),
        .\IP2Bus_Data[15]_i_40_0 (\IP2Bus_Data[15]_i_40_0 ),
        .\IP2Bus_Data[15]_i_41 (\IP2Bus_Data[15]_i_41 ),
        .\IP2Bus_Data[15]_i_41_0 (\IP2Bus_Data[15]_i_41_0 ),
        .\IP2Bus_Data[15]_i_43 (\IP2Bus_Data[15]_i_43 ),
        .\IP2Bus_Data[15]_i_43_0 (\IP2Bus_Data[15]_i_43_0 ),
        .\IP2Bus_Data[15]_i_46 (\IP2Bus_Data[15]_i_46 ),
        .\IP2Bus_Data[15]_i_5 (\IP2Bus_Data[15]_i_5 ),
        .\IP2Bus_Data[15]_i_5_0 (\IP2Bus_Data[15]_i_5_0 ),
        .\IP2Bus_Data[15]_i_5_1 (\IP2Bus_Data[15]_i_5_1 ),
        .\IP2Bus_Data[15]_i_6 (\IP2Bus_Data[15]_i_6 ),
        .\IP2Bus_Data[15]_i_6_0 (\IP2Bus_Data[15]_i_6_0 ),
        .\IP2Bus_Data[15]_i_6_1 (\IP2Bus_Data[15]_i_6_1 ),
        .\IP2Bus_Data[15]_i_6_2 (\IP2Bus_Data[15]_i_6_2 ),
        .\IP2Bus_Data[15]_i_7 (\IP2Bus_Data[15]_i_7 ),
        .\IP2Bus_Data[1]_i_13 (\IP2Bus_Data[1]_i_13 ),
        .\IP2Bus_Data[1]_i_13_0 (\IP2Bus_Data[1]_i_13_0 ),
        .\IP2Bus_Data[1]_i_15 (\IP2Bus_Data[1]_i_15 ),
        .\IP2Bus_Data[1]_i_15_0 (\IP2Bus_Data[1]_i_15_0 ),
        .\IP2Bus_Data[1]_i_2 (\IP2Bus_Data[1]_i_2 ),
        .\IP2Bus_Data[1]_i_23 (\IP2Bus_Data[1]_i_23 ),
        .\IP2Bus_Data[1]_i_25 (\IP2Bus_Data[1]_i_25 ),
        .\IP2Bus_Data[1]_i_25_0 (\IP2Bus_Data[1]_i_25_0 ),
        .\IP2Bus_Data[1]_i_34 (\IP2Bus_Data[1]_i_34 ),
        .\IP2Bus_Data[1]_i_34_0 (\IP2Bus_Data[1]_i_34_0 ),
        .\IP2Bus_Data[1]_i_37 (\IP2Bus_Data[1]_i_37 ),
        .\IP2Bus_Data[1]_i_37_0 (\IP2Bus_Data[1]_i_37_0 ),
        .\IP2Bus_Data[1]_i_4 (\IP2Bus_Data[1]_i_4 ),
        .\IP2Bus_Data[1]_i_8 (\IP2Bus_Data[1]_i_8 ),
        .\IP2Bus_Data[1]_i_8_0 (\IP2Bus_Data[1]_i_8_0 ),
        .\IP2Bus_Data[1]_i_8_1 (\IP2Bus_Data[1]_i_8_1 ),
        .\IP2Bus_Data[1]_i_9 (\IP2Bus_Data[1]_i_9 ),
        .\IP2Bus_Data[1]_i_9_0 (\IP2Bus_Data[1]_i_9_0 ),
        .\IP2Bus_Data[2]_i_11 (\IP2Bus_Data[2]_i_11 ),
        .\IP2Bus_Data[2]_i_17 (\IP2Bus_Data[2]_i_17 ),
        .\IP2Bus_Data[2]_i_18 (\IP2Bus_Data[2]_i_18 ),
        .\IP2Bus_Data[2]_i_18_0 (\IP2Bus_Data[2]_i_18_0 ),
        .\IP2Bus_Data[2]_i_21 (\IP2Bus_Data[2]_i_21 ),
        .\IP2Bus_Data[2]_i_21_0 (\IP2Bus_Data[2]_i_21_0 ),
        .\IP2Bus_Data[2]_i_21_1 (\IP2Bus_Data[2]_i_21_1 ),
        .\IP2Bus_Data[2]_i_28 (\IP2Bus_Data[2]_i_28 ),
        .\IP2Bus_Data[2]_i_28_0 (\IP2Bus_Data[2]_i_28_0 ),
        .\IP2Bus_Data[2]_i_28_1 (\IP2Bus_Data[2]_i_28_1 ),
        .\IP2Bus_Data[2]_i_28_2 (\IP2Bus_Data[2]_i_28_2 ),
        .\IP2Bus_Data[2]_i_28_3 (\IP2Bus_Data[2]_i_28_3 ),
        .\IP2Bus_Data[2]_i_36 (\IP2Bus_Data[2]_i_36 ),
        .\IP2Bus_Data[2]_i_39 (\IP2Bus_Data[2]_i_39 ),
        .\IP2Bus_Data[2]_i_4 (\IP2Bus_Data[2]_i_4 ),
        .\IP2Bus_Data[2]_i_5 (\IP2Bus_Data[2]_i_5 ),
        .\IP2Bus_Data[2]_i_54 (\IP2Bus_Data[2]_i_54 ),
        .\IP2Bus_Data[2]_i_54_0 (\IP2Bus_Data[2]_i_54_0 ),
        .\IP2Bus_Data[2]_i_7 (\IP2Bus_Data[2]_i_7 ),
        .\IP2Bus_Data[2]_i_7_0 (\IP2Bus_Data[2]_i_7_0 ),
        .\IP2Bus_Data[2]_i_7_1 (\IP2Bus_Data[2]_i_7_1 ),
        .\IP2Bus_Data[2]_i_8 (\IP2Bus_Data[2]_i_8 ),
        .\IP2Bus_Data[2]_i_8_0 (\IP2Bus_Data[2]_i_8_0 ),
        .\IP2Bus_Data[2]_i_9 (\IP2Bus_Data[2]_i_9 ),
        .\IP2Bus_Data[31]_i_7 (\IP2Bus_Data[31]_i_7 ),
        .\IP2Bus_Data[3]_i_18 (\IP2Bus_Data[3]_i_18 ),
        .\IP2Bus_Data[3]_i_18_0 (\IP2Bus_Data[3]_i_18_0 ),
        .\IP2Bus_Data[3]_i_19 (\IP2Bus_Data[3]_i_19 ),
        .\IP2Bus_Data[3]_i_19_0 (\IP2Bus_Data[3]_i_19_0 ),
        .\IP2Bus_Data[3]_i_24 (\IP2Bus_Data[3]_i_24 ),
        .\IP2Bus_Data[3]_i_24_0 (\IP2Bus_Data[3]_i_24_0 ),
        .\IP2Bus_Data[3]_i_24_1 (\IP2Bus_Data[3]_i_24_1 ),
        .\IP2Bus_Data[3]_i_24_2 (\IP2Bus_Data[3]_i_24_2 ),
        .\IP2Bus_Data[3]_i_39 (\IP2Bus_Data[3]_i_39 ),
        .\IP2Bus_Data[3]_i_4 (\IP2Bus_Data[3]_i_4 ),
        .\IP2Bus_Data[3]_i_43 (\IP2Bus_Data[3]_i_43 ),
        .\IP2Bus_Data[3]_i_48 (\IP2Bus_Data[3]_i_48 ),
        .\IP2Bus_Data[3]_i_5 (\IP2Bus_Data[3]_i_5 ),
        .\IP2Bus_Data[3]_i_5_0 (\IP2Bus_Data[3]_i_5_0 ),
        .\IP2Bus_Data[3]_i_7 (\IP2Bus_Data[3]_i_7 ),
        .\IP2Bus_Data[3]_i_7_0 (\IP2Bus_Data[3]_i_7_0 ),
        .\IP2Bus_Data[3]_i_8 (\IP2Bus_Data[3]_i_8 ),
        .\IP2Bus_Data[3]_i_9 (\IP2Bus_Data[3]_i_9 ),
        .\IP2Bus_Data[4]_i_2 (\IP2Bus_Data[4]_i_2 ),
        .\IP2Bus_Data[4]_i_38 (\IP2Bus_Data[4]_i_38 ),
        .\IP2Bus_Data[4]_i_38_0 (\IP2Bus_Data[4]_i_38_0 ),
        .\IP2Bus_Data[4]_i_38_1 (\IP2Bus_Data[4]_i_38_1 ),
        .\IP2Bus_Data[4]_i_38_2 (\IP2Bus_Data[4]_i_38_2 ),
        .\IP2Bus_Data[4]_i_5 (\IP2Bus_Data[4]_i_5 ),
        .\IP2Bus_Data[5]_i_9 (\IP2Bus_Data[5]_i_9 ),
        .\IP2Bus_Data[6]_i_2 (\IP2Bus_Data[6]_i_2 ),
        .\IP2Bus_Data[7]_i_2 (\IP2Bus_Data[7]_i_2 ),
        .\IP2Bus_Data[7]_i_23 (\IP2Bus_Data[7]_i_23 ),
        .\IP2Bus_Data[7]_i_2_0 (\IP2Bus_Data[7]_i_2_0 ),
        .\IP2Bus_Data[7]_i_5 (\IP2Bus_Data[7]_i_5 ),
        .\IP2Bus_Data_reg[0] (\IP2Bus_Data_reg[0] ),
        .\IP2Bus_Data_reg[10] (\IP2Bus_Data_reg[10] ),
        .\IP2Bus_Data_reg[12] (\IP2Bus_Data_reg[12] ),
        .\IP2Bus_Data_reg[20] (\IP2Bus_Data_reg[20] ),
        .\IP2Bus_Data_reg[20]_0 (\IP2Bus_Data_reg[20]_0 ),
        .\IP2Bus_Data_reg[20]_1 (\IP2Bus_Data_reg[20]_1 ),
        .\IP2Bus_Data_reg[20]_2 (\IP2Bus_Data_reg[20]_2 ),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data_reg[25] ),
        .\IP2Bus_Data_reg[25]_0 (\IP2Bus_Data_reg[25]_0 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .\IP2Bus_Data_reg[31]_2 (\IP2Bus_Data_reg[31]_2 ),
        .\IP2Bus_Data_reg[4] (\IP2Bus_Data_reg[4] ),
        .\IP2Bus_Data_reg[9] (\IP2Bus_Data_reg[9] ),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .STATUS_COMMON(STATUS_COMMON),
        .access_type_reg(access_type_reg),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_1),
        .access_type_reg_2(access_type_reg_2),
        .access_type_reg_3(access_type_reg_3),
        .access_type_reg_4(access_type_reg_4),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync(adc00_irq_sync),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_irq_sync),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc02_irq_en(adc02_irq_en),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_sync(adc03_irq_sync),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_do_mon(adc0_do_mon),
        .adc0_done(adc0_done),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_rdy(adc0_drp_rdy),
        .adc0_fifo_disable(adc0_fifo_disable),
        .adc0_por_req(adc0_por_req),
        .adc0_reset(adc0_reset),
        .adc0_restart(adc0_restart),
        .adc0_status(adc0_status),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_sync(adc10_irq_sync),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync(adc11_irq_sync),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc12_irq_en(adc12_irq_en),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_sync(adc13_irq_sync),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc1_cmn_irq_en(adc1_cmn_irq_en),
        .adc1_do_mon(adc1_do_mon),
        .adc1_done(adc1_done),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_rdy(adc1_drp_rdy),
        .adc1_fifo_disable(adc1_fifo_disable),
        .adc1_reset(adc1_reset),
        .adc1_restart(adc1_restart),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_sync(adc20_irq_sync),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_sync(adc21_irq_sync),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_sync(adc22_irq_sync),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync(adc23_irq_sync),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc2_cmn_irq_en(adc2_cmn_irq_en),
        .adc2_do_mon(adc2_do_mon),
        .adc2_done(adc2_done),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc2_fifo_disable(adc2_fifo_disable),
        .adc2_reset(adc2_reset),
        .adc2_restart(adc2_restart),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_sync(adc30_irq_sync),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_irq_sync),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc32_irq_en(adc32_irq_en),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync(adc33_irq_sync),
        .adc33_overvol_irq(adc33_overvol_irq),
        .\adc3_cmn_en_reg[0] (\adc3_cmn_en_reg[0] ),
        .adc3_cmn_irq_en(adc3_cmn_irq_en),
        .adc3_cmn_irq_en_reg(adc3_cmn_irq_en_reg),
        .adc3_do_mon(adc3_do_mon),
        .adc3_done(adc3_done),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_fifo_disable(adc3_fifo_disable),
        .\adc3_fifo_disable_reg[0] (\adc3_fifo_disable_reg[0] ),
        .adc3_reset(adc3_reset),
        .adc3_restart(adc3_restart),
        .\adc3_sim_level_reg[0] (\adc3_sim_level_reg[0] ),
        .\adc3_slice0_irq_en_reg[2] (\adc3_slice0_irq_en_reg[2] ),
        .\adc3_slice1_irq_en_reg[2] (\adc3_slice1_irq_en_reg[2] ),
        .\adc3_slice2_irq_en_reg[2] (\adc3_slice2_irq_en_reg[2] ),
        .\adc3_slice3_irq_en_reg[2] (\adc3_slice3_irq_en_reg[2] ),
        .\adc3_start_stage_reg[0] (\adc3_start_stage_reg[0] ),
        .adc3_status(adc3_status),
        .axi_RdAck(axi_RdAck),
        .axi_RdAck_r_i_6(axi_RdAck_r_i_6),
        .axi_read_req_r(axi_read_req_r),
        .axi_read_req_r_0(axi_read_req_r_0),
        .axi_read_req_r_1(axi_read_req_r_1),
        .axi_read_req_r_reg(axi_read_req_r_reg),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0),
        .axi_read_req_r_reg_1(axi_read_req_r_reg_1),
        .axi_read_req_r_reg_2(axi_read_req_r_reg_2),
        .axi_read_req_r_reg_3(axi_read_req_r_reg_3),
        .axi_read_req_r_reg_4(axi_read_req_r_reg_4),
        .axi_read_req_r_reg_5(axi_read_req_r_reg_5),
        .axi_read_req_r_reg_6(axi_read_req_r_reg_6),
        .axi_read_req_r_reg_7(axi_read_req_r_reg_7),
        .axi_read_req_r_reg_8(axi_read_req_r_reg_8),
        .axi_read_req_r_reg_9(axi_read_req_r_reg_9),
        .axi_read_req_tog(axi_read_req_tog),
        .axi_read_req_tog_reg(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_0),
        .axi_timeout_en_reg(axi_timeout_en_reg),
        .axi_timeout_r(axi_timeout_r),
        .axi_timeout_r20(axi_timeout_r20),
        .bank0_write(bank0_write),
        .bank11_write(bank11_write),
        .bank13_write(bank13_write),
        .bank15_write(bank15_write),
        .bank1_write(bank1_write),
        .bank3_write(bank3_write),
        .bank9_write(bank9_write),
        .\bus2ip_addr_reg_reg[11]_0 (\bus2ip_addr_reg_reg[11]_0 ),
        .\bus2ip_addr_reg_reg[11]_1 (\bus2ip_addr_reg_reg[11] [0]),
        .\bus2ip_addr_reg_reg[11]_2 (\bus2ip_addr_reg_reg[11] [3]),
        .\bus2ip_addr_reg_reg[12]_0 (\bus2ip_addr_reg_reg[12] ),
        .\bus2ip_addr_reg_reg[13]_0 (\bus2ip_addr_reg_reg[13] ),
        .\bus2ip_addr_reg_reg[14]_0 (bank12_write),
        .\bus2ip_addr_reg_reg[14]_1 (bank12_read),
        .\bus2ip_addr_reg_reg[14]_2 (bank14_read),
        .\bus2ip_addr_reg_reg[14]_3 (bank14_write),
        .\bus2ip_addr_reg_reg[14]_4 (\bus2ip_addr_reg_reg[15]_1 [1]),
        .\bus2ip_addr_reg_reg[14]_5 (\bus2ip_addr_reg_reg[15]_1 [2]),
        .\bus2ip_addr_reg_reg[15]_0 (\bus2ip_addr_reg_reg[15]_0 ),
        .\bus2ip_addr_reg_reg[15]_1 (\bus2ip_addr_reg_reg[15] ),
        .\bus2ip_addr_reg_reg[15]_2 (\bus2ip_addr_reg_reg[15]_2 ),
        .\bus2ip_addr_reg_reg[15]_3 (\bus2ip_addr_reg_reg[15]_1 [0]),
        .\bus2ip_addr_reg_reg[15]_4 (\bus2ip_addr_reg_reg[15]_1 [3]),
        .\bus2ip_addr_reg_reg[16]_0 (\bus2ip_addr_reg_reg[16] ),
        .\bus2ip_addr_reg_reg[17]_0 (\bus2ip_addr_reg_reg[17] ),
        .\bus2ip_addr_reg_reg[17]_1 (\bus2ip_addr_reg_reg[17]_0 ),
        .\bus2ip_addr_reg_reg[5]_0 (\bus2ip_addr_reg_reg[5] ),
        .\bus2ip_addr_reg_reg[7]_0 (\bus2ip_addr_reg_reg[7] ),
        .\bus2ip_addr_reg_reg[8]_0 (\bus2ip_addr_reg_reg[8] ),
        .cleared_r(cleared_r),
        .const_req_adc0(const_req_adc0),
        .dac00_irq_en(dac00_irq_en),
        .dac00_irq_sync(dac00_irq_sync),
        .dac02_irq_en(dac02_irq_en),
        .dac02_irq_sync(dac02_irq_sync),
        .dac03_irq_en(dac03_irq_en),
        .dac03_irq_sync(dac03_irq_sync),
        .dac0_cmn_irq_en(dac0_cmn_irq_en),
        .dac0_do_mon(dac0_do_mon),
        .dac0_done(dac0_done),
        .dac0_dreq_mon(dac0_dreq_mon),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_reset(dac0_reset),
        .dac0_restart(dac0_restart),
        .dac0_status(dac0_status),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_irq_sync),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_sync(dac11_irq_sync),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_sync(dac12_irq_sync),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_irq_sync),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_do_mon(dac1_do_mon),
        .dac1_done(dac1_done),
        .dac1_drp_rdy(dac1_drp_rdy),
        .\dac1_end_stage_reg[0] (\dac1_end_stage_reg[0] ),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_reset(dac1_reset),
        .dac1_restart(dac1_restart),
        .\dac1_slice3_fast_sd_reg[0] (\dac1_slice3_fast_sd_reg[0] ),
        .dac1_status(dac1_status),
        .drp_RdAck_r(drp_RdAck_r),
        .\drp_addr_reg[3] (\drp_addr_reg[3] ),
        .dummy_read_req_reg(dummy_read_req_reg),
        .got_timeout_reg(got_timeout_reg),
        .irq_enables(irq_enables),
        .master_reset(master_reset),
        .master_reset_reg(master_reset_reg),
        .p_48_in(p_48_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_reg_reg[31]_0 (\s_axi_rdata_reg_reg[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .\s_axi_wdata[0]_3 (\s_axi_wdata[0]_3 ),
        .\s_axi_wdata[0]_4 (\s_axi_wdata[0]_4 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_reg_i_2(s_axi_wready_reg_i_2),
        .s_axi_wready_reg_i_2_0(s_axi_wready_reg_i_2_0),
        .s_axi_wvalid(s_axi_wvalid),
        .status(status));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_bgt_fsm
   (\mem_data_adc0_reg[19] ,
    trim_code,
    \mem_data_adc0_reg[19]_0 ,
    \trim_code_reg[5]_0 ,
    \trim_code_reg[3]_0 ,
    \trim_code_reg[0]_0 ,
    \trim_code_reg[2]_0 ,
    \mem_data_adc0_reg[32] ,
    \rdata_reg[10] ,
    \rdata_reg[9] ,
    \trim_code_reg[1]_0 ,
    drp_addr,
    drp_di,
    drp_den,
    drp_wen,
    adc_bgt_req,
    bgt_sm_done_adc,
    mem_data_adc0,
    \drpdi_por_reg[5] ,
    \drpdi_por_reg[5]_0 ,
    \drpdi_por_reg[5]_1 ,
    \drpdi_por_reg[5]_2 ,
    Q,
    \drpdi_por_reg[9] ,
    adc0_bgt_reset_i,
    s_axi_aclk,
    adc_bgt_gnt,
    adc0_do_mon,
    bgt_sm_start_adc,
    adc_drp_rdy_bgt,
    adc0_sm_reset_i_0,
    dest_out,
    adc0_reset_i);
  output \mem_data_adc0_reg[19] ;
  output [0:0]trim_code;
  output \mem_data_adc0_reg[19]_0 ;
  output \trim_code_reg[5]_0 ;
  output \trim_code_reg[3]_0 ;
  output \trim_code_reg[0]_0 ;
  output \trim_code_reg[2]_0 ;
  output \mem_data_adc0_reg[32] ;
  output \rdata_reg[10] ;
  output \rdata_reg[9] ;
  output \trim_code_reg[1]_0 ;
  output [2:0]drp_addr;
  output [15:0]drp_di;
  output drp_den;
  output drp_wen;
  output adc_bgt_req;
  output bgt_sm_done_adc;
  input [3:0]mem_data_adc0;
  input \drpdi_por_reg[5] ;
  input \drpdi_por_reg[5]_0 ;
  input \drpdi_por_reg[5]_1 ;
  input \drpdi_por_reg[5]_2 ;
  input [1:0]Q;
  input \drpdi_por_reg[9] ;
  input adc0_bgt_reset_i;
  input s_axi_aclk;
  input adc_bgt_gnt;
  input [7:0]adc0_do_mon;
  input bgt_sm_start_adc;
  input adc_drp_rdy_bgt;
  input adc0_sm_reset_i_0;
  input dest_out;
  input adc0_reset_i;

  wire \FSM_sequential_bgt_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_bgt_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_bgt_sm_state[2]_i_1_n_0 ;
  wire \FSM_sequential_bgt_sm_state[2]_i_2_n_0 ;
  wire \FSM_sequential_bgt_sm_state[3]_i_1_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_2_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_3_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_4_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_5_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_6_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_7_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_8_n_0 ;
  wire [1:0]Q;
  wire adc0_bgt_reset_i;
  wire [7:0]adc0_do_mon;
  wire adc0_reset_i;
  wire adc0_sm_reset_i_0;
  wire adc_bgt_gnt;
  wire adc_bgt_req;
  wire adc_drp_rdy_bgt;
  wire bgt_sm_done_adc;
  wire bgt_sm_start_adc;
  wire [4:0]bgt_sm_state__0;
  wire dest_out;
  wire done_i_1_n_0;
  wire [2:0]drp_addr;
  wire [10:5]drp_addr0_in;
  wire \drp_addr[10]_i_1_n_0 ;
  wire drp_den;
  wire drp_den_i_1__0_n_0;
  wire drp_den_i_2_n_0;
  wire [15:0]drp_di;
  wire \drp_di[0]_i_1_n_0 ;
  wire \drp_di[10]_i_1_n_0 ;
  wire \drp_di[11]_i_1_n_0 ;
  wire \drp_di[12]_i_1_n_0 ;
  wire \drp_di[13]_i_1_n_0 ;
  wire \drp_di[14]_i_1_n_0 ;
  wire \drp_di[15]_i_1_n_0 ;
  wire \drp_di[15]_i_2_n_0 ;
  wire \drp_di[1]_i_1_n_0 ;
  wire \drp_di[2]_i_1_n_0 ;
  wire \drp_di[3]_i_1_n_0 ;
  wire \drp_di[4]_i_1_n_0 ;
  wire \drp_di[5]_i_1_n_0 ;
  wire \drp_di[6]_i_1_n_0 ;
  wire \drp_di[7]_i_1_n_0 ;
  wire \drp_di[8]_i_1_n_0 ;
  wire \drp_di[9]_i_1_n_0 ;
  wire drp_gnt_r;
  wire drp_req_i_1_n_0;
  wire drp_req_i_2_n_0;
  wire drp_wen;
  wire drp_wen_i_1_n_0;
  wire \drpdi_por[5]_i_5_n_0 ;
  wire \drpdi_por_reg[5] ;
  wire \drpdi_por_reg[5]_0 ;
  wire \drpdi_por_reg[5]_1 ;
  wire \drpdi_por_reg[5]_2 ;
  wire \drpdi_por_reg[9] ;
  wire [3:0]mem_data_adc0;
  wire \mem_data_adc0_reg[19] ;
  wire \mem_data_adc0_reg[19]_0 ;
  wire \mem_data_adc0_reg[32] ;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire [15:9]rdata_ctrl;
  wire \rdata_ctrl[15]_i_1_n_0 ;
  wire \rdata_ctrl[15]_i_2_n_0 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[9] ;
  wire \rdata_status[0]_i_1_n_0 ;
  wire \rdata_status[0]_i_2_n_0 ;
  wire \rdata_status_reg_n_0_[0] ;
  wire s_axi_aclk;
  wire [1:0]sm_count;
  wire \sm_count[1]_i_1_n_0 ;
  wire \sm_count[1]_i_3_n_0 ;
  wire \sm_count[1]_i_4_n_0 ;
  wire \sm_count[1]_i_5_n_0 ;
  wire \sm_count[1]_i_6_n_0 ;
  wire \sm_count[1]_i_7_n_0 ;
  wire \sm_count[1]_i_8_n_0 ;
  wire \sm_count_reg_n_0_[0] ;
  wire \sm_count_reg_n_0_[1] ;
  wire status_i_1_n_0;
  wire status_i_2_n_0;
  wire status_reg_n_0;
  wire [3:0]timer_125ns_count;
  wire [1:0]timer_125ns_count0;
  wire \timer_125ns_count[1]_i_1_n_0 ;
  wire \timer_125ns_count[2]_i_1_n_0 ;
  wire \timer_125ns_count[3]_i_1_n_0 ;
  wire \timer_125ns_count[3]_i_2_n_0 ;
  wire timer_125ns_start_i_1_n_0;
  wire timer_125ns_start_i_2_n_0;
  wire timer_125ns_start_i_3_n_0;
  wire timer_125ns_start_i_4_n_0;
  wire timer_125ns_start_reg_n_0;
  wire [0:0]trim_code;
  wire \trim_code[5]_i_1_n_0 ;
  wire [5:1]trim_code_adc;
  wire \trim_code_reg[0]_0 ;
  wire \trim_code_reg[1]_0 ;
  wire \trim_code_reg[2]_0 ;
  wire \trim_code_reg[3]_0 ;
  wire \trim_code_reg[5]_0 ;
  wire [6:1]vbg_ctrl;
  wire \vbg_ctrl[0]_i_1_n_0 ;
  wire \vbg_ctrl[4]_i_2_n_0 ;
  wire \vbg_ctrl[6]_i_1_n_0 ;
  wire \vbg_ctrl[6]_i_3_n_0 ;
  wire \vbg_ctrl[6]_i_4_n_0 ;
  wire \vbg_ctrl[8]_i_1_n_0 ;
  wire \vbg_ctrl[8]_i_3_n_0 ;
  wire \vbg_ctrl_reg_n_0_[0] ;
  wire \vbg_ctrl_reg_n_0_[8] ;

  LUT6 #(
    .INIT(64'h0055015700550155)) 
    \FSM_sequential_bgt_sm_state[0]_i_1 
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(\sm_count_reg_n_0_[1] ),
        .O(\FSM_sequential_bgt_sm_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000ABFF00)) 
    \FSM_sequential_bgt_sm_state[1]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\sm_count_reg_n_0_[1] ),
        .I3(bgt_sm_state__0[1]),
        .I4(bgt_sm_state__0[0]),
        .I5(bgt_sm_state__0[4]),
        .O(\FSM_sequential_bgt_sm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044BAFF00)) 
    \FSM_sequential_bgt_sm_state[2]_i_1 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[3]),
        .I2(\FSM_sequential_bgt_sm_state[2]_i_2_n_0 ),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[0]),
        .I5(bgt_sm_state__0[4]),
        .O(\FSM_sequential_bgt_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_bgt_sm_state[2]_i_2 
       (.I0(\sm_count_reg_n_0_[0] ),
        .I1(\sm_count_reg_n_0_[1] ),
        .O(\FSM_sequential_bgt_sm_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h003C00F000F000C8)) 
    \FSM_sequential_bgt_sm_state[3]_i_1 
       (.I0(\sm_count_reg_n_0_[1] ),
        .I1(bgt_sm_state__0[0]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(\FSM_sequential_bgt_sm_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF09080100)) 
    \FSM_sequential_bgt_sm_state[4]_i_2 
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_start_adc),
        .I4(\FSM_sequential_bgt_sm_state[4]_i_4_n_0 ),
        .I5(\FSM_sequential_bgt_sm_state[4]_i_5_n_0 ),
        .O(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100040001000)) 
    \FSM_sequential_bgt_sm_state[4]_i_3 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .I5(status_reg_n_0),
        .O(\FSM_sequential_bgt_sm_state[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_bgt_sm_state[4]_i_4 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEFE)) 
    \FSM_sequential_bgt_sm_state[4]_i_5 
       (.I0(\FSM_sequential_bgt_sm_state[4]_i_6_n_0 ),
        .I1(\FSM_sequential_bgt_sm_state[4]_i_7_n_0 ),
        .I2(\FSM_sequential_bgt_sm_state[4]_i_8_n_0 ),
        .I3(timer_125ns_count[3]),
        .I4(timer_125ns_count[1]),
        .I5(timer_125ns_count[2]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2200220022302200)) 
    \FSM_sequential_bgt_sm_state[4]_i_6 
       (.I0(adc_drp_rdy_bgt),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[0]),
        .I3(\sm_count[1]_i_7_n_0 ),
        .I4(adc_bgt_gnt),
        .I5(drp_gnt_r),
        .O(\FSM_sequential_bgt_sm_state[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h000000D4)) 
    \FSM_sequential_bgt_sm_state[4]_i_7 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[0]),
        .I4(bgt_sm_state__0[4]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000101000)) 
    \FSM_sequential_bgt_sm_state[4]_i_8 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(timer_125ns_count[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .I5(bgt_sm_state__0[0]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(\FSM_sequential_bgt_sm_state[0]_i_1_n_0 ),
        .Q(bgt_sm_state__0[0]),
        .R(adc0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(\FSM_sequential_bgt_sm_state[1]_i_1_n_0 ),
        .Q(bgt_sm_state__0[1]),
        .R(adc0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(\FSM_sequential_bgt_sm_state[2]_i_1_n_0 ),
        .Q(bgt_sm_state__0[2]),
        .R(adc0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(\FSM_sequential_bgt_sm_state[3]_i_1_n_0 ),
        .Q(bgt_sm_state__0[3]),
        .R(adc0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(\FSM_sequential_bgt_sm_state[4]_i_3_n_0 ),
        .Q(bgt_sm_state__0[4]),
        .R(adc0_bgt_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    done_i_1
       (.I0(status_reg_n_0),
        .I1(\vbg_ctrl[6]_i_3_n_0 ),
        .I2(bgt_sm_state__0[1]),
        .I3(bgt_sm_state__0[2]),
        .I4(adc_drp_rdy_bgt),
        .I5(bgt_sm_done_adc),
        .O(done_i_1_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1_n_0),
        .Q(bgt_sm_done_adc),
        .R(adc0_bgt_reset_i));
  LUT5 #(
    .INIT(32'h00220083)) 
    \drp_addr[10]_i_1 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[0]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[2]),
        .O(\drp_addr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \drp_addr[5]_i_1 
       (.I0(bgt_sm_state__0[2]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[3]),
        .O(drp_addr0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \drp_addr[6]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .O(drp_addr0_in[6]));
  FDRE \drp_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1_n_0 ),
        .D(bgt_sm_state__0[1]),
        .Q(drp_addr[2]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1_n_0 ),
        .D(drp_addr0_in[5]),
        .Q(drp_addr[0]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1_n_0 ),
        .D(drp_addr0_in[6]),
        .Q(drp_addr[1]),
        .R(adc0_bgt_reset_i));
  LUT5 #(
    .INIT(32'h0B0E0E0F)) 
    drp_den_i_1__0
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[0]),
        .O(drp_den_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h308E)) 
    drp_den_i_2
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[0]),
        .O(drp_den_i_2_n_0));
  FDRE drp_den_reg
       (.C(s_axi_aclk),
        .CE(drp_den_i_1__0_n_0),
        .D(drp_den_i_2_n_0),
        .Q(drp_den),
        .R(adc0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[0]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .O(\drp_di[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[10]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[10]),
        .O(\drp_di[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[11]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[11]),
        .O(\drp_di[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[12]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[12]),
        .O(\drp_di[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[13]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[13]),
        .O(\drp_di[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[14]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[14]),
        .O(\drp_di[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0100080D)) 
    \drp_di[15]_i_1 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[0]),
        .O(\drp_di[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[15]_i_2 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[15]),
        .O(\drp_di[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[1]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[0]),
        .O(\drp_di[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[2]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[1]),
        .O(\drp_di[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[3]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[2]),
        .O(\drp_di[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[4]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[3]),
        .O(\drp_di[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[5]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[4]),
        .O(\drp_di[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[6]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[5]),
        .O(\drp_di[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \drp_di[7]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[1]),
        .O(\drp_di[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE6)) 
    \drp_di[8]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\vbg_ctrl_reg_n_0_[8] ),
        .O(\drp_di[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[9]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[9]),
        .O(\drp_di[9]_i_1_n_0 ));
  FDRE \drp_di_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[0]_i_1_n_0 ),
        .Q(drp_di[0]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[10]_i_1_n_0 ),
        .Q(drp_di[10]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[11] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[11]_i_1_n_0 ),
        .Q(drp_di[11]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[12] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[12]_i_1_n_0 ),
        .Q(drp_di[12]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[13] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[13]_i_1_n_0 ),
        .Q(drp_di[13]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[14] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[14]_i_1_n_0 ),
        .Q(drp_di[14]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[15] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[15]_i_2_n_0 ),
        .Q(drp_di[15]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[1]_i_1_n_0 ),
        .Q(drp_di[1]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[2]_i_1_n_0 ),
        .Q(drp_di[2]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[3]_i_1_n_0 ),
        .Q(drp_di[3]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[4]_i_1_n_0 ),
        .Q(drp_di[4]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[5]_i_1_n_0 ),
        .Q(drp_di[5]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[6]_i_1_n_0 ),
        .Q(drp_di[6]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[7] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[7]_i_1_n_0 ),
        .Q(drp_di[7]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[8]_i_1_n_0 ),
        .Q(drp_di[8]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[9]_i_1_n_0 ),
        .Q(drp_di[9]),
        .R(adc0_bgt_reset_i));
  FDRE drp_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc_bgt_gnt),
        .Q(drp_gnt_r),
        .R(adc0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    drp_req_i_1
       (.I0(bgt_sm_state__0[2]),
        .I1(bgt_sm_state__0[4]),
        .I2(drp_req_i_2_n_0),
        .I3(adc_bgt_req),
        .O(drp_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h008000A300000000)) 
    drp_req_i_2
       (.I0(adc_drp_rdy_bgt),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(bgt_sm_state__0[0]),
        .O(drp_req_i_2_n_0));
  FDRE drp_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_req_i_1_n_0),
        .Q(adc_bgt_req),
        .R(adc0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h118C)) 
    drp_wen_i_1
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[0]),
        .O(drp_wen_i_1_n_0));
  FDRE drp_wen_reg
       (.C(s_axi_aclk),
        .CE(drp_den_i_1__0_n_0),
        .D(drp_wen_i_1_n_0),
        .Q(drp_wen),
        .R(adc0_bgt_reset_i));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \drpdi_por[10]_i_5 
       (.I0(Q[1]),
        .I1(\drpdi_por_reg[9] ),
        .I2(trim_code_adc[5]),
        .I3(trim_code_adc[3]),
        .I4(trim_code_adc[4]),
        .O(\rdata_reg[10] ));
  LUT6 #(
    .INIT(64'h0000000F00004444)) 
    \drpdi_por[1]_i_2 
       (.I0(trim_code),
        .I1(mem_data_adc0[0]),
        .I2(trim_code_adc[1]),
        .I3(\drpdi_por_reg[5]_1 ),
        .I4(\drpdi_por_reg[5]_0 ),
        .I5(\drpdi_por_reg[5] ),
        .O(\trim_code_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFDF0F0)) 
    \drpdi_por[2]_i_2__0 
       (.I0(mem_data_adc0[0]),
        .I1(\drpdi_por_reg[5] ),
        .I2(\drpdi_por_reg[5]_0 ),
        .I3(trim_code_adc[1]),
        .I4(trim_code_adc[2]),
        .I5(\drpdi_por_reg[5]_1 ),
        .O(\mem_data_adc0_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0000004400000F44)) 
    \drpdi_por[3]_i_2 
       (.I0(trim_code_adc[2]),
        .I1(mem_data_adc0[0]),
        .I2(trim_code_adc[3]),
        .I3(\drpdi_por_reg[5] ),
        .I4(\drpdi_por_reg[5]_0 ),
        .I5(\drpdi_por_reg[5]_1 ),
        .O(\trim_code_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000F00004444)) 
    \drpdi_por[4]_i_3 
       (.I0(trim_code_adc[3]),
        .I1(mem_data_adc0[0]),
        .I2(trim_code_adc[4]),
        .I3(\drpdi_por_reg[5]_1 ),
        .I4(\drpdi_por_reg[5]_0 ),
        .I5(\drpdi_por_reg[5] ),
        .O(\trim_code_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hABA8BBB8ABA88B88)) 
    \drpdi_por[5]_i_3 
       (.I0(\drpdi_por_reg[5]_2 ),
        .I1(\drpdi_por_reg[5]_0 ),
        .I2(\drpdi_por_reg[5] ),
        .I3(\drpdi_por[5]_i_5_n_0 ),
        .I4(\drpdi_por_reg[5]_1 ),
        .I5(trim_code_adc[5]),
        .O(\trim_code_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hF4E4E4E4)) 
    \drpdi_por[5]_i_5 
       (.I0(\drpdi_por_reg[9] ),
        .I1(trim_code),
        .I2(trim_code_adc[4]),
        .I3(trim_code_adc[3]),
        .I4(trim_code_adc[5]),
        .O(\drpdi_por[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFEEE4444)) 
    \drpdi_por[6]_i_4 
       (.I0(\drpdi_por_reg[9] ),
        .I1(trim_code_adc[1]),
        .I2(trim_code_adc[4]),
        .I3(trim_code_adc[3]),
        .I4(trim_code_adc[5]),
        .O(\trim_code_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h55554000)) 
    \drpdi_por[7]_i_6__0 
       (.I0(mem_data_adc0[0]),
        .I1(trim_code_adc[5]),
        .I2(trim_code_adc[3]),
        .I3(trim_code_adc[4]),
        .I4(trim_code_adc[2]),
        .O(\mem_data_adc0_reg[19] ));
  LUT6 #(
    .INIT(64'h40FF4040FFFF4040)) 
    \drpdi_por[8]_i_5 
       (.I0(mem_data_adc0[3]),
        .I1(mem_data_adc0[1]),
        .I2(mem_data_adc0[2]),
        .I3(trim_code_adc[5]),
        .I4(trim_code_adc[3]),
        .I5(trim_code_adc[4]),
        .O(\mem_data_adc0_reg[32] ));
  LUT5 #(
    .INIT(32'h47444477)) 
    \drpdi_por[9]_i_2 
       (.I0(Q[0]),
        .I1(\drpdi_por_reg[9] ),
        .I2(trim_code_adc[5]),
        .I3(trim_code_adc[3]),
        .I4(trim_code_adc[4]),
        .O(\rdata_reg[9] ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \rdata_ctrl[15]_i_1 
       (.I0(adc0_bgt_reset_i),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[1]),
        .I3(adc_drp_rdy_bgt),
        .I4(\rdata_ctrl[15]_i_2_n_0 ),
        .O(\rdata_ctrl[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rdata_ctrl[15]_i_2 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\rdata_ctrl[15]_i_2_n_0 ));
  FDRE \rdata_ctrl_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(adc0_do_mon[2]),
        .Q(rdata_ctrl[10]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(adc0_do_mon[3]),
        .Q(rdata_ctrl[11]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(adc0_do_mon[4]),
        .Q(rdata_ctrl[12]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(adc0_do_mon[5]),
        .Q(rdata_ctrl[13]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(adc0_do_mon[6]),
        .Q(rdata_ctrl[14]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(adc0_do_mon[7]),
        .Q(rdata_ctrl[15]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(adc0_do_mon[1]),
        .Q(rdata_ctrl[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \rdata_status[0]_i_1 
       (.I0(adc0_do_mon[0]),
        .I1(\rdata_status[0]_i_2_n_0 ),
        .I2(adc0_bgt_reset_i),
        .I3(adc_drp_rdy_bgt),
        .I4(bgt_sm_state__0[0]),
        .I5(\rdata_status_reg_n_0_[0] ),
        .O(\rdata_status[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rdata_status[0]_i_2 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .O(\rdata_status[0]_i_2_n_0 ));
  FDRE \rdata_status_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\rdata_status[0]_i_1_n_0 ),
        .Q(\rdata_status_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000101FC0C)) 
    \sm_count[0]_i_1 
       (.I0(\sm_count[1]_i_7_n_0 ),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(\rdata_status_reg_n_0_[0] ),
        .I4(bgt_sm_state__0[4]),
        .I5(\sm_count_reg_n_0_[0] ),
        .O(sm_count[0]));
  LUT6 #(
    .INIT(64'hFF00FF00FFFFFF40)) 
    \sm_count[1]_i_1 
       (.I0(\sm_count[1]_i_3_n_0 ),
        .I1(timer_125ns_count[0]),
        .I2(\sm_count[1]_i_4_n_0 ),
        .I3(\sm_count[1]_i_5_n_0 ),
        .I4(\sm_count[1]_i_6_n_0 ),
        .I5(\sm_count[1]_i_7_n_0 ),
        .O(\sm_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \sm_count[1]_i_2 
       (.I0(\sm_count[1]_i_8_n_0 ),
        .I1(\sm_count_reg_n_0_[0] ),
        .I2(\sm_count_reg_n_0_[1] ),
        .O(sm_count[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sm_count[1]_i_3 
       (.I0(timer_125ns_count[2]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[3]),
        .O(\sm_count[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \sm_count[1]_i_4 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[0]),
        .O(\sm_count[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \sm_count[1]_i_5 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .O(\sm_count[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sm_count[1]_i_6 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\sm_count[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sm_count[1]_i_7 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .O(\sm_count[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h454045404540454A)) 
    \sm_count[1]_i_8 
       (.I0(bgt_sm_state__0[4]),
        .I1(\rdata_status_reg_n_0_[0] ),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(\sm_count[1]_i_8_n_0 ));
  FDRE \sm_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\sm_count[1]_i_1_n_0 ),
        .D(sm_count[0]),
        .Q(\sm_count_reg_n_0_[0] ),
        .R(adc0_bgt_reset_i));
  FDRE \sm_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\sm_count[1]_i_1_n_0 ),
        .D(sm_count[1]),
        .Q(\sm_count_reg_n_0_[1] ),
        .R(adc0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h40FF4000)) 
    status_i_1
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(status_i_2_n_0),
        .I4(status_reg_n_0),
        .O(status_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00004001)) 
    status_i_2
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .O(status_i_2_n_0));
  FDRE status_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_i_1_n_0),
        .Q(status_reg_n_0),
        .R(adc0_bgt_reset_i));
  LUT1 #(
    .INIT(2'h1)) 
    \timer_125ns_count[0]_i_1 
       (.I0(timer_125ns_count[0]),
        .O(timer_125ns_count0[0]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \timer_125ns_count[1]_i_1 
       (.I0(timer_125ns_start_reg_n_0),
        .I1(adc0_sm_reset_i_0),
        .I2(dest_out),
        .I3(adc0_reset_i),
        .O(\timer_125ns_count[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer_125ns_count[1]_i_2 
       (.I0(timer_125ns_count[3]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[2]),
        .I3(timer_125ns_count[0]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \timer_125ns_count[1]_i_3 
       (.I0(timer_125ns_count[1]),
        .I1(timer_125ns_count[0]),
        .O(timer_125ns_count0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFA9)) 
    \timer_125ns_count[2]_i_1 
       (.I0(timer_125ns_count[2]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[0]),
        .I3(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timer_125ns_count[3]_i_1 
       (.I0(timer_125ns_count[0]),
        .I1(timer_125ns_count[2]),
        .I2(timer_125ns_count[1]),
        .I3(timer_125ns_count[3]),
        .I4(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFAAA9)) 
    \timer_125ns_count[3]_i_2 
       (.I0(timer_125ns_count[3]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[2]),
        .I3(timer_125ns_count[0]),
        .I4(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[3]_i_2_n_0 ));
  FDRE \timer_125ns_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(timer_125ns_count0[0]),
        .Q(timer_125ns_count[0]),
        .R(\timer_125ns_count[1]_i_1_n_0 ));
  FDRE \timer_125ns_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(timer_125ns_count0[1]),
        .Q(timer_125ns_count[1]),
        .R(\timer_125ns_count[1]_i_1_n_0 ));
  FDRE \timer_125ns_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\timer_125ns_count[3]_i_1_n_0 ),
        .D(\timer_125ns_count[2]_i_1_n_0 ),
        .Q(timer_125ns_count[2]),
        .R(adc0_bgt_reset_i));
  FDRE \timer_125ns_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\timer_125ns_count[3]_i_1_n_0 ),
        .D(\timer_125ns_count[3]_i_2_n_0 ),
        .Q(timer_125ns_count[3]),
        .R(adc0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h404040FF40404000)) 
    timer_125ns_start_i_1
       (.I0(bgt_sm_state__0[4]),
        .I1(adc_drp_rdy_bgt),
        .I2(bgt_sm_state__0[2]),
        .I3(timer_125ns_start_i_2_n_0),
        .I4(timer_125ns_start_i_3_n_0),
        .I5(timer_125ns_start_reg_n_0),
        .O(timer_125ns_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000015)) 
    timer_125ns_start_i_2
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .O(timer_125ns_start_i_2_n_0));
  LUT6 #(
    .INIT(64'h80808080C0808080)) 
    timer_125ns_start_i_3
       (.I0(\rdata_ctrl[15]_i_2_n_0 ),
        .I1(adc_drp_rdy_bgt),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[1]),
        .I4(timer_125ns_start_i_4_n_0),
        .I5(status_reg_n_0),
        .O(timer_125ns_start_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    timer_125ns_start_i_4
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[4]),
        .O(timer_125ns_start_i_4_n_0));
  FDRE timer_125ns_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(timer_125ns_start_i_1_n_0),
        .Q(timer_125ns_start_reg_n_0),
        .R(adc0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \trim_code[5]_i_1 
       (.I0(\vbg_ctrl[6]_i_3_n_0 ),
        .I1(status_reg_n_0),
        .I2(adc0_bgt_reset_i),
        .I3(bgt_sm_state__0[1]),
        .I4(bgt_sm_state__0[2]),
        .I5(adc_drp_rdy_bgt),
        .O(\trim_code[5]_i_1_n_0 ));
  FDRE \trim_code_reg[0] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(trim_code),
        .R(1'b0));
  FDRE \trim_code_reg[1] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(trim_code_adc[1]),
        .R(1'b0));
  FDRE \trim_code_reg[2] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(trim_code_adc[2]),
        .R(1'b0));
  FDRE \trim_code_reg[3] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(trim_code_adc[3]),
        .R(1'b0));
  FDRE \trim_code_reg[4] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(trim_code_adc[4]),
        .R(1'b0));
  FDRE \trim_code_reg[5] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(trim_code_adc[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F0FF44440400)) 
    \vbg_ctrl[0]_i_1 
       (.I0(\rdata_status_reg_n_0_[0] ),
        .I1(\vbg_ctrl[4]_i_2_n_0 ),
        .I2(adc0_bgt_reset_i),
        .I3(\sm_count[1]_i_5_n_0 ),
        .I4(\vbg_ctrl[8]_i_3_n_0 ),
        .I5(\vbg_ctrl_reg_n_0_[0] ),
        .O(\vbg_ctrl[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \vbg_ctrl[1]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .O(vbg_ctrl[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h07000800)) 
    \vbg_ctrl[2]_i_1 
       (.I0(\vbg_ctrl_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(p_0_in[1]),
        .O(vbg_ctrl[2]));
  LUT6 #(
    .INIT(64'h007F000000800000)) 
    \vbg_ctrl[3]_i_1 
       (.I0(p_0_in[0]),
        .I1(\vbg_ctrl_reg_n_0_[0] ),
        .I2(p_0_in[1]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(p_0_in[2]),
        .O(vbg_ctrl[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \vbg_ctrl[4]_i_1 
       (.I0(p_0_in[1]),
        .I1(\vbg_ctrl_reg_n_0_[0] ),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(\vbg_ctrl[4]_i_2_n_0 ),
        .I5(p_0_in[3]),
        .O(vbg_ctrl[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vbg_ctrl[4]_i_2 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .O(\vbg_ctrl[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h2010)) 
    \vbg_ctrl[5]_i_1 
       (.I0(\vbg_ctrl[6]_i_4_n_0 ),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[3]),
        .I3(p_0_in[4]),
        .O(vbg_ctrl[5]));
  LUT6 #(
    .INIT(64'h000004040000FF00)) 
    \vbg_ctrl[6]_i_1 
       (.I0(bgt_sm_state__0[1]),
        .I1(\vbg_ctrl[6]_i_3_n_0 ),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(\sm_count[1]_i_6_n_0 ),
        .I4(adc0_bgt_reset_i),
        .I5(bgt_sm_state__0[2]),
        .O(\vbg_ctrl[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h0B000400)) 
    \vbg_ctrl[6]_i_2 
       (.I0(\vbg_ctrl[6]_i_4_n_0 ),
        .I1(p_0_in[4]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(p_0_in[5]),
        .O(vbg_ctrl[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \vbg_ctrl[6]_i_3 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\vbg_ctrl[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \vbg_ctrl[6]_i_4 
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .I3(p_0_in[1]),
        .I4(p_0_in[3]),
        .O(\vbg_ctrl[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFBFAAAA0080)) 
    \vbg_ctrl[8]_i_1 
       (.I0(drp_addr0_in[10]),
        .I1(\sm_count[1]_i_5_n_0 ),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(adc0_bgt_reset_i),
        .I4(\vbg_ctrl[8]_i_3_n_0 ),
        .I5(\vbg_ctrl_reg_n_0_[8] ),
        .O(\vbg_ctrl[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vbg_ctrl[8]_i_2 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[4]),
        .O(drp_addr0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \vbg_ctrl[8]_i_3 
       (.I0(bgt_sm_state__0[2]),
        .I1(adc0_bgt_reset_i),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .O(\vbg_ctrl[8]_i_3_n_0 ));
  FDRE \vbg_ctrl_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\vbg_ctrl[0]_i_1_n_0 ),
        .Q(\vbg_ctrl_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[1] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[1]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[2] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[2]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[3] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[3]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[4] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[4]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[5] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[5]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[6] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[6]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\vbg_ctrl[8]_i_1_n_0 ),
        .Q(\vbg_ctrl_reg_n_0_[8] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_bgt_fsm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_bgt_fsm_22
   (drp_req_reg_0,
    dac_bgt_req,
    \trim_code_reg[0]_0 ,
    trim_code,
    \mem_data_dac1_reg[10] ,
    \rdata_reg[7] ,
    \trim_code_reg[3]_0 ,
    \trim_code_reg[2]_0 ,
    \trim_code_reg[0]_1 ,
    \mem_data_dac1_reg[17] ,
    \trim_code_reg[1]_0 ,
    \trim_code_reg[0]_2 ,
    drp_addr,
    drp_di,
    drp_den,
    drp_wen,
    bgt_sm_done_dac,
    dac0_por_req,
    \drpdi_por_reg[9] ,
    \drpdi_por_reg[9]_0 ,
    \drpdi_por_reg[9]_1 ,
    \drpdi_por_reg[9]_2 ,
    Q,
    \drpdi_por[10]_i_4_0 ,
    \drpdi_por[5]_i_2__0 ,
    \drpdi_por_reg[4] ,
    dac0_bgt_reset_i,
    s_axi_aclk,
    dac_bgt_gnt,
    dac0_do_mon,
    bgt_sm_start_dac,
    dac_drp_rdy_bgt,
    \timer_125ns_count_reg[0]_0 ,
    \timer_125ns_count_reg[0]_1 ,
    \timer_125ns_count_reg[0]_2 ,
    \timer_125ns_count_reg[0]_3 );
  output drp_req_reg_0;
  output dac_bgt_req;
  output \trim_code_reg[0]_0 ;
  output [5:0]trim_code;
  output \mem_data_dac1_reg[10] ;
  output \rdata_reg[7] ;
  output \trim_code_reg[3]_0 ;
  output \trim_code_reg[2]_0 ;
  output \trim_code_reg[0]_1 ;
  output \mem_data_dac1_reg[17] ;
  output \trim_code_reg[1]_0 ;
  output \trim_code_reg[0]_2 ;
  output [2:0]drp_addr;
  output [15:0]drp_di;
  output drp_den;
  output drp_wen;
  output bgt_sm_done_dac;
  input dac0_por_req;
  input \drpdi_por_reg[9] ;
  input \drpdi_por_reg[9]_0 ;
  input \drpdi_por_reg[9]_1 ;
  input \drpdi_por_reg[9]_2 ;
  input [7:0]Q;
  input [5:0]\drpdi_por[10]_i_4_0 ;
  input \drpdi_por[5]_i_2__0 ;
  input \drpdi_por_reg[4] ;
  input dac0_bgt_reset_i;
  input s_axi_aclk;
  input dac_bgt_gnt;
  input [7:0]dac0_do_mon;
  input bgt_sm_start_dac;
  input dac_drp_rdy_bgt;
  input \timer_125ns_count_reg[0]_0 ;
  input \timer_125ns_count_reg[0]_1 ;
  input [0:0]\timer_125ns_count_reg[0]_2 ;
  input \timer_125ns_count_reg[0]_3 ;

  wire \FSM_sequential_bgt_sm_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[2]_i_1__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[2]_i_2__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[3]_i_1__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_3__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_4__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_5__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_6__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_7__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_8__0_n_0 ;
  wire [7:0]Q;
  wire bgt_sm_done_dac;
  wire bgt_sm_start_dac;
  wire [4:0]bgt_sm_state__0;
  wire dac0_bgt_reset_i;
  wire [7:0]dac0_do_mon;
  wire dac0_por_req;
  wire dac_bgt_gnt;
  wire dac_bgt_req;
  wire dac_drp_rdy_bgt;
  wire done_i_1__4_n_0;
  wire [2:0]drp_addr;
  wire [10:5]drp_addr0_in;
  wire \drp_addr[10]_i_1__0_n_0 ;
  wire drp_den;
  wire drp_den_i_1__1_n_0;
  wire drp_den_i_2__0_n_0;
  wire [15:0]drp_di;
  wire \drp_di[0]_i_1__0_n_0 ;
  wire \drp_di[10]_i_1__0_n_0 ;
  wire \drp_di[11]_i_1__0_n_0 ;
  wire \drp_di[12]_i_1__0_n_0 ;
  wire \drp_di[13]_i_1__0_n_0 ;
  wire \drp_di[14]_i_1__0_n_0 ;
  wire \drp_di[15]_i_1__0_n_0 ;
  wire \drp_di[15]_i_2__0_n_0 ;
  wire \drp_di[1]_i_1__0_n_0 ;
  wire \drp_di[2]_i_1__0_n_0 ;
  wire \drp_di[3]_i_1__0_n_0 ;
  wire \drp_di[4]_i_1__0_n_0 ;
  wire \drp_di[5]_i_1__0_n_0 ;
  wire \drp_di[6]_i_1__0_n_0 ;
  wire \drp_di[7]_i_1__0_n_0 ;
  wire \drp_di[8]_i_1__0_n_0 ;
  wire \drp_di[9]_i_1__0_n_0 ;
  wire drp_gnt_r;
  wire drp_req_i_1__0_n_0;
  wire drp_req_i_2__0_n_0;
  wire drp_req_reg_0;
  wire drp_wen;
  wire drp_wen_i_1__0_n_0;
  wire [5:0]\drpdi_por[10]_i_4_0 ;
  wire \drpdi_por[10]_i_5__0_n_0 ;
  wire \drpdi_por[5]_i_2__0 ;
  wire \drpdi_por[7]_i_7_n_0 ;
  wire \drpdi_por[9]_i_4_n_0 ;
  wire \drpdi_por_reg[4] ;
  wire \drpdi_por_reg[9] ;
  wire \drpdi_por_reg[9]_0 ;
  wire \drpdi_por_reg[9]_1 ;
  wire \drpdi_por_reg[9]_2 ;
  wire \mem_data_dac1_reg[10] ;
  wire \mem_data_dac1_reg[17] ;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire [15:9]rdata_ctrl;
  wire \rdata_ctrl[15]_i_1__0_n_0 ;
  wire \rdata_ctrl[15]_i_2__0_n_0 ;
  wire \rdata_reg[7] ;
  wire \rdata_status[0]_i_1__0_n_0 ;
  wire \rdata_status[0]_i_2__0_n_0 ;
  wire \rdata_status_reg_n_0_[0] ;
  wire s_axi_aclk;
  wire [1:0]sm_count;
  wire \sm_count[1]_i_1__0_n_0 ;
  wire \sm_count[1]_i_3__0_n_0 ;
  wire \sm_count[1]_i_4__0_n_0 ;
  wire \sm_count[1]_i_5__0_n_0 ;
  wire \sm_count[1]_i_6__0_n_0 ;
  wire \sm_count[1]_i_7__0_n_0 ;
  wire \sm_count[1]_i_8__0_n_0 ;
  wire \sm_count_reg_n_0_[0] ;
  wire \sm_count_reg_n_0_[1] ;
  wire status_i_1__0_n_0;
  wire status_i_2__0_n_0;
  wire status_reg_n_0;
  wire [3:0]timer_125ns_count;
  wire [1:0]timer_125ns_count0;
  wire \timer_125ns_count[1]_i_1__0_n_0 ;
  wire \timer_125ns_count[2]_i_1__0_n_0 ;
  wire \timer_125ns_count[3]_i_1__0_n_0 ;
  wire \timer_125ns_count[3]_i_2__0_n_0 ;
  wire \timer_125ns_count_reg[0]_0 ;
  wire \timer_125ns_count_reg[0]_1 ;
  wire [0:0]\timer_125ns_count_reg[0]_2 ;
  wire \timer_125ns_count_reg[0]_3 ;
  wire timer_125ns_start_i_1__0_n_0;
  wire timer_125ns_start_i_2__0_n_0;
  wire timer_125ns_start_i_3__0_n_0;
  wire timer_125ns_start_i_4__0_n_0;
  wire timer_125ns_start_reg_n_0;
  wire [5:0]trim_code;
  wire \trim_code[5]_i_1__0_n_0 ;
  wire \trim_code_reg[0]_0 ;
  wire \trim_code_reg[0]_1 ;
  wire \trim_code_reg[0]_2 ;
  wire \trim_code_reg[1]_0 ;
  wire \trim_code_reg[2]_0 ;
  wire \trim_code_reg[3]_0 ;
  wire [6:1]vbg_ctrl;
  wire \vbg_ctrl[0]_i_1__0_n_0 ;
  wire \vbg_ctrl[4]_i_2__0_n_0 ;
  wire \vbg_ctrl[6]_i_1__0_n_0 ;
  wire \vbg_ctrl[6]_i_3__0_n_0 ;
  wire \vbg_ctrl[6]_i_4__0_n_0 ;
  wire \vbg_ctrl[8]_i_1__0_n_0 ;
  wire \vbg_ctrl[8]_i_3__0_n_0 ;
  wire \vbg_ctrl_reg_n_0_[0] ;
  wire \vbg_ctrl_reg_n_0_[8] ;

  LUT6 #(
    .INIT(64'h0055015700550155)) 
    \FSM_sequential_bgt_sm_state[0]_i_1__0 
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(\sm_count_reg_n_0_[1] ),
        .O(\FSM_sequential_bgt_sm_state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000ABFF00)) 
    \FSM_sequential_bgt_sm_state[1]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\sm_count_reg_n_0_[1] ),
        .I3(bgt_sm_state__0[1]),
        .I4(bgt_sm_state__0[0]),
        .I5(bgt_sm_state__0[4]),
        .O(\FSM_sequential_bgt_sm_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044BAFF00)) 
    \FSM_sequential_bgt_sm_state[2]_i_1__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[3]),
        .I2(\FSM_sequential_bgt_sm_state[2]_i_2__0_n_0 ),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[0]),
        .I5(bgt_sm_state__0[4]),
        .O(\FSM_sequential_bgt_sm_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_bgt_sm_state[2]_i_2__0 
       (.I0(\sm_count_reg_n_0_[0] ),
        .I1(\sm_count_reg_n_0_[1] ),
        .O(\FSM_sequential_bgt_sm_state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h003C00F000F000C8)) 
    \FSM_sequential_bgt_sm_state[3]_i_1__0 
       (.I0(\sm_count_reg_n_0_[1] ),
        .I1(bgt_sm_state__0[0]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(\FSM_sequential_bgt_sm_state[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF09080100)) 
    \FSM_sequential_bgt_sm_state[4]_i_2__0 
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_start_dac),
        .I4(\FSM_sequential_bgt_sm_state[4]_i_4__0_n_0 ),
        .I5(\FSM_sequential_bgt_sm_state[4]_i_5__0_n_0 ),
        .O(\FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000100040001000)) 
    \FSM_sequential_bgt_sm_state[4]_i_3__0 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .I5(status_reg_n_0),
        .O(\FSM_sequential_bgt_sm_state[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_bgt_sm_state[4]_i_4__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEFE)) 
    \FSM_sequential_bgt_sm_state[4]_i_5__0 
       (.I0(\FSM_sequential_bgt_sm_state[4]_i_6__0_n_0 ),
        .I1(\FSM_sequential_bgt_sm_state[4]_i_7__0_n_0 ),
        .I2(\FSM_sequential_bgt_sm_state[4]_i_8__0_n_0 ),
        .I3(timer_125ns_count[3]),
        .I4(timer_125ns_count[1]),
        .I5(timer_125ns_count[2]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h2200220022302200)) 
    \FSM_sequential_bgt_sm_state[4]_i_6__0 
       (.I0(dac_drp_rdy_bgt),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[0]),
        .I3(\sm_count[1]_i_7__0_n_0 ),
        .I4(dac_bgt_gnt),
        .I5(drp_gnt_r),
        .O(\FSM_sequential_bgt_sm_state[4]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h000000D4)) 
    \FSM_sequential_bgt_sm_state[4]_i_7__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[0]),
        .I4(bgt_sm_state__0[4]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000101000)) 
    \FSM_sequential_bgt_sm_state[4]_i_8__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(timer_125ns_count[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .I5(bgt_sm_state__0[0]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_8__0_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ),
        .D(\FSM_sequential_bgt_sm_state[0]_i_1__0_n_0 ),
        .Q(bgt_sm_state__0[0]),
        .R(dac0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ),
        .D(\FSM_sequential_bgt_sm_state[1]_i_1__0_n_0 ),
        .Q(bgt_sm_state__0[1]),
        .R(dac0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ),
        .D(\FSM_sequential_bgt_sm_state[2]_i_1__0_n_0 ),
        .Q(bgt_sm_state__0[2]),
        .R(dac0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ),
        .D(\FSM_sequential_bgt_sm_state[3]_i_1__0_n_0 ),
        .Q(bgt_sm_state__0[3]),
        .R(dac0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ),
        .D(\FSM_sequential_bgt_sm_state[4]_i_3__0_n_0 ),
        .Q(bgt_sm_state__0[4]),
        .R(dac0_bgt_reset_i));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fsm_cs[1]_i_4__0 
       (.I0(dac_bgt_req),
        .I1(dac0_por_req),
        .O(drp_req_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    done_i_1__4
       (.I0(status_reg_n_0),
        .I1(\vbg_ctrl[6]_i_3__0_n_0 ),
        .I2(bgt_sm_state__0[1]),
        .I3(bgt_sm_state__0[2]),
        .I4(dac_drp_rdy_bgt),
        .I5(bgt_sm_done_dac),
        .O(done_i_1__4_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__4_n_0),
        .Q(bgt_sm_done_dac),
        .R(dac0_bgt_reset_i));
  LUT5 #(
    .INIT(32'h00220083)) 
    \drp_addr[10]_i_1__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[0]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[2]),
        .O(\drp_addr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \drp_addr[5]_i_1__0 
       (.I0(bgt_sm_state__0[2]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[3]),
        .O(drp_addr0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \drp_addr[6]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .O(drp_addr0_in[6]));
  FDRE \drp_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1__0_n_0 ),
        .D(bgt_sm_state__0[1]),
        .Q(drp_addr[2]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1__0_n_0 ),
        .D(drp_addr0_in[5]),
        .Q(drp_addr[0]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1__0_n_0 ),
        .D(drp_addr0_in[6]),
        .Q(drp_addr[1]),
        .R(dac0_bgt_reset_i));
  LUT5 #(
    .INIT(32'h0B0E0E0F)) 
    drp_den_i_1__1
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[0]),
        .O(drp_den_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h308E)) 
    drp_den_i_2__0
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[0]),
        .O(drp_den_i_2__0_n_0));
  FDRE drp_den_reg
       (.C(s_axi_aclk),
        .CE(drp_den_i_1__1_n_0),
        .D(drp_den_i_2__0_n_0),
        .Q(drp_den),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[0]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .O(\drp_di[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[10]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[10]),
        .O(\drp_di[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[11]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[11]),
        .O(\drp_di[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[12]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[12]),
        .O(\drp_di[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[13]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[13]),
        .O(\drp_di[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[14]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[14]),
        .O(\drp_di[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0100080D)) 
    \drp_di[15]_i_1__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[0]),
        .O(\drp_di[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[15]_i_2__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[15]),
        .O(\drp_di[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[1]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[0]),
        .O(\drp_di[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[2]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[1]),
        .O(\drp_di[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[3]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[2]),
        .O(\drp_di[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[4]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[3]),
        .O(\drp_di[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[5]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[4]),
        .O(\drp_di[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[6]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[5]),
        .O(\drp_di[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \drp_di[7]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[1]),
        .O(\drp_di[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE6)) 
    \drp_di[8]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\vbg_ctrl_reg_n_0_[8] ),
        .O(\drp_di[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[9]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[9]),
        .O(\drp_di[9]_i_1__0_n_0 ));
  FDRE \drp_di_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[0]_i_1__0_n_0 ),
        .Q(drp_di[0]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[10]_i_1__0_n_0 ),
        .Q(drp_di[10]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[11] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[11]_i_1__0_n_0 ),
        .Q(drp_di[11]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[12] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[12]_i_1__0_n_0 ),
        .Q(drp_di[12]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[13] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[13]_i_1__0_n_0 ),
        .Q(drp_di[13]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[14] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[14]_i_1__0_n_0 ),
        .Q(drp_di[14]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[15] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[15]_i_2__0_n_0 ),
        .Q(drp_di[15]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[1]_i_1__0_n_0 ),
        .Q(drp_di[1]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[2]_i_1__0_n_0 ),
        .Q(drp_di[2]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[3]_i_1__0_n_0 ),
        .Q(drp_di[3]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[4]_i_1__0_n_0 ),
        .Q(drp_di[4]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[5]_i_1__0_n_0 ),
        .Q(drp_di[5]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[6]_i_1__0_n_0 ),
        .Q(drp_di[6]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[7] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[7]_i_1__0_n_0 ),
        .Q(drp_di[7]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[8]_i_1__0_n_0 ),
        .Q(drp_di[8]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[9]_i_1__0_n_0 ),
        .Q(drp_di[9]),
        .R(dac0_bgt_reset_i));
  FDRE drp_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac_bgt_gnt),
        .Q(drp_gnt_r),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    drp_req_i_1__0
       (.I0(bgt_sm_state__0[2]),
        .I1(bgt_sm_state__0[4]),
        .I2(drp_req_i_2__0_n_0),
        .I3(dac_bgt_req),
        .O(drp_req_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h008000A300000000)) 
    drp_req_i_2__0
       (.I0(dac_drp_rdy_bgt),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(bgt_sm_state__0[0]),
        .O(drp_req_i_2__0_n_0));
  FDRE drp_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_req_i_1__0_n_0),
        .Q(dac_bgt_req),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h118C)) 
    drp_wen_i_1__0
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[0]),
        .O(drp_wen_i_1__0_n_0));
  FDRE drp_wen_reg
       (.C(s_axi_aclk),
        .CE(drp_den_i_1__1_n_0),
        .D(drp_wen_i_1__0_n_0),
        .Q(drp_wen),
        .R(dac0_bgt_reset_i));
  LUT6 #(
    .INIT(64'hB88B8888B88BBBBB)) 
    \drpdi_por[10]_i_4 
       (.I0(\drpdi_por[10]_i_5__0_n_0 ),
        .I1(\drpdi_por_reg[9]_0 ),
        .I2(Q[4]),
        .I3(\drpdi_por[10]_i_4_0 [5]),
        .I4(\drpdi_por_reg[9]_2 ),
        .I5(trim_code[1]),
        .O(\mem_data_dac1_reg[10] ));
  LUT5 #(
    .INIT(32'h44444777)) 
    \drpdi_por[10]_i_5__0 
       (.I0(\drpdi_por[10]_i_4_0 [5]),
        .I1(\drpdi_por[5]_i_2__0 ),
        .I2(trim_code[3]),
        .I3(trim_code[4]),
        .I4(trim_code[5]),
        .O(\drpdi_por[10]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \drpdi_por[1]_i_3 
       (.I0(trim_code[0]),
        .I1(\drpdi_por_reg[4] ),
        .I2(\drpdi_por[10]_i_4_0 [0]),
        .I3(Q[0]),
        .O(\trim_code_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \drpdi_por[3]_i_3 
       (.I0(trim_code[2]),
        .I1(\drpdi_por_reg[4] ),
        .I2(\drpdi_por[10]_i_4_0 [1]),
        .I3(Q[1]),
        .O(\trim_code_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h7447)) 
    \drpdi_por[4]_i_3__0 
       (.I0(trim_code[3]),
        .I1(\drpdi_por_reg[4] ),
        .I2(Q[2]),
        .I3(\drpdi_por[10]_i_4_0 [2]),
        .O(\trim_code_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hF4E4E4E4)) 
    \drpdi_por[5]_i_3__0 
       (.I0(\drpdi_por[5]_i_2__0 ),
        .I1(trim_code[0]),
        .I2(trim_code[4]),
        .I3(trim_code[3]),
        .I4(trim_code[5]),
        .O(\trim_code_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFEEE4444)) 
    \drpdi_por[6]_i_5 
       (.I0(\drpdi_por[5]_i_2__0 ),
        .I1(trim_code[1]),
        .I2(trim_code[4]),
        .I3(trim_code[3]),
        .I4(trim_code[5]),
        .O(\trim_code_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF9999000F9999)) 
    \drpdi_por[7]_i_6 
       (.I0(\drpdi_por[10]_i_4_0 [3]),
        .I1(Q[3]),
        .I2(trim_code[2]),
        .I3(\drpdi_por[7]_i_7_n_0 ),
        .I4(\drpdi_por_reg[9]_0 ),
        .I5(\drpdi_por[5]_i_2__0 ),
        .O(\rdata_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \drpdi_por[7]_i_7 
       (.I0(trim_code[5]),
        .I1(trim_code[3]),
        .I2(trim_code[4]),
        .O(\drpdi_por[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2A002A2A00002A2A)) 
    \drpdi_por[8]_i_5__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(trim_code[5]),
        .I4(trim_code[3]),
        .I5(trim_code[4]),
        .O(\mem_data_dac1_reg[17] ));
  LUT6 #(
    .INIT(64'hEF40EA40EF40EF45)) 
    \drpdi_por[9]_i_3 
       (.I0(\drpdi_por_reg[9] ),
        .I1(\drpdi_por[9]_i_4_n_0 ),
        .I2(\drpdi_por_reg[9]_0 ),
        .I3(\drpdi_por_reg[9]_1 ),
        .I4(\drpdi_por_reg[9]_2 ),
        .I5(trim_code[0]),
        .O(\trim_code_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h44477447)) 
    \drpdi_por[9]_i_4 
       (.I0(\drpdi_por[10]_i_4_0 [4]),
        .I1(\drpdi_por[5]_i_2__0 ),
        .I2(trim_code[4]),
        .I3(trim_code[3]),
        .I4(trim_code[5]),
        .O(\drpdi_por[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \rdata_ctrl[15]_i_1__0 
       (.I0(dac0_bgt_reset_i),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[1]),
        .I3(dac_drp_rdy_bgt),
        .I4(\rdata_ctrl[15]_i_2__0_n_0 ),
        .O(\rdata_ctrl[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rdata_ctrl[15]_i_2__0 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\rdata_ctrl[15]_i_2__0_n_0 ));
  FDRE \rdata_ctrl_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(dac0_do_mon[2]),
        .Q(rdata_ctrl[10]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(dac0_do_mon[3]),
        .Q(rdata_ctrl[11]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(dac0_do_mon[4]),
        .Q(rdata_ctrl[12]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(dac0_do_mon[5]),
        .Q(rdata_ctrl[13]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(dac0_do_mon[6]),
        .Q(rdata_ctrl[14]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(dac0_do_mon[7]),
        .Q(rdata_ctrl[15]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(dac0_do_mon[1]),
        .Q(rdata_ctrl[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \rdata_status[0]_i_1__0 
       (.I0(dac0_do_mon[0]),
        .I1(\rdata_status[0]_i_2__0_n_0 ),
        .I2(dac0_bgt_reset_i),
        .I3(dac_drp_rdy_bgt),
        .I4(bgt_sm_state__0[0]),
        .I5(\rdata_status_reg_n_0_[0] ),
        .O(\rdata_status[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rdata_status[0]_i_2__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .O(\rdata_status[0]_i_2__0_n_0 ));
  FDRE \rdata_status_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\rdata_status[0]_i_1__0_n_0 ),
        .Q(\rdata_status_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000101FC0C)) 
    \sm_count[0]_i_1__0 
       (.I0(\sm_count[1]_i_7__0_n_0 ),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(\rdata_status_reg_n_0_[0] ),
        .I4(bgt_sm_state__0[4]),
        .I5(\sm_count_reg_n_0_[0] ),
        .O(sm_count[0]));
  LUT6 #(
    .INIT(64'hFF00FF00FFFFFF40)) 
    \sm_count[1]_i_1__0 
       (.I0(\sm_count[1]_i_3__0_n_0 ),
        .I1(timer_125ns_count[0]),
        .I2(\sm_count[1]_i_4__0_n_0 ),
        .I3(\sm_count[1]_i_5__0_n_0 ),
        .I4(\sm_count[1]_i_6__0_n_0 ),
        .I5(\sm_count[1]_i_7__0_n_0 ),
        .O(\sm_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \sm_count[1]_i_2__0 
       (.I0(\sm_count[1]_i_8__0_n_0 ),
        .I1(\sm_count_reg_n_0_[0] ),
        .I2(\sm_count_reg_n_0_[1] ),
        .O(sm_count[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sm_count[1]_i_3__0 
       (.I0(timer_125ns_count[2]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[3]),
        .O(\sm_count[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \sm_count[1]_i_4__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[0]),
        .O(\sm_count[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \sm_count[1]_i_5__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .O(\sm_count[1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sm_count[1]_i_6__0 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\sm_count[1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sm_count[1]_i_7__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .O(\sm_count[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h454045404540454A)) 
    \sm_count[1]_i_8__0 
       (.I0(bgt_sm_state__0[4]),
        .I1(\rdata_status_reg_n_0_[0] ),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(\sm_count[1]_i_8__0_n_0 ));
  FDRE \sm_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\sm_count[1]_i_1__0_n_0 ),
        .D(sm_count[0]),
        .Q(\sm_count_reg_n_0_[0] ),
        .R(dac0_bgt_reset_i));
  FDRE \sm_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\sm_count[1]_i_1__0_n_0 ),
        .D(sm_count[1]),
        .Q(\sm_count_reg_n_0_[1] ),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h40FF4000)) 
    status_i_1__0
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(status_i_2__0_n_0),
        .I4(status_reg_n_0),
        .O(status_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00004001)) 
    status_i_2__0
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .O(status_i_2__0_n_0));
  FDRE status_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_i_1__0_n_0),
        .Q(status_reg_n_0),
        .R(dac0_bgt_reset_i));
  LUT1 #(
    .INIT(2'h1)) 
    \timer_125ns_count[0]_i_1__0 
       (.I0(timer_125ns_count[0]),
        .O(timer_125ns_count0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \timer_125ns_count[1]_i_1__0 
       (.I0(timer_125ns_start_reg_n_0),
        .I1(\timer_125ns_count_reg[0]_0 ),
        .I2(\timer_125ns_count_reg[0]_1 ),
        .I3(\timer_125ns_count_reg[0]_2 ),
        .I4(\timer_125ns_count_reg[0]_3 ),
        .O(\timer_125ns_count[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer_125ns_count[1]_i_2__0 
       (.I0(timer_125ns_count[3]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[2]),
        .I3(timer_125ns_count[0]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \timer_125ns_count[1]_i_3__0 
       (.I0(timer_125ns_count[1]),
        .I1(timer_125ns_count[0]),
        .O(timer_125ns_count0[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFA9)) 
    \timer_125ns_count[2]_i_1__0 
       (.I0(timer_125ns_count[2]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[0]),
        .I3(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timer_125ns_count[3]_i_1__0 
       (.I0(timer_125ns_count[0]),
        .I1(timer_125ns_count[2]),
        .I2(timer_125ns_count[1]),
        .I3(timer_125ns_count[3]),
        .I4(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFAAA9)) 
    \timer_125ns_count[3]_i_2__0 
       (.I0(timer_125ns_count[3]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[2]),
        .I3(timer_125ns_count[0]),
        .I4(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[3]_i_2__0_n_0 ));
  FDRE \timer_125ns_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(timer_125ns_count0[0]),
        .Q(timer_125ns_count[0]),
        .R(\timer_125ns_count[1]_i_1__0_n_0 ));
  FDRE \timer_125ns_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(timer_125ns_count0[1]),
        .Q(timer_125ns_count[1]),
        .R(\timer_125ns_count[1]_i_1__0_n_0 ));
  FDRE \timer_125ns_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\timer_125ns_count[3]_i_1__0_n_0 ),
        .D(\timer_125ns_count[2]_i_1__0_n_0 ),
        .Q(timer_125ns_count[2]),
        .R(dac0_bgt_reset_i));
  FDRE \timer_125ns_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\timer_125ns_count[3]_i_1__0_n_0 ),
        .D(\timer_125ns_count[3]_i_2__0_n_0 ),
        .Q(timer_125ns_count[3]),
        .R(dac0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h404040FF40404000)) 
    timer_125ns_start_i_1__0
       (.I0(bgt_sm_state__0[4]),
        .I1(dac_drp_rdy_bgt),
        .I2(bgt_sm_state__0[2]),
        .I3(timer_125ns_start_i_2__0_n_0),
        .I4(timer_125ns_start_i_3__0_n_0),
        .I5(timer_125ns_start_reg_n_0),
        .O(timer_125ns_start_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000015)) 
    timer_125ns_start_i_2__0
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .O(timer_125ns_start_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h80808080C0808080)) 
    timer_125ns_start_i_3__0
       (.I0(\rdata_ctrl[15]_i_2__0_n_0 ),
        .I1(dac_drp_rdy_bgt),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[1]),
        .I4(timer_125ns_start_i_4__0_n_0),
        .I5(status_reg_n_0),
        .O(timer_125ns_start_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    timer_125ns_start_i_4__0
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[4]),
        .O(timer_125ns_start_i_4__0_n_0));
  FDRE timer_125ns_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(timer_125ns_start_i_1__0_n_0),
        .Q(timer_125ns_start_reg_n_0),
        .R(dac0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \trim_code[5]_i_1__0 
       (.I0(\vbg_ctrl[6]_i_3__0_n_0 ),
        .I1(status_reg_n_0),
        .I2(dac0_bgt_reset_i),
        .I3(bgt_sm_state__0[1]),
        .I4(bgt_sm_state__0[2]),
        .I5(dac_drp_rdy_bgt),
        .O(\trim_code[5]_i_1__0_n_0 ));
  FDRE \trim_code_reg[0] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1__0_n_0 ),
        .D(p_0_in[0]),
        .Q(trim_code[0]),
        .R(1'b0));
  FDRE \trim_code_reg[1] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1__0_n_0 ),
        .D(p_0_in[1]),
        .Q(trim_code[1]),
        .R(1'b0));
  FDRE \trim_code_reg[2] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1__0_n_0 ),
        .D(p_0_in[2]),
        .Q(trim_code[2]),
        .R(1'b0));
  FDRE \trim_code_reg[3] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1__0_n_0 ),
        .D(p_0_in[3]),
        .Q(trim_code[3]),
        .R(1'b0));
  FDRE \trim_code_reg[4] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1__0_n_0 ),
        .D(p_0_in[4]),
        .Q(trim_code[4]),
        .R(1'b0));
  FDRE \trim_code_reg[5] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1__0_n_0 ),
        .D(p_0_in[5]),
        .Q(trim_code[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F0FF44440400)) 
    \vbg_ctrl[0]_i_1__0 
       (.I0(\rdata_status_reg_n_0_[0] ),
        .I1(\vbg_ctrl[4]_i_2__0_n_0 ),
        .I2(dac0_bgt_reset_i),
        .I3(\sm_count[1]_i_5__0_n_0 ),
        .I4(\vbg_ctrl[8]_i_3__0_n_0 ),
        .I5(\vbg_ctrl_reg_n_0_[0] ),
        .O(\vbg_ctrl[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \vbg_ctrl[1]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .O(vbg_ctrl[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h07000800)) 
    \vbg_ctrl[2]_i_1__0 
       (.I0(\vbg_ctrl_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(p_0_in[1]),
        .O(vbg_ctrl[2]));
  LUT6 #(
    .INIT(64'h007F000000800000)) 
    \vbg_ctrl[3]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(\vbg_ctrl_reg_n_0_[0] ),
        .I2(p_0_in[1]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(p_0_in[2]),
        .O(vbg_ctrl[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \vbg_ctrl[4]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(\vbg_ctrl_reg_n_0_[0] ),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(\vbg_ctrl[4]_i_2__0_n_0 ),
        .I5(p_0_in[3]),
        .O(vbg_ctrl[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vbg_ctrl[4]_i_2__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .O(\vbg_ctrl[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h2010)) 
    \vbg_ctrl[5]_i_1__0 
       (.I0(\vbg_ctrl[6]_i_4__0_n_0 ),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[3]),
        .I3(p_0_in[4]),
        .O(vbg_ctrl[5]));
  LUT6 #(
    .INIT(64'h000004040000FF00)) 
    \vbg_ctrl[6]_i_1__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(\vbg_ctrl[6]_i_3__0_n_0 ),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(\sm_count[1]_i_6__0_n_0 ),
        .I4(dac0_bgt_reset_i),
        .I5(bgt_sm_state__0[2]),
        .O(\vbg_ctrl[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h0B000400)) 
    \vbg_ctrl[6]_i_2__0 
       (.I0(\vbg_ctrl[6]_i_4__0_n_0 ),
        .I1(p_0_in[4]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(p_0_in[5]),
        .O(vbg_ctrl[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \vbg_ctrl[6]_i_3__0 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\vbg_ctrl[6]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \vbg_ctrl[6]_i_4__0 
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .I3(p_0_in[1]),
        .I4(p_0_in[3]),
        .O(\vbg_ctrl[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFBFAAAA0080)) 
    \vbg_ctrl[8]_i_1__0 
       (.I0(drp_addr0_in[10]),
        .I1(\sm_count[1]_i_5__0_n_0 ),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(dac0_bgt_reset_i),
        .I4(\vbg_ctrl[8]_i_3__0_n_0 ),
        .I5(\vbg_ctrl_reg_n_0_[8] ),
        .O(\vbg_ctrl[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vbg_ctrl[8]_i_2__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[4]),
        .O(drp_addr0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \vbg_ctrl[8]_i_3__0 
       (.I0(bgt_sm_state__0[2]),
        .I1(dac0_bgt_reset_i),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .O(\vbg_ctrl[8]_i_3__0_n_0 ));
  FDRE \vbg_ctrl_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\vbg_ctrl[0]_i_1__0_n_0 ),
        .Q(\vbg_ctrl_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[1] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1__0_n_0 ),
        .D(vbg_ctrl[1]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[2] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1__0_n_0 ),
        .D(vbg_ctrl[2]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[3] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1__0_n_0 ),
        .D(vbg_ctrl[3]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[4] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1__0_n_0 ),
        .D(vbg_ctrl[4]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[5] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1__0_n_0 ),
        .D(vbg_ctrl[5]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[6] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1__0_n_0 ),
        .D(vbg_ctrl[6]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\vbg_ctrl[8]_i_1__0_n_0 ),
        .Q(\vbg_ctrl_reg_n_0_[8] ),
        .R(1'b0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* adc00_data_type = "1'b0" *) (* adc00_decimation = "3'b001" *) 
(* adc00_enable = "1'b1" *) (* adc00_fifo_enabled = "1'b0" *) (* adc00_mixer = "2'b10" *) 
(* adc01_data_type = "1'b0" *) (* adc01_decimation = "3'b001" *) (* adc01_enable = "1'b1" *) 
(* adc01_fifo_enabled = "1'b0" *) (* adc01_mixer = "2'b10" *) (* adc02_data_type = "1'b0" *) 
(* adc02_decimation = "3'b000" *) (* adc02_enable = "1'b0" *) (* adc02_fifo_enabled = "1'b0" *) 
(* adc02_mixer = "2'b10" *) (* adc03_data_type = "1'b0" *) (* adc03_decimation = "3'b000" *) 
(* adc03_enable = "1'b0" *) (* adc03_fifo_enabled = "1'b0" *) (* adc03_mixer = "2'b10" *) 
(* adc10_data_type = "1'b0" *) (* adc10_decimation = "3'b000" *) (* adc10_enable = "1'b0" *) 
(* adc10_fifo_enabled = "1'b0" *) (* adc10_mixer = "2'b10" *) (* adc11_data_type = "1'b0" *) 
(* adc11_decimation = "3'b000" *) (* adc11_enable = "1'b0" *) (* adc11_fifo_enabled = "1'b0" *) 
(* adc11_mixer = "2'b10" *) (* adc12_data_type = "1'b0" *) (* adc12_decimation = "3'b000" *) 
(* adc12_enable = "1'b0" *) (* adc12_fifo_enabled = "1'b0" *) (* adc12_mixer = "2'b10" *) 
(* adc13_data_type = "1'b0" *) (* adc13_decimation = "3'b000" *) (* adc13_enable = "1'b0" *) 
(* adc13_fifo_enabled = "1'b0" *) (* adc13_mixer = "2'b10" *) (* adc20_data_type = "1'b0" *) 
(* adc20_decimation = "3'b000" *) (* adc20_enable = "1'b0" *) (* adc20_fifo_enabled = "1'b0" *) 
(* adc20_mixer = "2'b10" *) (* adc21_data_type = "1'b0" *) (* adc21_decimation = "3'b000" *) 
(* adc21_enable = "1'b0" *) (* adc21_fifo_enabled = "1'b0" *) (* adc21_mixer = "2'b10" *) 
(* adc22_data_type = "1'b0" *) (* adc22_decimation = "3'b000" *) (* adc22_enable = "1'b0" *) 
(* adc22_fifo_enabled = "1'b0" *) (* adc22_mixer = "2'b10" *) (* adc23_data_type = "1'b0" *) 
(* adc23_decimation = "3'b000" *) (* adc23_enable = "1'b0" *) (* adc23_fifo_enabled = "1'b0" *) 
(* adc23_mixer = "2'b10" *) (* adc30_data_type = "1'b0" *) (* adc30_decimation = "3'b000" *) 
(* adc30_enable = "1'b0" *) (* adc30_fifo_enabled = "1'b0" *) (* adc30_mixer = "2'b10" *) 
(* adc31_data_type = "1'b0" *) (* adc31_decimation = "3'b000" *) (* adc31_enable = "1'b0" *) 
(* adc31_fifo_enabled = "1'b0" *) (* adc31_mixer = "2'b10" *) (* adc32_data_type = "1'b0" *) 
(* adc32_decimation = "3'b000" *) (* adc32_enable = "1'b0" *) (* adc32_fifo_enabled = "1'b0" *) 
(* adc32_mixer = "2'b10" *) (* adc33_data_type = "1'b0" *) (* adc33_decimation = "3'b000" *) 
(* adc33_enable = "1'b0" *) (* adc33_fifo_enabled = "1'b0" *) (* adc33_mixer = "2'b10" *) 
(* dac00_adder_enabled = "1'b0" *) (* dac00_data_type = "1'b0" *) (* dac00_enable = "1'b0" *) 
(* dac00_fifo_enabled = "1'b0" *) (* dac00_interpolation = "3'b000" *) (* dac00_mixer = "2'b10" *) 
(* dac00_sinc = "1'b0" *) (* dac01_adder_enabled = "1'b0" *) (* dac01_data_type = "1'b0" *) 
(* dac01_enable = "1'b0" *) (* dac01_fifo_enabled = "1'b0" *) (* dac01_interpolation = "3'b000" *) 
(* dac01_mixer = "2'b10" *) (* dac01_sinc = "1'b0" *) (* dac02_adder_enabled = "1'b0" *) 
(* dac02_data_type = "1'b0" *) (* dac02_enable = "1'b0" *) (* dac02_fifo_enabled = "1'b0" *) 
(* dac02_interpolation = "3'b000" *) (* dac02_mixer = "2'b10" *) (* dac02_sinc = "1'b0" *) 
(* dac03_adder_enabled = "1'b0" *) (* dac03_data_type = "1'b0" *) (* dac03_enable = "1'b0" *) 
(* dac03_fifo_enabled = "1'b0" *) (* dac03_interpolation = "3'b000" *) (* dac03_mixer = "2'b10" *) 
(* dac03_sinc = "1'b0" *) (* dac10_adder_enabled = "1'b0" *) (* dac10_data_type = "1'b0" *) 
(* dac10_enable = "1'b0" *) (* dac10_fifo_enabled = "1'b0" *) (* dac10_interpolation = "3'b000" *) 
(* dac10_mixer = "2'b10" *) (* dac10_sinc = "1'b0" *) (* dac11_adder_enabled = "1'b0" *) 
(* dac11_data_type = "1'b0" *) (* dac11_enable = "1'b0" *) (* dac11_fifo_enabled = "1'b0" *) 
(* dac11_interpolation = "3'b000" *) (* dac11_mixer = "2'b10" *) (* dac11_sinc = "1'b0" *) 
(* dac12_adder_enabled = "1'b0" *) (* dac12_data_type = "1'b0" *) (* dac12_enable = "1'b1" *) 
(* dac12_fifo_enabled = "1'b0" *) (* dac12_interpolation = "3'b001" *) (* dac12_mixer = "2'b10" *) 
(* dac12_sinc = "1'b0" *) (* dac13_adder_enabled = "1'b0" *) (* dac13_data_type = "1'b0" *) 
(* dac13_enable = "1'b0" *) (* dac13_fifo_enabled = "1'b0" *) (* dac13_interpolation = "3'b000" *) 
(* dac13_mixer = "2'b10" *) (* dac13_sinc = "1'b0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_block
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sysref_in_p,
    sysref_in_n,
    adc0_clk_p,
    adc0_clk_n,
    clk_adc0,
    m0_axis_aclk,
    m0_axis_aresetn,
    vin0_01_p,
    vin0_01_n,
    m00_axis_tdata,
    m00_axis_tvalid,
    m00_axis_tready,
    dac1_clk_p,
    dac1_clk_n,
    clk_dac1,
    s1_axis_aclk,
    s1_axis_aresetn,
    vout12_p,
    vout12_n,
    s12_axis_tdata,
    s12_axis_tvalid,
    s12_axis_tready,
    adc00_int_cal_freeze,
    adc00_cal_frozen,
    dac0_cmn_control,
    dac00_status,
    dac01_status,
    dac02_status,
    dac03_status,
    dac0_pll_dmon,
    dac0_pll_lock,
    dac0_status,
    dac0_done,
    dac0_powerup_state,
    dac0_daddr_mon,
    dac0_di_mon,
    dac0_den_mon,
    dac0_dwe_mon,
    dac0_do_mon,
    dac0_drdy_mon,
    dac0_dreq_mon,
    dac0_dgnt_mon,
    dac1_cmn_control,
    dac10_status,
    dac11_status,
    dac12_status,
    dac13_status,
    dac1_pll_dmon,
    dac1_pll_lock,
    dac1_status,
    dac1_done,
    dac1_powerup_state,
    dac1_daddr_mon,
    dac1_di_mon,
    dac1_den_mon,
    dac1_dwe_mon,
    dac1_do_mon,
    dac1_drdy_mon,
    dac1_dreq_mon,
    dac1_dgnt_mon,
    adc0_cmn_control,
    adc00_status,
    adc01_status,
    adc02_status,
    adc03_status,
    adc0_pll_dmon,
    adc0_pll_lock,
    adc0_status,
    adc0_done,
    adc0_powerup_state,
    adc0_daddr_mon,
    adc0_di_mon,
    adc0_den_mon,
    adc0_dwe_mon,
    adc0_do_mon,
    adc0_drdy_mon,
    adc0_dreq_mon,
    adc0_dgnt_mon,
    adc1_cmn_control,
    adc10_status,
    adc11_status,
    adc12_status,
    adc13_status,
    adc1_pll_dmon,
    adc1_pll_lock,
    adc1_status,
    adc1_done,
    adc1_powerup_state,
    adc1_daddr_mon,
    adc1_di_mon,
    adc1_den_mon,
    adc1_dwe_mon,
    adc1_do_mon,
    adc1_drdy_mon,
    adc1_dreq_mon,
    adc1_dgnt_mon,
    adc2_cmn_control,
    adc20_status,
    adc21_status,
    adc22_status,
    adc23_status,
    adc2_pll_dmon,
    adc2_pll_lock,
    adc2_status,
    adc2_done,
    adc2_powerup_state,
    adc2_daddr_mon,
    adc2_di_mon,
    adc2_den_mon,
    adc2_dwe_mon,
    adc2_do_mon,
    adc2_drdy_mon,
    adc2_dreq_mon,
    adc2_dgnt_mon,
    adc3_cmn_control,
    adc30_status,
    adc31_status,
    adc32_status,
    adc33_status,
    adc3_pll_dmon,
    adc3_pll_lock,
    adc3_status,
    adc3_done,
    adc3_powerup_state,
    adc3_daddr_mon,
    adc3_di_mon,
    adc3_den_mon,
    adc3_dwe_mon,
    adc3_do_mon,
    adc3_drdy_mon,
    adc3_dreq_mon,
    adc3_dgnt_mon,
    irq);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [17:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [17:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sysref_in_p;
  input sysref_in_n;
  input adc0_clk_p;
  input adc0_clk_n;
  output clk_adc0;
  input m0_axis_aclk;
  input m0_axis_aresetn;
  input vin0_01_p;
  input vin0_01_n;
  output [127:0]m00_axis_tdata;
  output m00_axis_tvalid;
  input m00_axis_tready;
  input dac1_clk_p;
  input dac1_clk_n;
  output clk_dac1;
  input s1_axis_aclk;
  input s1_axis_aresetn;
  output vout12_p;
  output vout12_n;
  input [255:0]s12_axis_tdata;
  input s12_axis_tvalid;
  output s12_axis_tready;
  input adc00_int_cal_freeze;
  output adc00_cal_frozen;
  input [14:0]dac0_cmn_control;
  output [15:0]dac00_status;
  output [15:0]dac01_status;
  output [15:0]dac02_status;
  output [15:0]dac03_status;
  output dac0_pll_dmon;
  output dac0_pll_lock;
  output [3:0]dac0_status;
  output dac0_done;
  output dac0_powerup_state;
  output [11:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output dac0_den_mon;
  output dac0_dwe_mon;
  output [15:0]dac0_do_mon;
  output dac0_drdy_mon;
  output dac0_dreq_mon;
  output dac0_dgnt_mon;
  input [14:0]dac1_cmn_control;
  output [15:0]dac10_status;
  output [15:0]dac11_status;
  output [15:0]dac12_status;
  output [15:0]dac13_status;
  output dac1_pll_dmon;
  output dac1_pll_lock;
  output [3:0]dac1_status;
  output dac1_done;
  output dac1_powerup_state;
  output [11:0]dac1_daddr_mon;
  output [15:0]dac1_di_mon;
  output dac1_den_mon;
  output dac1_dwe_mon;
  output [15:0]dac1_do_mon;
  output dac1_drdy_mon;
  output dac1_dreq_mon;
  output dac1_dgnt_mon;
  input [14:0]adc0_cmn_control;
  output [15:0]adc00_status;
  output [15:0]adc01_status;
  output [15:0]adc02_status;
  output [15:0]adc03_status;
  output adc0_pll_dmon;
  output adc0_pll_lock;
  output [3:0]adc0_status;
  output adc0_done;
  output adc0_powerup_state;
  output [11:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output adc0_den_mon;
  output adc0_dwe_mon;
  output [15:0]adc0_do_mon;
  output adc0_drdy_mon;
  output adc0_dreq_mon;
  output adc0_dgnt_mon;
  input [14:0]adc1_cmn_control;
  output [15:0]adc10_status;
  output [15:0]adc11_status;
  output [15:0]adc12_status;
  output [15:0]adc13_status;
  output adc1_pll_dmon;
  output adc1_pll_lock;
  output [3:0]adc1_status;
  output adc1_done;
  output adc1_powerup_state;
  output [11:0]adc1_daddr_mon;
  output [15:0]adc1_di_mon;
  output adc1_den_mon;
  output adc1_dwe_mon;
  output [15:0]adc1_do_mon;
  output adc1_drdy_mon;
  output adc1_dreq_mon;
  output adc1_dgnt_mon;
  input [14:0]adc2_cmn_control;
  output [15:0]adc20_status;
  output [15:0]adc21_status;
  output [15:0]adc22_status;
  output [15:0]adc23_status;
  output adc2_pll_dmon;
  output adc2_pll_lock;
  output [3:0]adc2_status;
  output adc2_done;
  output adc2_powerup_state;
  output [11:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output adc2_den_mon;
  output adc2_dwe_mon;
  output [15:0]adc2_do_mon;
  output adc2_drdy_mon;
  output adc2_dreq_mon;
  output adc2_dgnt_mon;
  input [14:0]adc3_cmn_control;
  output [15:0]adc30_status;
  output [15:0]adc31_status;
  output [15:0]adc32_status;
  output [15:0]adc33_status;
  output adc3_pll_dmon;
  output adc3_pll_lock;
  output [3:0]adc3_status;
  output adc3_done;
  output adc3_powerup_state;
  output [11:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output adc3_den_mon;
  output adc3_dwe_mon;
  output [15:0]adc3_do_mon;
  output adc3_drdy_mon;
  output adc3_dreq_mon;
  output adc3_dgnt_mon;
  output irq;

  wire \<const0> ;
  wire [11:2]Bus2IP_Addr;
  wire [31:0]IP2Bus_Data;
  wire IP2Bus_Data0;
  wire RFDC_MODE1_rf_wrapper_i_n_107;
  wire RFDC_MODE1_rf_wrapper_i_n_914;
  wire RFDC_MODE1_rf_wrapper_i_n_915;
  wire RFDC_MODE1_rf_wrapper_i_n_917;
  wire RFDC_MODE1_rf_wrapper_i_n_918;
  wire RFDC_MODE1_rf_wrapper_i_n_919;
  wire RFDC_MODE1_rf_wrapper_i_n_920;
  wire RFDC_MODE1_rf_wrapper_i_n_921;
  wire RFDC_MODE1_rf_wrapper_i_n_922;
  wire RFDC_MODE1_rf_wrapper_i_n_923;
  wire RFDC_MODE1_rf_wrapper_i_n_924;
  wire RFDC_MODE1_rf_wrapper_i_n_925;
  wire RFDC_MODE1_rf_wrapper_i_n_926;
  wire RFDC_MODE1_rf_wrapper_i_n_927;
  wire RFDC_MODE1_rf_wrapper_i_n_928;
  wire RFDC_MODE1_rf_wrapper_i_n_929;
  wire RFDC_MODE1_rf_wrapper_i_n_930;
  wire RFDC_MODE1_rf_wrapper_i_n_931;
  wire RFDC_MODE1_rf_wrapper_i_n_948;
  wire RFDC_MODE1_rf_wrapper_i_n_968;
  wire adc00_irq_en;
  wire adc00_overvol_irq;
  wire [3:0]adc00_stat_sync;
  wire [15:0]adc00_status;
  wire adc01_irq_en;
  wire adc01_overvol_irq;
  wire [3:0]adc01_stat_sync;
  wire [15:0]adc01_status;
  wire adc02_irq_en;
  wire adc02_overvol_irq;
  wire [0:0]adc02_stat_sync;
  wire [15:0]adc02_status;
  wire adc03_irq_en;
  wire adc03_overvol_irq;
  wire [3:0]adc03_stat_sync;
  wire [15:0]adc03_status;
  wire adc0_clk_n;
  wire adc0_clk_p;
  wire [14:0]adc0_cmn_control;
  wire [15:0]adc0_cmn_en;
  wire adc0_cmn_irq_en;
  wire [15:0]adc0_common_stat;
  wire [10:0]\^adc0_daddr_mon ;
  wire adc0_den_mon;
  wire adc0_dgnt_mon;
  wire [15:0]adc0_di_mon;
  wire [15:0]adc0_do_mon;
  wire adc0_done;
  wire adc0_drdy_mon;
  wire adc0_dreq_mon;
  wire adc0_drp_en;
  wire adc0_drp_rdy;
  wire adc0_dwe_mon;
  wire [0:0]adc0_fifo_disable;
  wire adc0_pll_dmon;
  wire adc0_pll_lock;
  wire adc0_powerup_state;
  wire adc0_reset;
  wire [7:0]adc0_reset_cnt;
  wire adc0_reset_reg_n_0;
  wire adc0_restart;
  wire adc0_restart_reg_n_0;
  wire [0:0]adc0_sim_level;
  wire [1:1]adc0_sim_level__0;
  wire [15:2]adc0_slice0_irq_en;
  wire [15:2]adc0_slice1_irq_en;
  wire [15:2]adc0_slice2_irq_en;
  wire [15:2]adc0_slice3_irq_en;
  wire adc0_sm_reset_i;
  wire [3:0]adc0_status;
  wire adc10_irq_en;
  wire adc10_overvol_irq;
  wire [3:0]adc10_stat_sync;
  wire [15:0]adc10_status;
  wire adc11_irq_en;
  wire adc11_overvol_irq;
  wire [3:0]adc11_stat_sync;
  wire [15:0]adc11_status;
  wire adc12_irq_en;
  wire adc12_overvol_irq;
  wire [0:0]adc12_stat_sync;
  wire [15:0]adc12_status;
  wire adc13_irq_en;
  wire adc13_overvol_irq;
  wire [3:0]adc13_stat_sync;
  wire [15:0]adc13_status;
  wire [14:0]adc1_cmn_control;
  wire [15:0]adc1_cmn_en;
  wire adc1_cmn_irq_en;
  wire [15:0]adc1_common_stat;
  wire [10:0]\^adc1_daddr_mon ;
  wire adc1_den_mon;
  wire adc1_dgnt_mon;
  wire [15:0]adc1_di_mon;
  wire [15:0]adc1_do_mon;
  wire adc1_done;
  wire adc1_drdy_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_en;
  wire adc1_drp_rdy;
  wire adc1_dwe_mon;
  wire [3:0]adc1_end_stage;
  wire [0:0]adc1_fifo_disable;
  wire adc1_pll_dmon;
  wire adc1_powerup_state;
  wire adc1_reset;
  wire adc1_reset_reg_n_0;
  wire adc1_restart;
  wire adc1_restart_reg_n_0;
  wire [0:0]adc1_sim_level;
  wire [1:1]adc1_sim_level__0;
  wire [15:2]adc1_slice0_irq_en;
  wire [15:2]adc1_slice1_irq_en;
  wire [15:2]adc1_slice2_irq_en;
  wire [15:2]adc1_slice3_irq_en;
  wire [3:0]adc1_start_stage;
  wire [3:1]\^adc1_status ;
  wire adc20_irq_en;
  wire adc20_overvol_irq;
  wire [3:0]adc20_stat_sync;
  wire [15:0]adc20_status;
  wire adc21_irq_en;
  wire adc21_overvol_irq;
  wire [3:0]adc21_stat_sync;
  wire [15:0]adc21_status;
  wire adc22_irq_en;
  wire adc22_overvol_irq;
  wire [3:0]adc22_stat_sync;
  wire [15:0]adc22_status;
  wire adc23_irq_en;
  wire adc23_overvol_irq;
  wire [3:0]adc23_stat_sync;
  wire [15:0]adc23_status;
  wire [14:0]adc2_cmn_control;
  wire [15:0]adc2_cmn_en;
  wire adc2_cmn_irq_en;
  wire [15:0]adc2_common_stat;
  wire [10:0]\^adc2_daddr_mon ;
  wire adc2_den_mon;
  wire adc2_dgnt_mon;
  wire [15:0]adc2_di_mon;
  wire [15:0]adc2_do_mon;
  wire adc2_done;
  wire adc2_drdy_mon;
  wire adc2_dreq_mon;
  wire adc2_drp_en;
  wire adc2_drp_rdy;
  wire adc2_dwe_mon;
  wire [3:0]adc2_end_stage;
  wire [0:0]adc2_fifo_disable;
  wire adc2_pll_dmon;
  wire adc2_powerup_state;
  wire adc2_reset;
  wire adc2_reset_reg_n_0;
  wire adc2_restart;
  wire adc2_restart_reg_n_0;
  wire [0:0]adc2_sim_level;
  wire [1:1]adc2_sim_level__0;
  wire [15:2]adc2_slice0_irq_en;
  wire [15:2]adc2_slice1_irq_en;
  wire [15:2]adc2_slice2_irq_en;
  wire [15:2]adc2_slice3_irq_en;
  wire [3:0]adc2_start_stage;
  wire [3:1]\^adc2_status ;
  wire adc30_irq_en;
  wire adc30_overvol_irq;
  wire [3:0]adc30_stat_sync;
  wire [15:0]adc30_status;
  wire adc31_irq_en;
  wire adc31_overvol_irq;
  wire [3:0]adc31_stat_sync;
  wire [15:0]adc31_status;
  wire adc32_irq_en;
  wire adc32_overvol_irq;
  wire [0:0]adc32_stat_sync;
  wire [15:0]adc32_status;
  wire adc33_irq_en;
  wire adc33_overvol_irq;
  wire [3:0]adc33_stat_sync;
  wire [15:0]adc33_status;
  wire [14:0]adc3_cmn_control;
  wire [15:0]adc3_cmn_en;
  wire adc3_cmn_irq_en;
  wire [15:0]adc3_common_stat;
  wire [10:0]\^adc3_daddr_mon ;
  wire adc3_den_mon;
  wire adc3_dgnt_mon;
  wire [15:0]adc3_di_mon;
  wire [15:0]adc3_do_mon;
  wire adc3_done;
  wire adc3_drdy_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_en;
  wire adc3_drp_rdy;
  wire adc3_dwe_mon;
  wire adc3_end_stage;
  wire \adc3_end_stage_reg_n_0_[0] ;
  wire \adc3_end_stage_reg_n_0_[1] ;
  wire \adc3_end_stage_reg_n_0_[2] ;
  wire \adc3_end_stage_reg_n_0_[3] ;
  wire [0:0]adc3_fifo_disable;
  wire adc3_pll_dmon;
  wire adc3_powerup_state;
  wire adc3_reset;
  wire adc3_reset_reg_n_0;
  wire adc3_restart;
  wire adc3_restart_reg_n_0;
  wire [0:0]adc3_sim_level;
  wire [1:1]adc3_sim_level__0;
  wire [15:2]adc3_slice0_irq_en;
  wire [15:2]adc3_slice1_irq_en;
  wire [15:2]adc3_slice2_irq_en;
  wire [15:2]adc3_slice3_irq_en;
  wire [3:0]adc3_start_stage;
  wire [3:1]\^adc3_status ;
  wire axi_RdAck;
  wire axi_RdAck0;
  wire axi_RdAck_r;
  wire axi_read_req_tog;
  wire axi_timeout;
  wire axi_timeout_r;
  wire axi_timeout_r2;
  wire axi_timeout_r20;
  wire [64:64]bank0_read;
  wire [65:2]bank0_write;
  wire bank10_read;
  wire bank10_write;
  wire [136:130]bank11_read;
  wire [139:2]bank11_write;
  wire bank12_read;
  wire bank12_write;
  wire [136:130]bank13_read;
  wire [139:2]bank13_write;
  wire bank14_read;
  wire bank14_write;
  wire [136:130]bank15_read;
  wire [139:2]bank15_write;
  wire bank16_read;
  wire bank16_write;
  wire [128:128]bank1_read;
  wire [195:2]bank1_write;
  wire bank2_read;
  wire bank2_write;
  wire [14:2]bank3_read;
  wire [195:2]bank3_write;
  wire bank4_read;
  wire bank4_write;
  wire [136:14]bank9_read;
  wire [139:2]bank9_write;
  wire clk_adc0;
  wire clk_adc0_i;
  wire clk_dac1;
  wire clk_dac1_i;
  wire dac00_irq_en;
  wire [1:0]dac00_stat_sync;
  wire [15:0]dac00_status;
  wire dac01_irq_en;
  wire [15:0]dac01_status;
  wire dac02_irq_en;
  wire [1:0]dac02_stat_sync;
  wire [15:0]dac02_status;
  wire dac03_irq_en;
  wire [1:0]dac03_stat_sync;
  wire [15:0]dac03_status;
  wire [14:0]dac0_cmn_control;
  wire [15:0]dac0_cmn_en;
  wire dac0_cmn_irq_en;
  wire [15:0]dac0_common_stat;
  wire [10:0]\^dac0_daddr_mon ;
  wire dac0_den_mon;
  wire dac0_dgnt_mon;
  wire [15:0]dac0_di_mon;
  wire [15:0]dac0_do_mon;
  wire dac0_done;
  wire dac0_drdy_mon;
  wire dac0_dreq_mon;
  wire dac0_drp_en;
  wire dac0_drp_rdy;
  wire dac0_drp_we;
  wire dac0_dwe_mon;
  wire dac0_end_stage;
  wire \dac0_end_stage_reg_n_0_[0] ;
  wire \dac0_end_stage_reg_n_0_[1] ;
  wire \dac0_end_stage_reg_n_0_[2] ;
  wire \dac0_end_stage_reg_n_0_[3] ;
  wire [0:0]dac0_fifo_disable;
  wire dac0_pll_dmon;
  wire dac0_powerup_state;
  wire dac0_reset;
  wire dac0_reset_reg_n_0;
  wire dac0_restart;
  wire dac0_restart_reg_n_0;
  wire \dac0_sim_level_reg_n_0_[0] ;
  wire \dac0_sim_level_reg_n_0_[1] ;
  wire [15:14]dac0_slice0_irq_en;
  wire [3:0]dac0_start_stage;
  wire [2:0]\^dac0_status ;
  wire dac10_irq_en;
  wire [1:0]dac10_stat_sync;
  wire [15:0]dac10_status;
  wire dac11_irq_en;
  wire [1:1]dac11_stat_sync;
  wire [15:0]dac11_status;
  wire dac12_irq_en;
  wire [1:0]dac12_stat_sync;
  wire [15:0]dac12_status;
  wire dac13_irq_en;
  wire [1:0]dac13_stat_sync;
  wire [15:0]dac13_status;
  wire dac1_clk_n;
  wire dac1_clk_p;
  wire [14:0]dac1_cmn_control;
  wire [15:0]dac1_cmn_en;
  wire dac1_cmn_irq_en;
  wire [15:0]dac1_common_stat;
  wire [10:0]\^dac1_daddr_mon ;
  wire dac1_den_mon;
  wire dac1_dgnt_mon;
  wire [15:0]dac1_di_mon;
  wire [15:0]dac1_do_mon;
  wire dac1_done;
  wire dac1_drdy_mon;
  wire dac1_dreq_mon;
  wire dac1_drp_en;
  wire dac1_drp_rdy;
  wire dac1_drp_we;
  wire dac1_dwe_mon;
  wire dac1_end_stage;
  wire \dac1_end_stage_reg_n_0_[0] ;
  wire \dac1_end_stage_reg_n_0_[1] ;
  wire \dac1_end_stage_reg_n_0_[2] ;
  wire \dac1_end_stage_reg_n_0_[3] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_pll_dmon;
  wire dac1_pll_lock;
  wire dac1_powerup_state;
  wire dac1_reset;
  wire [7:0]dac1_reset_cnt;
  wire dac1_reset_reg_n_0;
  wire dac1_restart;
  wire dac1_restart_reg_n_0;
  wire \dac1_sim_level_reg_n_0_[0] ;
  wire \dac1_sim_level_reg_n_0_[1] ;
  wire [1:0]dac1_slice0_fast_sd;
  wire [1:0]dac1_slice1_fast_sd;
  wire [1:0]dac1_slice2_fast_sd;
  wire [1:0]dac1_slice3_fast_sd;
  wire dac1_sm_reset_i;
  wire [3:0]dac1_start_stage;
  wire [3:0]dac1_status;
  wire [2:1]data19;
  wire [2:1]data20;
  wire [2:1]data21;
  wire [2:1]data22;
  wire drp_RdAck_r;
  wire [10:0]drp_addr;
  wire [15:0]drp_di;
  wire got_timeout_i_1_n_0;
  wire got_timeout_reg_n_0;
  wire i_RFDC_MODE1_irq_req_ack_n_0;
  wire i_RFDC_MODE1_irq_req_ack_n_1;
  wire i_RFDC_MODE1_irq_sync_n_0;
  wire i_RFDC_MODE1_irq_sync_n_100;
  wire i_RFDC_MODE1_irq_sync_n_101;
  wire i_RFDC_MODE1_irq_sync_n_104;
  wire i_RFDC_MODE1_irq_sync_n_106;
  wire i_RFDC_MODE1_irq_sync_n_2;
  wire i_RFDC_MODE1_irq_sync_n_21;
  wire i_RFDC_MODE1_irq_sync_n_26;
  wire i_RFDC_MODE1_irq_sync_n_27;
  wire i_RFDC_MODE1_irq_sync_n_28;
  wire i_RFDC_MODE1_irq_sync_n_29;
  wire i_RFDC_MODE1_irq_sync_n_3;
  wire i_RFDC_MODE1_irq_sync_n_35;
  wire i_RFDC_MODE1_irq_sync_n_36;
  wire i_RFDC_MODE1_irq_sync_n_37;
  wire i_RFDC_MODE1_irq_sync_n_4;
  wire i_RFDC_MODE1_irq_sync_n_46;
  wire i_RFDC_MODE1_irq_sync_n_47;
  wire i_RFDC_MODE1_irq_sync_n_48;
  wire i_RFDC_MODE1_irq_sync_n_49;
  wire i_RFDC_MODE1_irq_sync_n_5;
  wire i_RFDC_MODE1_irq_sync_n_51;
  wire i_RFDC_MODE1_irq_sync_n_52;
  wire i_RFDC_MODE1_irq_sync_n_53;
  wire i_RFDC_MODE1_irq_sync_n_6;
  wire i_RFDC_MODE1_irq_sync_n_66;
  wire i_RFDC_MODE1_irq_sync_n_67;
  wire i_RFDC_MODE1_irq_sync_n_68;
  wire i_RFDC_MODE1_irq_sync_n_69;
  wire i_RFDC_MODE1_irq_sync_n_7;
  wire i_RFDC_MODE1_irq_sync_n_75;
  wire i_RFDC_MODE1_irq_sync_n_76;
  wire i_RFDC_MODE1_irq_sync_n_77;
  wire i_RFDC_MODE1_irq_sync_n_8;
  wire i_RFDC_MODE1_irq_sync_n_86;
  wire i_RFDC_MODE1_irq_sync_n_87;
  wire i_RFDC_MODE1_irq_sync_n_88;
  wire i_RFDC_MODE1_irq_sync_n_89;
  wire i_RFDC_MODE1_irq_sync_n_9;
  wire i_RFDC_MODE1_irq_sync_n_92;
  wire i_RFDC_MODE1_irq_sync_n_93;
  wire i_RFDC_MODE1_irq_sync_n_94;
  wire i_RFDC_MODE1_irq_sync_n_99;
  wire i_RFDC_MODE1_overvol_irq_n_0;
  wire i_RFDC_MODE1_overvol_irq_n_13;
  wire i_RFDC_MODE1_overvol_irq_n_15;
  wire i_RFDC_MODE1_overvol_irq_n_2;
  wire i_RFDC_MODE1_overvol_irq_n_4;
  wire i_RFDC_MODE1_overvol_irq_n_6;
  wire i_RFDC_MODE1_overvol_irq_n_8;
  wire \i_adc00_overvol_ack/axi_read_req_r ;
  wire \i_adc03_overvol_ack/axi_read_req_r ;
  wire i_adc0_reset_count_n_0;
  wire i_adc0_reset_count_n_1;
  wire \i_adc23_overvol_ack/axi_read_req_r ;
  wire i_axi_lite_ipif_n_10;
  wire i_axi_lite_ipif_n_100;
  wire i_axi_lite_ipif_n_104;
  wire i_axi_lite_ipif_n_106;
  wire i_axi_lite_ipif_n_109;
  wire i_axi_lite_ipif_n_110;
  wire i_axi_lite_ipif_n_112;
  wire i_axi_lite_ipif_n_113;
  wire i_axi_lite_ipif_n_114;
  wire i_axi_lite_ipif_n_115;
  wire i_axi_lite_ipif_n_116;
  wire i_axi_lite_ipif_n_117;
  wire i_axi_lite_ipif_n_118;
  wire i_axi_lite_ipif_n_120;
  wire i_axi_lite_ipif_n_121;
  wire i_axi_lite_ipif_n_122;
  wire i_axi_lite_ipif_n_123;
  wire i_axi_lite_ipif_n_13;
  wire i_axi_lite_ipif_n_16;
  wire i_axi_lite_ipif_n_19;
  wire i_axi_lite_ipif_n_21;
  wire i_axi_lite_ipif_n_32;
  wire i_axi_lite_ipif_n_33;
  wire i_axi_lite_ipif_n_36;
  wire i_axi_lite_ipif_n_37;
  wire i_axi_lite_ipif_n_40;
  wire i_axi_lite_ipif_n_41;
  wire i_axi_lite_ipif_n_42;
  wire i_axi_lite_ipif_n_43;
  wire i_axi_lite_ipif_n_44;
  wire i_axi_lite_ipif_n_45;
  wire i_axi_lite_ipif_n_46;
  wire i_axi_lite_ipif_n_47;
  wire i_axi_lite_ipif_n_50;
  wire i_axi_lite_ipif_n_51;
  wire i_axi_lite_ipif_n_52;
  wire i_axi_lite_ipif_n_53;
  wire i_axi_lite_ipif_n_54;
  wire i_axi_lite_ipif_n_55;
  wire i_axi_lite_ipif_n_56;
  wire i_axi_lite_ipif_n_57;
  wire i_axi_lite_ipif_n_58;
  wire i_axi_lite_ipif_n_59;
  wire i_axi_lite_ipif_n_6;
  wire i_axi_lite_ipif_n_60;
  wire i_axi_lite_ipif_n_61;
  wire i_axi_lite_ipif_n_62;
  wire i_axi_lite_ipif_n_63;
  wire i_axi_lite_ipif_n_64;
  wire i_axi_lite_ipif_n_65;
  wire i_axi_lite_ipif_n_66;
  wire i_axi_lite_ipif_n_67;
  wire i_axi_lite_ipif_n_68;
  wire i_axi_lite_ipif_n_69;
  wire i_axi_lite_ipif_n_70;
  wire i_axi_lite_ipif_n_71;
  wire i_axi_lite_ipif_n_72;
  wire i_axi_lite_ipif_n_73;
  wire i_axi_lite_ipif_n_74;
  wire i_axi_lite_ipif_n_75;
  wire i_axi_lite_ipif_n_81;
  wire i_axi_lite_ipif_n_86;
  wire i_axi_lite_ipif_n_9;
  wire i_axi_lite_ipif_n_91;
  wire i_axi_lite_ipif_n_97;
  wire i_axi_lite_ipif_n_98;
  wire i_axi_lite_ipif_n_99;
  wire i_dac1_reset_count_n_0;
  wire i_dac1_reset_count_n_1;
  wire i_drp_control_top_n_0;
  wire i_drp_control_top_n_1;
  wire i_drp_control_top_n_12;
  wire i_drp_control_top_n_14;
  wire i_drp_control_top_n_16;
  wire i_drp_control_top_n_17;
  wire i_drp_control_top_n_18;
  wire i_drp_control_top_n_2;
  wire i_drp_control_top_n_20;
  wire i_drp_control_top_n_21;
  wire i_drp_control_top_n_22;
  wire i_drp_control_top_n_24;
  wire i_drp_control_top_n_25;
  wire i_drp_control_top_n_26;
  wire i_drp_control_top_n_28;
  wire i_drp_control_top_n_29;
  wire i_drp_control_top_n_3;
  wire i_drp_control_top_n_30;
  wire i_drp_control_top_n_31;
  wire i_drp_control_top_n_33;
  wire i_drp_control_top_n_35;
  wire i_drp_control_top_n_36;
  wire i_drp_control_top_n_37;
  wire i_drp_control_top_n_39;
  wire i_drp_control_top_n_4;
  wire i_drp_control_top_n_40;
  wire i_drp_control_top_n_41;
  wire i_drp_control_top_n_42;
  wire i_drp_control_top_n_44;
  wire i_drp_control_top_n_45;
  wire i_drp_control_top_n_46;
  wire i_drp_control_top_n_47;
  wire i_drp_control_top_n_48;
  wire i_drp_control_top_n_5;
  wire i_drp_control_top_n_6;
  wire i_drp_control_top_n_7;
  wire i_drp_control_top_n_8;
  wire i_drp_control_top_n_9;
  wire i_register_decode_n_0;
  wire i_register_decode_n_1;
  wire i_register_decode_n_10;
  wire i_register_decode_n_11;
  wire i_register_decode_n_12;
  wire i_register_decode_n_13;
  wire i_register_decode_n_14;
  wire i_register_decode_n_15;
  wire i_register_decode_n_16;
  wire i_register_decode_n_17;
  wire i_register_decode_n_18;
  wire i_register_decode_n_19;
  wire i_register_decode_n_2;
  wire i_register_decode_n_20;
  wire i_register_decode_n_21;
  wire i_register_decode_n_22;
  wire i_register_decode_n_23;
  wire i_register_decode_n_24;
  wire i_register_decode_n_25;
  wire i_register_decode_n_26;
  wire i_register_decode_n_27;
  wire i_register_decode_n_28;
  wire i_register_decode_n_29;
  wire i_register_decode_n_3;
  wire i_register_decode_n_30;
  wire i_register_decode_n_31;
  wire i_register_decode_n_32;
  wire i_register_decode_n_33;
  wire i_register_decode_n_34;
  wire i_register_decode_n_35;
  wire i_register_decode_n_36;
  wire i_register_decode_n_37;
  wire i_register_decode_n_38;
  wire i_register_decode_n_39;
  wire i_register_decode_n_4;
  wire i_register_decode_n_40;
  wire i_register_decode_n_41;
  wire i_register_decode_n_42;
  wire i_register_decode_n_43;
  wire i_register_decode_n_44;
  wire i_register_decode_n_45;
  wire i_register_decode_n_5;
  wire i_register_decode_n_6;
  wire i_register_decode_n_7;
  wire i_register_decode_n_8;
  wire i_register_decode_n_9;
  wire irq;
  wire [31:0]irq_enables;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire [127:0]m00_axis_tdata;
  wire m00_axis_tvalid;
  wire m0_axis_aclk;
  wire m0_axis_aclk_val_sync;
  wire m0_axis_aresetn;
  wire master_reset;
  wire master_reset_reg_n_0;
  wire [1:0]p_0_in0_in;
  wire [1:0]p_0_in1_in;
  wire [1:0]p_0_in2_in;
  wire [1:0]p_0_in3_in;
  wire [1:0]p_0_in4_in;
  wire [1:0]p_0_in5_in;
  wire [1:0]p_0_in6_in;
  wire [11:0]p_48_in;
  wire \por_state_machine_i/adc0_por_req ;
  wire \por_state_machine_i/const_req_adc0 ;
  wire [2:1]\por_state_machine_i/drp_arbiter_adc0/fsm_cs ;
  wire [32:32]\por_state_machine_i/mem_data_dac0 ;
  wire \por_state_machine_i/por_fsm_dac0/cleared_r ;
  wire [255:0]s12_axis_tdata;
  wire s12_axis_tready;
  wire s1_axis_aclk;
  wire s1_axis_aclk_val_sync;
  wire s1_axis_aresetn;
  wire s_axi_aclk;
  wire [17:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [17:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire sm_reset_pulse0;
  wire sm_reset_pulse0_0;
  wire sm_reset_r;
  wire sm_reset_r_1;
  wire [15:0]startup_delay;
  wire sysref_in_n;
  wire sysref_in_p;
  wire vin0_01_n;
  wire vin0_01_p;
  wire vout12_n;
  wire vout12_p;

  assign adc00_cal_frozen = \<const0> ;
  assign adc0_daddr_mon[11] = \<const0> ;
  assign adc0_daddr_mon[10:0] = \^adc0_daddr_mon [10:0];
  assign adc1_daddr_mon[11] = \<const0> ;
  assign adc1_daddr_mon[10:0] = \^adc1_daddr_mon [10:0];
  assign adc1_pll_lock = \<const0> ;
  assign adc1_status[3] = \^adc1_status [3];
  assign adc1_status[2] = \^adc1_status [3];
  assign adc1_status[1] = \^adc1_status [1];
  assign adc1_status[0] = \^adc1_status [3];
  assign adc2_daddr_mon[11] = \<const0> ;
  assign adc2_daddr_mon[10:0] = \^adc2_daddr_mon [10:0];
  assign adc2_pll_lock = \<const0> ;
  assign adc2_status[3] = \^adc2_status [3];
  assign adc2_status[2] = \^adc2_status [3];
  assign adc2_status[1] = \^adc2_status [1];
  assign adc2_status[0] = \^adc2_status [3];
  assign adc3_daddr_mon[11] = \<const0> ;
  assign adc3_daddr_mon[10:0] = \^adc3_daddr_mon [10:0];
  assign adc3_pll_lock = \<const0> ;
  assign adc3_status[3] = \^adc3_status [3];
  assign adc3_status[2] = \^adc3_status [3];
  assign adc3_status[1] = \^adc3_status [1];
  assign adc3_status[0] = \^adc3_status [3];
  assign dac0_daddr_mon[11] = \<const0> ;
  assign dac0_daddr_mon[10:0] = \^dac0_daddr_mon [10:0];
  assign dac0_pll_lock = \<const0> ;
  assign dac0_status[3] = \^dac0_status [2];
  assign dac0_status[2:0] = \^dac0_status [2:0];
  assign dac1_daddr_mon[11] = \<const0> ;
  assign dac1_daddr_mon[10:0] = \^dac1_daddr_mon [10:0];
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \^s_axi_rdata [31];
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \^s_axi_rdata [25];
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \^s_axi_rdata [20];
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16:0] = \^s_axi_rdata [16:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \IP2Bus_Data_reg[0] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_75),
        .Q(IP2Bus_Data[0]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[10] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_65),
        .Q(IP2Bus_Data[10]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[11] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_64),
        .Q(IP2Bus_Data[11]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[12] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_63),
        .Q(IP2Bus_Data[12]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[13] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_62),
        .Q(IP2Bus_Data[13]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[14] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_61),
        .Q(IP2Bus_Data[14]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[15] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_60),
        .Q(IP2Bus_Data[15]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[16] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_59),
        .Q(IP2Bus_Data[16]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[1] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_74),
        .Q(IP2Bus_Data[1]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[20] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_58),
        .Q(IP2Bus_Data[20]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[25] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_57),
        .Q(IP2Bus_Data[25]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[2] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_73),
        .Q(IP2Bus_Data[2]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[31] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_56),
        .Q(IP2Bus_Data[31]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[3] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_72),
        .Q(IP2Bus_Data[3]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[4] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_71),
        .Q(IP2Bus_Data[4]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[5] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_70),
        .Q(IP2Bus_Data[5]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[6] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_69),
        .Q(IP2Bus_Data[6]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[7] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_68),
        .Q(IP2Bus_Data[7]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[8] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_67),
        .Q(IP2Bus_Data[8]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[9] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_66),
        .Q(IP2Bus_Data[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_rf_wrapper RFDC_MODE1_rf_wrapper_i
       (.D(RFDC_MODE1_rf_wrapper_i_n_917),
        .E(adc0_restart_reg_n_0),
        .\FSM_onehot_por_sm_state_reg[12] (RFDC_MODE1_rf_wrapper_i_n_968),
        .\FSM_onehot_state_reg[2] ({i_drp_control_top_n_42,adc1_drp_en}),
        .\FSM_onehot_state_reg[2]_0 ({i_drp_control_top_n_37,adc2_drp_en}),
        .\FSM_onehot_state_reg[2]_1 ({i_drp_control_top_n_26,adc3_drp_en}),
        .\FSM_onehot_state_reg[2]_2 ({i_drp_control_top_n_12,dac1_drp_en}),
        .\FSM_sequential_fsm_cs[0]_i_2 ({i_drp_control_top_n_29,i_drp_control_top_n_30,i_drp_control_top_n_31,adc0_drp_en}),
        .\FSM_sequential_fsm_cs[2]_i_2__3 ({i_drp_control_top_n_16,i_drp_control_top_n_17,i_drp_control_top_n_18,dac0_drp_en}),
        .\FSM_sequential_fsm_cs_reg[0] (adc1_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_0 (adc2_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_1 (adc3_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_2 (RFDC_MODE1_rf_wrapper_i_n_914),
        .\FSM_sequential_fsm_cs_reg[0]_3 (dac0_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_4 (i_axi_lite_ipif_n_9),
        .\FSM_sequential_fsm_cs_reg[1] (adc0_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[1]_0 (i_axi_lite_ipif_n_6),
        .\FSM_sequential_fsm_cs_reg[1]_1 (i_axi_lite_ipif_n_10),
        .\FSM_sequential_fsm_cs_reg[1]_2 (i_axi_lite_ipif_n_13),
        .\FSM_sequential_fsm_cs_reg[1]_3 (i_axi_lite_ipif_n_16),
        .\FSM_sequential_fsm_cs_reg[2] (\por_state_machine_i/drp_arbiter_adc0/fsm_cs ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (RFDC_MODE1_rf_wrapper_i_n_918),
        .\FSM_sequential_fsm_cs_reg[2]_1 (RFDC_MODE1_rf_wrapper_i_n_920),
        .\FSM_sequential_fsm_cs_reg[2]_2 (RFDC_MODE1_rf_wrapper_i_n_921),
        .\FSM_sequential_fsm_cs_reg[2]_3 (RFDC_MODE1_rf_wrapper_i_n_922),
        .\FSM_sequential_fsm_cs_reg[2]_4 (RFDC_MODE1_rf_wrapper_i_n_923),
        .\FSM_sequential_fsm_cs_reg[2]_5 (dac0_dreq_mon),
        .\IP2Bus_Data[10]_i_5 (i_axi_lite_ipif_n_97),
        .\IP2Bus_Data[12]_i_4 (i_axi_lite_ipif_n_110),
        .\IP2Bus_Data[12]_i_4_0 (i_axi_lite_ipif_n_109),
        .\IP2Bus_Data[1]_i_14 (i_axi_lite_ipif_n_98),
        .\IP2Bus_Data[1]_i_14_0 (i_axi_lite_ipif_n_100),
        .Q(drp_addr),
        .STATUS_COMMON(adc0_common_stat),
        .access_type_reg(RFDC_MODE1_rf_wrapper_i_n_915),
        .access_type_reg_0(RFDC_MODE1_rf_wrapper_i_n_919),
        .adc00_status(adc00_status),
        .adc01_status(adc01_status),
        .adc02_status(adc02_status),
        .adc03_status(adc03_status),
        .adc0_clk_n(adc0_clk_n),
        .adc0_clk_n_0(adc0_drdy_mon),
        .adc0_clk_p(adc0_clk_p),
        .adc0_cmn_control(adc0_cmn_control),
        .adc0_daddr_mon(\^adc0_daddr_mon ),
        .adc0_den_mon(adc0_den_mon),
        .adc0_di_mon(adc0_di_mon),
        .adc0_do_mon(adc0_do_mon),
        .adc0_done_i_reg_0(m0_axis_aclk_val_sync),
        .adc0_done_reg(adc0_done),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_rdy(adc0_drp_rdy),
        .adc0_dwe_mon(adc0_dwe_mon),
        .\adc0_end_stage_reg[1] (RFDC_MODE1_rf_wrapper_i_n_927),
        .adc0_fifo_disable(adc0_fifo_disable),
        .adc0_pll_dmon(adc0_pll_dmon),
        .adc0_pll_lock(adc0_pll_lock),
        .adc0_por_req(\por_state_machine_i/adc0_por_req ),
        .adc0_powerup_state(adc0_powerup_state),
        .adc0_sm_reset_i(adc0_sm_reset_i),
        .adc0_status(adc0_status),
        .adc10_status(adc10_status),
        .adc11_status(adc11_status),
        .adc12_status(adc12_status),
        .adc13_status(adc13_status),
        .adc1_cmn_control(adc1_cmn_control),
        .adc1_daddr_mon(\^adc1_daddr_mon ),
        .adc1_den_mon(adc1_den_mon),
        .adc1_di_mon(adc1_di_mon),
        .adc1_do_mon(adc1_do_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_rdy(adc1_drp_rdy),
        .adc1_dwe_mon(adc1_dwe_mon),
        .adc1_pll_dmon(adc1_pll_dmon),
        .adc1_powerup_state(adc1_powerup_state),
        .adc1_restart_pending_reg(adc1_restart_reg_n_0),
        .adc20_status(adc20_status),
        .adc21_status(adc21_status),
        .adc22_status(adc22_status),
        .adc23_status(adc23_status),
        .adc2_cmn_control(adc2_cmn_control),
        .adc2_daddr_mon(\^adc2_daddr_mon ),
        .adc2_den_mon(adc2_den_mon),
        .adc2_di_mon(adc2_di_mon),
        .adc2_do_mon(adc2_do_mon),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc2_dwe_mon(adc2_dwe_mon),
        .adc2_pll_dmon(adc2_pll_dmon),
        .adc2_powerup_state(adc2_powerup_state),
        .adc2_restart_pending_reg(adc2_restart_reg_n_0),
        .adc30_status(adc30_status),
        .adc31_status(adc31_status),
        .adc32_status(adc32_status),
        .adc33_status(adc33_status),
        .adc3_cmn_control(adc3_cmn_control),
        .adc3_daddr_mon(\^adc3_daddr_mon ),
        .adc3_den_mon(adc3_den_mon),
        .adc3_di_mon(adc3_di_mon),
        .adc3_do_mon(adc3_do_mon),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_dwe_mon(adc3_dwe_mon),
        .adc3_pll_dmon(adc3_pll_dmon),
        .adc3_powerup_state(adc3_powerup_state),
        .adc3_restart_pending_reg(adc3_restart_reg_n_0),
        .adc3_status({\^adc3_status [3],\^adc3_status [1]}),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bank12_write(bank12_write),
        .bank14_write(bank14_write),
        .bank16_write(bank16_write),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .bank3_read(bank3_read[3:2]),
        .cleared_r(\por_state_machine_i/por_fsm_dac0/cleared_r ),
        .clk_adc0(clk_adc0_i),
        .clk_dac1(clk_dac1_i),
        .const_req_adc0(\por_state_machine_i/const_req_adc0 ),
        .dac00_status(dac00_status),
        .dac01_status(dac01_status),
        .dac02_status(dac02_status),
        .dac03_status(dac03_status),
        .dac0_cmn_control(dac0_cmn_control),
        .dac0_daddr_mon(\^dac0_daddr_mon ),
        .dac0_den_mon(dac0_den_mon),
        .dac0_di_mon(dac0_di_mon),
        .dac0_do_mon(dac0_do_mon),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_drp_we(dac0_drp_we),
        .dac0_dwe_mon(dac0_dwe_mon),
        .\dac0_end_stage_r_reg[0] (dac0_restart_reg_n_0),
        .\dac0_end_stage_r_reg[3] ({\dac0_end_stage_reg_n_0_[3] ,\dac0_end_stage_reg_n_0_[2] ,\dac0_end_stage_reg_n_0_[1] ,\dac0_end_stage_reg_n_0_[0] }),
        .dac0_pll_dmon(dac0_pll_dmon),
        .dac0_powerup_state(dac0_powerup_state),
        .\dac0_start_stage_r_reg[3] (dac0_start_stage),
        .dac0_status(\^dac0_status ),
        .dac10_status(dac10_status),
        .dac11_status(dac11_status),
        .dac12_status(dac12_status),
        .dac13_status(dac13_status),
        .dac1_clk_n(dac1_clk_n),
        .dac1_clk_n_0(dac1_common_stat),
        .dac1_clk_n_1(RFDC_MODE1_rf_wrapper_i_n_928),
        .dac1_clk_n_2(RFDC_MODE1_rf_wrapper_i_n_929),
        .dac1_clk_n_3(RFDC_MODE1_rf_wrapper_i_n_930),
        .dac1_clk_p(dac1_clk_p),
        .dac1_cmn_control(dac1_cmn_control),
        .dac1_daddr_mon(\^dac1_daddr_mon ),
        .dac1_den_mon(dac1_den_mon),
        .dac1_dgnt_mon(dac1_dgnt_mon),
        .dac1_di_mon(dac1_di_mon),
        .dac1_do_mon(dac1_do_mon),
        .dac1_done_i_reg_0(s1_axis_aclk_val_sync),
        .dac1_drdy_mon(dac1_drdy_mon),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_drp_we(dac1_drp_we),
        .dac1_dwe_mon(dac1_dwe_mon),
        .\dac1_end_stage_r_reg[0] (dac1_restart_reg_n_0),
        .\dac1_end_stage_r_reg[3] ({\dac1_end_stage_reg_n_0_[3] ,\dac1_end_stage_reg_n_0_[2] ,\dac1_end_stage_reg_n_0_[1] ,\dac1_end_stage_reg_n_0_[0] }),
        .\dac1_end_stage_reg[1] (RFDC_MODE1_rf_wrapper_i_n_926),
        .\dac1_end_stage_reg[2] (RFDC_MODE1_rf_wrapper_i_n_925),
        .\dac1_end_stage_reg[3] (RFDC_MODE1_rf_wrapper_i_n_924),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_pll_dmon(dac1_pll_dmon),
        .dac1_powerup_state(dac1_powerup_state),
        .dac1_sm_reset_i(dac1_sm_reset_i),
        .\dac1_start_stage_r_reg[3] (dac1_start_stage),
        .dac1_status(dac1_status),
        .dest_out(dac1_pll_lock),
        .done_reg(dac1_done),
        .done_reg_0(dac0_done),
        .done_reg_1(adc1_done),
        .done_reg_2(adc2_done),
        .done_reg_3(adc3_done),
        .drp_RdAck_r_reg(i_drp_control_top_n_0),
        .drp_RdAck_r_reg_0(i_drp_control_top_n_2),
        .drp_RdAck_r_reg_1(i_drp_control_top_n_3),
        .drp_RdAck_r_reg_2(i_drp_control_top_n_4),
        .drp_RdAck_r_reg_3(i_drp_control_top_n_5),
        .drp_RdAck_r_reg_4(i_drp_control_top_n_1),
        .\drp_addr_reg[6] (RFDC_MODE1_rf_wrapper_i_n_107),
        .dummy_read_req_reg(i_axi_lite_ipif_n_19),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .m00_axis_tdata(m00_axis_tdata),
        .m00_axis_tvalid(m00_axis_tvalid),
        .m0_axis_aclk(m0_axis_aclk),
        .\mem_data_dac0_reg[32] (\por_state_machine_i/mem_data_dac0 ),
        .p_48_in({p_48_in[11:8],p_48_in[3:0]}),
        .por_sm_reset_reg_0(master_reset_reg_n_0),
        .\por_timer_count_reg[7] ({adc1_sim_level__0,adc1_sim_level}),
        .\por_timer_count_reg[7]_0 ({adc2_sim_level__0,adc2_sim_level}),
        .\por_timer_count_reg[7]_1 ({adc3_sim_level__0,adc3_sim_level}),
        .\por_timer_start_val_reg[11] ({adc0_sim_level__0,adc0_sim_level}),
        .\por_timer_start_val_reg[20] (startup_delay),
        .\por_timer_start_val_reg[2] (\dac1_sim_level_reg_n_0_[0] ),
        .\por_timer_start_val_reg[7] (\dac0_sim_level_reg_n_0_[0] ),
        .s12_axis_tdata(s12_axis_tdata),
        .s12_axis_tready(s12_axis_tready),
        .s1_axis_aclk(s1_axis_aclk),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aclk_0(adc1_common_stat),
        .s_axi_aclk_1(adc2_common_stat),
        .s_axi_aclk_2(adc3_common_stat),
        .s_axi_aclk_3(dac0_common_stat),
        .s_axi_aclk_4(dac0_drdy_mon),
        .s_axi_aclk_5(adc1_drdy_mon),
        .s_axi_aclk_6(adc2_drdy_mon),
        .s_axi_aclk_7(adc3_drdy_mon),
        .s_axi_aclk_8(RFDC_MODE1_rf_wrapper_i_n_931),
        .sm_reset_pulse0(sm_reset_pulse0_0),
        .sm_reset_pulse0_0(sm_reset_pulse0),
        .sm_reset_r(sm_reset_r),
        .sm_reset_r_1(sm_reset_r_1),
        .status({\^adc1_status [3],\^adc1_status [1]}),
        .\status_reg[3] ({\^adc2_status [3],\^adc2_status [1]}),
        .sysref_in_n(sysref_in_n),
        .sysref_in_p(sysref_in_p),
        .\tc_enable_reg0_inferred__0/tc_enable[1]_i_2 (adc1_end_stage),
        .\tc_enable_reg0_inferred__1/tc_enable[2]_i_2 (adc2_end_stage),
        .\tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ({\adc3_end_stage_reg_n_0_[3] ,\adc3_end_stage_reg_n_0_[2] ,\adc3_end_stage_reg_n_0_[1] ,\adc3_end_stage_reg_n_0_[0] }),
        .\tc_enable_reg[1] (adc1_start_stage),
        .\tc_enable_reg[2] (adc2_start_stage),
        .\tc_enable_reg[3] (adc3_start_stage),
        .user_drp_drdy_reg(RFDC_MODE1_rf_wrapper_i_n_948),
        .vin0_01_n(vin0_01_n),
        .vin0_01_p(vin0_01_p),
        .vout12_n(vout12_n),
        .vout12_n_0(drp_di),
        .vout12_p(vout12_p));
  FDSE adc00_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc00_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE adc01_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc01_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE adc02_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc02_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE adc03_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc03_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc0_cmn_en[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc0_cmn_en[10]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc0_cmn_en[11]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc0_cmn_en[12]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc0_cmn_en[13]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc0_cmn_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc0_cmn_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc0_cmn_en[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc0_cmn_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc0_cmn_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc0_cmn_en[4]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc0_cmn_en[5]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc0_cmn_en[6]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc0_cmn_en[7]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc0_cmn_en[8]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc0_cmn_en[9]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc0_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc0_cmn_irq_en),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \adc0_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[0]),
        .Q(p_48_in[0]),
        .S(adc3_end_stage));
  FDSE \adc0_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[1]),
        .Q(p_48_in[1]),
        .S(adc3_end_stage));
  FDSE \adc0_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[2]),
        .Q(p_48_in[2]),
        .S(adc3_end_stage));
  FDSE \adc0_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[3]),
        .Q(p_48_in[3]),
        .S(adc3_end_stage));
  FDRE \adc0_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_115),
        .Q(adc0_fifo_disable),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc0_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[4]),
        .Q(irq_enables[4]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc0_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_reset),
        .Q(adc0_reset_reg_n_0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc0_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_restart),
        .Q(adc0_restart_reg_n_0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[64]),
        .D(s_axi_wdata[0]),
        .Q(adc0_sim_level),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[64]),
        .D(s_axi_wdata[1]),
        .Q(adc0_sim_level__0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice0_irq_en[14]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice0_irq_en[15]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice0_irq_en[2]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice0_irq_en[3]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice1_irq_en[14]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice1_irq_en[15]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice1_irq_en[2]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice1_irq_en[3]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice2_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice2_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice2_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice2_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice3_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice3_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice3_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice3_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc0_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[8]),
        .Q(p_48_in[8]),
        .R(adc3_end_stage));
  FDRE \adc0_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[9]),
        .Q(p_48_in[9]),
        .R(adc3_end_stage));
  FDRE \adc0_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[10]),
        .Q(p_48_in[10]),
        .R(adc3_end_stage));
  FDRE \adc0_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[11]),
        .Q(p_48_in[11]),
        .R(adc3_end_stage));
  FDSE adc10_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc10_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE adc11_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc11_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE adc12_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc12_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE adc13_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc13_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc1_cmn_en[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc1_cmn_en[10]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc1_cmn_en[11]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc1_cmn_en[12]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc1_cmn_en[13]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc1_cmn_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc1_cmn_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc1_cmn_en[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc1_cmn_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc1_cmn_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc1_cmn_en[4]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc1_cmn_en[5]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc1_cmn_en[6]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc1_cmn_en[7]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc1_cmn_en[8]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc1_cmn_en[9]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc1_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc1_cmn_irq_en),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \adc1_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[0]),
        .Q(adc1_end_stage[0]),
        .S(adc3_end_stage));
  FDSE \adc1_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[1]),
        .Q(adc1_end_stage[1]),
        .S(adc3_end_stage));
  FDSE \adc1_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[2]),
        .Q(adc1_end_stage[2]),
        .S(adc3_end_stage));
  FDSE \adc1_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[3]),
        .Q(adc1_end_stage[3]),
        .S(adc3_end_stage));
  FDRE \adc1_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_114),
        .Q(adc1_fifo_disable),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc1_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[5]),
        .Q(irq_enables[5]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc1_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_reset),
        .Q(adc1_reset_reg_n_0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc1_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_restart),
        .Q(adc1_restart_reg_n_0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[64]),
        .D(s_axi_wdata[0]),
        .Q(adc1_sim_level),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[64]),
        .D(s_axi_wdata[1]),
        .Q(adc1_sim_level__0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice0_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice0_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice0_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice0_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice1_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice1_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice1_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice1_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice2_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice2_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice2_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice2_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice3_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice3_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice3_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice3_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc1_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[8]),
        .Q(adc1_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc1_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[9]),
        .Q(adc1_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc1_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[10]),
        .Q(adc1_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc1_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[11]),
        .Q(adc1_start_stage[3]),
        .R(adc3_end_stage));
  FDSE adc20_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc20_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE adc21_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc21_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE adc22_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc22_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE adc23_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc23_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc2_cmn_en[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc2_cmn_en[10]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc2_cmn_en[11]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc2_cmn_en[12]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc2_cmn_en[13]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc2_cmn_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc2_cmn_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc2_cmn_en[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc2_cmn_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc2_cmn_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc2_cmn_en[4]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc2_cmn_en[5]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc2_cmn_en[6]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc2_cmn_en[7]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc2_cmn_en[8]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc2_cmn_en[9]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc2_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc2_cmn_irq_en),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \adc2_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[0]),
        .Q(adc2_end_stage[0]),
        .S(adc3_end_stage));
  FDSE \adc2_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[1]),
        .Q(adc2_end_stage[1]),
        .S(adc3_end_stage));
  FDSE \adc2_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[2]),
        .Q(adc2_end_stage[2]),
        .S(adc3_end_stage));
  FDSE \adc2_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[3]),
        .Q(adc2_end_stage[3]),
        .S(adc3_end_stage));
  FDRE \adc2_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_113),
        .Q(adc2_fifo_disable),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc2_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[6]),
        .Q(irq_enables[6]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc2_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_reset),
        .Q(adc2_reset_reg_n_0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc2_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_restart),
        .Q(adc2_restart_reg_n_0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[64]),
        .D(s_axi_wdata[0]),
        .Q(adc2_sim_level),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[64]),
        .D(s_axi_wdata[1]),
        .Q(adc2_sim_level__0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice0_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice0_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice0_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice0_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice1_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice1_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice1_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice1_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice2_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice2_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice2_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice2_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice3_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice3_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice3_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice3_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc2_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[8]),
        .Q(adc2_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc2_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[9]),
        .Q(adc2_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc2_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[10]),
        .Q(adc2_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc2_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[11]),
        .Q(adc2_start_stage[3]),
        .R(adc3_end_stage));
  FDSE adc30_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc30_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE adc31_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc31_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE adc32_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc32_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE adc33_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc33_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc3_cmn_en[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc3_cmn_en[10]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc3_cmn_en[11]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc3_cmn_en[12]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc3_cmn_en[13]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc3_cmn_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc3_cmn_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc3_cmn_en[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc3_cmn_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc3_cmn_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc3_cmn_en[4]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc3_cmn_en[5]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc3_cmn_en[6]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc3_cmn_en[7]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc3_cmn_en[8]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc3_cmn_en[9]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc3_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc3_cmn_irq_en),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \adc3_end_stage[3]_i_1 
       (.I0(master_reset_reg_n_0),
        .I1(s_axi_aresetn),
        .O(adc3_end_stage));
  FDSE \adc3_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[0]),
        .Q(\adc3_end_stage_reg_n_0_[0] ),
        .S(adc3_end_stage));
  FDSE \adc3_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[1]),
        .Q(\adc3_end_stage_reg_n_0_[1] ),
        .S(adc3_end_stage));
  FDSE \adc3_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[2]),
        .Q(\adc3_end_stage_reg_n_0_[2] ),
        .S(adc3_end_stage));
  FDSE \adc3_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[3]),
        .Q(\adc3_end_stage_reg_n_0_[3] ),
        .S(adc3_end_stage));
  FDRE \adc3_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_112),
        .Q(adc3_fifo_disable),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc3_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[7]),
        .Q(irq_enables[7]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc3_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_reset),
        .Q(adc3_reset_reg_n_0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE adc3_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_restart),
        .Q(adc3_restart_reg_n_0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[64]),
        .D(s_axi_wdata[0]),
        .Q(adc3_sim_level),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[64]),
        .D(s_axi_wdata[1]),
        .Q(adc3_sim_level__0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice0_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice0_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice0_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice0_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice1_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice1_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice1_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice1_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice2_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice2_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice2_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice2_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice3_irq_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice3_irq_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice3_irq_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice3_irq_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \adc3_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[8]),
        .Q(adc3_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc3_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[9]),
        .Q(adc3_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc3_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[10]),
        .Q(adc3_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc3_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[11]),
        .Q(adc3_start_stage[3]),
        .R(adc3_end_stage));
  FDRE axi_RdAck_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_106),
        .Q(axi_RdAck_r),
        .R(i_axi_lite_ipif_n_118));
  FDRE axi_RdAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_RdAck0),
        .Q(axi_RdAck),
        .R(i_axi_lite_ipif_n_118));
  FDRE axi_timeout_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[31]),
        .Q(irq_enables[31]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE axi_timeout_r2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_timeout_r20),
        .Q(axi_timeout_r2),
        .R(i_RFDC_MODE1_irq_req_ack_n_1));
  FDRE axi_timeout_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_timeout),
        .Q(axi_timeout_r),
        .R(i_RFDC_MODE1_irq_req_ack_n_1));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54 cdc_adc0_clk_valid_i
       (.dest_clk(s_axi_aclk),
        .dest_out(m0_axis_aclk_val_sync),
        .src_clk(1'b0),
        .src_in(m0_axis_aresetn));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single cdc_dac1_clk_valid_i
       (.dest_clk(s_axi_aclk),
        .dest_out(s1_axis_aclk_val_sync),
        .src_clk(1'b0),
        .src_in(s1_axis_aresetn));
  FDSE dac00_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[0]),
        .Q(dac00_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE dac01_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[1]),
        .Q(dac01_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE dac02_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[2]),
        .Q(dac02_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE dac03_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[3]),
        .Q(dac03_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[0]),
        .Q(dac0_cmn_en[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[10]),
        .Q(dac0_cmn_en[10]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[11]),
        .Q(dac0_cmn_en[11]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[12]),
        .Q(dac0_cmn_en[12]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[13]),
        .Q(dac0_cmn_en[13]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[14]),
        .Q(dac0_cmn_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[15]),
        .Q(dac0_cmn_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[1]),
        .Q(dac0_cmn_en[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[2]),
        .Q(dac0_cmn_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[3]),
        .Q(dac0_cmn_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[4]),
        .Q(dac0_cmn_en[4]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[5]),
        .Q(dac0_cmn_en[5]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[6]),
        .Q(dac0_cmn_en[6]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[7]),
        .Q(dac0_cmn_en[7]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[8]),
        .Q(dac0_cmn_en[8]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[9]),
        .Q(dac0_cmn_en[9]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE dac0_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[4]),
        .Q(dac0_cmn_irq_en),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[0]),
        .Q(\dac0_end_stage_reg_n_0_[0] ),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[1]),
        .Q(\dac0_end_stage_reg_n_0_[1] ),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[2]),
        .Q(\dac0_end_stage_reg_n_0_[2] ),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[3]),
        .Q(\dac0_end_stage_reg_n_0_[3] ),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_117),
        .Q(dac0_fifo_disable),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE dac0_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[0]),
        .Q(irq_enables[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE dac0_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_reset),
        .Q(dac0_reset_reg_n_0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE dac0_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_restart),
        .Q(dac0_restart_reg_n_0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[64]),
        .D(s_axi_wdata[0]),
        .Q(\dac0_sim_level_reg_n_0_[0] ),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[64]),
        .D(s_axi_wdata[1]),
        .Q(\dac0_sim_level_reg_n_0_[1] ),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_slice0_fast_sd_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[1]),
        .Q(data19[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_slice0_fast_sd_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[2]),
        .Q(data19[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac0_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[131]),
        .D(s_axi_wdata[14]),
        .Q(dac0_slice0_irq_en[14]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac0_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[131]),
        .D(s_axi_wdata[15]),
        .Q(dac0_slice0_irq_en[15]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_slice1_fast_sd_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[1]),
        .Q(data20[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_slice1_fast_sd_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[2]),
        .Q(data20[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac0_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[133]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in0_in[0]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac0_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[133]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in0_in[1]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_slice2_fast_sd_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[194]),
        .D(s_axi_wdata[1]),
        .Q(data21[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_slice2_fast_sd_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[194]),
        .D(s_axi_wdata[2]),
        .Q(data21[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac0_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[135]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in1_in[0]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac0_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[135]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in1_in[1]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_slice3_fast_sd_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[195]),
        .D(s_axi_wdata[1]),
        .Q(data22[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_slice3_fast_sd_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[195]),
        .D(s_axi_wdata[2]),
        .Q(data22[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac0_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[137]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in2_in[0]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac0_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[137]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in2_in[1]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac0_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[8]),
        .Q(dac0_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \dac0_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[9]),
        .Q(dac0_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \dac0_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[10]),
        .Q(dac0_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \dac0_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[11]),
        .Q(dac0_start_stage[3]),
        .R(adc3_end_stage));
  FDSE dac10_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[0]),
        .Q(dac10_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE dac11_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[1]),
        .Q(dac11_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE dac12_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[2]),
        .Q(dac12_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE dac13_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[3]),
        .Q(dac13_irq_en),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[0]),
        .Q(dac1_cmn_en[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[10]),
        .Q(dac1_cmn_en[10]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[11]),
        .Q(dac1_cmn_en[11]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[12]),
        .Q(dac1_cmn_en[12]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[13]),
        .Q(dac1_cmn_en[13]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[14]),
        .Q(dac1_cmn_en[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[15]),
        .Q(dac1_cmn_en[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[1]),
        .Q(dac1_cmn_en[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[2]),
        .Q(dac1_cmn_en[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[3]),
        .Q(dac1_cmn_en[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[4]),
        .Q(dac1_cmn_en[4]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[5]),
        .Q(dac1_cmn_en[5]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[6]),
        .Q(dac1_cmn_en[6]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[7]),
        .Q(dac1_cmn_en[7]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[8]),
        .Q(dac1_cmn_en[8]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[9]),
        .Q(dac1_cmn_en[9]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE dac1_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[4]),
        .Q(dac1_cmn_irq_en),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[0]),
        .Q(\dac1_end_stage_reg_n_0_[0] ),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[1]),
        .Q(\dac1_end_stage_reg_n_0_[1] ),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[2]),
        .Q(\dac1_end_stage_reg_n_0_[2] ),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[3]),
        .Q(\dac1_end_stage_reg_n_0_[3] ),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_116),
        .Q(dac1_fifo_disable),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE dac1_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[1]),
        .Q(irq_enables[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE dac1_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_reset),
        .Q(dac1_reset_reg_n_0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE dac1_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_restart),
        .Q(dac1_restart_reg_n_0),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[64]),
        .D(s_axi_wdata[0]),
        .Q(\dac1_sim_level_reg_n_0_[0] ),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[64]),
        .D(s_axi_wdata[1]),
        .Q(\dac1_sim_level_reg_n_0_[1] ),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_slice0_fast_sd_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[1]),
        .Q(dac1_slice0_fast_sd[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_slice0_fast_sd_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[2]),
        .Q(dac1_slice0_fast_sd[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac1_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[131]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in3_in[0]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac1_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[131]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in3_in[1]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_slice1_fast_sd_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[1]),
        .Q(dac1_slice1_fast_sd[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_slice1_fast_sd_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[2]),
        .Q(dac1_slice1_fast_sd[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac1_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[133]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in4_in[0]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac1_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[133]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in4_in[1]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_slice2_fast_sd_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[194]),
        .D(s_axi_wdata[1]),
        .Q(dac1_slice2_fast_sd[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_slice2_fast_sd_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[194]),
        .D(s_axi_wdata[2]),
        .Q(dac1_slice2_fast_sd[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac1_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[135]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in5_in[0]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac1_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[135]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in5_in[1]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_slice3_fast_sd_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[195]),
        .D(s_axi_wdata[1]),
        .Q(dac1_slice3_fast_sd[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_slice3_fast_sd_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[195]),
        .D(s_axi_wdata[2]),
        .Q(dac1_slice3_fast_sd[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac1_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[137]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in6_in[0]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \dac1_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[137]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in6_in[1]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \dac1_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[8]),
        .Q(dac1_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \dac1_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[9]),
        .Q(dac1_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \dac1_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[10]),
        .Q(dac1_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \dac1_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[11]),
        .Q(dac1_start_stage[3]),
        .R(adc3_end_stage));
  FDRE drp_RdAck_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RFDC_MODE1_rf_wrapper_i_n_948),
        .Q(drp_RdAck_r),
        .R(1'b0));
  FDRE \drp_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[2]),
        .Q(drp_addr[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_21),
        .Q(drp_addr[10]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[3]),
        .Q(drp_addr[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[4]),
        .Q(drp_addr[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[5]),
        .Q(drp_addr[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[6]),
        .Q(drp_addr[4]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[7]),
        .Q(drp_addr[5]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[8]),
        .Q(drp_addr[6]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[9]),
        .Q(drp_addr[7]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[10]),
        .Q(drp_addr[8]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[11]),
        .Q(drp_addr[9]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[0]),
        .Q(drp_di[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[10]),
        .Q(drp_di[10]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[11]),
        .Q(drp_di[11]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[12]),
        .Q(drp_di[12]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[13]),
        .Q(drp_di[13]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[14]),
        .Q(drp_di[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[15]),
        .Q(drp_di[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[1]),
        .Q(drp_di[1]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[2]),
        .Q(drp_di[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[3]),
        .Q(drp_di[3]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[4]),
        .Q(drp_di[4]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[5]),
        .Q(drp_di[5]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[6]),
        .Q(drp_di[6]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[7]),
        .Q(drp_di[7]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[8]),
        .Q(drp_di[8]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \drp_di_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[9]),
        .Q(drp_di[9]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    got_timeout_i_1
       (.I0(axi_timeout_r2),
        .I1(irq_enables[31]),
        .I2(got_timeout_reg_n_0),
        .O(got_timeout_i_1_n_0));
  FDRE got_timeout_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(got_timeout_i_1_n_0),
        .Q(got_timeout_reg_n_0),
        .R(i_RFDC_MODE1_irq_req_ack_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_bufg_gt_ctrl i_RFDC_MODE1_bufg_gt_ctrl
       (.clk_adc0(clk_adc0),
        .clk_adc0_0(clk_adc0_i),
        .clk_dac1(clk_dac1),
        .clk_dac1_0(clk_dac1_i),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack i_RFDC_MODE1_irq_req_ack
       (.SS(i_RFDC_MODE1_overvol_irq_n_0),
        .axi_RdAck_reg(i_adc0_reset_count_n_1),
        .axi_RdAck_reg_0(i_adc0_reset_count_n_0),
        .axi_RdAck_reg_1(i_dac1_reset_count_n_1),
        .axi_RdAck_reg_2(i_dac1_reset_count_n_0),
        .bank0_read(bank0_read),
        .read_ack_tog_reg_0(i_RFDC_MODE1_irq_req_ack_n_0),
        .read_ack_tog_reg_1(i_RFDC_MODE1_irq_req_ack_n_1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_sync i_RFDC_MODE1_irq_sync
       (.\IP2Bus_Data[0]_i_20 ({adc0_slice0_irq_en[15:14],adc0_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[0]_i_35 (dac0_slice0_irq_en),
        .\IP2Bus_Data[0]_i_42 ({adc2_slice0_irq_en[15:14],adc2_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[0]_i_47 ({adc1_slice0_irq_en[15:14],adc1_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[0]_i_51 ({adc3_slice0_irq_en[15:14],adc3_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[0]_i_59 (p_0_in3_in),
        .\IP2Bus_Data[15]_i_22 ({adc3_slice2_irq_en[15:14],adc3_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_28 ({adc1_slice2_irq_en[15:14],adc1_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_49 ({adc0_slice2_irq_en[15:14],adc0_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_20 (p_0_in4_in),
        .\IP2Bus_Data[1]_i_28 ({adc0_slice1_irq_en[15:14],adc0_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_30 ({adc1_slice1_irq_en[15:14],adc1_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_55 ({adc2_slice1_irq_en[15:14],adc2_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_60 ({adc3_slice1_irq_en[15:14],adc3_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[2]_i_23 (p_0_in5_in),
        .\IP2Bus_Data[2]_i_26 (p_0_in1_in),
        .\IP2Bus_Data[2]_i_43 ({adc2_slice2_irq_en[15:14],adc2_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_11 ({adc0_slice3_irq_en[15:14],adc0_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_14 ({adc3_slice3_irq_en[15:14],adc3_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_22 (p_0_in6_in),
        .\IP2Bus_Data[3]_i_44 ({adc2_slice3_irq_en[15:14],adc2_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_49 ({adc1_slice3_irq_en[15:14],adc1_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_56 (p_0_in2_in),
        .Q(p_0_in0_in),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync(adc00_stat_sync),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc00_status({adc00_status[15:14],adc00_status[3:2]}),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_stat_sync),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc01_status({adc01_status[15:14],adc01_status[3:2]}),
        .adc02_irq_en(adc02_irq_en),
        .adc02_irq_en_reg(i_RFDC_MODE1_irq_sync_n_29),
        .adc02_irq_sync(adc02_stat_sync),
        .adc02_overvol_irq(adc02_overvol_irq),
        .adc02_status({adc02_status[15:14],adc02_status[3:2]}),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_en_reg(i_RFDC_MODE1_irq_sync_n_4),
        .adc03_irq_en_reg_0(i_RFDC_MODE1_irq_sync_n_26),
        .adc03_irq_sync(adc03_stat_sync),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc03_status({adc03_status[15:14],adc03_status[3:2]}),
        .\adc0_slice2_irq_en_reg[14] (i_RFDC_MODE1_irq_sync_n_36),
        .\adc0_slice2_irq_en_reg[15] (i_RFDC_MODE1_irq_sync_n_37),
        .\adc0_slice2_irq_en_reg[3] (i_RFDC_MODE1_irq_sync_n_35),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_en_reg(i_RFDC_MODE1_irq_sync_n_2),
        .adc10_irq_en_reg_0(i_RFDC_MODE1_irq_sync_n_66),
        .adc10_irq_sync(adc10_stat_sync),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc10_status({adc10_status[15:14],adc10_status[3:2]}),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_en_reg(i_RFDC_MODE1_irq_sync_n_67),
        .adc11_irq_sync(adc11_stat_sync),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc11_status({adc11_status[15:14],adc11_status[3:2]}),
        .adc12_irq_en(adc12_irq_en),
        .adc12_irq_en_reg(i_RFDC_MODE1_irq_sync_n_69),
        .adc12_irq_sync(adc12_stat_sync),
        .adc12_overvol_irq(adc12_overvol_irq),
        .adc12_status({adc12_status[15:14],adc12_status[3:2]}),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_en_reg(i_RFDC_MODE1_irq_sync_n_68),
        .adc13_irq_sync(adc13_stat_sync),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc13_status({adc13_status[15:14],adc13_status[3:2]}),
        .\adc1_slice2_irq_en_reg[14] (i_RFDC_MODE1_irq_sync_n_77),
        .\adc1_slice2_irq_en_reg[15] (i_RFDC_MODE1_irq_sync_n_76),
        .\adc1_slice2_irq_en_reg[3] (i_RFDC_MODE1_irq_sync_n_75),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_en_reg(i_RFDC_MODE1_irq_sync_n_9),
        .adc20_irq_sync(adc20_stat_sync),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc20_status({adc20_status[15:14],adc20_status[3:2]}),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_en_reg(i_RFDC_MODE1_irq_sync_n_8),
        .adc21_irq_sync(adc21_stat_sync),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc21_status({adc21_status[15:14],adc21_status[3:2]}),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_en_reg(i_RFDC_MODE1_irq_sync_n_5),
        .adc22_irq_en_reg_0(i_RFDC_MODE1_irq_sync_n_6),
        .adc22_irq_sync({adc22_stat_sync[3:2],adc22_stat_sync[0]}),
        .adc22_overvol_irq(adc22_overvol_irq),
        .adc22_status({adc22_status[15:14],adc22_status[3:2]}),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_en_reg(i_RFDC_MODE1_irq_sync_n_7),
        .adc23_irq_sync(adc23_stat_sync),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc23_status({adc23_status[15:14],adc23_status[3:2]}),
        .\adc2_slice2_irq_en_reg[3] (i_RFDC_MODE1_irq_sync_n_21),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_en_reg(i_RFDC_MODE1_irq_sync_n_3),
        .adc30_irq_en_reg_0(i_RFDC_MODE1_irq_sync_n_46),
        .adc30_irq_sync(adc30_stat_sync),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc30_status({adc30_status[15:14],adc30_status[3:2]}),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_stat_sync),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc31_status({adc31_status[15:14],adc31_status[3:2]}),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_en_reg(i_RFDC_MODE1_irq_sync_n_48),
        .adc32_irq_sync(adc32_stat_sync),
        .adc32_overvol_irq(adc32_overvol_irq),
        .adc32_status({adc32_status[15:14],adc32_status[3:2]}),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_en_reg(i_RFDC_MODE1_irq_sync_n_49),
        .adc33_irq_sync(adc33_stat_sync),
        .adc33_overvol_irq(adc33_overvol_irq),
        .adc33_status({adc33_status[15:14],adc33_status[3:2]}),
        .\adc3_slice2_irq_en_reg[14] (i_RFDC_MODE1_irq_sync_n_53),
        .\adc3_slice2_irq_en_reg[15] (i_RFDC_MODE1_irq_sync_n_52),
        .\adc3_slice2_irq_en_reg[3] (i_RFDC_MODE1_irq_sync_n_51),
        .bank1_read(bank1_read),
        .dac00_irq_en(dac00_irq_en),
        .dac00_irq_en_reg(i_RFDC_MODE1_irq_sync_n_89),
        .dac00_irq_sync(dac00_stat_sync),
        .dac00_status(dac00_status[15:14]),
        .dac01_irq_en(dac01_irq_en),
        .dac01_irq_en_reg(i_RFDC_MODE1_irq_sync_n_0),
        .dac01_status(dac01_status[15:14]),
        .dac02_irq_en(dac02_irq_en),
        .dac02_irq_sync(dac02_stat_sync),
        .dac02_status(dac02_status[15:14]),
        .dac03_irq_en(dac03_irq_en),
        .dac03_irq_en_reg(i_RFDC_MODE1_irq_sync_n_87),
        .dac03_irq_sync(dac03_stat_sync),
        .dac03_status(dac03_status[15:14]),
        .\dac0_slice1_irq_en_reg[14] (i_RFDC_MODE1_irq_sync_n_93),
        .\dac0_slice1_irq_en_reg[15] (i_RFDC_MODE1_irq_sync_n_94),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_en_reg(i_RFDC_MODE1_irq_sync_n_99),
        .dac10_irq_sync(dac10_stat_sync),
        .dac10_status(dac10_status[15:14]),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_sync(dac11_stat_sync),
        .dac11_status(dac11_status[15:14]),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_en_reg(i_RFDC_MODE1_irq_sync_n_86),
        .dac12_irq_sync(dac12_stat_sync),
        .dac12_status(dac12_status[15:14]),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_stat_sync),
        .dac13_status(dac13_status[15:14]),
        .\dac1_slice1_irq_en_reg[14] (i_RFDC_MODE1_irq_sync_n_106),
        .irq(irq),
        .irq_0(got_timeout_reg_n_0),
        .irq_enables({irq_enables[31],irq_enables[7:4],irq_enables[1:0]}),
        .s_axi_aclk(s_axi_aclk),
        .\syncstages_ff_reg[4] (i_RFDC_MODE1_irq_sync_n_27),
        .\syncstages_ff_reg[4]_0 (i_RFDC_MODE1_irq_sync_n_28),
        .\syncstages_ff_reg[4]_1 (i_RFDC_MODE1_irq_sync_n_47),
        .\syncstages_ff_reg[4]_2 (i_RFDC_MODE1_irq_sync_n_88),
        .\syncstages_ff_reg[4]_3 (i_RFDC_MODE1_irq_sync_n_92),
        .\syncstages_ff_reg[4]_4 (i_RFDC_MODE1_irq_sync_n_100),
        .\syncstages_ff_reg[4]_5 (i_RFDC_MODE1_irq_sync_n_101),
        .\syncstages_ff_reg[4]_6 (i_RFDC_MODE1_irq_sync_n_104));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_overvol_irq i_RFDC_MODE1_overvol_irq
       (.\IP2Bus_Data[2]_i_31 (adc0_slice2_irq_en[2]),
        .\IP2Bus_Data[2]_i_59 (adc3_slice2_irq_en[2]),
        .\IP2Bus_Data[2]_i_63 (adc1_slice2_irq_en[2]),
        .Q(adc2_slice2_irq_en[2]),
        .SS(i_RFDC_MODE1_overvol_irq_n_0),
        .adc00_irq_sync(adc00_stat_sync[0]),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc01_irq_sync(adc01_stat_sync[0]),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc02_irq_sync(adc02_stat_sync),
        .adc02_overvol_irq(adc02_overvol_irq),
        .adc03_irq_sync(adc03_stat_sync[0]),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc03_overvol_out_reg_0(adc0_done),
        .\adc0_slice2_irq_en_reg[2] (i_RFDC_MODE1_overvol_irq_n_4),
        .adc10_irq_sync(adc10_stat_sync[0]),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc11_irq_sync(adc11_stat_sync[0]),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc12_irq_sync(adc12_stat_sync),
        .adc12_overvol_irq(adc12_overvol_irq),
        .adc13_irq_sync(adc13_stat_sync[0]),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc13_overvol_out_reg_0(adc1_done),
        .\adc1_slice2_irq_en_reg[2] (i_RFDC_MODE1_overvol_irq_n_8),
        .adc20_irq_sync(adc20_stat_sync[0]),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc21_irq_sync(adc21_stat_sync[0]),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc22_irq_sync(adc22_stat_sync[0]),
        .adc22_overvol_irq(adc22_overvol_irq),
        .adc23_irq_sync(adc23_stat_sync[0]),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc23_overvol_out_reg_0(adc2_done),
        .\adc2_slice2_irq_en_reg[2] (i_RFDC_MODE1_overvol_irq_n_2),
        .adc30_irq_sync(adc30_stat_sync[0]),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc31_irq_sync(adc31_stat_sync[0]),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc32_irq_sync(adc32_stat_sync),
        .adc32_overvol_irq(adc32_overvol_irq),
        .adc33_irq_sync(adc33_stat_sync[0]),
        .adc33_overvol_irq(adc33_overvol_irq),
        .adc33_overvol_out_reg_0(adc3_done),
        .\adc3_slice2_irq_en_reg[2] (i_RFDC_MODE1_overvol_irq_n_6),
        .axi_RdAck0(axi_RdAck0),
        .axi_RdAck_r(axi_RdAck_r),
        .axi_RdAck_reg(i_RFDC_MODE1_irq_req_ack_n_0),
        .axi_read_req_r(\i_adc00_overvol_ack/axi_read_req_r ),
        .axi_read_req_r_0(\i_adc03_overvol_ack/axi_read_req_r ),
        .axi_read_req_r_1(\i_adc23_overvol_ack/axi_read_req_r ),
        .axi_read_req_tog(axi_read_req_tog),
        .axi_read_req_tog_reg(i_RFDC_MODE1_overvol_irq_n_13),
        .axi_read_req_tog_reg_0(i_RFDC_MODE1_overvol_irq_n_15),
        .axi_read_req_tog_reg_1(i_axi_lite_ipif_n_81),
        .axi_read_req_tog_reg_2(i_register_decode_n_15),
        .axi_read_req_tog_reg_3(i_axi_lite_ipif_n_86),
        .axi_read_req_tog_reg_4(i_axi_lite_ipif_n_91),
        .axi_read_req_tog_reg_5(i_axi_lite_ipif_n_99),
        .axi_read_req_tog_reg_6(i_axi_lite_ipif_n_121),
        .axi_read_req_tog_reg_7(i_axi_lite_ipif_n_123),
        .axi_read_req_tog_reg_8(i_axi_lite_ipif_n_122),
        .bank11_read({bank11_read[136],bank11_read[134],bank11_read[132],bank11_read[130]}),
        .bank13_read({bank13_read[136],bank13_read[134],bank13_read[132],bank13_read[130]}),
        .bank15_read({bank15_read[136],bank15_read[134],bank15_read[132],bank15_read[130]}),
        .bank9_read({bank9_read[136],bank9_read[134],bank9_read[132],bank9_read[130]}),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_reset_count i_adc0_reset_count
       (.Q(adc0_reset_cnt),
        .SS(i_RFDC_MODE1_overvol_irq_n_0),
        .adc0_sm_reset_i(adc0_sm_reset_i),
        .bank9_read(bank9_read[14]),
        .read_ack_tog_r_reg_0(i_adc0_reset_count_n_1),
        .read_ack_tog_reg_0(i_adc0_reset_count_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .sm_reset_pulse0(sm_reset_pulse0_0),
        .sm_reset_r(sm_reset_r));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_axi_lite_ipif i_axi_lite_ipif
       (.D({i_axi_lite_ipif_n_32,i_axi_lite_ipif_n_33}),
        .E(dac1_end_stage),
        .\FSM_onehot_state_reg[0] ({i_axi_lite_ipif_n_36,i_axi_lite_ipif_n_37}),
        .\FSM_onehot_state_reg[0]_0 ({i_axi_lite_ipif_n_40,i_axi_lite_ipif_n_41}),
        .\FSM_onehot_state_reg[0]_1 ({i_axi_lite_ipif_n_42,i_axi_lite_ipif_n_43}),
        .\FSM_onehot_state_reg[0]_2 ({i_axi_lite_ipif_n_44,i_axi_lite_ipif_n_45}),
        .\FSM_onehot_state_reg[0]_3 ({i_axi_lite_ipif_n_46,i_axi_lite_ipif_n_47}),
        .\FSM_onehot_state_reg[0]_4 (i_axi_lite_ipif_n_50),
        .\FSM_onehot_state_reg[0]_5 (i_axi_lite_ipif_n_51),
        .\FSM_onehot_state_reg[0]_6 (i_axi_lite_ipif_n_52),
        .\FSM_onehot_state_reg[0]_7 (i_axi_lite_ipif_n_53),
        .\FSM_onehot_state_reg[0]_8 (i_axi_lite_ipif_n_54),
        .\FSM_onehot_state_reg[0]_9 (i_axi_lite_ipif_n_55),
        .\FSM_onehot_state_reg[1] (adc1_dgnt_mon),
        .\FSM_onehot_state_reg[1]_0 (adc2_dgnt_mon),
        .\FSM_onehot_state_reg[1]_1 (adc3_dgnt_mon),
        .\FSM_onehot_state_reg[1]_10 (adc0_dgnt_mon),
        .\FSM_onehot_state_reg[1]_2 ({drp_addr[6],drp_addr[4:3],drp_addr[1:0]}),
        .\FSM_onehot_state_reg[1]_3 ({dac1_drp_en,i_drp_control_top_n_14}),
        .\FSM_onehot_state_reg[1]_4 (i_drp_control_top_n_9),
        .\FSM_onehot_state_reg[1]_5 (i_drp_control_top_n_6),
        .\FSM_onehot_state_reg[1]_6 (i_drp_control_top_n_8),
        .\FSM_onehot_state_reg[1]_7 (i_drp_control_top_n_7),
        .\FSM_onehot_state_reg[1]_8 (dac0_dgnt_mon),
        .\FSM_onehot_state_reg[1]_9 (RFDC_MODE1_rf_wrapper_i_n_914),
        .\FSM_onehot_state_reg[3] (i_axi_lite_ipif_n_6),
        .\FSM_onehot_state_reg[3]_0 (i_axi_lite_ipif_n_9),
        .\FSM_onehot_state_reg[3]_1 (i_axi_lite_ipif_n_13),
        .\FSM_onehot_state_reg[3]_2 (i_axi_lite_ipif_n_16),
        .\FSM_onehot_state_reg[4] (i_axi_lite_ipif_n_10),
        .\FSM_onehot_state_reg[4]_0 (i_drp_control_top_n_21),
        .\FSM_onehot_state_reg[4]_1 (i_drp_control_top_n_22),
        .\FSM_onehot_state_reg[4]_2 (i_drp_control_top_n_45),
        .\FSM_onehot_state_reg[4]_3 (i_drp_control_top_n_46),
        .\FSM_onehot_state_reg[4]_4 (i_drp_control_top_n_47),
        .\FSM_onehot_state_reg[4]_5 (i_drp_control_top_n_48),
        .\FSM_sequential_fsm_cs_reg[1] (\por_state_machine_i/drp_arbiter_adc0/fsm_cs ),
        .\FSM_sequential_fsm_cs_reg[1]_0 ({i_drp_control_top_n_40,i_drp_control_top_n_41,adc1_drp_en,i_drp_control_top_n_44}),
        .\FSM_sequential_fsm_cs_reg[1]_1 ({i_drp_control_top_n_35,i_drp_control_top_n_36,adc2_drp_en,i_drp_control_top_n_39}),
        .\FSM_sequential_fsm_cs_reg[1]_2 ({i_drp_control_top_n_24,i_drp_control_top_n_25,adc3_drp_en,i_drp_control_top_n_28}),
        .\FSM_sequential_fsm_cs_reg[2] ({i_drp_control_top_n_16,i_drp_control_top_n_17,dac0_drp_en,i_drp_control_top_n_20}),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] (bank0_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ({bank9_read[136],bank9_read[134],bank9_read[132],bank9_read[130],bank9_read[14]}),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (i_axi_lite_ipif_n_99),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ({bank3_read[14],bank3_read[3:2]}),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 (i_axi_lite_ipif_n_104),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 (i_axi_lite_ipif_n_109),
        .\IP2Bus_Data[0]_i_15 (i_RFDC_MODE1_irq_sync_n_87),
        .\IP2Bus_Data[0]_i_17 (i_RFDC_MODE1_irq_sync_n_89),
        .\IP2Bus_Data[0]_i_17_0 (dac0_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_18 (dac1_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_22 ({\^adc2_status [3],\^adc2_status [1]}),
        .\IP2Bus_Data[0]_i_22_0 (i_RFDC_MODE1_irq_sync_n_9),
        .\IP2Bus_Data[0]_i_25 (i_RFDC_MODE1_irq_sync_n_66),
        .\IP2Bus_Data[0]_i_29 (adc3_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_30 (i_RFDC_MODE1_irq_sync_n_46),
        .\IP2Bus_Data[0]_i_36 (i_register_decode_n_25),
        .\IP2Bus_Data[0]_i_39 (i_RFDC_MODE1_irq_sync_n_99),
        .\IP2Bus_Data[0]_i_40 (\dac1_end_stage_reg_n_0_[0] ),
        .\IP2Bus_Data[0]_i_5 (adc2_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_5_0 (adc1_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_8 (i_RFDC_MODE1_irq_sync_n_27),
        .\IP2Bus_Data[11]_i_2 (dac0_start_stage),
        .\IP2Bus_Data[11]_i_2_0 (dac1_start_stage),
        .\IP2Bus_Data[11]_i_3 (adc2_start_stage),
        .\IP2Bus_Data[11]_i_3_0 (adc1_start_stage),
        .\IP2Bus_Data[11]_i_4 (adc3_start_stage),
        .\IP2Bus_Data[14]_i_13 (i_RFDC_MODE1_irq_sync_n_106),
        .\IP2Bus_Data[14]_i_16 (i_RFDC_MODE1_irq_sync_n_36),
        .\IP2Bus_Data[14]_i_31 (i_RFDC_MODE1_irq_sync_n_93),
        .\IP2Bus_Data[14]_i_35 (i_register_decode_n_43),
        .\IP2Bus_Data[14]_i_5 (i_RFDC_MODE1_irq_sync_n_53),
        .\IP2Bus_Data[14]_i_6 (i_RFDC_MODE1_irq_sync_n_77),
        .\IP2Bus_Data[15]_i_11 (p_0_in3_in),
        .\IP2Bus_Data[15]_i_11_0 (dac1_common_stat),
        .\IP2Bus_Data[15]_i_11_1 (dac1_cmn_en),
        .\IP2Bus_Data[15]_i_11_2 (p_0_in6_in),
        .\IP2Bus_Data[15]_i_12 (p_0_in0_in),
        .\IP2Bus_Data[15]_i_12_0 (dac0_cmn_en),
        .\IP2Bus_Data[15]_i_16 (adc0_cmn_en),
        .\IP2Bus_Data[15]_i_16_0 ({adc0_slice2_irq_en[15:14],adc0_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_16_1 ({adc0_slice1_irq_en[15:14],adc0_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_16_2 (i_RFDC_MODE1_irq_sync_n_37),
        .\IP2Bus_Data[15]_i_16_3 ({adc0_slice3_irq_en[15:14],adc0_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_2 (startup_delay),
        .\IP2Bus_Data[15]_i_21 (adc3_cmn_en),
        .\IP2Bus_Data[15]_i_21_0 (adc3_common_stat),
        .\IP2Bus_Data[15]_i_21_1 ({adc3_slice3_irq_en[15:14],adc3_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_24 ({adc3_slice0_irq_en[15:14],adc3_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_27 (adc1_common_stat),
        .\IP2Bus_Data[15]_i_27_0 (adc1_cmn_en),
        .\IP2Bus_Data[15]_i_27_1 ({adc1_slice3_irq_en[15:14],adc1_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_3 ({adc0_slice0_irq_en[15:14],adc0_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_31 ({adc2_slice1_irq_en[15:14],adc2_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_31_0 ({adc2_slice2_irq_en[15:14],adc2_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_32 (adc2_common_stat),
        .\IP2Bus_Data[15]_i_32_0 (adc2_cmn_en),
        .\IP2Bus_Data[15]_i_32_1 ({adc2_slice3_irq_en[15:14],adc2_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_40 (p_0_in4_in),
        .\IP2Bus_Data[15]_i_40_0 (p_0_in5_in),
        .\IP2Bus_Data[15]_i_41 (dac0_common_stat),
        .\IP2Bus_Data[15]_i_41_0 (p_0_in2_in),
        .\IP2Bus_Data[15]_i_43 (dac0_slice0_irq_en),
        .\IP2Bus_Data[15]_i_43_0 (i_RFDC_MODE1_irq_sync_n_94),
        .\IP2Bus_Data[15]_i_46 (p_0_in1_in),
        .\IP2Bus_Data[15]_i_5 ({adc3_slice2_irq_en[15:14],adc3_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_5_0 ({adc3_slice1_irq_en[15:14],adc3_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_5_1 (i_RFDC_MODE1_irq_sync_n_52),
        .\IP2Bus_Data[15]_i_6 ({adc1_slice0_irq_en[15:14],adc1_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_6_0 ({adc1_slice2_irq_en[15:14],adc1_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_6_1 ({adc1_slice1_irq_en[15:14],adc1_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_6_2 (i_RFDC_MODE1_irq_sync_n_76),
        .\IP2Bus_Data[15]_i_7 ({adc2_slice0_irq_en[15:14],adc2_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_13 (i_RFDC_MODE1_irq_sync_n_28),
        .\IP2Bus_Data[1]_i_13_0 ({adc0_sim_level__0,adc0_sim_level}),
        .\IP2Bus_Data[1]_i_15 ({adc1_sim_level__0,adc1_sim_level}),
        .\IP2Bus_Data[1]_i_15_0 (i_RFDC_MODE1_irq_sync_n_67),
        .\IP2Bus_Data[1]_i_2 (i_RFDC_MODE1_irq_sync_n_86),
        .\IP2Bus_Data[1]_i_23 (i_register_decode_n_5),
        .\IP2Bus_Data[1]_i_25 (i_register_decode_n_10),
        .\IP2Bus_Data[1]_i_25_0 (i_register_decode_n_12),
        .\IP2Bus_Data[1]_i_34 ({adc2_sim_level__0,adc2_sim_level}),
        .\IP2Bus_Data[1]_i_34_0 (i_RFDC_MODE1_irq_sync_n_8),
        .\IP2Bus_Data[1]_i_37 ({adc3_sim_level__0,adc3_sim_level}),
        .\IP2Bus_Data[1]_i_37_0 (i_RFDC_MODE1_irq_sync_n_47),
        .\IP2Bus_Data[1]_i_4 (RFDC_MODE1_rf_wrapper_i_n_927),
        .\IP2Bus_Data[1]_i_8 (RFDC_MODE1_rf_wrapper_i_n_926),
        .\IP2Bus_Data[1]_i_8_0 (i_RFDC_MODE1_irq_sync_n_101),
        .\IP2Bus_Data[1]_i_8_1 ({\dac1_sim_level_reg_n_0_[1] ,\dac1_sim_level_reg_n_0_[0] }),
        .\IP2Bus_Data[1]_i_9 (i_RFDC_MODE1_irq_sync_n_0),
        .\IP2Bus_Data[1]_i_9_0 ({\dac0_sim_level_reg_n_0_[1] ,\dac0_sim_level_reg_n_0_[0] }),
        .\IP2Bus_Data[2]_i_11 (i_register_decode_n_35),
        .\IP2Bus_Data[2]_i_17 (i_RFDC_MODE1_irq_sync_n_69),
        .\IP2Bus_Data[2]_i_18 (i_RFDC_MODE1_overvol_irq_n_2),
        .\IP2Bus_Data[2]_i_18_0 (i_RFDC_MODE1_irq_sync_n_6),
        .\IP2Bus_Data[2]_i_21 (dac1_slice1_fast_sd),
        .\IP2Bus_Data[2]_i_21_0 (dac1_slice2_fast_sd),
        .\IP2Bus_Data[2]_i_21_1 (dac1_slice3_fast_sd),
        .\IP2Bus_Data[2]_i_28 (i_register_decode_n_39),
        .\IP2Bus_Data[2]_i_28_0 (i_register_decode_n_8),
        .\IP2Bus_Data[2]_i_28_1 (data20),
        .\IP2Bus_Data[2]_i_28_2 (data21),
        .\IP2Bus_Data[2]_i_28_3 (data22),
        .\IP2Bus_Data[2]_i_36 (i_RFDC_MODE1_overvol_irq_n_6),
        .\IP2Bus_Data[2]_i_39 (i_RFDC_MODE1_overvol_irq_n_8),
        .\IP2Bus_Data[2]_i_4 (i_RFDC_MODE1_irq_sync_n_29),
        .\IP2Bus_Data[2]_i_5 (i_RFDC_MODE1_irq_sync_n_48),
        .\IP2Bus_Data[2]_i_54 (i_register_decode_n_9),
        .\IP2Bus_Data[2]_i_54_0 (i_register_decode_n_44),
        .\IP2Bus_Data[2]_i_7 (RFDC_MODE1_rf_wrapper_i_n_925),
        .\IP2Bus_Data[2]_i_7_0 (dac1_slice0_fast_sd),
        .\IP2Bus_Data[2]_i_7_1 (i_RFDC_MODE1_irq_sync_n_100),
        .\IP2Bus_Data[2]_i_8 (data19),
        .\IP2Bus_Data[2]_i_8_0 (i_RFDC_MODE1_irq_sync_n_92),
        .\IP2Bus_Data[2]_i_9 (i_RFDC_MODE1_overvol_irq_n_4),
        .\IP2Bus_Data[31]_i_7 (i_register_decode_n_37),
        .\IP2Bus_Data[3]_i_18 (i_RFDC_MODE1_irq_sync_n_7),
        .\IP2Bus_Data[3]_i_18_0 (i_RFDC_MODE1_irq_sync_n_21),
        .\IP2Bus_Data[3]_i_19 (adc1_end_stage),
        .\IP2Bus_Data[3]_i_19_0 (i_RFDC_MODE1_irq_sync_n_68),
        .\IP2Bus_Data[3]_i_24 (i_register_decode_n_2),
        .\IP2Bus_Data[3]_i_24_0 (i_RFDC_MODE1_irq_sync_n_88),
        .\IP2Bus_Data[3]_i_24_1 (RFDC_MODE1_rf_wrapper_i_n_968),
        .\IP2Bus_Data[3]_i_24_2 (\por_state_machine_i/mem_data_dac0 ),
        .\IP2Bus_Data[3]_i_39 (i_RFDC_MODE1_irq_sync_n_51),
        .\IP2Bus_Data[3]_i_4 (i_RFDC_MODE1_irq_sync_n_26),
        .\IP2Bus_Data[3]_i_43 (adc2_end_stage),
        .\IP2Bus_Data[3]_i_48 (i_RFDC_MODE1_irq_sync_n_75),
        .\IP2Bus_Data[3]_i_5 ({\adc3_end_stage_reg_n_0_[3] ,\adc3_end_stage_reg_n_0_[2] ,\adc3_end_stage_reg_n_0_[1] ,\adc3_end_stage_reg_n_0_[0] }),
        .\IP2Bus_Data[3]_i_5_0 (i_RFDC_MODE1_irq_sync_n_49),
        .\IP2Bus_Data[3]_i_7 (RFDC_MODE1_rf_wrapper_i_n_924),
        .\IP2Bus_Data[3]_i_7_0 (i_RFDC_MODE1_irq_sync_n_104),
        .\IP2Bus_Data[3]_i_8 ({\dac0_end_stage_reg_n_0_[3] ,\dac0_end_stage_reg_n_0_[2] ,\dac0_end_stage_reg_n_0_[1] ,\dac0_end_stage_reg_n_0_[0] }),
        .\IP2Bus_Data[3]_i_9 (i_RFDC_MODE1_irq_sync_n_35),
        .\IP2Bus_Data[4]_i_2 (i_RFDC_MODE1_irq_sync_n_4),
        .\IP2Bus_Data[4]_i_38 (i_register_decode_n_24),
        .\IP2Bus_Data[4]_i_38_0 (i_register_decode_n_42),
        .\IP2Bus_Data[4]_i_38_1 (i_register_decode_n_19),
        .\IP2Bus_Data[4]_i_38_2 (i_register_decode_n_21),
        .\IP2Bus_Data[4]_i_5 (i_register_decode_n_26),
        .\IP2Bus_Data[5]_i_9 (i_RFDC_MODE1_irq_sync_n_2),
        .\IP2Bus_Data[6]_i_2 (i_RFDC_MODE1_irq_sync_n_5),
        .\IP2Bus_Data[7]_i_2 (i_RFDC_MODE1_irq_sync_n_3),
        .\IP2Bus_Data[7]_i_23 (i_register_decode_n_41),
        .\IP2Bus_Data[7]_i_2_0 (dac1_reset_cnt),
        .\IP2Bus_Data[7]_i_5 (adc0_reset_cnt),
        .\IP2Bus_Data_reg[0] (adc0_reset_reg_n_0),
        .\IP2Bus_Data_reg[10] (RFDC_MODE1_rf_wrapper_i_n_930),
        .\IP2Bus_Data_reg[12] (RFDC_MODE1_rf_wrapper_i_n_931),
        .\IP2Bus_Data_reg[20] (i_register_decode_n_1),
        .\IP2Bus_Data_reg[20]_0 (i_register_decode_n_3),
        .\IP2Bus_Data_reg[20]_1 (i_register_decode_n_32),
        .\IP2Bus_Data_reg[20]_2 (i_register_decode_n_33),
        .\IP2Bus_Data_reg[25] (i_register_decode_n_34),
        .\IP2Bus_Data_reg[25]_0 (i_register_decode_n_28),
        .\IP2Bus_Data_reg[31] (got_timeout_reg_n_0),
        .\IP2Bus_Data_reg[31]_0 (i_register_decode_n_0),
        .\IP2Bus_Data_reg[31]_1 (i_register_decode_n_45),
        .\IP2Bus_Data_reg[31]_2 (i_register_decode_n_18),
        .\IP2Bus_Data_reg[4] (RFDC_MODE1_rf_wrapper_i_n_928),
        .\IP2Bus_Data_reg[9] (RFDC_MODE1_rf_wrapper_i_n_929),
        .Q({i_drp_control_top_n_29,i_drp_control_top_n_30,adc0_drp_en,i_drp_control_top_n_33}),
        .SR(i_axi_lite_ipif_n_120),
        .SS(i_RFDC_MODE1_overvol_irq_n_0),
        .STATUS_COMMON(adc0_common_stat),
        .access_type_reg(i_drp_control_top_n_0),
        .access_type_reg_0(i_drp_control_top_n_1),
        .access_type_reg_1(i_drp_control_top_n_2),
        .access_type_reg_2(i_drp_control_top_n_3),
        .access_type_reg_3(i_drp_control_top_n_4),
        .access_type_reg_4(i_drp_control_top_n_5),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync(adc00_stat_sync[3:1]),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_stat_sync[3:1]),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc02_irq_en(adc02_irq_en),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_sync(adc03_stat_sync[3:1]),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_do_mon(adc0_do_mon),
        .adc0_done(adc0_done),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_rdy(adc0_drp_rdy),
        .adc0_fifo_disable(adc0_fifo_disable),
        .adc0_por_req(\por_state_machine_i/adc0_por_req ),
        .adc0_reset(adc0_reset),
        .adc0_restart(adc0_restart),
        .adc0_status({adc0_status[3:2],adc0_status[0]}),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_sync(adc10_stat_sync[3:1]),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync(adc11_stat_sync[3:1]),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc12_irq_en(adc12_irq_en),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_sync(adc13_stat_sync[3:1]),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc1_cmn_irq_en(adc1_cmn_irq_en),
        .adc1_do_mon(adc1_do_mon),
        .adc1_done(adc1_done),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_rdy(adc1_drp_rdy),
        .adc1_fifo_disable(adc1_fifo_disable),
        .adc1_reset(adc1_reset),
        .adc1_restart(adc1_restart),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_sync(adc20_stat_sync[3:1]),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_sync(adc21_stat_sync[3:1]),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_sync(adc22_stat_sync[3:2]),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync(adc23_stat_sync[3:1]),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc2_cmn_irq_en(adc2_cmn_irq_en),
        .adc2_do_mon({adc2_do_mon[15:13],adc2_do_mon[11:0]}),
        .adc2_done(adc2_done),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc2_fifo_disable(adc2_fifo_disable),
        .adc2_reset(adc2_reset),
        .adc2_restart(adc2_restart),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_sync(adc30_stat_sync[3:1]),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_stat_sync[3:1]),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc32_irq_en(adc32_irq_en),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync(adc33_stat_sync[3:1]),
        .adc33_overvol_irq(adc33_overvol_irq),
        .\adc3_cmn_en_reg[0] (i_register_decode_n_7),
        .adc3_cmn_irq_en(adc3_cmn_irq_en),
        .adc3_cmn_irq_en_reg(i_register_decode_n_30),
        .adc3_do_mon({adc3_do_mon[15:13],adc3_do_mon[11:0]}),
        .adc3_done(adc3_done),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_fifo_disable(adc3_fifo_disable),
        .\adc3_fifo_disable_reg[0] (i_register_decode_n_38),
        .adc3_reset(adc3_reset),
        .adc3_restart(adc3_restart),
        .\adc3_sim_level_reg[0] (i_register_decode_n_17),
        .\adc3_slice0_irq_en_reg[2] (i_register_decode_n_4),
        .\adc3_slice1_irq_en_reg[2] (i_register_decode_n_14),
        .\adc3_slice2_irq_en_reg[2] (i_register_decode_n_6),
        .\adc3_slice3_irq_en_reg[2] (i_register_decode_n_31),
        .\adc3_start_stage_reg[0] (i_register_decode_n_22),
        .adc3_status({\^adc3_status [3],\^adc3_status [1]}),
        .axi_RdAck(axi_RdAck),
        .axi_RdAck_r_i_6(i_axi_lite_ipif_n_106),
        .axi_read_req_r(\i_adc00_overvol_ack/axi_read_req_r ),
        .axi_read_req_r_0(\i_adc23_overvol_ack/axi_read_req_r ),
        .axi_read_req_r_1(\i_adc03_overvol_ack/axi_read_req_r ),
        .axi_read_req_r_reg(i_axi_lite_ipif_n_121),
        .axi_read_req_r_reg_0(i_axi_lite_ipif_n_122),
        .axi_read_req_r_reg_1(i_axi_lite_ipif_n_123),
        .axi_read_req_r_reg_2(i_register_decode_n_20),
        .axi_read_req_r_reg_3(i_register_decode_n_23),
        .axi_read_req_r_reg_4(i_register_decode_n_13),
        .axi_read_req_r_reg_5(i_register_decode_n_15),
        .axi_read_req_r_reg_6(i_register_decode_n_36),
        .axi_read_req_r_reg_7(i_register_decode_n_16),
        .axi_read_req_r_reg_8(i_register_decode_n_40),
        .axi_read_req_r_reg_9(i_register_decode_n_27),
        .axi_read_req_tog(axi_read_req_tog),
        .axi_read_req_tog_reg(i_RFDC_MODE1_overvol_irq_n_15),
        .axi_read_req_tog_reg_0(i_RFDC_MODE1_overvol_irq_n_13),
        .axi_timeout(axi_timeout),
        .axi_timeout_en_reg(i_register_decode_n_29),
        .axi_timeout_r(axi_timeout_r),
        .axi_timeout_r20(axi_timeout_r20),
        .bank0_write({bank0_write[65],bank0_write[2]}),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bank11_write({bank11_write[139],bank11_write[137],bank11_write[135],bank11_write[133],bank11_write[131],bank11_write[129],bank11_write[64],bank11_write[2]}),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .bank13_write({bank13_write[139],bank13_write[137],bank13_write[135],bank13_write[133],bank13_write[131],bank13_write[129],bank13_write[64],bank13_write[2]}),
        .bank14_read(bank14_read),
        .bank14_write(bank14_write),
        .bank15_write({bank15_write[139],bank15_write[137],bank15_write[135],bank15_write[133],bank15_write[131],bank15_write[129],bank15_write[64],bank15_write[2]}),
        .bank16_read(bank16_read),
        .bank16_write(bank16_write),
        .bank1_write({bank1_write[195:192],bank1_write[139],bank1_write[137],bank1_write[135],bank1_write[133],bank1_write[131],bank1_write[129],bank1_write[64],bank1_write[2]}),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .bank3_write({bank3_write[195:192],bank3_write[139],bank3_write[137],bank3_write[135],bank3_write[133],bank3_write[131],bank3_write[129],bank3_write[64],bank3_write[2]}),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .bank9_write({bank9_write[139],bank9_write[137],bank9_write[135],bank9_write[133],bank9_write[131],bank9_write[129],bank9_write[64],bank9_write[2]}),
        .\bus2ip_addr_reg_reg[11] ({bank15_read[136],bank15_read[134],bank15_read[132],bank15_read[130]}),
        .\bus2ip_addr_reg_reg[11]_0 (i_axi_lite_ipif_n_81),
        .\bus2ip_addr_reg_reg[12] ({i_axi_lite_ipif_n_21,Bus2IP_Addr}),
        .\bus2ip_addr_reg_reg[13] (i_axi_lite_ipif_n_118),
        .\bus2ip_addr_reg_reg[15] ({bank13_read[136],bank13_read[134],bank13_read[132],bank13_read[130]}),
        .\bus2ip_addr_reg_reg[15]_0 (i_axi_lite_ipif_n_86),
        .\bus2ip_addr_reg_reg[15]_1 ({bank11_read[136],bank11_read[134],bank11_read[132],bank11_read[130]}),
        .\bus2ip_addr_reg_reg[15]_2 (i_axi_lite_ipif_n_91),
        .\bus2ip_addr_reg_reg[16] (i_axi_lite_ipif_n_97),
        .\bus2ip_addr_reg_reg[17] (i_axi_lite_ipif_n_110),
        .\bus2ip_addr_reg_reg[17]_0 (IP2Bus_Data0),
        .\bus2ip_addr_reg_reg[5] (i_axi_lite_ipif_n_100),
        .\bus2ip_addr_reg_reg[7] (bank1_read),
        .\bus2ip_addr_reg_reg[8] (i_axi_lite_ipif_n_98),
        .cleared_r(\por_state_machine_i/por_fsm_dac0/cleared_r ),
        .const_req_adc0(\por_state_machine_i/const_req_adc0 ),
        .dac00_irq_en(dac00_irq_en),
        .dac00_irq_sync(dac00_stat_sync),
        .dac02_irq_en(dac02_irq_en),
        .dac02_irq_sync(dac02_stat_sync),
        .dac03_irq_en(dac03_irq_en),
        .dac03_irq_sync(dac03_stat_sync),
        .dac0_cmn_irq_en(dac0_cmn_irq_en),
        .dac0_do_mon(dac0_do_mon),
        .dac0_done(dac0_done),
        .dac0_dreq_mon(dac0_dreq_mon),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_reset(dac0_reset),
        .dac0_restart(dac0_restart),
        .dac0_status(\^dac0_status ),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_stat_sync),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_sync(dac11_stat_sync),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_sync(dac12_stat_sync),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_stat_sync),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_do_mon({dac1_do_mon[15:11],dac1_do_mon[8:5],dac1_do_mon[3:0]}),
        .dac1_done(dac1_done),
        .dac1_drp_rdy(dac1_drp_rdy),
        .\dac1_end_stage_reg[0] (master_reset_reg_n_0),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_reset(dac1_reset),
        .dac1_restart(dac1_restart),
        .\dac1_slice3_fast_sd_reg[0] (i_register_decode_n_11),
        .dac1_status(dac1_status[0]),
        .drp_RdAck_r(drp_RdAck_r),
        .\drp_addr_reg[3] (i_axi_lite_ipif_n_19),
        .dummy_read_req_reg(RFDC_MODE1_rf_wrapper_i_n_107),
        .got_timeout_reg({i_axi_lite_ipif_n_56,i_axi_lite_ipif_n_57,i_axi_lite_ipif_n_58,i_axi_lite_ipif_n_59,i_axi_lite_ipif_n_60,i_axi_lite_ipif_n_61,i_axi_lite_ipif_n_62,i_axi_lite_ipif_n_63,i_axi_lite_ipif_n_64,i_axi_lite_ipif_n_65,i_axi_lite_ipif_n_66,i_axi_lite_ipif_n_67,i_axi_lite_ipif_n_68,i_axi_lite_ipif_n_69,i_axi_lite_ipif_n_70,i_axi_lite_ipif_n_71,i_axi_lite_ipif_n_72,i_axi_lite_ipif_n_73,i_axi_lite_ipif_n_74,i_axi_lite_ipif_n_75}),
        .irq_enables({irq_enables[31],irq_enables[7:4],irq_enables[1:0]}),
        .master_reset(master_reset),
        .master_reset_reg(dac0_end_stage),
        .p_48_in({p_48_in[11:8],p_48_in[3:2],p_48_in[0]}),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[17:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[17:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [31],\^s_axi_rdata [25],\^s_axi_rdata [20],\^s_axi_rdata [16:0]}),
        .\s_axi_rdata_reg_reg[31] ({IP2Bus_Data[31],IP2Bus_Data[25],IP2Bus_Data[20],IP2Bus_Data[16:0]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[0]),
        .\s_axi_wdata[0]_0 (i_axi_lite_ipif_n_113),
        .\s_axi_wdata[0]_1 (i_axi_lite_ipif_n_114),
        .\s_axi_wdata[0]_2 (i_axi_lite_ipif_n_115),
        .\s_axi_wdata[0]_3 (i_axi_lite_ipif_n_116),
        .\s_axi_wdata[0]_4 (i_axi_lite_ipif_n_117),
        .s_axi_wdata_0_sp_1(i_axi_lite_ipif_n_112),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_reg_i_2(RFDC_MODE1_rf_wrapper_i_n_915),
        .s_axi_wready_reg_i_2_0(RFDC_MODE1_rf_wrapper_i_n_919),
        .s_axi_wvalid(s_axi_wvalid),
        .status({\^adc1_status [3],\^adc1_status [1]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_reset_count_0 i_dac1_reset_count
       (.Q(dac1_reset_cnt),
        .SS(i_RFDC_MODE1_overvol_irq_n_0),
        .axi_read_req_r_reg_0(bank3_read[14]),
        .axi_read_req_tog_reg_0(i_axi_lite_ipif_n_104),
        .axi_read_req_tog_reg_1(i_register_decode_n_20),
        .dac1_sm_reset_i(dac1_sm_reset_i),
        .read_ack_tog_r_reg_0(i_dac1_reset_count_n_1),
        .read_ack_tog_reg_0(i_dac1_reset_count_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .sm_reset_pulse0(sm_reset_pulse0),
        .sm_reset_r(sm_reset_r_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control_top i_drp_control_top
       (.D({i_axi_lite_ipif_n_32,RFDC_MODE1_rf_wrapper_i_n_917,i_axi_lite_ipif_n_33}),
        .\FSM_onehot_state_reg[2] ({i_drp_control_top_n_12,dac1_drp_en,i_drp_control_top_n_14}),
        .\FSM_onehot_state_reg[2]_0 (i_drp_control_top_n_22),
        .\FSM_onehot_state_reg[3] (RFDC_MODE1_rf_wrapper_i_n_914),
        .\FSM_onehot_state_reg[3]_0 (dac0_dgnt_mon),
        .\FSM_onehot_state_reg[3]_1 (adc3_dgnt_mon),
        .\FSM_onehot_state_reg[3]_2 (adc0_dgnt_mon),
        .\FSM_onehot_state_reg[3]_3 (adc2_dgnt_mon),
        .\FSM_onehot_state_reg[3]_4 (adc1_dgnt_mon),
        .\FSM_onehot_state_reg[4] ({i_drp_control_top_n_16,i_drp_control_top_n_17,i_drp_control_top_n_18,dac0_drp_en,i_drp_control_top_n_20}),
        .\FSM_onehot_state_reg[4]_0 (i_drp_control_top_n_21),
        .\FSM_onehot_state_reg[4]_1 ({i_drp_control_top_n_24,i_drp_control_top_n_25,i_drp_control_top_n_26,adc3_drp_en,i_drp_control_top_n_28}),
        .\FSM_onehot_state_reg[4]_10 ({i_axi_lite_ipif_n_42,RFDC_MODE1_rf_wrapper_i_n_920,i_axi_lite_ipif_n_43}),
        .\FSM_onehot_state_reg[4]_11 ({i_axi_lite_ipif_n_44,RFDC_MODE1_rf_wrapper_i_n_921,i_axi_lite_ipif_n_45}),
        .\FSM_onehot_state_reg[4]_12 ({i_axi_lite_ipif_n_40,RFDC_MODE1_rf_wrapper_i_n_922,i_axi_lite_ipif_n_41}),
        .\FSM_onehot_state_reg[4]_13 ({i_axi_lite_ipif_n_46,RFDC_MODE1_rf_wrapper_i_n_923,i_axi_lite_ipif_n_47}),
        .\FSM_onehot_state_reg[4]_2 ({i_drp_control_top_n_29,i_drp_control_top_n_30,i_drp_control_top_n_31,adc0_drp_en,i_drp_control_top_n_33}),
        .\FSM_onehot_state_reg[4]_3 ({i_drp_control_top_n_35,i_drp_control_top_n_36,i_drp_control_top_n_37,adc2_drp_en,i_drp_control_top_n_39}),
        .\FSM_onehot_state_reg[4]_4 ({i_drp_control_top_n_40,i_drp_control_top_n_41,i_drp_control_top_n_42,adc1_drp_en,i_drp_control_top_n_44}),
        .\FSM_onehot_state_reg[4]_5 (i_drp_control_top_n_45),
        .\FSM_onehot_state_reg[4]_6 (i_drp_control_top_n_46),
        .\FSM_onehot_state_reg[4]_7 (i_drp_control_top_n_47),
        .\FSM_onehot_state_reg[4]_8 (i_drp_control_top_n_48),
        .\FSM_onehot_state_reg[4]_9 ({i_axi_lite_ipif_n_36,RFDC_MODE1_rf_wrapper_i_n_918,i_axi_lite_ipif_n_37}),
        .Q(drp_addr),
        .SR(i_axi_lite_ipif_n_120),
        .access_type_reg(i_drp_control_top_n_0),
        .access_type_reg_0(i_drp_control_top_n_1),
        .access_type_reg_1(i_drp_control_top_n_2),
        .access_type_reg_10(i_axi_lite_ipif_n_52),
        .access_type_reg_2(i_drp_control_top_n_3),
        .access_type_reg_3(i_drp_control_top_n_4),
        .access_type_reg_4(i_drp_control_top_n_5),
        .access_type_reg_5(i_axi_lite_ipif_n_51),
        .access_type_reg_6(i_axi_lite_ipif_n_50),
        .access_type_reg_7(i_axi_lite_ipif_n_53),
        .access_type_reg_8(i_axi_lite_ipif_n_54),
        .access_type_reg_9(i_axi_lite_ipif_n_55),
        .adc0_drp_rdy(adc0_drp_rdy),
        .adc1_drp_rdy(adc1_drp_rdy),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_rdy(adc3_drp_rdy),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .bank14_read(bank14_read),
        .bank14_write(bank14_write),
        .bank16_read(bank16_read),
        .bank16_write(bank16_write),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_drp_we(dac0_drp_we),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_drp_we(dac1_drp_we),
        .\drp_addr_reg[0] (i_drp_control_top_n_6),
        .\drp_addr_reg[0]_0 (i_drp_control_top_n_8),
        .\drp_addr_reg[7] (i_drp_control_top_n_9),
        .\drp_addr_reg[8] (i_drp_control_top_n_7),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_register_decode i_register_decode
       (.\adc3_slice0_irq_en_reg[2] (Bus2IP_Addr[9:2]),
        .\bus2ip_addr_reg_reg[2] (i_register_decode_n_32),
        .\bus2ip_addr_reg_reg[2]_0 (i_register_decode_n_33),
        .\bus2ip_addr_reg_reg[2]_1 (i_register_decode_n_37),
        .\bus2ip_addr_reg_reg[2]_2 (i_register_decode_n_40),
        .\bus2ip_addr_reg_reg[3] (i_register_decode_n_0),
        .\bus2ip_addr_reg_reg[3]_0 (i_register_decode_n_9),
        .\bus2ip_addr_reg_reg[3]_1 (i_register_decode_n_10),
        .\bus2ip_addr_reg_reg[3]_2 (i_register_decode_n_12),
        .\bus2ip_addr_reg_reg[3]_3 (i_register_decode_n_27),
        .\bus2ip_addr_reg_reg[4] (i_register_decode_n_8),
        .\bus2ip_addr_reg_reg[4]_0 (i_register_decode_n_11),
        .\bus2ip_addr_reg_reg[4]_1 (i_register_decode_n_26),
        .\bus2ip_addr_reg_reg[4]_2 (i_register_decode_n_41),
        .\bus2ip_addr_reg_reg[4]_3 (i_register_decode_n_44),
        .\bus2ip_addr_reg_reg[5] (i_register_decode_n_2),
        .\bus2ip_addr_reg_reg[5]_0 (i_register_decode_n_5),
        .\bus2ip_addr_reg_reg[5]_1 (i_register_decode_n_16),
        .\bus2ip_addr_reg_reg[5]_2 (i_register_decode_n_21),
        .\bus2ip_addr_reg_reg[5]_3 (i_register_decode_n_22),
        .\bus2ip_addr_reg_reg[5]_4 (i_register_decode_n_24),
        .\bus2ip_addr_reg_reg[5]_5 (i_register_decode_n_39),
        .\bus2ip_addr_reg_reg[5]_6 (i_register_decode_n_43),
        .\bus2ip_addr_reg_reg[6] (i_register_decode_n_18),
        .\bus2ip_addr_reg_reg[6]_0 (i_register_decode_n_29),
        .\bus2ip_addr_reg_reg[7] (i_register_decode_n_3),
        .\bus2ip_addr_reg_reg[7]_0 (i_register_decode_n_19),
        .\bus2ip_addr_reg_reg[8] (i_register_decode_n_28),
        .\bus2ip_addr_reg_reg[8]_0 (i_register_decode_n_34),
        .\bus2ip_addr_reg_reg[8]_1 (i_register_decode_n_42),
        .\bus2ip_addr_reg_reg[9] (i_register_decode_n_1),
        .\bus2ip_addr_reg_reg[9]_0 (i_register_decode_n_4),
        .\bus2ip_addr_reg_reg[9]_1 (i_register_decode_n_6),
        .\bus2ip_addr_reg_reg[9]_10 (i_register_decode_n_30),
        .\bus2ip_addr_reg_reg[9]_11 (i_register_decode_n_31),
        .\bus2ip_addr_reg_reg[9]_12 (i_register_decode_n_35),
        .\bus2ip_addr_reg_reg[9]_13 (i_register_decode_n_36),
        .\bus2ip_addr_reg_reg[9]_14 (i_register_decode_n_38),
        .\bus2ip_addr_reg_reg[9]_15 (i_register_decode_n_45),
        .\bus2ip_addr_reg_reg[9]_2 (i_register_decode_n_7),
        .\bus2ip_addr_reg_reg[9]_3 (i_register_decode_n_13),
        .\bus2ip_addr_reg_reg[9]_4 (i_register_decode_n_14),
        .\bus2ip_addr_reg_reg[9]_5 (i_register_decode_n_15),
        .\bus2ip_addr_reg_reg[9]_6 (i_register_decode_n_17),
        .\bus2ip_addr_reg_reg[9]_7 (i_register_decode_n_20),
        .\bus2ip_addr_reg_reg[9]_8 (i_register_decode_n_23),
        .\bus2ip_addr_reg_reg[9]_9 (i_register_decode_n_25));
  FDSE master_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(master_reset),
        .Q(master_reset_reg_n_0),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[0]),
        .Q(startup_delay[0]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[10]),
        .Q(startup_delay[10]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[11]),
        .Q(startup_delay[11]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[12]),
        .Q(startup_delay[12]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[13]),
        .Q(startup_delay[13]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[14]),
        .Q(startup_delay[14]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[15]),
        .Q(startup_delay[15]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \startup_delay_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[1]),
        .Q(startup_delay[1]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[2]),
        .Q(startup_delay[2]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDSE \startup_delay_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[3]),
        .Q(startup_delay[3]),
        .S(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[4]),
        .Q(startup_delay[4]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[5]),
        .Q(startup_delay[5]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[6]),
        .Q(startup_delay[6]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[7]),
        .Q(startup_delay[7]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[8]),
        .Q(startup_delay[8]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
  FDRE \startup_delay_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[9]),
        .Q(startup_delay[9]),
        .R(i_RFDC_MODE1_overvol_irq_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_bufg_gt_ctrl
   (clk_dac1,
    clk_adc0,
    clk_dac1_0,
    clk_adc0_0,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output clk_dac1;
  output clk_adc0;
  input clk_dac1_0;
  input clk_adc0_0;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;
  input lopt_4;
  input lopt_5;

  wire \<const0> ;
  wire \<const1> ;
  wire clk_adc0;
  wire clk_adc0_0;
  wire clk_dac1;
  wire clk_dac1_0;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt = \<const1> ;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  BUFG_GT adc0_bufg_gt
       (.CE(\^lopt ),
        .CEMASK(1'b1),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(clk_adc0_0),
        .O(clk_adc0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  BUFG_GT dac1_bufg_gt
       (.CE(\^lopt_2 ),
        .CEMASK(1'b1),
        .CLR(\^lopt_3 ),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(clk_dac1_0),
        .O(clk_dac1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_constants_config
   (reset_const_i,
    drp_req_adc0_reg_0,
    adc0_drpen_const,
    adc0_cal_done,
    drp_req_adc0_reg_1,
    Q,
    \adc0_drpaddr_reg[10]_0 ,
    \adc0_drpdi_reg[15]_0 ,
    adc0_cal_start,
    s_axi_aclk,
    const_gnt_adc0,
    adc_bgt_req,
    drp_req_adc0,
    adc0_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1] ,
    \data_index_adc0_reg[5]_0 ,
    adc0_sm_reset_i_0,
    adc0_drprdy_const,
    adc0_done_reg_0,
    adc0_done_reg_1,
    adc0_reset_i,
    adc0_done_reg_2,
    adc0_done_reg_3,
    \adc0_drpdi[10]_i_4_0 ,
    D,
    \data_stop_adc0_reg[4]_0 ,
    \mu_adc0_reg[3]_0 );
  output reset_const_i;
  output drp_req_adc0_reg_0;
  output adc0_drpen_const;
  output adc0_cal_done;
  output drp_req_adc0_reg_1;
  output [0:0]Q;
  output [9:0]\adc0_drpaddr_reg[10]_0 ;
  output [14:0]\adc0_drpdi_reg[15]_0 ;
  input adc0_cal_start;
  input s_axi_aclk;
  input const_gnt_adc0;
  input adc_bgt_req;
  input drp_req_adc0;
  input adc0_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1] ;
  input [1:0]\data_index_adc0_reg[5]_0 ;
  input adc0_sm_reset_i_0;
  input adc0_drprdy_const;
  input adc0_done_reg_0;
  input adc0_done_reg_1;
  input adc0_reset_i;
  input adc0_done_reg_2;
  input [0:0]adc0_done_reg_3;
  input [0:0]\adc0_drpdi[10]_i_4_0 ;
  input [3:0]D;
  input [3:0]\data_stop_adc0_reg[4]_0 ;
  input [2:0]\mu_adc0_reg[3]_0 ;

  wire [3:0]D;
  wire \FSM_sequential_const_sm_state_adc0[0]_i_1_n_0 ;
  wire \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0 ;
  wire \FSM_sequential_const_sm_state_adc0[1]_i_1_n_0 ;
  wire \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0 ;
  wire \FSM_sequential_const_sm_state_adc0[2]_i_2_n_0 ;
  wire \FSM_sequential_const_sm_state_adc0[2]_i_3_n_0 ;
  wire \FSM_sequential_const_sm_state_adc0[2]_i_4_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[1] ;
  wire [0:0]Q;
  wire adc0_cal_done;
  wire adc0_cal_start;
  wire adc0_done_i_1_n_0;
  wire adc0_done_i_2_n_0;
  wire adc0_done_i_3_n_0;
  wire adc0_done_reg_0;
  wire adc0_done_reg_1;
  wire adc0_done_reg_2;
  wire [0:0]adc0_done_reg_3;
  wire adc0_dreq_mon;
  wire \adc0_drpaddr[0]_i_1_n_0 ;
  wire \adc0_drpaddr[10]_i_1_n_0 ;
  wire \adc0_drpaddr[10]_i_2_n_0 ;
  wire \adc0_drpaddr[1]_i_1_n_0 ;
  wire \adc0_drpaddr[2]_i_1_n_0 ;
  wire \adc0_drpaddr[3]_i_1_n_0 ;
  wire \adc0_drpaddr[4]_i_1_n_0 ;
  wire \adc0_drpaddr[5]_i_1_n_0 ;
  wire \adc0_drpaddr[6]_i_1_n_0 ;
  wire \adc0_drpaddr[8]_i_1_n_0 ;
  wire \adc0_drpaddr[9]_i_1_n_0 ;
  wire [9:0]\adc0_drpaddr_reg[10]_0 ;
  wire [15:1]adc0_drpdi0_in;
  wire \adc0_drpdi[0]_i_1_n_0 ;
  wire \adc0_drpdi[0]_i_2_n_0 ;
  wire \adc0_drpdi[10]_i_2_n_0 ;
  wire \adc0_drpdi[10]_i_3_n_0 ;
  wire [0:0]\adc0_drpdi[10]_i_4_0 ;
  wire \adc0_drpdi[10]_i_4_n_0 ;
  wire \adc0_drpdi[10]_i_5_n_0 ;
  wire \adc0_drpdi[11]_i_1_n_0 ;
  wire \adc0_drpdi[11]_i_2_n_0 ;
  wire \adc0_drpdi[11]_i_3_n_0 ;
  wire \adc0_drpdi[11]_i_4_n_0 ;
  wire \adc0_drpdi[11]_i_5_n_0 ;
  wire \adc0_drpdi[12]_i_2_n_0 ;
  wire \adc0_drpdi[12]_i_3_n_0 ;
  wire \adc0_drpdi[13]_i_2_n_0 ;
  wire \adc0_drpdi[15]_i_2_n_0 ;
  wire \adc0_drpdi[15]_i_3_n_0 ;
  wire \adc0_drpdi[1]_i_2_n_0 ;
  wire \adc0_drpdi[1]_i_3_n_0 ;
  wire \adc0_drpdi[2]_i_2_n_0 ;
  wire \adc0_drpdi[2]_i_3_n_0 ;
  wire \adc0_drpdi[3]_i_2_n_0 ;
  wire \adc0_drpdi[3]_i_3_n_0 ;
  wire \adc0_drpdi[4]_i_2_n_0 ;
  wire \adc0_drpdi[4]_i_3_n_0 ;
  wire \adc0_drpdi[4]_i_4_n_0 ;
  wire \adc0_drpdi[5]_i_2_n_0 ;
  wire \adc0_drpdi[6]_i_1_n_0 ;
  wire \adc0_drpdi[6]_i_2_n_0 ;
  wire \adc0_drpdi[7]_i_2_n_0 ;
  wire \adc0_drpdi[8]_i_2_n_0 ;
  wire \adc0_drpdi[9]_i_2_n_0 ;
  wire [14:0]\adc0_drpdi_reg[15]_0 ;
  wire adc0_drpen_const;
  wire adc0_drpen_i_1_n_0;
  wire adc0_drprdy_const;
  wire adc0_reset_i;
  wire adc0_sm_reset_i_0;
  wire adc0_start_r;
  wire adc0_start_rising_held;
  wire adc0_start_rising_held_i_1_n_0;
  wire adc_bgt_req;
  wire const_gnt_adc0;
  wire [2:1]const_sm_state_adc0;
  wire [5:0]data_index_adc0;
  wire \data_index_adc0[10]_i_1_n_0 ;
  wire \data_index_adc0[10]_i_2_n_0 ;
  wire \data_index_adc0[10]_i_3_n_0 ;
  wire \data_index_adc0[10]_i_4_n_0 ;
  wire \data_index_adc0[10]_i_5_n_0 ;
  wire \data_index_adc0[1]_i_1_n_0 ;
  wire \data_index_adc0[3]_i_1_n_0 ;
  wire \data_index_adc0[4]_i_1_n_0 ;
  wire \data_index_adc0[4]_i_2_n_0 ;
  wire \data_index_adc0[5]_i_2_n_0 ;
  wire \data_index_adc0[5]_i_3_n_0 ;
  wire \data_index_adc0[6]_i_1_n_0 ;
  wire \data_index_adc0[7]_i_1_n_0 ;
  wire \data_index_adc0[8]_i_1_n_0 ;
  wire \data_index_adc0[8]_i_2_n_0 ;
  wire \data_index_adc0[9]_i_1_n_0 ;
  wire \data_index_adc0[9]_i_2_n_0 ;
  wire [1:0]\data_index_adc0_reg[5]_0 ;
  wire \data_index_adc0_reg_n_0_[0] ;
  wire \data_index_adc0_reg_n_0_[10] ;
  wire \data_index_adc0_reg_n_0_[1] ;
  wire \data_index_adc0_reg_n_0_[2] ;
  wire \data_index_adc0_reg_n_0_[3] ;
  wire \data_index_adc0_reg_n_0_[4] ;
  wire \data_index_adc0_reg_n_0_[5] ;
  wire \data_index_adc0_reg_n_0_[6] ;
  wire \data_index_adc0_reg_n_0_[7] ;
  wire \data_index_adc0_reg_n_0_[8] ;
  wire \data_index_adc0_reg_n_0_[9] ;
  wire \data_stop_adc0[4]_i_1_n_0 ;
  wire [3:0]\data_stop_adc0_reg[4]_0 ;
  wire \data_stop_adc0_reg_n_0_[0] ;
  wire \data_stop_adc0_reg_n_0_[2] ;
  wire \data_stop_adc0_reg_n_0_[3] ;
  wire \data_stop_adc0_reg_n_0_[4] ;
  wire drp_gnt_adc0_r;
  wire drp_req_adc0;
  wire drp_req_adc0_i_1__0_n_0;
  wire drp_req_adc0_reg_0;
  wire drp_req_adc0_reg_1;
  wire \mu_adc0[3]_i_1_n_0 ;
  wire [2:0]\mu_adc0_reg[3]_0 ;
  wire \mu_adc0_reg_n_0_[1] ;
  wire \mu_adc0_reg_n_0_[2] ;
  wire \mu_adc0_reg_n_0_[3] ;
  wire p_0_in;
  wire [6:0]p_2_in;
  wire reset_const_i;
  wire s_axi_aclk;
  wire \signal_high_adc0[0]_i_1_n_0 ;
  wire \signal_high_adc0_reg_n_0_[0] ;
  wire \slice_enables_adc0[3]_i_1_n_0 ;
  wire \slice_enables_adc0_reg_n_0_[0] ;
  wire \slice_enables_adc0_reg_n_0_[1] ;
  wire \slice_enables_adc0_reg_n_0_[2] ;
  wire \slice_enables_adc0_reg_n_0_[3] ;
  wire [2:0]slice_index_adc0;
  wire \slice_index_adc0[2]_i_10_n_0 ;
  wire \slice_index_adc0[2]_i_11_n_0 ;
  wire \slice_index_adc0[2]_i_12_n_0 ;
  wire \slice_index_adc0[2]_i_13_n_0 ;
  wire \slice_index_adc0[2]_i_14_n_0 ;
  wire \slice_index_adc0[2]_i_15_n_0 ;
  wire \slice_index_adc0[2]_i_1_n_0 ;
  wire \slice_index_adc0[2]_i_3_n_0 ;
  wire \slice_index_adc0[2]_i_4_n_0 ;
  wire \slice_index_adc0[2]_i_6_n_0 ;
  wire \slice_index_adc0[2]_i_7_n_0 ;
  wire \slice_index_adc0[2]_i_8_n_0 ;
  wire \slice_index_adc0[2]_i_9_n_0 ;
  wire \slice_index_adc0_reg[2]_i_5_n_2 ;
  wire \slice_index_adc0_reg[2]_i_5_n_3 ;
  wire \slice_index_adc0_reg[2]_i_5_n_4 ;
  wire \slice_index_adc0_reg[2]_i_5_n_5 ;
  wire \slice_index_adc0_reg[2]_i_5_n_6 ;
  wire \slice_index_adc0_reg[2]_i_5_n_7 ;
  wire \slice_index_adc0_reg_n_0_[0] ;
  wire \slice_index_adc0_reg_n_0_[1] ;
  wire \slice_index_adc0_reg_n_0_[2] ;
  wire subdrp_adc0_i_1_n_0;
  wire subdrp_adc0_reg_n_0;
  wire \subdrp_addr_adc0[0]_i_1_n_0 ;
  wire \subdrp_addr_adc0[1]_i_1_n_0 ;
  wire \subdrp_addr_adc0[2]_i_1_n_0 ;
  wire \subdrp_addr_adc0[3]_i_1_n_0 ;
  wire \subdrp_addr_adc0[3]_i_2_n_0 ;
  wire \subdrp_addr_adc0_reg_n_0_[0] ;
  wire \subdrp_addr_adc0_reg_n_0_[1] ;
  wire \subdrp_addr_adc0_reg_n_0_[2] ;
  wire \subdrp_addr_adc0_reg_n_0_[3] ;
  wire [0:0]subdrp_index_adc0;
  wire \subdrp_index_adc0[1]_i_1_n_0 ;
  wire \subdrp_index_adc0[2]_i_1_n_0 ;
  wire \subdrp_index_adc0[2]_i_2_n_0 ;
  wire \subdrp_index_adc0_reg_n_0_[0] ;
  wire \subdrp_index_adc0_reg_n_0_[1] ;
  wire \subdrp_index_adc0_reg_n_0_[2] ;
  wire [7:6]\NLW_slice_index_adc0_reg[2]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_slice_index_adc0_reg[2]_i_5_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000F025F0F0F025F)) 
    \FSM_sequential_const_sm_state_adc0[0]_i_1 
       (.I0(const_sm_state_adc0[1]),
        .I1(\FSM_sequential_const_sm_state_adc0[0]_i_2_n_0 ),
        .I2(adc0_sm_reset_i_0),
        .I3(Q),
        .I4(const_sm_state_adc0[2]),
        .I5(\FSM_sequential_const_sm_state_adc0[1]_i_2_n_0 ),
        .O(\FSM_sequential_const_sm_state_adc0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_const_sm_state_adc0[0]_i_2 
       (.I0(\slice_enables_adc0_reg_n_0_[3] ),
        .I1(\slice_enables_adc0_reg_n_0_[2] ),
        .I2(\slice_index_adc0_reg_n_0_[1] ),
        .I3(\slice_enables_adc0_reg_n_0_[1] ),
        .I4(\slice_index_adc0_reg_n_0_[0] ),
        .I5(\slice_enables_adc0_reg_n_0_[0] ),
        .O(\FSM_sequential_const_sm_state_adc0[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h03004730)) 
    \FSM_sequential_const_sm_state_adc0[1]_i_1 
       (.I0(\FSM_sequential_const_sm_state_adc0[1]_i_2_n_0 ),
        .I1(const_sm_state_adc0[2]),
        .I2(const_sm_state_adc0[1]),
        .I3(Q),
        .I4(adc0_sm_reset_i_0),
        .O(\FSM_sequential_const_sm_state_adc0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \FSM_sequential_const_sm_state_adc0[1]_i_2 
       (.I0(\slice_index_adc0_reg[2]_i_5_n_2 ),
        .I1(\slice_index_adc0_reg_n_0_[0] ),
        .I2(\slice_index_adc0_reg_n_0_[1] ),
        .I3(\slice_index_adc0_reg_n_0_[2] ),
        .O(\FSM_sequential_const_sm_state_adc0[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_const_sm_state_adc0[2]_i_1 
       (.I0(adc0_done_reg_0),
        .I1(adc0_done_reg_1),
        .I2(adc0_reset_i),
        .I3(adc0_done_reg_2),
        .I4(adc0_done_reg_3),
        .O(reset_const_i));
  LUT6 #(
    .INIT(64'h3333777733335575)) 
    \FSM_sequential_const_sm_state_adc0[2]_i_2 
       (.I0(const_sm_state_adc0[1]),
        .I1(\FSM_sequential_const_sm_state_adc0[2]_i_4_n_0 ),
        .I2(const_gnt_adc0),
        .I3(drp_gnt_adc0_r),
        .I4(Q),
        .I5(adc0_sm_reset_i_0),
        .O(\FSM_sequential_const_sm_state_adc0[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h020C)) 
    \FSM_sequential_const_sm_state_adc0[2]_i_3 
       (.I0(const_sm_state_adc0[1]),
        .I1(const_sm_state_adc0[2]),
        .I2(adc0_sm_reset_i_0),
        .I3(Q),
        .O(\FSM_sequential_const_sm_state_adc0[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF005F035F005F005)) 
    \FSM_sequential_const_sm_state_adc0[2]_i_4 
       (.I0(adc0_start_rising_held),
        .I1(adc0_sm_reset_i_0),
        .I2(const_sm_state_adc0[2]),
        .I3(const_sm_state_adc0[1]),
        .I4(adc0_drprdy_const),
        .I5(\FSM_sequential_const_sm_state_adc0[0]_i_2_n_0 ),
        .O(\FSM_sequential_const_sm_state_adc0[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011" *) 
  FDRE \FSM_sequential_const_sm_state_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_const_sm_state_adc0[2]_i_2_n_0 ),
        .D(\FSM_sequential_const_sm_state_adc0[0]_i_1_n_0 ),
        .Q(Q),
        .R(reset_const_i));
  (* FSM_ENCODED_STATES = "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011" *) 
  FDRE \FSM_sequential_const_sm_state_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_const_sm_state_adc0[2]_i_2_n_0 ),
        .D(\FSM_sequential_const_sm_state_adc0[1]_i_1_n_0 ),
        .Q(const_sm_state_adc0[1]),
        .R(reset_const_i));
  (* FSM_ENCODED_STATES = "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011" *) 
  FDRE \FSM_sequential_const_sm_state_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_const_sm_state_adc0[2]_i_2_n_0 ),
        .D(\FSM_sequential_const_sm_state_adc0[2]_i_3_n_0 ),
        .Q(const_sm_state_adc0[2]),
        .R(reset_const_i));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \FSM_sequential_fsm_cs[1]_i_2 
       (.I0(drp_req_adc0_reg_0),
        .I1(adc_bgt_req),
        .I2(drp_req_adc0),
        .I3(adc0_dreq_mon),
        .I4(\FSM_sequential_fsm_cs_reg[1] ),
        .O(drp_req_adc0_reg_1));
  LUT6 #(
    .INIT(64'hBFAABFBF80AA8080)) 
    adc0_done_i_1
       (.I0(adc0_done_i_2_n_0),
        .I1(\data_index_adc0[5]_i_2_n_0 ),
        .I2(adc0_done_i_3_n_0),
        .I3(\slice_index_adc0[2]_i_4_n_0 ),
        .I4(\FSM_sequential_const_sm_state_adc0[1]_i_2_n_0 ),
        .I5(adc0_cal_done),
        .O(adc0_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    adc0_done_i_2
       (.I0(\FSM_sequential_const_sm_state_adc0[0]_i_2_n_0 ),
        .I1(adc0_drprdy_const),
        .I2(const_sm_state_adc0[1]),
        .I3(const_sm_state_adc0[2]),
        .O(adc0_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    adc0_done_i_3
       (.I0(adc0_start_rising_held),
        .I1(const_sm_state_adc0[2]),
        .O(adc0_done_i_3_n_0));
  FDRE adc0_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_done_i_1_n_0),
        .Q(adc0_cal_done),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h88C0)) 
    \adc0_drpaddr[0]_i_1 
       (.I0(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I1(const_sm_state_adc0[2]),
        .I2(p_2_in[0]),
        .I3(subdrp_adc0_reg_n_0),
        .O(\adc0_drpaddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3244000C33537371)) 
    \adc0_drpaddr[0]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(p_2_in[0]));
  LUT4 #(
    .INIT(16'h0111)) 
    \adc0_drpaddr[10]_i_1 
       (.I0(const_sm_state_adc0[1]),
        .I1(Q),
        .I2(const_sm_state_adc0[2]),
        .I3(adc0_sm_reset_i_0),
        .O(\adc0_drpaddr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_drpaddr[10]_i_2 
       (.I0(\slice_index_adc0_reg_n_0_[2] ),
        .I1(const_sm_state_adc0[2]),
        .O(\adc0_drpaddr[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hCA00)) 
    \adc0_drpaddr[1]_i_1 
       (.I0(p_2_in[1]),
        .I1(\subdrp_addr_adc0_reg_n_0_[1] ),
        .I2(subdrp_adc0_reg_n_0),
        .I3(const_sm_state_adc0[2]),
        .O(\adc0_drpaddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00666551751D426E)) 
    \adc0_drpaddr[1]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0_reg_n_0_[3] ),
        .I4(\data_index_adc0_reg_n_0_[0] ),
        .I5(\data_index_adc0_reg_n_0_[1] ),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hCA00)) 
    \adc0_drpaddr[2]_i_1 
       (.I0(p_2_in[2]),
        .I1(\subdrp_addr_adc0_reg_n_0_[2] ),
        .I2(subdrp_adc0_reg_n_0),
        .I3(const_sm_state_adc0[2]),
        .O(\adc0_drpaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h70550553536E2206)) 
    \adc0_drpaddr[2]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[0] ),
        .I5(\data_index_adc0_reg_n_0_[2] ),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hCA00)) 
    \adc0_drpaddr[3]_i_1 
       (.I0(p_2_in[3]),
        .I1(\subdrp_addr_adc0_reg_n_0_[3] ),
        .I2(subdrp_adc0_reg_n_0),
        .I3(const_sm_state_adc0[2]),
        .O(\adc0_drpaddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0330123002343030)) 
    \adc0_drpaddr[3]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \adc0_drpaddr[4]_i_1 
       (.I0(p_2_in[4]),
        .I1(const_sm_state_adc0[2]),
        .I2(subdrp_adc0_reg_n_0),
        .O(\adc0_drpaddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h672046226266666C)) 
    \adc0_drpaddr[4]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[3] ),
        .O(p_2_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \adc0_drpaddr[5]_i_1 
       (.I0(subdrp_adc0_reg_n_0),
        .I1(const_sm_state_adc0[2]),
        .I2(p_2_in[5]),
        .O(\adc0_drpaddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5444000000000000)) 
    \adc0_drpaddr[5]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[5] ),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0_reg_n_0_[4] ),
        .O(p_2_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \adc0_drpaddr[6]_i_1 
       (.I0(subdrp_adc0_reg_n_0),
        .I1(const_sm_state_adc0[2]),
        .I2(p_2_in[6]),
        .O(\adc0_drpaddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7660440004444446)) 
    \adc0_drpaddr[6]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[3] ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_drpaddr[8]_i_1 
       (.I0(const_sm_state_adc0[2]),
        .I1(\slice_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpaddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_drpaddr[9]_i_1 
       (.I0(\slice_index_adc0_reg_n_0_[1] ),
        .I1(const_sm_state_adc0[2]),
        .O(\adc0_drpaddr[9]_i_1_n_0 ));
  FDRE \adc0_drpaddr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[0]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [0]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[10] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[10]_i_2_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [9]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[1]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [1]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[2]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [2]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[3]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [3]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[4]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [4]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[5]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [5]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[6]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [6]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[8] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[8]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [7]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[9] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[9]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [8]),
        .R(reset_const_i));
  LUT6 #(
    .INIT(64'hFF20202000000000)) 
    \adc0_drpdi[0]_i_1 
       (.I0(p_2_in[0]),
        .I1(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I2(subdrp_adc0_reg_n_0),
        .I3(\adc0_drpdi[0]_i_2_n_0 ),
        .I4(\adc0_drpdi[15]_i_2_n_0 ),
        .I5(\adc0_drpdi[12]_i_2_n_0 ),
        .O(\adc0_drpdi[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h121712020332327C)) 
    \adc0_drpdi[0]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[0] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[2] ),
        .O(\adc0_drpdi[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000F0000000F000)) 
    \adc0_drpdi[10]_i_1 
       (.I0(subdrp_adc0_reg_n_0),
        .I1(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I2(\adc0_drpdi[10]_i_2_n_0 ),
        .I3(\adc0_drpdi[12]_i_2_n_0 ),
        .I4(\adc0_drpdi[10]_i_3_n_0 ),
        .I5(\adc0_drpdi[10]_i_4_n_0 ),
        .O(adc0_drpdi0_in[10]));
  LUT6 #(
    .INIT(64'h0005050505050535)) 
    \adc0_drpdi[10]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[0] ),
        .I2(\data_index_adc0_reg_n_0_[5] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[3] ),
        .O(\adc0_drpdi[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \adc0_drpdi[10]_i_3 
       (.I0(subdrp_adc0_reg_n_0),
        .I1(\adc0_drpdi[11]_i_4_n_0 ),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0_reg_n_0_[0] ),
        .I4(\adc0_drpdi[11]_i_5_n_0 ),
        .O(\adc0_drpdi[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8880)) 
    \adc0_drpdi[10]_i_4 
       (.I0(\data_index_adc0_reg_n_0_[2] ),
        .I1(\data_index_adc0_reg_n_0_[3] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\adc0_drpdi[10]_i_5_n_0 ),
        .I5(\adc0_drpdi[11]_i_4_n_0 ),
        .O(\adc0_drpdi[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \adc0_drpdi[10]_i_5 
       (.I0(\data_index_adc0_reg_n_0_[6] ),
        .I1(\data_index_adc0_reg_n_0_[4] ),
        .I2(\adc0_drpdi[10]_i_4_0 ),
        .I3(\data_index_adc0_reg_n_0_[5] ),
        .O(\adc0_drpdi[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \adc0_drpdi[11]_i_1 
       (.I0(const_sm_state_adc0[2]),
        .I1(\signal_high_adc0_reg_n_0_[0] ),
        .I2(\adc0_drpdi[11]_i_2_n_0 ),
        .I3(\adc0_drpdi[11]_i_3_n_0 ),
        .I4(\adc0_drpdi[15]_i_2_n_0 ),
        .O(\adc0_drpdi[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \adc0_drpdi[11]_i_2 
       (.I0(subdrp_adc0_reg_n_0),
        .I1(\adc0_drpdi[11]_i_4_n_0 ),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0_reg_n_0_[0] ),
        .I4(\adc0_drpdi[11]_i_5_n_0 ),
        .O(\adc0_drpdi[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1100000620000000)) 
    \adc0_drpdi[11]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[0] ),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(\adc0_drpdi[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \adc0_drpdi[11]_i_4 
       (.I0(\data_index_adc0_reg_n_0_[8] ),
        .I1(\data_index_adc0_reg_n_0_[9] ),
        .I2(\data_index_adc0_reg_n_0_[7] ),
        .I3(\data_index_adc0_reg_n_0_[10] ),
        .O(\adc0_drpdi[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \adc0_drpdi[11]_i_5 
       (.I0(\data_index_adc0_reg_n_0_[6] ),
        .I1(\data_index_adc0_reg_n_0_[4] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[5] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .O(\adc0_drpdi[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8088800080008000)) 
    \adc0_drpdi[12]_i_1 
       (.I0(\adc0_drpdi[15]_i_2_n_0 ),
        .I1(\adc0_drpdi[12]_i_2_n_0 ),
        .I2(\adc0_drpdi[15]_i_3_n_0 ),
        .I3(\data_index_adc0_reg_n_0_[4] ),
        .I4(\adc0_drpdi[12]_i_3_n_0 ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(adc0_drpdi0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc0_drpdi[12]_i_2 
       (.I0(const_sm_state_adc0[2]),
        .I1(const_sm_state_adc0[1]),
        .O(\adc0_drpdi[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h9800)) 
    \adc0_drpdi[12]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[3] ),
        .I1(\data_index_adc0_reg_n_0_[1] ),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \adc0_drpdi[13]_i_1 
       (.I0(\adc0_drpdi[15]_i_2_n_0 ),
        .I1(const_sm_state_adc0[2]),
        .I2(\data_index_adc0_reg_n_0_[5] ),
        .I3(\adc0_drpdi[13]_i_2_n_0 ),
        .I4(\data_index_adc0_reg_n_0_[4] ),
        .O(adc0_drpdi0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \adc0_drpdi[13]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[0] ),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[1] ),
        .I3(\data_index_adc0_reg_n_0_[3] ),
        .O(\adc0_drpdi[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \adc0_drpdi[15]_i_1 
       (.I0(\adc0_drpdi[15]_i_2_n_0 ),
        .I1(const_sm_state_adc0[2]),
        .I2(\adc0_drpdi[15]_i_3_n_0 ),
        .I3(\data_index_adc0_reg_n_0_[4] ),
        .O(adc0_drpdi0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \adc0_drpdi[15]_i_2 
       (.I0(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I1(subdrp_adc0_reg_n_0),
        .I2(\adc0_drpdi[10]_i_3_n_0 ),
        .O(\adc0_drpdi[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h10000002)) 
    \adc0_drpdi[15]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[5] ),
        .I1(\data_index_adc0_reg_n_0_[0] ),
        .I2(\data_index_adc0_reg_n_0_[1] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .O(\adc0_drpdi[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc0_drpdi[1]_i_1 
       (.I0(const_sm_state_adc0[2]),
        .I1(\adc0_drpdi[1]_i_2_n_0 ),
        .O(adc0_drpdi0_in[1]));
  LUT6 #(
    .INIT(64'h33F351F3FFFF55FF)) 
    \adc0_drpdi[1]_i_2 
       (.I0(p_2_in[1]),
        .I1(\adc0_drpdi[1]_i_3_n_0 ),
        .I2(\adc0_drpdi[4]_i_4_n_0 ),
        .I3(subdrp_adc0_reg_n_0),
        .I4(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I5(\adc0_drpdi[15]_i_2_n_0 ),
        .O(\adc0_drpdi[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h013333220262336C)) 
    \adc0_drpdi[1]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[1] ),
        .I3(\data_index_adc0_reg_n_0_[3] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8C888C8C8C888888)) 
    \adc0_drpdi[2]_i_1 
       (.I0(\adc0_drpdi[2]_i_2_n_0 ),
        .I1(\adc0_drpdi[12]_i_2_n_0 ),
        .I2(subdrp_adc0_reg_n_0),
        .I3(\mu_adc0_reg_n_0_[1] ),
        .I4(\adc0_drpdi[4]_i_4_n_0 ),
        .I5(\adc0_drpdi[2]_i_3_n_0 ),
        .O(adc0_drpdi0_in[2]));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \adc0_drpdi[2]_i_2 
       (.I0(\adc0_drpdi[11]_i_2_n_0 ),
        .I1(subdrp_adc0_reg_n_0),
        .I2(\adc0_drpdi[2]_i_3_n_0 ),
        .I3(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I4(p_2_in[2]),
        .O(\adc0_drpdi[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4456521226266268)) 
    \adc0_drpdi[2]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0_reg_n_0_[0] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[3] ),
        .O(\adc0_drpdi[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8C888C8C8C888888)) 
    \adc0_drpdi[3]_i_1 
       (.I0(\adc0_drpdi[3]_i_2_n_0 ),
        .I1(\adc0_drpdi[12]_i_2_n_0 ),
        .I2(subdrp_adc0_reg_n_0),
        .I3(\mu_adc0_reg_n_0_[2] ),
        .I4(\adc0_drpdi[4]_i_4_n_0 ),
        .I5(\adc0_drpdi[3]_i_3_n_0 ),
        .O(adc0_drpdi0_in[3]));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \adc0_drpdi[3]_i_2 
       (.I0(\adc0_drpdi[11]_i_2_n_0 ),
        .I1(subdrp_adc0_reg_n_0),
        .I2(\adc0_drpdi[3]_i_3_n_0 ),
        .I3(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I4(p_2_in[3]),
        .O(\adc0_drpdi[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4257473742026228)) 
    \adc0_drpdi[3]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \adc0_drpdi[4]_i_1 
       (.I0(\adc0_drpdi[12]_i_2_n_0 ),
        .I1(\adc0_drpdi[4]_i_2_n_0 ),
        .I2(\adc0_drpdi[4]_i_3_n_0 ),
        .I3(\adc0_drpdi[4]_i_4_n_0 ),
        .I4(\mu_adc0_reg_n_0_[3] ),
        .I5(\adc0_drpdi[10]_i_3_n_0 ),
        .O(adc0_drpdi0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \adc0_drpdi[4]_i_2 
       (.I0(p_2_in[4]),
        .I1(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I2(\adc0_drpdi[4]_i_3_n_0 ),
        .I3(subdrp_adc0_reg_n_0),
        .O(\adc0_drpdi[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0222122203222279)) 
    \adc0_drpdi[4]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0_reg_n_0_[3] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \adc0_drpdi[4]_i_4 
       (.I0(\adc0_drpdi[11]_i_5_n_0 ),
        .I1(\data_index_adc0_reg_n_0_[8] ),
        .I2(\data_index_adc0_reg_n_0_[9] ),
        .I3(\data_index_adc0_reg_n_0_[7] ),
        .I4(\data_index_adc0_reg_n_0_[10] ),
        .I5(\data_index_adc0_reg_n_0_[2] ),
        .O(\adc0_drpdi[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8A0080)) 
    \adc0_drpdi[5]_i_1 
       (.I0(\adc0_drpdi[12]_i_2_n_0 ),
        .I1(p_2_in[5]),
        .I2(subdrp_adc0_reg_n_0),
        .I3(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I4(\adc0_drpdi[5]_i_2_n_0 ),
        .I5(\adc0_drpdi[11]_i_2_n_0 ),
        .O(adc0_drpdi0_in[5]));
  LUT6 #(
    .INIT(64'h0422663312372239)) 
    \adc0_drpdi[5]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[3] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[1] ),
        .O(\adc0_drpdi[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF20202000000000)) 
    \adc0_drpdi[6]_i_1 
       (.I0(p_2_in[6]),
        .I1(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I2(subdrp_adc0_reg_n_0),
        .I3(\adc0_drpdi[6]_i_2_n_0 ),
        .I4(\adc0_drpdi[15]_i_2_n_0 ),
        .I5(\adc0_drpdi[12]_i_2_n_0 ),
        .O(\adc0_drpdi[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000002226AABB9)) 
    \adc0_drpdi[6]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(\adc0_drpdi[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hD0D0D000)) 
    \adc0_drpdi[7]_i_1 
       (.I0(subdrp_adc0_reg_n_0),
        .I1(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I2(const_sm_state_adc0[2]),
        .I3(\adc0_drpdi[11]_i_2_n_0 ),
        .I4(\adc0_drpdi[7]_i_2_n_0 ),
        .O(adc0_drpdi0_in[7]));
  LUT6 #(
    .INIT(64'h0406102222622228)) 
    \adc0_drpdi[7]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[3] ),
        .O(\adc0_drpdi[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \adc0_drpdi[8]_i_1 
       (.I0(\adc0_drpdi[15]_i_2_n_0 ),
        .I1(const_sm_state_adc0[2]),
        .I2(\adc0_drpdi[8]_i_2_n_0 ),
        .O(adc0_drpdi0_in[8]));
  LUT6 #(
    .INIT(64'h40074D0505450525)) 
    \adc0_drpdi[8]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[0] ),
        .I2(\data_index_adc0_reg_n_0_[5] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[3] ),
        .O(\adc0_drpdi[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \adc0_drpdi[9]_i_1 
       (.I0(\adc0_drpdi[15]_i_2_n_0 ),
        .I1(const_sm_state_adc0[2]),
        .I2(\adc0_drpdi[9]_i_2_n_0 ),
        .O(adc0_drpdi0_in[9]));
  LUT6 #(
    .INIT(64'h020010000000000E)) 
    \adc0_drpdi[9]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[3] ),
        .O(\adc0_drpdi[9]_i_2_n_0 ));
  FDRE \adc0_drpdi_reg[0] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpdi[0]_i_1_n_0 ),
        .Q(\adc0_drpdi_reg[15]_0 [0]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[10] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[10]),
        .Q(\adc0_drpdi_reg[15]_0 [10]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[11] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpdi[11]_i_1_n_0 ),
        .Q(\adc0_drpdi_reg[15]_0 [11]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[12] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[12]),
        .Q(\adc0_drpdi_reg[15]_0 [12]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[13] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[13]),
        .Q(\adc0_drpdi_reg[15]_0 [13]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[15] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[15]),
        .Q(\adc0_drpdi_reg[15]_0 [14]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[1] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[1]),
        .Q(\adc0_drpdi_reg[15]_0 [1]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[2] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[2]),
        .Q(\adc0_drpdi_reg[15]_0 [2]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[3] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[3]),
        .Q(\adc0_drpdi_reg[15]_0 [3]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[4] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[4]),
        .Q(\adc0_drpdi_reg[15]_0 [4]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[5] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[5]),
        .Q(\adc0_drpdi_reg[15]_0 [5]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[6] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpdi[6]_i_1_n_0 ),
        .Q(\adc0_drpdi_reg[15]_0 [6]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[7] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[7]),
        .Q(\adc0_drpdi_reg[15]_0 [7]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[8] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[8]),
        .Q(\adc0_drpdi_reg[15]_0 [8]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[9] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[9]),
        .Q(\adc0_drpdi_reg[15]_0 [9]),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hEFFA0010)) 
    adc0_drpen_i_1
       (.I0(const_sm_state_adc0[1]),
        .I1(adc0_sm_reset_i_0),
        .I2(const_sm_state_adc0[2]),
        .I3(Q),
        .I4(adc0_drpen_const),
        .O(adc0_drpen_i_1_n_0));
  FDRE adc0_drpen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_drpen_i_1_n_0),
        .Q(adc0_drpen_const),
        .R(reset_const_i));
  FDRE adc0_start_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_cal_start),
        .Q(adc0_start_r),
        .R(reset_const_i));
  LUT6 #(
    .INIT(64'h0000000010551010)) 
    adc0_start_rising_held_i_1
       (.I0(adc0_sm_reset_i_0),
        .I1(adc0_start_r),
        .I2(adc0_cal_start),
        .I3(drp_req_adc0_reg_0),
        .I4(adc0_start_rising_held),
        .I5(reset_const_i),
        .O(adc0_start_rising_held_i_1_n_0));
  FDRE adc0_start_rising_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_start_rising_held_i_1_n_0),
        .Q(adc0_start_rising_held),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000F880000)) 
    \data_index_adc0[0]_i_1 
       (.I0(\data_index_adc0_reg[5]_0 [1]),
        .I1(\data_index_adc0_reg[5]_0 [0]),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(const_sm_state_adc0[2]),
        .I4(Q),
        .I5(const_sm_state_adc0[1]),
        .O(data_index_adc0[0]));
  LUT5 #(
    .INIT(32'hAABFAAAA)) 
    \data_index_adc0[10]_i_1 
       (.I0(\slice_enables_adc0[3]_i_1_n_0 ),
        .I1(subdrp_adc0_reg_n_0),
        .I2(\slice_index_adc0[2]_i_6_n_0 ),
        .I3(\data_index_adc0[10]_i_3_n_0 ),
        .I4(\data_index_adc0[10]_i_4_n_0 ),
        .O(\data_index_adc0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h04404040)) 
    \data_index_adc0[10]_i_2 
       (.I0(const_sm_state_adc0[1]),
        .I1(const_sm_state_adc0[2]),
        .I2(\data_index_adc0_reg_n_0_[10] ),
        .I3(\data_index_adc0_reg_n_0_[9] ),
        .I4(\data_index_adc0[10]_i_5_n_0 ),
        .O(\data_index_adc0[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF07FFFFFFFFFF)) 
    \data_index_adc0[10]_i_3 
       (.I0(\slice_index_adc0_reg_n_0_[0] ),
        .I1(\slice_index_adc0_reg_n_0_[1] ),
        .I2(\slice_index_adc0_reg_n_0_[2] ),
        .I3(Q),
        .I4(const_sm_state_adc0[1]),
        .I5(\slice_index_adc0_reg[2]_i_5_n_2 ),
        .O(\data_index_adc0[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h008A)) 
    \data_index_adc0[10]_i_4 
       (.I0(const_sm_state_adc0[2]),
        .I1(adc0_drprdy_const),
        .I2(\FSM_sequential_const_sm_state_adc0[0]_i_2_n_0 ),
        .I3(adc0_sm_reset_i_0),
        .O(\data_index_adc0[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \data_index_adc0[10]_i_5 
       (.I0(\data_index_adc0_reg_n_0_[8] ),
        .I1(\data_index_adc0_reg_n_0_[7] ),
        .I2(\data_index_adc0[8]_i_2_n_0 ),
        .I3(\data_index_adc0_reg_n_0_[6] ),
        .O(\data_index_adc0[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h06F6F60600000000)) 
    \data_index_adc0[1]_i_1 
       (.I0(\data_index_adc0_reg[5]_0 [0]),
        .I1(\data_index_adc0_reg[5]_0 [1]),
        .I2(const_sm_state_adc0[2]),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[0] ),
        .I5(\data_index_adc0[5]_i_2_n_0 ),
        .O(\data_index_adc0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAA22208888000)) 
    \data_index_adc0[2]_i_1 
       (.I0(\data_index_adc0[5]_i_2_n_0 ),
        .I1(const_sm_state_adc0[2]),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg[5]_0 [0]),
        .O(data_index_adc0[2]));
  LUT6 #(
    .INIT(64'hEE2E22E200000000)) 
    \data_index_adc0[3]_i_1 
       (.I0(\data_index_adc0_reg[5]_0 [1]),
        .I1(const_sm_state_adc0[2]),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0[4]_i_2_n_0 ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0[5]_i_2_n_0 ),
        .O(\data_index_adc0[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4040404004404040)) 
    \data_index_adc0[4]_i_1 
       (.I0(const_sm_state_adc0[1]),
        .I1(const_sm_state_adc0[2]),
        .I2(\data_index_adc0_reg_n_0_[4] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0[4]_i_2_n_0 ),
        .O(\data_index_adc0[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \data_index_adc0[4]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[0] ),
        .I1(\data_index_adc0_reg_n_0_[1] ),
        .O(\data_index_adc0[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA800A800A8AAA8)) 
    \data_index_adc0[5]_i_1 
       (.I0(\data_index_adc0[5]_i_2_n_0 ),
        .I1(\data_index_adc0_reg[5]_0 [0]),
        .I2(\data_index_adc0_reg[5]_0 [1]),
        .I3(const_sm_state_adc0[2]),
        .I4(\data_index_adc0[5]_i_3_n_0 ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(data_index_adc0[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_index_adc0[5]_i_2 
       (.I0(Q),
        .I1(const_sm_state_adc0[1]),
        .O(\data_index_adc0[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \data_index_adc0[5]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[2] ),
        .I1(\data_index_adc0_reg_n_0_[3] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[4] ),
        .O(\data_index_adc0[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \data_index_adc0[6]_i_1 
       (.I0(const_sm_state_adc0[1]),
        .I1(const_sm_state_adc0[2]),
        .I2(\data_index_adc0_reg_n_0_[6] ),
        .I3(\data_index_adc0[8]_i_2_n_0 ),
        .O(\data_index_adc0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h40400440)) 
    \data_index_adc0[7]_i_1 
       (.I0(const_sm_state_adc0[1]),
        .I1(const_sm_state_adc0[2]),
        .I2(\data_index_adc0_reg_n_0_[7] ),
        .I3(\data_index_adc0_reg_n_0_[6] ),
        .I4(\data_index_adc0[8]_i_2_n_0 ),
        .O(\data_index_adc0[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4040044040404040)) 
    \data_index_adc0[8]_i_1 
       (.I0(const_sm_state_adc0[1]),
        .I1(const_sm_state_adc0[2]),
        .I2(\data_index_adc0_reg_n_0_[8] ),
        .I3(\data_index_adc0_reg_n_0_[7] ),
        .I4(\data_index_adc0[8]_i_2_n_0 ),
        .I5(\data_index_adc0_reg_n_0_[6] ),
        .O(\data_index_adc0[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \data_index_adc0[8]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[1] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[3] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(\data_index_adc0[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4004404040404040)) 
    \data_index_adc0[9]_i_1 
       (.I0(const_sm_state_adc0[1]),
        .I1(const_sm_state_adc0[2]),
        .I2(\data_index_adc0_reg_n_0_[9] ),
        .I3(\data_index_adc0[9]_i_2_n_0 ),
        .I4(\data_index_adc0_reg_n_0_[7] ),
        .I5(\data_index_adc0_reg_n_0_[8] ),
        .O(\data_index_adc0[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \data_index_adc0[9]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[5] ),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0[4]_i_2_n_0 ),
        .I4(\data_index_adc0_reg_n_0_[4] ),
        .I5(\data_index_adc0_reg_n_0_[6] ),
        .O(\data_index_adc0[9]_i_2_n_0 ));
  FDRE \data_index_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(data_index_adc0[0]),
        .Q(\data_index_adc0_reg_n_0_[0] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(\data_index_adc0[10]_i_2_n_0 ),
        .Q(\data_index_adc0_reg_n_0_[10] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(\data_index_adc0[1]_i_1_n_0 ),
        .Q(\data_index_adc0_reg_n_0_[1] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(data_index_adc0[2]),
        .Q(\data_index_adc0_reg_n_0_[2] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(\data_index_adc0[3]_i_1_n_0 ),
        .Q(\data_index_adc0_reg_n_0_[3] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(\data_index_adc0[4]_i_1_n_0 ),
        .Q(\data_index_adc0_reg_n_0_[4] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(data_index_adc0[5]),
        .Q(\data_index_adc0_reg_n_0_[5] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(\data_index_adc0[6]_i_1_n_0 ),
        .Q(\data_index_adc0_reg_n_0_[6] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(\data_index_adc0[7]_i_1_n_0 ),
        .Q(\data_index_adc0_reg_n_0_[7] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(\data_index_adc0[8]_i_1_n_0 ),
        .Q(\data_index_adc0_reg_n_0_[8] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(\data_index_adc0[9]_i_1_n_0 ),
        .Q(\data_index_adc0_reg_n_0_[9] ),
        .R(reset_const_i));
  LUT5 #(
    .INIT(32'h00001101)) 
    \data_stop_adc0[4]_i_1 
       (.I0(const_sm_state_adc0[1]),
        .I1(const_sm_state_adc0[2]),
        .I2(Q),
        .I3(adc0_start_rising_held),
        .I4(reset_const_i),
        .O(\data_stop_adc0[4]_i_1_n_0 ));
  FDRE \data_stop_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\data_stop_adc0[4]_i_1_n_0 ),
        .D(\data_stop_adc0_reg[4]_0 [0]),
        .Q(\data_stop_adc0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_stop_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\data_stop_adc0[4]_i_1_n_0 ),
        .D(\data_stop_adc0_reg[4]_0 [1]),
        .Q(\data_stop_adc0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_stop_adc0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\data_stop_adc0[4]_i_1_n_0 ),
        .D(\data_stop_adc0_reg[4]_0 [2]),
        .Q(\data_stop_adc0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_stop_adc0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\data_stop_adc0[4]_i_1_n_0 ),
        .D(\data_stop_adc0_reg[4]_0 [3]),
        .Q(\data_stop_adc0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE drp_gnt_adc0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(const_gnt_adc0),
        .Q(drp_gnt_adc0_r),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    drp_req_adc0_i_1__0
       (.I0(adc0_start_rising_held),
        .I1(Q),
        .O(drp_req_adc0_i_1__0_n_0));
  FDRE drp_req_adc0_reg
       (.C(s_axi_aclk),
        .CE(\slice_enables_adc0[3]_i_1_n_0 ),
        .D(drp_req_adc0_i_1__0_n_0),
        .Q(drp_req_adc0_reg_0),
        .R(reset_const_i));
  LUT6 #(
    .INIT(64'h0000100011111111)) 
    \mu_adc0[3]_i_1 
       (.I0(const_sm_state_adc0[1]),
        .I1(const_sm_state_adc0[2]),
        .I2(adc0_start_rising_held),
        .I3(\data_index_adc0_reg[5]_0 [1]),
        .I4(\data_index_adc0_reg[5]_0 [0]),
        .I5(Q),
        .O(\mu_adc0[3]_i_1_n_0 ));
  FDRE \mu_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\mu_adc0[3]_i_1_n_0 ),
        .D(\mu_adc0_reg[3]_0 [0]),
        .Q(\mu_adc0_reg_n_0_[1] ),
        .R(reset_const_i));
  FDRE \mu_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\mu_adc0[3]_i_1_n_0 ),
        .D(\mu_adc0_reg[3]_0 [1]),
        .Q(\mu_adc0_reg_n_0_[2] ),
        .R(reset_const_i));
  FDRE \mu_adc0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\mu_adc0[3]_i_1_n_0 ),
        .D(\mu_adc0_reg[3]_0 [2]),
        .Q(\mu_adc0_reg_n_0_[3] ),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \signal_high_adc0[0]_i_1 
       (.I0(const_sm_state_adc0[2]),
        .I1(adc0_start_rising_held),
        .I2(const_sm_state_adc0[1]),
        .I3(Q),
        .I4(\signal_high_adc0_reg_n_0_[0] ),
        .O(\signal_high_adc0[0]_i_1_n_0 ));
  FDSE \signal_high_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\signal_high_adc0[0]_i_1_n_0 ),
        .Q(\signal_high_adc0_reg_n_0_[0] ),
        .S(reset_const_i));
  LUT4 #(
    .INIT(16'h000B)) 
    \slice_enables_adc0[3]_i_1 
       (.I0(adc0_start_rising_held),
        .I1(Q),
        .I2(const_sm_state_adc0[2]),
        .I3(const_sm_state_adc0[1]),
        .O(\slice_enables_adc0[3]_i_1_n_0 ));
  FDRE \slice_enables_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slice_enables_adc0[3]_i_1_n_0 ),
        .D(D[0]),
        .Q(\slice_enables_adc0_reg_n_0_[0] ),
        .R(reset_const_i));
  FDRE \slice_enables_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slice_enables_adc0[3]_i_1_n_0 ),
        .D(D[1]),
        .Q(\slice_enables_adc0_reg_n_0_[1] ),
        .R(reset_const_i));
  FDRE \slice_enables_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slice_enables_adc0[3]_i_1_n_0 ),
        .D(D[2]),
        .Q(\slice_enables_adc0_reg_n_0_[2] ),
        .R(reset_const_i));
  FDRE \slice_enables_adc0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slice_enables_adc0[3]_i_1_n_0 ),
        .D(D[3]),
        .Q(\slice_enables_adc0_reg_n_0_[3] ),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00000070)) 
    \slice_index_adc0[0]_i_1 
       (.I0(\slice_index_adc0_reg[2]_i_5_n_2 ),
        .I1(\slice_index_adc0_reg_n_0_[2] ),
        .I2(const_sm_state_adc0[2]),
        .I3(const_sm_state_adc0[1]),
        .I4(\slice_index_adc0_reg_n_0_[0] ),
        .O(slice_index_adc0[0]));
  LUT6 #(
    .INIT(64'h0000007000700000)) 
    \slice_index_adc0[1]_i_1 
       (.I0(\slice_index_adc0_reg[2]_i_5_n_2 ),
        .I1(\slice_index_adc0_reg_n_0_[2] ),
        .I2(const_sm_state_adc0[2]),
        .I3(const_sm_state_adc0[1]),
        .I4(\slice_index_adc0_reg_n_0_[1] ),
        .I5(\slice_index_adc0_reg_n_0_[0] ),
        .O(slice_index_adc0[1]));
  LUT6 #(
    .INIT(64'hAAABABABABABABAB)) 
    \slice_index_adc0[2]_i_1 
       (.I0(\slice_index_adc0[2]_i_3_n_0 ),
        .I1(\slice_index_adc0[2]_i_4_n_0 ),
        .I2(\FSM_sequential_const_sm_state_adc0[1]_i_2_n_0 ),
        .I3(\slice_index_adc0_reg[2]_i_5_n_2 ),
        .I4(subdrp_adc0_reg_n_0),
        .I5(\slice_index_adc0[2]_i_6_n_0 ),
        .O(\slice_index_adc0[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \slice_index_adc0[2]_i_10 
       (.I0(\data_index_adc0_reg_n_0_[10] ),
        .O(\slice_index_adc0[2]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slice_index_adc0[2]_i_11 
       (.I0(\data_index_adc0_reg_n_0_[9] ),
        .I1(\data_index_adc0_reg_n_0_[8] ),
        .O(\slice_index_adc0[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slice_index_adc0[2]_i_12 
       (.I0(\data_index_adc0_reg_n_0_[7] ),
        .I1(\data_index_adc0_reg_n_0_[6] ),
        .O(\slice_index_adc0[2]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \slice_index_adc0[2]_i_13 
       (.I0(\data_index_adc0_reg_n_0_[5] ),
        .I1(\data_index_adc0_reg_n_0_[4] ),
        .I2(\data_stop_adc0_reg_n_0_[4] ),
        .O(\slice_index_adc0[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slice_index_adc0[2]_i_14 
       (.I0(\data_index_adc0_reg_n_0_[3] ),
        .I1(\data_stop_adc0_reg_n_0_[3] ),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_stop_adc0_reg_n_0_[2] ),
        .O(\slice_index_adc0[2]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \slice_index_adc0[2]_i_15 
       (.I0(\data_index_adc0_reg_n_0_[1] ),
        .I1(\data_index_adc0_reg_n_0_[0] ),
        .I2(\data_stop_adc0_reg_n_0_[0] ),
        .O(\slice_index_adc0[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0004040004000400)) 
    \slice_index_adc0[2]_i_2 
       (.I0(\slice_index_adc0_reg[2]_i_5_n_2 ),
        .I1(const_sm_state_adc0[2]),
        .I2(const_sm_state_adc0[1]),
        .I3(\slice_index_adc0_reg_n_0_[2] ),
        .I4(\slice_index_adc0_reg_n_0_[1] ),
        .I5(\slice_index_adc0_reg_n_0_[0] ),
        .O(slice_index_adc0[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \slice_index_adc0[2]_i_3 
       (.I0(Q),
        .I1(const_sm_state_adc0[2]),
        .I2(const_sm_state_adc0[1]),
        .O(\slice_index_adc0[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    \slice_index_adc0[2]_i_4 
       (.I0(adc0_sm_reset_i_0),
        .I1(\FSM_sequential_const_sm_state_adc0[0]_i_2_n_0 ),
        .I2(adc0_drprdy_const),
        .I3(const_sm_state_adc0[2]),
        .I4(const_sm_state_adc0[1]),
        .I5(Q),
        .O(\slice_index_adc0[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \slice_index_adc0[2]_i_6 
       (.I0(\subdrp_index_adc0_reg_n_0_[1] ),
        .I1(\subdrp_index_adc0_reg_n_0_[2] ),
        .I2(\subdrp_index_adc0_reg_n_0_[0] ),
        .O(\slice_index_adc0[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \slice_index_adc0[2]_i_7 
       (.I0(\data_index_adc0_reg_n_0_[5] ),
        .I1(\data_stop_adc0_reg_n_0_[4] ),
        .I2(\data_index_adc0_reg_n_0_[4] ),
        .O(\slice_index_adc0[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \slice_index_adc0[2]_i_8 
       (.I0(\data_stop_adc0_reg_n_0_[3] ),
        .I1(\data_index_adc0_reg_n_0_[3] ),
        .I2(\data_stop_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .O(\slice_index_adc0[2]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \slice_index_adc0[2]_i_9 
       (.I0(\data_stop_adc0_reg_n_0_[0] ),
        .I1(\data_index_adc0_reg_n_0_[1] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .O(\slice_index_adc0[2]_i_9_n_0 ));
  FDRE \slice_index_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slice_index_adc0[2]_i_1_n_0 ),
        .D(slice_index_adc0[0]),
        .Q(\slice_index_adc0_reg_n_0_[0] ),
        .R(reset_const_i));
  FDRE \slice_index_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slice_index_adc0[2]_i_1_n_0 ),
        .D(slice_index_adc0[1]),
        .Q(\slice_index_adc0_reg_n_0_[1] ),
        .R(reset_const_i));
  FDRE \slice_index_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slice_index_adc0[2]_i_1_n_0 ),
        .D(slice_index_adc0[2]),
        .Q(\slice_index_adc0_reg_n_0_[2] ),
        .R(reset_const_i));
  CARRY8 \slice_index_adc0_reg[2]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_slice_index_adc0_reg[2]_i_5_CO_UNCONNECTED [7:6],\slice_index_adc0_reg[2]_i_5_n_2 ,\slice_index_adc0_reg[2]_i_5_n_3 ,\slice_index_adc0_reg[2]_i_5_n_4 ,\slice_index_adc0_reg[2]_i_5_n_5 ,\slice_index_adc0_reg[2]_i_5_n_6 ,\slice_index_adc0_reg[2]_i_5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\slice_index_adc0[2]_i_7_n_0 ,\slice_index_adc0[2]_i_8_n_0 ,\slice_index_adc0[2]_i_9_n_0 }),
        .O(\NLW_slice_index_adc0_reg[2]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\slice_index_adc0[2]_i_10_n_0 ,\slice_index_adc0[2]_i_11_n_0 ,\slice_index_adc0[2]_i_12_n_0 ,\slice_index_adc0[2]_i_13_n_0 ,\slice_index_adc0[2]_i_14_n_0 ,\slice_index_adc0[2]_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    subdrp_adc0_i_1
       (.I0(const_sm_state_adc0[1]),
        .I1(p_0_in),
        .O(subdrp_adc0_i_1_n_0));
  FDRE subdrp_adc0_reg
       (.C(s_axi_aclk),
        .CE(\subdrp_addr_adc0[3]_i_1_n_0 ),
        .D(subdrp_adc0_i_1_n_0),
        .Q(subdrp_adc0_reg_n_0),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \subdrp_addr_adc0[0]_i_1 
       (.I0(p_0_in),
        .I1(const_sm_state_adc0[1]),
        .I2(\subdrp_index_adc0_reg_n_0_[0] ),
        .O(\subdrp_addr_adc0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \subdrp_addr_adc0[1]_i_1 
       (.I0(p_0_in),
        .I1(\subdrp_index_adc0_reg_n_0_[1] ),
        .I2(const_sm_state_adc0[1]),
        .O(\subdrp_addr_adc0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hD7FF)) 
    \subdrp_addr_adc0[2]_i_1 
       (.I0(p_0_in),
        .I1(\subdrp_index_adc0_reg_n_0_[2] ),
        .I2(\subdrp_index_adc0_reg_n_0_[1] ),
        .I3(const_sm_state_adc0[1]),
        .O(\subdrp_addr_adc0[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0403)) 
    \subdrp_addr_adc0[3]_i_1 
       (.I0(adc0_sm_reset_i_0),
        .I1(const_sm_state_adc0[1]),
        .I2(const_sm_state_adc0[2]),
        .I3(Q),
        .O(\subdrp_addr_adc0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \subdrp_addr_adc0[3]_i_2 
       (.I0(const_sm_state_adc0[1]),
        .I1(p_0_in),
        .I2(\subdrp_index_adc0_reg_n_0_[2] ),
        .I3(\subdrp_index_adc0_reg_n_0_[1] ),
        .O(\subdrp_addr_adc0[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0440014277FF7FFF)) 
    \subdrp_addr_adc0[3]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[1] ),
        .I3(\data_index_adc0_reg_n_0_[3] ),
        .I4(\data_index_adc0_reg_n_0_[0] ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(p_0_in));
  FDRE \subdrp_addr_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\subdrp_addr_adc0[3]_i_1_n_0 ),
        .D(\subdrp_addr_adc0[0]_i_1_n_0 ),
        .Q(\subdrp_addr_adc0_reg_n_0_[0] ),
        .R(reset_const_i));
  FDSE \subdrp_addr_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\subdrp_addr_adc0[3]_i_1_n_0 ),
        .D(\subdrp_addr_adc0[1]_i_1_n_0 ),
        .Q(\subdrp_addr_adc0_reg_n_0_[1] ),
        .S(reset_const_i));
  FDSE \subdrp_addr_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\subdrp_addr_adc0[3]_i_1_n_0 ),
        .D(\subdrp_addr_adc0[2]_i_1_n_0 ),
        .Q(\subdrp_addr_adc0_reg_n_0_[2] ),
        .S(reset_const_i));
  FDRE \subdrp_addr_adc0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\subdrp_addr_adc0[3]_i_1_n_0 ),
        .D(\subdrp_addr_adc0[3]_i_2_n_0 ),
        .Q(\subdrp_addr_adc0_reg_n_0_[3] ),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \subdrp_index_adc0[0]_i_1 
       (.I0(const_sm_state_adc0[1]),
        .I1(const_sm_state_adc0[2]),
        .I2(\subdrp_index_adc0_reg_n_0_[0] ),
        .O(subdrp_index_adc0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    \subdrp_index_adc0[1]_i_1 
       (.I0(const_sm_state_adc0[1]),
        .I1(\subdrp_index_adc0_reg_n_0_[0] ),
        .I2(\subdrp_index_adc0_reg_n_0_[1] ),
        .I3(const_sm_state_adc0[2]),
        .O(\subdrp_index_adc0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010101010101)) 
    \subdrp_index_adc0[2]_i_1 
       (.I0(const_sm_state_adc0[1]),
        .I1(const_sm_state_adc0[2]),
        .I2(Q),
        .I3(\slice_index_adc0[2]_i_4_n_0 ),
        .I4(\slice_index_adc0_reg[2]_i_5_n_2 ),
        .I5(subdrp_adc0_reg_n_0),
        .O(\subdrp_index_adc0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h04404040)) 
    \subdrp_index_adc0[2]_i_2 
       (.I0(const_sm_state_adc0[1]),
        .I1(const_sm_state_adc0[2]),
        .I2(\subdrp_index_adc0_reg_n_0_[2] ),
        .I3(\subdrp_index_adc0_reg_n_0_[1] ),
        .I4(\subdrp_index_adc0_reg_n_0_[0] ),
        .O(\subdrp_index_adc0[2]_i_2_n_0 ));
  FDRE \subdrp_index_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\subdrp_index_adc0[2]_i_1_n_0 ),
        .D(subdrp_index_adc0),
        .Q(\subdrp_index_adc0_reg_n_0_[0] ),
        .R(reset_const_i));
  FDRE \subdrp_index_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\subdrp_index_adc0[2]_i_1_n_0 ),
        .D(\subdrp_index_adc0[1]_i_1_n_0 ),
        .Q(\subdrp_index_adc0_reg_n_0_[1] ),
        .R(reset_const_i));
  FDRE \subdrp_index_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\subdrp_index_adc0[2]_i_1_n_0 ),
        .D(\subdrp_index_adc0[2]_i_2_n_0 ),
        .Q(\subdrp_index_adc0_reg_n_0_[2] ),
        .R(reset_const_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_counter_f
   (s_axi_awvalid_0,
    cs_ce_ld_enable_i,
    \FSM_sequential_access_cs_reg[1] ,
    \FSM_sequential_access_cs_reg[1]_0 ,
    IP2Bus_RdAck,
    \bus2ip_addr_reg_reg[16] ,
    timeout_i,
    s_axi_arvalid,
    s_axi_awvalid,
    Q,
    s_axi_wvalid,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ,
    drp_RdAck_r,
    axi_RdAck,
    counter_en_reg,
    icount_out0_carry_0,
    s_axi_wready_reg_i_2,
    \icount_out_reg[12]_0 ,
    s_axi_aclk,
    \icount_out_reg[11]_0 );
  output s_axi_awvalid_0;
  output cs_ce_ld_enable_i;
  output \FSM_sequential_access_cs_reg[1] ;
  output \FSM_sequential_access_cs_reg[1]_0 ;
  output IP2Bus_RdAck;
  output \bus2ip_addr_reg_reg[16] ;
  output timeout_i;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input [2:0]Q;
  input s_axi_wvalid;
  input \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  input drp_RdAck_r;
  input axi_RdAck;
  input counter_en_reg;
  input icount_out0_carry_0;
  input [4:0]s_axi_wready_reg_i_2;
  input \icount_out_reg[12]_0 ;
  input s_axi_aclk;
  input \icount_out_reg[11]_0 ;

  wire \FSM_sequential_access_cs_reg[1] ;
  wire \FSM_sequential_access_cs_reg[1]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  wire IP2Bus_RdAck;
  wire [2:0]Q;
  wire axi_RdAck;
  wire \bus2ip_addr_reg_reg[16] ;
  wire counter_en_reg;
  wire cs_ce_ld_enable_i;
  wire drp_RdAck_r;
  wire icount_out0_carry_0;
  wire icount_out0_carry__0_i_1_n_0;
  wire icount_out0_carry__0_i_2_n_0;
  wire icount_out0_carry__0_i_3_n_0;
  wire icount_out0_carry__0_i_4_n_0;
  wire icount_out0_carry__0_n_12;
  wire icount_out0_carry__0_n_13;
  wire icount_out0_carry__0_n_14;
  wire icount_out0_carry__0_n_15;
  wire icount_out0_carry__0_n_5;
  wire icount_out0_carry__0_n_6;
  wire icount_out0_carry__0_n_7;
  wire icount_out0_carry_i_10_n_0;
  wire icount_out0_carry_i_11_n_0;
  wire icount_out0_carry_i_12_n_0;
  wire icount_out0_carry_i_1_n_0;
  wire icount_out0_carry_i_2_n_0;
  wire icount_out0_carry_i_3_n_0;
  wire icount_out0_carry_i_4_n_0;
  wire icount_out0_carry_i_5_n_0;
  wire icount_out0_carry_i_6_n_0;
  wire icount_out0_carry_i_7_n_0;
  wire icount_out0_carry_i_8_n_0;
  wire icount_out0_carry_i_9_n_0;
  wire icount_out0_carry_n_0;
  wire icount_out0_carry_n_1;
  wire icount_out0_carry_n_10;
  wire icount_out0_carry_n_11;
  wire icount_out0_carry_n_12;
  wire icount_out0_carry_n_13;
  wire icount_out0_carry_n_14;
  wire icount_out0_carry_n_15;
  wire icount_out0_carry_n_2;
  wire icount_out0_carry_n_3;
  wire icount_out0_carry_n_4;
  wire icount_out0_carry_n_5;
  wire icount_out0_carry_n_6;
  wire icount_out0_carry_n_7;
  wire icount_out0_carry_n_8;
  wire icount_out0_carry_n_9;
  wire \icount_out[12]_i_1_n_0 ;
  wire \icount_out_reg[11]_0 ;
  wire \icount_out_reg[12]_0 ;
  wire \icount_out_reg_n_0_[0] ;
  wire \icount_out_reg_n_0_[10] ;
  wire \icount_out_reg_n_0_[11] ;
  wire \icount_out_reg_n_0_[1] ;
  wire \icount_out_reg_n_0_[2] ;
  wire \icount_out_reg_n_0_[3] ;
  wire \icount_out_reg_n_0_[4] ;
  wire \icount_out_reg_n_0_[5] ;
  wire \icount_out_reg_n_0_[6] ;
  wire \icount_out_reg_n_0_[7] ;
  wire \icount_out_reg_n_0_[8] ;
  wire \icount_out_reg_n_0_[9] ;
  wire [12:0]p_1_in;
  wire s_axi_aclk;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_awvalid_0;
  wire [4:0]s_axi_wready_reg_i_2;
  wire s_axi_wvalid;
  wire timeout_i;
  wire [7:3]NLW_icount_out0_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_icount_out0_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_access_cs[2]_i_8 
       (.I0(axi_RdAck),
        .I1(drp_RdAck_r),
        .O(IP2Bus_RdAck));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h08080300)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2 
       (.I0(s_axi_wvalid),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s_axi_arvalid),
        .I4(Q[1]),
        .O(cs_ce_ld_enable_i));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h30C1)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_7 
       (.I0(s_axi_awvalid),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(s_axi_awvalid_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icount_out0_carry
       (.CI(\icount_out_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({icount_out0_carry_n_0,icount_out0_carry_n_1,icount_out0_carry_n_2,icount_out0_carry_n_3,icount_out0_carry_n_4,icount_out0_carry_n_5,icount_out0_carry_n_6,icount_out0_carry_n_7}),
        .DI({\icount_out_reg_n_0_[7] ,\icount_out_reg_n_0_[6] ,\icount_out_reg_n_0_[5] ,\icount_out_reg_n_0_[4] ,\icount_out_reg_n_0_[3] ,\icount_out_reg_n_0_[2] ,\icount_out_reg_n_0_[1] ,icount_out0_carry_i_1_n_0}),
        .O({icount_out0_carry_n_8,icount_out0_carry_n_9,icount_out0_carry_n_10,icount_out0_carry_n_11,icount_out0_carry_n_12,icount_out0_carry_n_13,icount_out0_carry_n_14,icount_out0_carry_n_15}),
        .S({icount_out0_carry_i_2_n_0,icount_out0_carry_i_3_n_0,icount_out0_carry_i_4_n_0,icount_out0_carry_i_5_n_0,icount_out0_carry_i_6_n_0,icount_out0_carry_i_7_n_0,icount_out0_carry_i_8_n_0,icount_out0_carry_i_9_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icount_out0_carry__0
       (.CI(icount_out0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_icount_out0_carry__0_CO_UNCONNECTED[7:3],icount_out0_carry__0_n_5,icount_out0_carry__0_n_6,icount_out0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\icount_out_reg_n_0_[10] ,\icount_out_reg_n_0_[9] ,\icount_out_reg_n_0_[8] }),
        .O({NLW_icount_out0_carry__0_O_UNCONNECTED[7:4],icount_out0_carry__0_n_12,icount_out0_carry__0_n_13,icount_out0_carry__0_n_14,icount_out0_carry__0_n_15}),
        .S({1'b0,1'b0,1'b0,1'b0,icount_out0_carry__0_i_1_n_0,icount_out0_carry__0_i_2_n_0,icount_out0_carry__0_i_3_n_0,icount_out0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icount_out0_carry__0_i_1
       (.I0(\icount_out_reg_n_0_[11] ),
        .O(icount_out0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_2
       (.I0(\icount_out_reg_n_0_[10] ),
        .I1(\icount_out_reg_n_0_[11] ),
        .O(icount_out0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_3
       (.I0(\icount_out_reg_n_0_[9] ),
        .I1(\icount_out_reg_n_0_[10] ),
        .O(icount_out0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_4
       (.I0(\icount_out_reg_n_0_[8] ),
        .I1(\icount_out_reg_n_0_[9] ),
        .O(icount_out0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icount_out0_carry_i_1
       (.I0(\icount_out_reg_n_0_[1] ),
        .O(icount_out0_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    icount_out0_carry_i_10
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(icount_out0_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h00000000BFBABFBF)) 
    icount_out0_carry_i_11
       (.I0(Q[2]),
        .I1(s_axi_wvalid),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(s_axi_arvalid),
        .I5(counter_en_reg),
        .O(icount_out0_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    icount_out0_carry_i_12
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(icount_out0_carry_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_2
       (.I0(\icount_out_reg_n_0_[7] ),
        .I1(\icount_out_reg_n_0_[8] ),
        .O(icount_out0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_3
       (.I0(\icount_out_reg_n_0_[6] ),
        .I1(\icount_out_reg_n_0_[7] ),
        .O(icount_out0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_4
       (.I0(\icount_out_reg_n_0_[5] ),
        .I1(\icount_out_reg_n_0_[6] ),
        .O(icount_out0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_5
       (.I0(\icount_out_reg_n_0_[4] ),
        .I1(\icount_out_reg_n_0_[5] ),
        .O(icount_out0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_6
       (.I0(\icount_out_reg_n_0_[3] ),
        .I1(\icount_out_reg_n_0_[4] ),
        .O(icount_out0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_7
       (.I0(\icount_out_reg_n_0_[2] ),
        .I1(\icount_out_reg_n_0_[3] ),
        .O(icount_out0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_8
       (.I0(\icount_out_reg_n_0_[1] ),
        .I1(\icount_out_reg_n_0_[2] ),
        .O(icount_out0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    icount_out0_carry_i_9
       (.I0(\icount_out_reg_n_0_[1] ),
        .I1(icount_out0_carry_i_10_n_0),
        .I2(icount_out0_carry_i_11_n_0),
        .I3(icount_out0_carry_i_12_n_0),
        .I4(icount_out0_carry_0),
        .I5(\FSM_sequential_access_cs_reg[1]_0 ),
        .O(icount_out0_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h0A040004FFFFFFFF)) 
    \icount_out[0]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(\icount_out_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[10]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry__0_n_14),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFF3DFD00000000)) 
    \icount_out[11]_i_2 
       (.I0(s_axi_arvalid),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(s_axi_wvalid),
        .I4(Q[2]),
        .I5(icount_out0_carry__0_n_13),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'h00000000FEAA02AA)) 
    \icount_out[12]_i_1 
       (.I0(timeout_i),
        .I1(s_axi_awvalid_0),
        .I2(\icount_out_reg[12]_0 ),
        .I3(counter_en_reg),
        .I4(p_1_in[12]),
        .I5(cs_ce_ld_enable_i),
        .O(\icount_out[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3DFD00000000)) 
    \icount_out[12]_i_3 
       (.I0(s_axi_arvalid),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(s_axi_wvalid),
        .I4(Q[2]),
        .I5(icount_out0_carry__0_n_12),
        .O(p_1_in[12]));
  LUT2 #(
    .INIT(4'h1)) 
    \icount_out[12]_i_5 
       (.I0(Q[1]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ),
        .O(\FSM_sequential_access_cs_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[1]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_15),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[2]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_14),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[3]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_13),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[4]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_12),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[5]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_11),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[6]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_10),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[7]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_9),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[8]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_8),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[9]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry__0_n_15),
        .O(p_1_in[9]));
  FDRE \icount_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[0]),
        .Q(\icount_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icount_out_reg[10] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[10]),
        .Q(\icount_out_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \icount_out_reg[11] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[11]),
        .Q(\icount_out_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \icount_out_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\icount_out[12]_i_1_n_0 ),
        .Q(timeout_i),
        .R(1'b0));
  FDRE \icount_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[1]),
        .Q(\icount_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \icount_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[2]),
        .Q(\icount_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \icount_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[3]),
        .Q(\icount_out_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \icount_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[4]),
        .Q(\icount_out_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \icount_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[5]),
        .Q(\icount_out_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \icount_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[6]),
        .Q(\icount_out_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \icount_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[7]),
        .Q(\icount_out_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \icount_out_reg[8] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[8]),
        .Q(\icount_out_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \icount_out_reg[9] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[9]),
        .Q(\icount_out_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055540000)) 
    \s_axi_rdata_reg[31]_i_3 
       (.I0(Q[1]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ),
        .I2(drp_RdAck_r),
        .I3(axi_RdAck),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\FSM_sequential_access_cs_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h000101FF)) 
    s_axi_wready_reg_i_3
       (.I0(s_axi_wready_reg_i_2[3]),
        .I1(s_axi_wready_reg_i_2[1]),
        .I2(s_axi_wready_reg_i_2[2]),
        .I3(s_axi_wready_reg_i_2[4]),
        .I4(s_axi_wready_reg_i_2[0]),
        .O(\bus2ip_addr_reg_reg[16] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_device_rom
   (\adc0_drpaddr_reg[0] ,
    \data_reg[27]_0 ,
    \adc0_drpaddr_reg[1] ,
    \adc0_drpaddr_reg[2] ,
    \adc0_drpaddr_reg[3] ,
    \adc0_drpaddr_reg[4] ,
    \adc0_drpaddr_reg[5] ,
    \adc0_drpaddr_reg[6] ,
    \adc0_drpaddr_reg[8] ,
    \adc0_drpaddr_reg[9] ,
    \adc0_drpaddr_reg[10] ,
    \FSM_sequential_fsm_cs_reg[1] ,
    \adc0_drpdi_reg[0] ,
    \adc0_drpdi_reg[1] ,
    \adc0_drpdi_reg[2] ,
    \adc0_drpdi_reg[3] ,
    \adc0_drpdi_reg[4] ,
    \adc0_drpdi_reg[5] ,
    \adc0_drpdi_reg[6] ,
    \adc0_drpdi_reg[7] ,
    \adc0_drpdi_reg[8] ,
    \adc0_drpdi_reg[9] ,
    \adc0_drpdi_reg[10] ,
    \adc0_drpdi_reg[11] ,
    \adc0_drpdi_reg[12] ,
    \adc0_drpdi_reg[13] ,
    \adc0_drpdi_reg[15] ,
    \adc0_drpdi_reg[15]_0 ,
    D,
    adc1_daddr_mon,
    \data_reg[28]_0 ,
    \data_reg[27]_1 ,
    drp_den_reg,
    adc2_daddr_mon,
    drp_den_reg_0,
    \data_reg[28]_1 ,
    adc3_daddr_mon,
    \pll_state_machine.drpaddr_status_reg[10] ,
    \pll_state_machine.drpaddr_status_reg[10]_0 ,
    \pll_state_machine.drpaddr_status_reg[10]_1 ,
    \pll_state_machine.drpaddr_status_reg[6] ,
    \pll_state_machine.drpaddr_status_reg[5] ,
    \pll_state_machine.drpaddr_status_reg[5]_0 ,
    \pll_state_machine.drpaddr_status_reg[6]_0 ,
    \data_reg[29]_0 ,
    \data_reg[29]_1 ,
    \data_reg[29]_2 ,
    \data_reg[29]_3 ,
    \data_reg[29]_4 ,
    \data_reg[29]_5 ,
    \data_reg[29]_6 ,
    \data_reg[29]_7 ,
    \data_reg[29]_8 ,
    \data_reg[29]_9 ,
    \data_reg[29]_10 ,
    \data_reg[29]_11 ,
    \data_reg[29]_12 ,
    \data_reg[29]_13 ,
    \data_reg[29]_14 ,
    \data_reg[29]_15 ,
    \data_reg[27]_2 ,
    \data_reg[27]_3 ,
    \data_reg[27]_4 ,
    \data_reg[27]_5 ,
    \data_reg[27]_6 ,
    \data_reg[27]_7 ,
    \data_index_reg_rep[1] ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[2] ,
    \data_reg[29]_16 ,
    \data_reg[29]_17 ,
    \data_reg[29]_18 ,
    \data_reg[29]_19 ,
    \data_reg[29]_20 ,
    \data_reg[29]_21 ,
    \data_reg[29]_22 ,
    \data_reg[15]_0 ,
    \data_reg[14]_0 ,
    \data_reg[13]_0 ,
    \data_reg[12]_0 ,
    \data_reg[11]_0 ,
    \data_reg[10]_0 ,
    \data_reg[9]_0 ,
    \data_reg[8]_0 ,
    \data_reg[7]_0 ,
    \data_reg[6]_0 ,
    \data_reg[5]_0 ,
    \data_reg[4]_0 ,
    \data_reg[3]_0 ,
    \data_reg[2]_0 ,
    \data_reg[1]_0 ,
    \data_reg[0]_0 ,
    E,
    \data_reg[27]_8 ,
    \data_reg[27]_9 ,
    \data_reg[27]_10 ,
    \data_reg[27]_11 ,
    dac1_drpaddr_tc,
    \data_reg[27]_12 ,
    \data_reg[27]_13 ,
    dac1_drpen_tc,
    \FSM_sequential_tc_sm_state_reg[2] ,
    \FSM_sequential_tc_sm_state_reg[0] ,
    adc0_drpen_tc,
    adc2_drpdi_tc,
    adc3_drpaddr_tc,
    adc3_drpdi_tc,
    dac0_drpaddr_tc,
    dac1_drpdi_tc,
    \data_index_reg_rep[0] ,
    \data_index_reg_rep[0]_0 ,
    \data_index_reg_rep[0]_1 ,
    \data_index_reg_rep[0]_2 ,
    \data_index_reg_rep[0]_3 ,
    \data_index_reg_rep[0]_4 ,
    \data_index_reg_rep[0]_5 ,
    \data_index_reg_rep[0]_6 ,
    \data_index_reg_rep[0]_7 ,
    \data_index_reg_rep[0]_8 ,
    \data_index_reg_rep[0]_9 ,
    \data_index_reg_rep[0]_10 ,
    \data_index_reg_rep[0]_11 ,
    \data_index_reg_rep[0]_12 ,
    \data_index_reg_rep[0]_13 ,
    \data_index_reg_rep[0]_14 ,
    \data_index_reg_rep[0]_15 ,
    \data_index_reg_rep[0]_16 ,
    \data_index_reg_rep[0]_17 ,
    \data_index_reg_rep[0]_18 ,
    \data_index_reg_rep[0]_19 ,
    \data_index_reg_rep[0]_20 ,
    \data_index_reg_rep[0]_21 ,
    \data_index_reg_rep[0]_22 ,
    \data_index_reg_rep[0]_23 ,
    \data_index_reg_rep[0]_24 ,
    \data_index_reg_rep[0]_25 ,
    \data_index_reg_rep[0]_26 ,
    \data_index_reg_rep[0]_27 ,
    \data_index_reg_rep[0]_28 ,
    \data_index_reg_rep[0]_29 ,
    \data_index_reg_rep[0]_30 ,
    \data_index_reg_rep[0]_31 ,
    \data_index_reg_rep[0]_32 ,
    \data_index_reg_rep[0]_33 ,
    \data_index_reg_rep[0]_34 ,
    \data_index_reg_rep[0]_35 ,
    \data_index_reg_rep[0]_36 ,
    \data_index_reg_rep[0]_37 ,
    \data_index_reg_rep[0]_38 ,
    \data_index_reg_rep[0]_39 ,
    \data_index_reg_rep[0]_40 ,
    \data_index_reg_rep[0]_41 ,
    \data_index_reg_rep[0]_42 ,
    \adc0_daddr_mon[10]_INST_0 ,
    Q,
    \drp_drdy_r_reg[0] ,
    drp_wen,
    \adc0_di_mon[14]_INST_0 ,
    tile_config_drp_arb_gnt_i,
    \drp_drdy_r_reg[0]_0 ,
    \dac0_daddr_mon[10]_INST_0 ,
    \rdata_reg[15] ,
    tile_config_drp_arb_gnt_i_1,
    \drp_drdy_r_reg[0]_1 ,
    \rdata_reg[15]_0 ,
    tile_config_drp_arb_gnt_i_2,
    \drp_drdy_r_reg[0]_2 ,
    \rdata_reg[15]_1 ,
    \dac1_daddr_mon[10]_INST_0 ,
    \dac1_daddr_mon[10]_INST_0_0 ,
    \data_reg[28]_2 ,
    dac0_drpwe_por,
    dac0_dwe_mon_INST_0,
    \dac0_daddr_mon[0]_INST_0 ,
    \dac0_daddr_mon[0]_INST_0_0 ,
    \dac0_di_mon[15]_INST_0 ,
    \data_index_reg_rep[0]_43 ,
    \data_index_reg_rep[0]_44 ,
    \FSM_sequential_tc_sm_state_reg[2]_0 ,
    \FSM_sequential_tc_sm_state_reg[0]_0 ,
    \FSM_sequential_tc_sm_state_reg[1] ,
    p_0_in,
    \FSM_sequential_tc_sm_state[2]_i_8_0 ,
    \FSM_sequential_tc_sm_state[2]_i_8_1 ,
    \FSM_sequential_tc_sm_state[2]_i_8_2 ,
    \FSM_sequential_tc_sm_state[2]_i_8_3 ,
    dac1_drprdy_tc,
    dac0_drprdy_tc,
    adc3_drprdy_tc,
    adc2_drprdy_tc,
    adc1_drprdy_tc,
    adc0_drprdy_tc,
    s_axi_aclk,
    \data_reg[27]_14 );
  output \adc0_drpaddr_reg[0] ;
  output [0:0]\data_reg[27]_0 ;
  output \adc0_drpaddr_reg[1] ;
  output \adc0_drpaddr_reg[2] ;
  output \adc0_drpaddr_reg[3] ;
  output \adc0_drpaddr_reg[4] ;
  output \adc0_drpaddr_reg[5] ;
  output \adc0_drpaddr_reg[6] ;
  output \adc0_drpaddr_reg[8] ;
  output \adc0_drpaddr_reg[9] ;
  output \adc0_drpaddr_reg[10] ;
  output \FSM_sequential_fsm_cs_reg[1] ;
  output \adc0_drpdi_reg[0] ;
  output \adc0_drpdi_reg[1] ;
  output \adc0_drpdi_reg[2] ;
  output \adc0_drpdi_reg[3] ;
  output \adc0_drpdi_reg[4] ;
  output \adc0_drpdi_reg[5] ;
  output \adc0_drpdi_reg[6] ;
  output \adc0_drpdi_reg[7] ;
  output \adc0_drpdi_reg[8] ;
  output \adc0_drpdi_reg[9] ;
  output \adc0_drpdi_reg[10] ;
  output \adc0_drpdi_reg[11] ;
  output \adc0_drpdi_reg[12] ;
  output \adc0_drpdi_reg[13] ;
  output \adc0_drpdi_reg[15] ;
  output \adc0_drpdi_reg[15]_0 ;
  output [0:0]D;
  output [3:0]adc1_daddr_mon;
  output \data_reg[28]_0 ;
  output [0:0]\data_reg[27]_1 ;
  output drp_den_reg;
  output [3:0]adc2_daddr_mon;
  output [0:0]drp_den_reg_0;
  output \data_reg[28]_1 ;
  output [3:0]adc3_daddr_mon;
  output \pll_state_machine.drpaddr_status_reg[10] ;
  output \pll_state_machine.drpaddr_status_reg[10]_0 ;
  output \pll_state_machine.drpaddr_status_reg[10]_1 ;
  output \pll_state_machine.drpaddr_status_reg[6] ;
  output \pll_state_machine.drpaddr_status_reg[5] ;
  output \pll_state_machine.drpaddr_status_reg[5]_0 ;
  output \pll_state_machine.drpaddr_status_reg[6]_0 ;
  output \data_reg[29]_0 ;
  output \data_reg[29]_1 ;
  output \data_reg[29]_2 ;
  output \data_reg[29]_3 ;
  output \data_reg[29]_4 ;
  output \data_reg[29]_5 ;
  output \data_reg[29]_6 ;
  output \data_reg[29]_7 ;
  output \data_reg[29]_8 ;
  output \data_reg[29]_9 ;
  output \data_reg[29]_10 ;
  output \data_reg[29]_11 ;
  output \data_reg[29]_12 ;
  output \data_reg[29]_13 ;
  output \data_reg[29]_14 ;
  output \data_reg[29]_15 ;
  output \data_reg[27]_2 ;
  output \data_reg[27]_3 ;
  output \data_reg[27]_4 ;
  output \data_reg[27]_5 ;
  output \data_reg[27]_6 ;
  output \data_reg[27]_7 ;
  output \data_index_reg_rep[1] ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[2] ;
  output \data_reg[29]_16 ;
  output \data_reg[29]_17 ;
  output \data_reg[29]_18 ;
  output \data_reg[29]_19 ;
  output \data_reg[29]_20 ;
  output \data_reg[29]_21 ;
  output \data_reg[29]_22 ;
  output \data_reg[15]_0 ;
  output \data_reg[14]_0 ;
  output \data_reg[13]_0 ;
  output \data_reg[12]_0 ;
  output \data_reg[11]_0 ;
  output \data_reg[10]_0 ;
  output \data_reg[9]_0 ;
  output \data_reg[8]_0 ;
  output \data_reg[7]_0 ;
  output \data_reg[6]_0 ;
  output \data_reg[5]_0 ;
  output \data_reg[4]_0 ;
  output \data_reg[3]_0 ;
  output \data_reg[2]_0 ;
  output \data_reg[1]_0 ;
  output \data_reg[0]_0 ;
  output [0:0]E;
  output \data_reg[27]_8 ;
  output \data_reg[27]_9 ;
  output \data_reg[27]_10 ;
  output \data_reg[27]_11 ;
  output [2:0]dac1_drpaddr_tc;
  output \data_reg[27]_12 ;
  output \data_reg[27]_13 ;
  output dac1_drpen_tc;
  output [1:0]\FSM_sequential_tc_sm_state_reg[2] ;
  output [0:0]\FSM_sequential_tc_sm_state_reg[0] ;
  output adc0_drpen_tc;
  output [15:0]adc2_drpdi_tc;
  output [5:0]adc3_drpaddr_tc;
  output [15:0]adc3_drpdi_tc;
  output [2:0]dac0_drpaddr_tc;
  output [15:0]dac1_drpdi_tc;
  output \data_index_reg_rep[0] ;
  output \data_index_reg_rep[0]_0 ;
  output \data_index_reg_rep[0]_1 ;
  output \data_index_reg_rep[0]_2 ;
  output \data_index_reg_rep[0]_3 ;
  output \data_index_reg_rep[0]_4 ;
  output \data_index_reg_rep[0]_5 ;
  output \data_index_reg_rep[0]_6 ;
  output \data_index_reg_rep[0]_7 ;
  output \data_index_reg_rep[0]_8 ;
  output \data_index_reg_rep[0]_9 ;
  output \data_index_reg_rep[0]_10 ;
  output \data_index_reg_rep[0]_11 ;
  output \data_index_reg_rep[0]_12 ;
  output \data_index_reg_rep[0]_13 ;
  output \data_index_reg_rep[0]_14 ;
  output \data_index_reg_rep[0]_15 ;
  output \data_index_reg_rep[0]_16 ;
  output \data_index_reg_rep[0]_17 ;
  output \data_index_reg_rep[0]_18 ;
  output \data_index_reg_rep[0]_19 ;
  output \data_index_reg_rep[0]_20 ;
  output \data_index_reg_rep[0]_21 ;
  output \data_index_reg_rep[0]_22 ;
  output \data_index_reg_rep[0]_23 ;
  output \data_index_reg_rep[0]_24 ;
  output \data_index_reg_rep[0]_25 ;
  output \data_index_reg_rep[0]_26 ;
  output \data_index_reg_rep[0]_27 ;
  output \data_index_reg_rep[0]_28 ;
  output \data_index_reg_rep[0]_29 ;
  output \data_index_reg_rep[0]_30 ;
  output \data_index_reg_rep[0]_31 ;
  output \data_index_reg_rep[0]_32 ;
  output \data_index_reg_rep[0]_33 ;
  output \data_index_reg_rep[0]_34 ;
  output \data_index_reg_rep[0]_35 ;
  output \data_index_reg_rep[0]_36 ;
  output \data_index_reg_rep[0]_37 ;
  output \data_index_reg_rep[0]_38 ;
  output \data_index_reg_rep[0]_39 ;
  output \data_index_reg_rep[0]_40 ;
  output \data_index_reg_rep[0]_41 ;
  output \data_index_reg_rep[0]_42 ;
  input [9:0]\adc0_daddr_mon[10]_INST_0 ;
  input [2:0]Q;
  input \drp_drdy_r_reg[0] ;
  input drp_wen;
  input [14:0]\adc0_di_mon[14]_INST_0 ;
  input tile_config_drp_arb_gnt_i;
  input \drp_drdy_r_reg[0]_0 ;
  input [8:0]\dac0_daddr_mon[10]_INST_0 ;
  input \rdata_reg[15] ;
  input tile_config_drp_arb_gnt_i_1;
  input \drp_drdy_r_reg[0]_1 ;
  input \rdata_reg[15]_0 ;
  input tile_config_drp_arb_gnt_i_2;
  input \drp_drdy_r_reg[0]_2 ;
  input \rdata_reg[15]_1 ;
  input [2:0]\dac1_daddr_mon[10]_INST_0 ;
  input [0:0]\dac1_daddr_mon[10]_INST_0_0 ;
  input [6:0]\data_reg[28]_2 ;
  input dac0_drpwe_por;
  input [1:0]dac0_dwe_mon_INST_0;
  input \dac0_daddr_mon[0]_INST_0 ;
  input \dac0_daddr_mon[0]_INST_0_0 ;
  input [15:0]\dac0_di_mon[15]_INST_0 ;
  input \data_index_reg_rep[0]_43 ;
  input [2:0]\data_index_reg_rep[0]_44 ;
  input \FSM_sequential_tc_sm_state_reg[2]_0 ;
  input \FSM_sequential_tc_sm_state_reg[0]_0 ;
  input \FSM_sequential_tc_sm_state_reg[1] ;
  input p_0_in;
  input \FSM_sequential_tc_sm_state[2]_i_8_0 ;
  input \FSM_sequential_tc_sm_state[2]_i_8_1 ;
  input \FSM_sequential_tc_sm_state[2]_i_8_2 ;
  input \FSM_sequential_tc_sm_state[2]_i_8_3 ;
  input dac1_drprdy_tc;
  input dac0_drprdy_tc;
  input adc3_drprdy_tc;
  input adc2_drprdy_tc;
  input adc1_drprdy_tc;
  input adc0_drprdy_tc;
  input s_axi_aclk;
  input [26:0]\data_reg[27]_14 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_fsm_cs_reg[1] ;
  wire \FSM_sequential_fsm_cs_reg[2] ;
  wire \FSM_sequential_tc_sm_state[2]_i_11_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_13_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_5_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_8_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_8_1 ;
  wire \FSM_sequential_tc_sm_state[2]_i_8_2 ;
  wire \FSM_sequential_tc_sm_state[2]_i_8_3 ;
  wire \FSM_sequential_tc_sm_state[2]_i_8_n_0 ;
  wire [0:0]\FSM_sequential_tc_sm_state_reg[0] ;
  wire \FSM_sequential_tc_sm_state_reg[0]_0 ;
  wire \FSM_sequential_tc_sm_state_reg[1] ;
  wire [1:0]\FSM_sequential_tc_sm_state_reg[2] ;
  wire \FSM_sequential_tc_sm_state_reg[2]_0 ;
  wire [2:0]Q;
  wire [9:0]\adc0_daddr_mon[10]_INST_0 ;
  wire [14:0]\adc0_di_mon[14]_INST_0 ;
  wire \adc0_drpaddr_reg[0] ;
  wire \adc0_drpaddr_reg[10] ;
  wire \adc0_drpaddr_reg[1] ;
  wire \adc0_drpaddr_reg[2] ;
  wire \adc0_drpaddr_reg[3] ;
  wire \adc0_drpaddr_reg[4] ;
  wire \adc0_drpaddr_reg[5] ;
  wire \adc0_drpaddr_reg[6] ;
  wire \adc0_drpaddr_reg[8] ;
  wire \adc0_drpaddr_reg[9] ;
  wire \adc0_drpdi_reg[0] ;
  wire \adc0_drpdi_reg[10] ;
  wire \adc0_drpdi_reg[11] ;
  wire \adc0_drpdi_reg[12] ;
  wire \adc0_drpdi_reg[13] ;
  wire \adc0_drpdi_reg[15] ;
  wire \adc0_drpdi_reg[15]_0 ;
  wire \adc0_drpdi_reg[1] ;
  wire \adc0_drpdi_reg[2] ;
  wire \adc0_drpdi_reg[3] ;
  wire \adc0_drpdi_reg[4] ;
  wire \adc0_drpdi_reg[5] ;
  wire \adc0_drpdi_reg[6] ;
  wire \adc0_drpdi_reg[7] ;
  wire \adc0_drpdi_reg[8] ;
  wire \adc0_drpdi_reg[9] ;
  wire adc0_drpen_tc;
  wire adc0_drprdy_tc;
  wire [3:0]adc1_daddr_mon;
  wire adc1_drprdy_tc;
  wire [3:0]adc2_daddr_mon;
  wire \adc2_daddr_mon[6]_INST_0_i_1_n_0 ;
  wire [15:0]adc2_drpdi_tc;
  wire adc2_drprdy_tc;
  wire [3:0]adc3_daddr_mon;
  wire \adc3_daddr_mon[6]_INST_0_i_1_n_0 ;
  wire [5:0]adc3_drpaddr_tc;
  wire [15:0]adc3_drpdi_tc;
  wire adc3_drprdy_tc;
  wire \dac0_daddr_mon[0]_INST_0 ;
  wire \dac0_daddr_mon[0]_INST_0_0 ;
  wire [8:0]\dac0_daddr_mon[10]_INST_0 ;
  wire \dac0_daddr_mon[10]_INST_0_i_2_n_0 ;
  wire [15:0]\dac0_di_mon[15]_INST_0 ;
  wire [2:0]dac0_drpaddr_tc;
  wire dac0_drprdy_tc;
  wire dac0_drpwe_por;
  wire [1:0]dac0_dwe_mon_INST_0;
  wire [2:0]\dac1_daddr_mon[10]_INST_0 ;
  wire [0:0]\dac1_daddr_mon[10]_INST_0_0 ;
  wire [2:0]dac1_drpaddr_tc;
  wire [15:0]dac1_drpdi_tc;
  wire dac1_drpen_tc;
  wire dac1_drprdy_tc;
  wire \data_index_reg_rep[0] ;
  wire \data_index_reg_rep[0]_0 ;
  wire \data_index_reg_rep[0]_1 ;
  wire \data_index_reg_rep[0]_10 ;
  wire \data_index_reg_rep[0]_11 ;
  wire \data_index_reg_rep[0]_12 ;
  wire \data_index_reg_rep[0]_13 ;
  wire \data_index_reg_rep[0]_14 ;
  wire \data_index_reg_rep[0]_15 ;
  wire \data_index_reg_rep[0]_16 ;
  wire \data_index_reg_rep[0]_17 ;
  wire \data_index_reg_rep[0]_18 ;
  wire \data_index_reg_rep[0]_19 ;
  wire \data_index_reg_rep[0]_2 ;
  wire \data_index_reg_rep[0]_20 ;
  wire \data_index_reg_rep[0]_21 ;
  wire \data_index_reg_rep[0]_22 ;
  wire \data_index_reg_rep[0]_23 ;
  wire \data_index_reg_rep[0]_24 ;
  wire \data_index_reg_rep[0]_25 ;
  wire \data_index_reg_rep[0]_26 ;
  wire \data_index_reg_rep[0]_27 ;
  wire \data_index_reg_rep[0]_28 ;
  wire \data_index_reg_rep[0]_29 ;
  wire \data_index_reg_rep[0]_3 ;
  wire \data_index_reg_rep[0]_30 ;
  wire \data_index_reg_rep[0]_31 ;
  wire \data_index_reg_rep[0]_32 ;
  wire \data_index_reg_rep[0]_33 ;
  wire \data_index_reg_rep[0]_34 ;
  wire \data_index_reg_rep[0]_35 ;
  wire \data_index_reg_rep[0]_36 ;
  wire \data_index_reg_rep[0]_37 ;
  wire \data_index_reg_rep[0]_38 ;
  wire \data_index_reg_rep[0]_39 ;
  wire \data_index_reg_rep[0]_4 ;
  wire \data_index_reg_rep[0]_40 ;
  wire \data_index_reg_rep[0]_41 ;
  wire \data_index_reg_rep[0]_42 ;
  wire \data_index_reg_rep[0]_43 ;
  wire [2:0]\data_index_reg_rep[0]_44 ;
  wire \data_index_reg_rep[0]_5 ;
  wire \data_index_reg_rep[0]_6 ;
  wire \data_index_reg_rep[0]_7 ;
  wire \data_index_reg_rep[0]_8 ;
  wire \data_index_reg_rep[0]_9 ;
  wire \data_index_reg_rep[1] ;
  wire \data_reg[0]_0 ;
  wire \data_reg[10]_0 ;
  wire \data_reg[11]_0 ;
  wire \data_reg[12]_0 ;
  wire \data_reg[13]_0 ;
  wire \data_reg[14]_0 ;
  wire \data_reg[15]_0 ;
  wire \data_reg[1]_0 ;
  wire [0:0]\data_reg[27]_0 ;
  wire [0:0]\data_reg[27]_1 ;
  wire \data_reg[27]_10 ;
  wire \data_reg[27]_11 ;
  wire \data_reg[27]_12 ;
  wire \data_reg[27]_13 ;
  wire [26:0]\data_reg[27]_14 ;
  wire \data_reg[27]_2 ;
  wire \data_reg[27]_3 ;
  wire \data_reg[27]_4 ;
  wire \data_reg[27]_5 ;
  wire \data_reg[27]_6 ;
  wire \data_reg[27]_7 ;
  wire \data_reg[27]_8 ;
  wire \data_reg[27]_9 ;
  wire \data_reg[28]_0 ;
  wire \data_reg[28]_1 ;
  wire [6:0]\data_reg[28]_2 ;
  wire \data_reg[29]_0 ;
  wire \data_reg[29]_1 ;
  wire \data_reg[29]_10 ;
  wire \data_reg[29]_11 ;
  wire \data_reg[29]_12 ;
  wire \data_reg[29]_13 ;
  wire \data_reg[29]_14 ;
  wire \data_reg[29]_15 ;
  wire \data_reg[29]_16 ;
  wire \data_reg[29]_17 ;
  wire \data_reg[29]_18 ;
  wire \data_reg[29]_19 ;
  wire \data_reg[29]_2 ;
  wire \data_reg[29]_20 ;
  wire \data_reg[29]_21 ;
  wire \data_reg[29]_22 ;
  wire \data_reg[29]_3 ;
  wire \data_reg[29]_4 ;
  wire \data_reg[29]_5 ;
  wire \data_reg[29]_6 ;
  wire \data_reg[29]_7 ;
  wire \data_reg[29]_8 ;
  wire \data_reg[29]_9 ;
  wire \data_reg[2]_0 ;
  wire \data_reg[3]_0 ;
  wire \data_reg[4]_0 ;
  wire \data_reg[5]_0 ;
  wire \data_reg[6]_0 ;
  wire \data_reg[7]_0 ;
  wire \data_reg[8]_0 ;
  wire \data_reg[9]_0 ;
  wire \data_reg_n_0_[0] ;
  wire \data_reg_n_0_[10] ;
  wire \data_reg_n_0_[11] ;
  wire \data_reg_n_0_[12] ;
  wire \data_reg_n_0_[13] ;
  wire \data_reg_n_0_[14] ;
  wire \data_reg_n_0_[15] ;
  wire \data_reg_n_0_[1] ;
  wire \data_reg_n_0_[2] ;
  wire \data_reg_n_0_[3] ;
  wire \data_reg_n_0_[4] ;
  wire \data_reg_n_0_[5] ;
  wire \data_reg_n_0_[6] ;
  wire \data_reg_n_0_[7] ;
  wire \data_reg_n_0_[8] ;
  wire \data_reg_n_0_[9] ;
  wire drp_den_reg;
  wire [0:0]drp_den_reg_0;
  wire \drp_drdy_r_reg[0] ;
  wire \drp_drdy_r_reg[0]_0 ;
  wire \drp_drdy_r_reg[0]_1 ;
  wire \drp_drdy_r_reg[0]_2 ;
  wire drp_wen;
  wire drpwe_por_reg;
  wire g0_b28_n_0;
  wire g0_b29_n_0;
  wire p_0_in;
  wire [10:0]p_0_in_0;
  wire \pll_state_machine.drpaddr_status_reg[10] ;
  wire \pll_state_machine.drpaddr_status_reg[10]_0 ;
  wire \pll_state_machine.drpaddr_status_reg[10]_1 ;
  wire \pll_state_machine.drpaddr_status_reg[5] ;
  wire \pll_state_machine.drpaddr_status_reg[5]_0 ;
  wire \pll_state_machine.drpaddr_status_reg[6] ;
  wire \pll_state_machine.drpaddr_status_reg[6]_0 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire s_axi_aclk;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_i_1;
  wire tile_config_drp_arb_gnt_i_2;
  wire [2:1]tile_index;

  LUT5 #(
    .INIT(32'h57AA57BB)) 
    \FSM_sequential_tc_sm_state[1]_i_1 
       (.I0(\data_index_reg_rep[0]_44 [0]),
        .I1(\data_index_reg_rep[0]_44 [2]),
        .I2(\FSM_sequential_tc_sm_state[2]_i_8_n_0 ),
        .I3(\data_index_reg_rep[0]_44 [1]),
        .I4(\FSM_sequential_tc_sm_state_reg[2]_0 ),
        .O(\FSM_sequential_tc_sm_state_reg[2] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_tc_sm_state[2]_i_11 
       (.I0(adc3_drprdy_tc),
        .I1(adc2_drprdy_tc),
        .I2(tile_index[1]),
        .I3(adc1_drprdy_tc),
        .I4(\data_reg[27]_0 ),
        .I5(adc0_drprdy_tc),
        .O(\FSM_sequential_tc_sm_state[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_tc_sm_state[2]_i_13 
       (.I0(\FSM_sequential_tc_sm_state[2]_i_8_0 ),
        .I1(\FSM_sequential_tc_sm_state[2]_i_8_1 ),
        .I2(tile_index[1]),
        .I3(\FSM_sequential_tc_sm_state[2]_i_8_2 ),
        .I4(\data_reg[27]_0 ),
        .I5(\FSM_sequential_tc_sm_state[2]_i_8_3 ),
        .O(\FSM_sequential_tc_sm_state[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h5757F757)) 
    \FSM_sequential_tc_sm_state[2]_i_2 
       (.I0(\data_index_reg_rep[0]_44 [0]),
        .I1(\FSM_sequential_tc_sm_state_reg[0]_0 ),
        .I2(\data_index_reg_rep[0]_44 [2]),
        .I3(\FSM_sequential_tc_sm_state[2]_i_5_n_0 ),
        .I4(\data_index_reg_rep[0]_44 [1]),
        .O(\FSM_sequential_tc_sm_state_reg[0] ));
  LUT6 #(
    .INIT(64'h5A5A2A2F1A1A2A2F)) 
    \FSM_sequential_tc_sm_state[2]_i_3 
       (.I0(\data_index_reg_rep[0]_44 [2]),
        .I1(\data_index_reg_rep[0]_43 ),
        .I2(\data_index_reg_rep[0]_44 [0]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 ),
        .I4(\data_index_reg_rep[0]_44 [1]),
        .I5(\FSM_sequential_tc_sm_state[2]_i_8_n_0 ),
        .O(\FSM_sequential_tc_sm_state_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFACAFAFA3A0A0A0A)) 
    \FSM_sequential_tc_sm_state[2]_i_5 
       (.I0(\FSM_sequential_tc_sm_state[2]_i_11_n_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(dac1_drprdy_tc),
        .I4(\data_reg[27]_0 ),
        .I5(dac0_drprdy_tc),
        .O(\FSM_sequential_tc_sm_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \FSM_sequential_tc_sm_state[2]_i_8 
       (.I0(\FSM_sequential_tc_sm_state_reg[1] ),
        .I1(\data_reg[27]_0 ),
        .I2(p_0_in),
        .I3(tile_index[2]),
        .I4(\FSM_sequential_tc_sm_state[2]_i_13_n_0 ),
        .O(\FSM_sequential_tc_sm_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_daddr_mon[0]_INST_0_i_2 
       (.I0(\adc0_daddr_mon[10]_INST_0 [0]),
        .I1(Q[0]),
        .I2(tile_index[2]),
        .I3(tile_index[1]),
        .I4(p_0_in_0[0]),
        .I5(\data_reg[27]_0 ),
        .O(\adc0_drpaddr_reg[0] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_daddr_mon[10]_INST_0_i_2 
       (.I0(\adc0_daddr_mon[10]_INST_0 [9]),
        .I1(Q[0]),
        .I2(tile_index[2]),
        .I3(tile_index[1]),
        .I4(p_0_in_0[10]),
        .I5(\data_reg[27]_0 ),
        .O(\adc0_drpaddr_reg[10] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_daddr_mon[1]_INST_0_i_2 
       (.I0(\adc0_daddr_mon[10]_INST_0 [1]),
        .I1(Q[0]),
        .I2(tile_index[2]),
        .I3(tile_index[1]),
        .I4(p_0_in_0[1]),
        .I5(\data_reg[27]_0 ),
        .O(\adc0_drpaddr_reg[1] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_daddr_mon[2]_INST_0_i_2 
       (.I0(\adc0_daddr_mon[10]_INST_0 [2]),
        .I1(Q[0]),
        .I2(tile_index[2]),
        .I3(tile_index[1]),
        .I4(p_0_in_0[2]),
        .I5(\data_reg[27]_0 ),
        .O(\adc0_drpaddr_reg[2] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_daddr_mon[3]_INST_0_i_2 
       (.I0(\adc0_daddr_mon[10]_INST_0 [3]),
        .I1(Q[0]),
        .I2(tile_index[2]),
        .I3(tile_index[1]),
        .I4(p_0_in_0[3]),
        .I5(\data_reg[27]_0 ),
        .O(\adc0_drpaddr_reg[3] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_daddr_mon[4]_INST_0_i_1 
       (.I0(\adc0_daddr_mon[10]_INST_0 [4]),
        .I1(Q[0]),
        .I2(tile_index[2]),
        .I3(tile_index[1]),
        .I4(p_0_in_0[4]),
        .I5(\data_reg[27]_0 ),
        .O(\adc0_drpaddr_reg[4] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_daddr_mon[5]_INST_0_i_2 
       (.I0(\adc0_daddr_mon[10]_INST_0 [5]),
        .I1(Q[0]),
        .I2(tile_index[2]),
        .I3(tile_index[1]),
        .I4(p_0_in_0[5]),
        .I5(\data_reg[27]_0 ),
        .O(\adc0_drpaddr_reg[5] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_daddr_mon[6]_INST_0_i_2 
       (.I0(\adc0_daddr_mon[10]_INST_0 [6]),
        .I1(Q[0]),
        .I2(tile_index[2]),
        .I3(tile_index[1]),
        .I4(p_0_in_0[6]),
        .I5(\data_reg[27]_0 ),
        .O(\adc0_drpaddr_reg[6] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_daddr_mon[8]_INST_0_i_2 
       (.I0(\adc0_daddr_mon[10]_INST_0 [7]),
        .I1(Q[0]),
        .I2(tile_index[2]),
        .I3(tile_index[1]),
        .I4(p_0_in_0[8]),
        .I5(\data_reg[27]_0 ),
        .O(\adc0_drpaddr_reg[8] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_daddr_mon[9]_INST_0_i_2 
       (.I0(\adc0_daddr_mon[10]_INST_0 [8]),
        .I1(Q[0]),
        .I2(tile_index[2]),
        .I3(tile_index[1]),
        .I4(p_0_in_0[9]),
        .I5(\data_reg[27]_0 ),
        .O(\adc0_drpaddr_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    adc0_den_mon_INST_0_i_3
       (.I0(\data_reg[27]_0 ),
        .I1(tile_index[2]),
        .I2(\drp_drdy_r_reg[0] ),
        .I3(tile_index[1]),
        .O(adc0_drpen_tc));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[0]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [0]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[0] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[0] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[10]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [10]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[10] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[10] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[11]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [11]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[11] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[11] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[12]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [12]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[12] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[12] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[13]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [13]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[13] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[13] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[14]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [14]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[14] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[15] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[15]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [14]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[15] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[1]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [1]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[1] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[1] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[2]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [2]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[2] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[2] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[3]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [3]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[3] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[3] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[4]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [4]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[4] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[4] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[5]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [5]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[5] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[5] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[6]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [6]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[6] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[6] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[7]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [7]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[7] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[7] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[8]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [8]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[8] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[8] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \adc0_di_mon[9]_INST_0_i_2 
       (.I0(\adc0_di_mon[14]_INST_0 [9]),
        .I1(Q[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .I4(\data_reg_n_0_[9] ),
        .I5(tile_index[2]),
        .O(\adc0_drpdi_reg[9] ));
  LUT6 #(
    .INIT(64'hAAAA002000000020)) 
    adc0_dwe_mon_INST_0_i_1
       (.I0(Q[1]),
        .I1(tile_index[1]),
        .I2(\drp_drdy_r_reg[0] ),
        .I3(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I4(Q[2]),
        .I5(drp_wen),
        .O(\FSM_sequential_fsm_cs_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc1_daddr_mon[0]_INST_0_i_1 
       (.I0(\data_reg[27]_0 ),
        .I1(p_0_in_0[0]),
        .O(\data_reg[27]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc1_daddr_mon[10]_INST_0_i_3 
       (.I0(\data_reg[27]_0 ),
        .I1(p_0_in_0[10]),
        .O(\data_reg[27]_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \adc1_daddr_mon[10]_INST_0_i_4 
       (.I0(tile_index[1]),
        .I1(tile_index[2]),
        .O(\data_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \adc1_daddr_mon[1]_INST_0 
       (.I0(\data_reg[28]_0 ),
        .I1(p_0_in_0[1]),
        .I2(\data_reg[27]_0 ),
        .I3(tile_config_drp_arb_gnt_i),
        .I4(\dac0_daddr_mon[10]_INST_0 [1]),
        .I5(\rdata_reg[15] ),
        .O(adc1_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc1_daddr_mon[2]_INST_0_i_1 
       (.I0(\data_reg[27]_0 ),
        .I1(p_0_in_0[2]),
        .O(\data_reg[27]_12 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \adc1_daddr_mon[3]_INST_0 
       (.I0(\data_reg[28]_0 ),
        .I1(p_0_in_0[3]),
        .I2(\data_reg[27]_0 ),
        .I3(tile_config_drp_arb_gnt_i),
        .I4(\dac0_daddr_mon[10]_INST_0 [2]),
        .I5(\rdata_reg[15] ),
        .O(adc1_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \adc1_daddr_mon[4]_INST_0 
       (.I0(\data_reg[28]_0 ),
        .I1(p_0_in_0[4]),
        .I2(\data_reg[27]_0 ),
        .I3(tile_config_drp_arb_gnt_i),
        .I4(\dac0_daddr_mon[10]_INST_0 [3]),
        .I5(\rdata_reg[15] ),
        .O(adc1_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc1_daddr_mon[5]_INST_0_i_1 
       (.I0(\data_reg[27]_0 ),
        .I1(p_0_in_0[5]),
        .O(\data_reg[27]_11 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \adc1_daddr_mon[6]_INST_0 
       (.I0(\data_reg[28]_0 ),
        .I1(p_0_in_0[6]),
        .I2(\data_reg[27]_0 ),
        .I3(tile_config_drp_arb_gnt_i),
        .I4(\dac0_daddr_mon[10]_INST_0 [5]),
        .I5(\rdata_reg[15] ),
        .O(adc1_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc1_daddr_mon[8]_INST_0_i_1 
       (.I0(\data_reg[27]_0 ),
        .I1(p_0_in_0[8]),
        .O(\data_reg[27]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc1_daddr_mon[9]_INST_0_i_1 
       (.I0(\data_reg[27]_0 ),
        .I1(p_0_in_0[9]),
        .O(\data_reg[27]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[0]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[0] ),
        .O(\data_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[10]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[10] ),
        .O(\data_reg[29]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[11]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[11] ),
        .O(\data_reg[29]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[12]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[12] ),
        .O(\data_reg[29]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[13]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[13] ),
        .O(\data_reg[29]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[14]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[14] ),
        .O(\data_reg[29]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[15]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[15] ),
        .O(\data_reg[29]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[1]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[1] ),
        .O(\data_reg[29]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[2]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[2] ),
        .O(\data_reg[29]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[3]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[3] ),
        .O(\data_reg[29]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[4]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[4] ),
        .O(\data_reg[29]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[5]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[5] ),
        .O(\data_reg[29]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[6]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[6] ),
        .O(\data_reg[29]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[7]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[7] ),
        .O(\data_reg[29]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[8]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[8] ),
        .O(\data_reg[29]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[9]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\data_reg_n_0_[9] ),
        .O(\data_reg[29]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc2_daddr_mon[0]_INST_0_i_1 
       (.I0(\data_reg[27]_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[0]),
        .I3(tile_index[1]),
        .O(\data_reg[27]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc2_daddr_mon[10]_INST_0_i_1 
       (.I0(\data_reg[27]_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[10]),
        .I3(tile_index[1]),
        .O(\data_reg[27]_7 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \adc2_daddr_mon[1]_INST_0 
       (.I0(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I1(p_0_in_0[1]),
        .I2(tile_index[1]),
        .I3(tile_config_drp_arb_gnt_i_1),
        .I4(\dac0_daddr_mon[10]_INST_0 [1]),
        .I5(\rdata_reg[15]_0 ),
        .O(adc2_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc2_daddr_mon[2]_INST_0_i_1 
       (.I0(\data_reg[27]_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[2]),
        .I3(tile_index[1]),
        .O(\data_reg[27]_3 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \adc2_daddr_mon[3]_INST_0 
       (.I0(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I1(p_0_in_0[3]),
        .I2(tile_index[1]),
        .I3(tile_config_drp_arb_gnt_i_1),
        .I4(\dac0_daddr_mon[10]_INST_0 [2]),
        .I5(\rdata_reg[15]_0 ),
        .O(adc2_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \adc2_daddr_mon[4]_INST_0 
       (.I0(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I1(p_0_in_0[4]),
        .I2(tile_index[1]),
        .I3(tile_config_drp_arb_gnt_i_1),
        .I4(\dac0_daddr_mon[10]_INST_0 [3]),
        .I5(\rdata_reg[15]_0 ),
        .O(adc2_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc2_daddr_mon[5]_INST_0_i_1 
       (.I0(\data_reg[27]_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[5]),
        .I3(tile_index[1]),
        .O(\data_reg[27]_4 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \adc2_daddr_mon[6]_INST_0 
       (.I0(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I1(p_0_in_0[6]),
        .I2(tile_index[1]),
        .I3(tile_config_drp_arb_gnt_i_1),
        .I4(\dac0_daddr_mon[10]_INST_0 [5]),
        .I5(\rdata_reg[15]_0 ),
        .O(adc2_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \adc2_daddr_mon[6]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .O(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc2_daddr_mon[8]_INST_0_i_1 
       (.I0(\data_reg[27]_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[8]),
        .I3(tile_index[1]),
        .O(\data_reg[27]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc2_daddr_mon[9]_INST_0_i_1 
       (.I0(\data_reg[27]_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[9]),
        .I3(tile_index[1]),
        .O(\data_reg[27]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[0]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[0] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[10]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[10] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[10]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[11]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[11] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[11]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[12]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[12] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[12]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[13]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[13] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[13]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[14]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[14] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[14]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[15]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[15] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[15]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[1]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[1] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[2]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[2] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[3]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[3] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[4]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[4] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[5]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[5] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[5]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[6]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[6] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[6]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[7]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[7] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[7]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[8]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[8] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[8]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[9]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[9] ),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .O(adc2_drpdi_tc[9]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    adc2_dwe_mon_INST_0_i_1
       (.I0(tile_config_drp_arb_gnt_i_1),
        .I1(\drp_drdy_r_reg[0] ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .I4(\data_reg[27]_0 ),
        .O(drp_den_reg));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \adc3_daddr_mon[0]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(p_0_in_0[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .O(adc3_drpaddr_tc[0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \adc3_daddr_mon[10]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(p_0_in_0[10]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .O(adc3_drpaddr_tc[5]));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \adc3_daddr_mon[1]_INST_0 
       (.I0(tile_index[2]),
        .I1(p_0_in_0[1]),
        .I2(\adc3_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I3(tile_config_drp_arb_gnt_i_2),
        .I4(\dac0_daddr_mon[10]_INST_0 [1]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc3_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \adc3_daddr_mon[2]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(p_0_in_0[2]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .O(adc3_drpaddr_tc[1]));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \adc3_daddr_mon[3]_INST_0 
       (.I0(tile_index[2]),
        .I1(p_0_in_0[3]),
        .I2(\adc3_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I3(tile_config_drp_arb_gnt_i_2),
        .I4(\dac0_daddr_mon[10]_INST_0 [2]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc3_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \adc3_daddr_mon[4]_INST_0 
       (.I0(tile_index[2]),
        .I1(p_0_in_0[4]),
        .I2(\adc3_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I3(tile_config_drp_arb_gnt_i_2),
        .I4(\dac0_daddr_mon[10]_INST_0 [3]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc3_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \adc3_daddr_mon[5]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(p_0_in_0[5]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .O(adc3_drpaddr_tc[2]));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \adc3_daddr_mon[6]_INST_0 
       (.I0(tile_index[2]),
        .I1(p_0_in_0[6]),
        .I2(\adc3_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I3(tile_config_drp_arb_gnt_i_2),
        .I4(\dac0_daddr_mon[10]_INST_0 [5]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc3_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc3_daddr_mon[6]_INST_0_i_1 
       (.I0(\data_reg[27]_0 ),
        .I1(tile_index[1]),
        .O(\adc3_daddr_mon[6]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \adc3_daddr_mon[8]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(p_0_in_0[8]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .O(adc3_drpaddr_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \adc3_daddr_mon[9]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(p_0_in_0[9]),
        .I2(tile_index[1]),
        .I3(\data_reg[27]_0 ),
        .O(adc3_drpaddr_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[0]_INST_0_i_1 
       (.I0(\data_reg_n_0_[0] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[10]_INST_0_i_1 
       (.I0(\data_reg_n_0_[10] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[10]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[11]_INST_0_i_1 
       (.I0(\data_reg_n_0_[11] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[11]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[12]_INST_0_i_1 
       (.I0(\data_reg_n_0_[12] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[12]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[13]_INST_0_i_1 
       (.I0(\data_reg_n_0_[13] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[13]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[14]_INST_0_i_1 
       (.I0(\data_reg_n_0_[14] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[14]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[15]_INST_0_i_1 
       (.I0(\data_reg_n_0_[15] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[15]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[1]_INST_0_i_1 
       (.I0(\data_reg_n_0_[1] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[2]_INST_0_i_1 
       (.I0(\data_reg_n_0_[2] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[3]_INST_0_i_1 
       (.I0(\data_reg_n_0_[3] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[4]_INST_0_i_1 
       (.I0(\data_reg_n_0_[4] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[5]_INST_0_i_1 
       (.I0(\data_reg_n_0_[5] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[5]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[6]_INST_0_i_1 
       (.I0(\data_reg_n_0_[6] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[6]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[7]_INST_0_i_1 
       (.I0(\data_reg_n_0_[7] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[7]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[8]_INST_0_i_1 
       (.I0(\data_reg_n_0_[8] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[8]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[9]_INST_0_i_1 
       (.I0(\data_reg_n_0_[9] ),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .O(adc3_drpdi_tc[9]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    adc3_dwe_mon_INST_0_i_1
       (.I0(tile_config_drp_arb_gnt_i_2),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[2]),
        .I4(\drp_drdy_r_reg[0] ),
        .O(\data_reg[28]_1 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_daddr_mon[0]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[0]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_daddr_mon[10]_INST_0 [0]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[29]_16 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_daddr_mon[10]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[10]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_daddr_mon[10]_INST_0 [8]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[29]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dac0_daddr_mon[10]_INST_0_i_2 
       (.I0(\data_reg[27]_0 ),
        .I1(tile_index[1]),
        .O(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_daddr_mon[1]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[1]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_daddr_mon[10]_INST_0 [1]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[29]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \dac0_daddr_mon[2]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[2]),
        .I3(p_0_in_0[2]),
        .O(dac0_drpaddr_tc[0]));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_daddr_mon[3]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[3]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_daddr_mon[10]_INST_0 [2]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[29]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \dac0_daddr_mon[4]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[2]),
        .I3(p_0_in_0[4]),
        .O(dac0_drpaddr_tc[1]));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_daddr_mon[5]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[5]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_daddr_mon[10]_INST_0 [4]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[29]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \dac0_daddr_mon[6]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[2]),
        .I3(p_0_in_0[6]),
        .O(dac0_drpaddr_tc[2]));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_daddr_mon[8]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[8]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_daddr_mon[10]_INST_0 [6]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[29]_20 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_daddr_mon[9]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(tile_index[2]),
        .I2(p_0_in_0[9]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_daddr_mon[10]_INST_0 [7]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[29]_21 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    dac0_den_mon_INST_0_i_2
       (.I0(dac0_dwe_mon_INST_0[1]),
        .I1(\data_reg[27]_0 ),
        .I2(tile_index[1]),
        .I3(\drp_drdy_r_reg[0] ),
        .I4(tile_index[2]),
        .I5(dac0_dwe_mon_INST_0[0]),
        .O(\FSM_sequential_fsm_cs_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[0]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[0] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [0]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[10]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[10] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [10]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[11]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[11] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [11]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[12]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[12] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [12]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[13]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[13] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [13]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[14]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[14] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [14]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[15]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[15] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [15]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[1]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[1] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [1]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[2]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[2] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [2]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[3]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[3] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [3]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[4]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[4] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [4]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[5]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[5] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [5]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[6]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[6] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [6]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[7]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[7] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [7]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[8]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[8] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [8]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac0_di_mon[9]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[9] ),
        .I2(tile_index[2]),
        .I3(\dac0_daddr_mon[0]_INST_0 ),
        .I4(\dac0_di_mon[15]_INST_0 [9]),
        .I5(\dac0_daddr_mon[0]_INST_0_0 ),
        .O(\data_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h22222222C0000000)) 
    dac0_dwe_mon_INST_0_i_1
       (.I0(dac0_drpwe_por),
        .I1(dac0_dwe_mon_INST_0[0]),
        .I2(tile_index[2]),
        .I3(\drp_drdy_r_reg[0] ),
        .I4(\dac0_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I5(dac0_dwe_mon_INST_0[1]),
        .O(drpwe_por_reg));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dac1_daddr_mon[0]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[2]),
        .I2(p_0_in_0[0]),
        .I3(\data_reg[27]_0 ),
        .O(dac1_drpaddr_tc[0]));
  LUT6 #(
    .INIT(64'h8B88888888888888)) 
    \dac1_daddr_mon[10]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0 [2]),
        .I1(\dac1_daddr_mon[10]_INST_0_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .I4(p_0_in_0[10]),
        .I5(\data_reg[27]_0 ),
        .O(\pll_state_machine.drpaddr_status_reg[10] ));
  LUT6 #(
    .INIT(64'h8B88888888888888)) 
    \dac1_daddr_mon[1]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0 [1]),
        .I1(\dac1_daddr_mon[10]_INST_0_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .I4(p_0_in_0[1]),
        .I5(\data_reg[27]_0 ),
        .O(\pll_state_machine.drpaddr_status_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h8B88888888888888)) 
    \dac1_daddr_mon[2]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0 [0]),
        .I1(\dac1_daddr_mon[10]_INST_0_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .I4(p_0_in_0[2]),
        .I5(\data_reg[27]_0 ),
        .O(\pll_state_machine.drpaddr_status_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dac1_daddr_mon[3]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[2]),
        .I2(p_0_in_0[3]),
        .I3(\data_reg[27]_0 ),
        .O(dac1_drpaddr_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dac1_daddr_mon[4]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[2]),
        .I2(p_0_in_0[4]),
        .I3(\data_reg[27]_0 ),
        .O(dac1_drpaddr_tc[2]));
  LUT6 #(
    .INIT(64'h8B88888888888888)) 
    \dac1_daddr_mon[5]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0 [0]),
        .I1(\dac1_daddr_mon[10]_INST_0_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .I4(p_0_in_0[5]),
        .I5(\data_reg[27]_0 ),
        .O(\pll_state_machine.drpaddr_status_reg[5] ));
  LUT6 #(
    .INIT(64'h8B88888888888888)) 
    \dac1_daddr_mon[6]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0 [1]),
        .I1(\dac1_daddr_mon[10]_INST_0_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .I4(p_0_in_0[6]),
        .I5(\data_reg[27]_0 ),
        .O(\pll_state_machine.drpaddr_status_reg[6] ));
  LUT6 #(
    .INIT(64'h8B88888888888888)) 
    \dac1_daddr_mon[8]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0 [2]),
        .I1(\dac1_daddr_mon[10]_INST_0_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .I4(p_0_in_0[8]),
        .I5(\data_reg[27]_0 ),
        .O(\pll_state_machine.drpaddr_status_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h8B88888888888888)) 
    \dac1_daddr_mon[9]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0 [2]),
        .I1(\dac1_daddr_mon[10]_INST_0_0 ),
        .I2(tile_index[1]),
        .I3(tile_index[2]),
        .I4(p_0_in_0[9]),
        .I5(\data_reg[27]_0 ),
        .O(\pll_state_machine.drpaddr_status_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[0]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[0] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[10]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[10] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[10]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[11]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[11] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[11]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[12]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[12] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[12]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[13]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[13] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[13]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[14]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[14] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[14]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[15]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[15] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[15]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[1]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[1] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[2]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[2] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[2]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[3]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[3] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[4]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[4] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[5]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[5] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[5]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[6]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[6] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[7]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[7] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[7]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[8]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[8] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[8]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[9]_INST_0_i_1 
       (.I0(tile_index[2]),
        .I1(\data_reg[27]_0 ),
        .I2(\data_reg_n_0_[9] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[9]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    dac1_dwe_mon_INST_0_i_1
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(\data_reg[27]_0 ),
        .I3(\drp_drdy_r_reg[0] ),
        .O(dac1_drpen_tc));
  LUT6 #(
    .INIT(64'h00FF4400C00000FF)) 
    \data_index[6]_i_1 
       (.I0(\FSM_sequential_tc_sm_state[2]_i_8_n_0 ),
        .I1(\data_index_reg_rep[0]_43 ),
        .I2(\FSM_sequential_tc_sm_state[2]_i_5_n_0 ),
        .I3(\data_index_reg_rep[0]_44 [0]),
        .I4(\data_index_reg_rep[0]_44 [2]),
        .I5(\data_index_reg_rep[0]_44 [1]),
        .O(E));
  FDRE \data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [0]),
        .Q(\data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [10]),
        .Q(\data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [11]),
        .Q(\data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [12]),
        .Q(\data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [13]),
        .Q(\data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [14]),
        .Q(\data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [15]),
        .Q(\data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [16]),
        .Q(p_0_in_0[0]),
        .R(1'b0));
  FDRE \data_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [17]),
        .Q(p_0_in_0[1]),
        .R(1'b0));
  FDRE \data_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [18]),
        .Q(p_0_in_0[2]),
        .R(1'b0));
  FDRE \data_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [19]),
        .Q(p_0_in_0[3]),
        .R(1'b0));
  FDRE \data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [1]),
        .Q(\data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [20]),
        .Q(p_0_in_0[4]),
        .R(1'b0));
  FDRE \data_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [21]),
        .Q(p_0_in_0[5]),
        .R(1'b0));
  FDRE \data_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [22]),
        .Q(p_0_in_0[6]),
        .R(1'b0));
  FDRE \data_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [23]),
        .Q(p_0_in_0[8]),
        .R(1'b0));
  FDRE \data_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [24]),
        .Q(p_0_in_0[9]),
        .R(1'b0));
  FDRE \data_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [25]),
        .Q(p_0_in_0[10]),
        .R(1'b0));
  FDRE \data_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [26]),
        .Q(\data_reg[27]_0 ),
        .R(1'b0));
  FDRE \data_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(g0_b28_n_0),
        .Q(tile_index[1]),
        .R(1'b0));
  FDRE \data_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(g0_b29_n_0),
        .Q(tile_index[2]),
        .R(1'b0));
  FDRE \data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [2]),
        .Q(\data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [3]),
        .Q(\data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [4]),
        .Q(\data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [5]),
        .Q(\data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [6]),
        .Q(\data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [7]),
        .Q(\data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [8]),
        .Q(\data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[27]_14 [9]),
        .Q(\data_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \drp_drdy_r[0]_i_1__0 
       (.I0(tile_index[1]),
        .I1(tile_index[2]),
        .I2(\data_reg[27]_0 ),
        .I3(\drp_drdy_r_reg[0] ),
        .I4(tile_config_drp_arb_gnt_i),
        .I5(\drp_drdy_r_reg[0]_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \drp_drdy_r[0]_i_1__1 
       (.I0(\data_reg[27]_0 ),
        .I1(tile_index[2]),
        .I2(tile_index[1]),
        .I3(\drp_drdy_r_reg[0] ),
        .I4(tile_config_drp_arb_gnt_i_1),
        .I5(\drp_drdy_r_reg[0]_1 ),
        .O(\data_reg[27]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \drp_drdy_r[0]_i_1__2 
       (.I0(\drp_drdy_r_reg[0] ),
        .I1(tile_index[2]),
        .I2(\data_reg[27]_0 ),
        .I3(tile_index[1]),
        .I4(tile_config_drp_arb_gnt_i_2),
        .I5(\drp_drdy_r_reg[0]_2 ),
        .O(drp_den_reg_0));
  LUT6 #(
    .INIT(64'h40F280ED9DB103CA)) 
    g0_b0
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0] ));
  LUT6 #(
    .INIT(64'h13C000F89F104F00)) 
    g0_b1
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_0 ));
  LUT6 #(
    .INIT(64'h01C00A0000040700)) 
    g0_b10
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_9 ));
  LUT6 #(
    .INIT(64'h15802400400C5600)) 
    g0_b11
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_10 ));
  LUT6 #(
    .INIT(64'h358008100204D600)) 
    g0_b12
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_11 ));
  LUT6 #(
    .INIT(64'h318000000004C600)) 
    g0_b13
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_12 ));
  LUT6 #(
    .INIT(64'h358020000004D600)) 
    g0_b14
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_13 ));
  LUT6 #(
    .INIT(64'h0080641803040200)) 
    g0_b15
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_14 ));
  LUT6 #(
    .INIT(64'h652140FD1FA59485)) 
    g0_b16
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_15 ));
  LUT6 #(
    .INIT(64'h39F141426848E7C5)) 
    g0_b17
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_16 ));
  LUT6 #(
    .INIT(64'h0E7391F03E0439CE)) 
    g0_b18
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_17 ));
  LUT6 #(
    .INIT(64'hB0422EC21846C108)) 
    g0_b19
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_18 ));
  LUT6 #(
    .INIT(64'h52C100EA1C014B04)) 
    g0_b2
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_1 ));
  LUT6 #(
    .INIT(64'h4F85001F83F13E14)) 
    g0_b20
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_19 ));
  LUT6 #(
    .INIT(64'h8000FE0600C60003)) 
    g0_b21
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_20 ));
  LUT6 #(
    .INIT(64'h0000001C03800000)) 
    g0_b22
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_21 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC007FFFF)) 
    g0_b24
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_22 ));
  LUT6 #(
    .INIT(64'hFFFFFE000007FFFF)) 
    g0_b26
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_23 ));
  LUT6 #(
    .INIT(64'hFFFFCA0000000000)) 
    g0_b27
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_24 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    g0_b28
       (.I0(\data_reg[28]_2 [1]),
        .I1(\data_reg[28]_2 [2]),
        .I2(\data_reg[28]_2 [3]),
        .I3(\data_reg[28]_2 [4]),
        .I4(\data_reg[28]_2 [5]),
        .I5(\data_reg[28]_2 [6]),
        .O(g0_b28_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F800F800)) 
    g0_b29
       (.I0(\data_reg[28]_2 [2]),
        .I1(\data_reg[28]_2 [3]),
        .I2(\data_reg[28]_2 [4]),
        .I3(\data_reg[28]_2 [5]),
        .I4(\data_index_reg_rep[1] ),
        .I5(\data_reg[28]_2 [6]),
        .O(g0_b29_n_0));
  LUT6 #(
    .INIT(64'h798101F47E09E604)) 
    g0_b3
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_2 ));
  LUT6 #(
    .INIT(64'h51B500C4188146D4)) 
    g0_b4
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_3 ));
  LUT6 #(
    .INIT(64'h508000C618C14200)) 
    g0_b5
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_4 ));
  LUT6 #(
    .INIT(64'h008000DC1B840208)) 
    g0_b6
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_5 ));
  LUT6 #(
    .INIT(64'h018A24C418860628)) 
    g0_b7
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_6 ));
  LUT6 #(
    .INIT(64'h81D0280400840740)) 
    g0_b8
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_7 ));
  LUT6 #(
    .INIT(64'h11800A0801064600)) 
    g0_b9
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_8 ));
  LUT6 #(
    .INIT(64'h00000000000018C4)) 
    g1_b0
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_25 ));
  LUT6 #(
    .INIT(64'h0000000000001401)) 
    g1_b10
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_31 ));
  LUT6 #(
    .INIT(64'h0000000000001203)) 
    g1_b11
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_32 ));
  LUT6 #(
    .INIT(64'h0000000000000201)) 
    g1_b14
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_33 ));
  LUT6 #(
    .INIT(64'h0000000000000401)) 
    g1_b15
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_34 ));
  LUT6 #(
    .INIT(64'h00000000000033A9)) 
    g1_b16
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_35 ));
  LUT6 #(
    .INIT(64'h0000000000003A02)) 
    g1_b17
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_36 ));
  LUT6 #(
    .INIT(64'h0000000000003C01)) 
    g1_b18
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_37 ));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    g1_b19
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_38 ));
  LUT6 #(
    .INIT(64'h0000000000001800)) 
    g1_b2
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_26 ));
  LUT6 #(
    .INIT(64'h000000000000073C)) 
    g1_b20
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_39 ));
  LUT6 #(
    .INIT(64'h00000000000007F1)) 
    g1_b21
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_40 ));
  LUT6 #(
    .INIT(64'h00000000000007C0)) 
    g1_b22
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_41 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    g1_b26
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_42 ));
  LUT5 #(
    .INIT(32'h0000007F)) 
    g1_b29
       (.I0(\data_reg[28]_2 [1]),
        .I1(\data_reg[28]_2 [2]),
        .I2(\data_reg[28]_2 [3]),
        .I3(\data_reg[28]_2 [4]),
        .I4(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[1] ));
  LUT6 #(
    .INIT(64'h0000000000003A00)) 
    g1_b3
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_27 ));
  LUT6 #(
    .INIT(64'h0000000000001202)) 
    g1_b4
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_28 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    g1_b5
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_29 ));
  LUT6 #(
    .INIT(64'h0000000000001621)) 
    g1_b6
       (.I0(\data_reg[28]_2 [0]),
        .I1(\data_reg[28]_2 [1]),
        .I2(\data_reg[28]_2 [2]),
        .I3(\data_reg[28]_2 [3]),
        .I4(\data_reg[28]_2 [4]),
        .I5(\data_reg[28]_2 [5]),
        .O(\data_index_reg_rep[0]_30 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_arbiter
   (adc1_drp_rdy,
    tc_gnt_adc1,
    tile_config_drp_arb_gnt_i,
    adc1_drprdy_tc,
    adc1_por_gnt,
    adc1_drprdy_por,
    \FSM_onehot_state_reg[1] ,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    adc1_dwe_mon,
    \drp_addr_reg[0] ,
    adc1_daddr_mon,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    adc1_den_mon,
    adc1_di_mon,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    user_drp_drdy_reg_0,
    E,
    p_4_in,
    s_axi_aclk,
    bank12_write,
    \FSM_onehot_state_reg[2] ,
    adc1_drpen_por,
    adc1_drpwe_por,
    dummy_read_req_reg_0,
    adc1_por_req,
    adc1_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    tc_req_adc1,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    \rdata_reg[15]_5 ,
    \rdata_reg[15]_6 ,
    drp_wen,
    Q,
    \rdata_reg[15]_7 ,
    \rdata_reg[15]_8 ,
    \rdata_reg[15]_9 ,
    \rdata_reg[15]_10 ,
    \rdata_reg[15]_11 ,
    \rdata_reg[15]_12 ,
    \rdata_reg[15]_13 ,
    \rdata_reg[15]_14 ,
    \rdata_reg[15]_15 ,
    \rdata_reg[15]_16 ,
    \rdata_reg[15]_17 ,
    \rdata_reg[15]_18 ,
    \rdata_reg[15]_19 ,
    \rdata_reg[15]_20 ,
    \rdata_reg[15]_21 ,
    \rdata_reg[15]_22 ,
    \rdata_reg[15]_23 ,
    \rdata_reg[15]_24 ,
    por_drp_drdy_reg_0,
    por_drp_drdy_reg_1,
    dummy_read_gnt_held_reg_0,
    adc1_drpaddr_por,
    drp_RdAck_r_reg,
    drp_RdAck_r_reg_0,
    drp_RdAck,
    drp_RdAck_r_reg_1,
    \rdata_reg[0] ,
    D);
  output adc1_drp_rdy;
  output tc_gnt_adc1;
  output tile_config_drp_arb_gnt_i;
  output adc1_drprdy_tc;
  output adc1_por_gnt;
  output adc1_drprdy_por;
  output \FSM_onehot_state_reg[1] ;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output adc1_dwe_mon;
  output \drp_addr_reg[0] ;
  output [6:0]adc1_daddr_mon;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output adc1_den_mon;
  output [15:0]adc1_di_mon;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output user_drp_drdy_reg_0;
  output [0:0]E;
  input p_4_in;
  input s_axi_aclk;
  input bank12_write;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input adc1_drpen_por;
  input adc1_drpwe_por;
  input dummy_read_req_reg_0;
  input adc1_por_req;
  input adc1_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_0 ;
  input tc_req_adc1;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input [7:0]\rdata_reg[15]_1 ;
  input \rdata_reg[15]_2 ;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input \rdata_reg[15]_5 ;
  input \rdata_reg[15]_6 ;
  input drp_wen;
  input [0:0]Q;
  input [15:0]\rdata_reg[15]_7 ;
  input \rdata_reg[15]_8 ;
  input [15:0]\rdata_reg[15]_9 ;
  input \rdata_reg[15]_10 ;
  input \rdata_reg[15]_11 ;
  input \rdata_reg[15]_12 ;
  input \rdata_reg[15]_13 ;
  input \rdata_reg[15]_14 ;
  input \rdata_reg[15]_15 ;
  input \rdata_reg[15]_16 ;
  input \rdata_reg[15]_17 ;
  input \rdata_reg[15]_18 ;
  input \rdata_reg[15]_19 ;
  input \rdata_reg[15]_20 ;
  input \rdata_reg[15]_21 ;
  input \rdata_reg[15]_22 ;
  input \rdata_reg[15]_23 ;
  input \rdata_reg[15]_24 ;
  input [0:0]por_drp_drdy_reg_0;
  input por_drp_drdy_reg_1;
  input dummy_read_gnt_held_reg_0;
  input [0:0]adc1_drpaddr_por;
  input drp_RdAck_r_reg;
  input drp_RdAck_r_reg_0;
  input [0:0]drp_RdAck;
  input drp_RdAck_r_reg_1;
  input [0:0]\rdata_reg[0] ;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[1] ;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__0_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__0_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_3__0_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__0_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__0_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire [0:0]Q;
  wire [6:0]adc1_daddr_mon;
  wire \adc1_daddr_mon[10]_INST_0_i_1_n_0 ;
  wire adc1_den_mon;
  wire adc1_den_mon_INST_0_i_1_n_0;
  wire [15:0]adc1_di_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_rdy;
  wire [0:0]adc1_drpaddr_por;
  wire adc1_drpen_por;
  wire adc1_drprdy_por;
  wire adc1_drprdy_tc;
  wire adc1_drpwe_por;
  wire adc1_dwe_mon;
  wire adc1_dwe_mon_INST_0_i_1_n_0;
  wire adc1_por_gnt;
  wire adc1_por_req;
  wire bank12_write;
  wire [0:0]drp_RdAck;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire \drp_addr_reg[0] ;
  wire [3:0]drp_drdy_r;
  wire drp_wen;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__0_n_0;
  wire dummy_read_gnt_held_i_2__0_n_0;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__0_n_0;
  wire dummy_read_req_i_2_n_0;
  wire dummy_read_req_reg_0;
  wire [2:0]fsm_cs;
  wire p_4_in;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__0_n_0;
  wire [0:0]por_drp_drdy_reg_0;
  wire por_drp_drdy_reg_1;
  wire [0:0]\rdata_reg[0] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire [7:0]\rdata_reg[15]_1 ;
  wire \rdata_reg[15]_10 ;
  wire \rdata_reg[15]_11 ;
  wire \rdata_reg[15]_12 ;
  wire \rdata_reg[15]_13 ;
  wire \rdata_reg[15]_14 ;
  wire \rdata_reg[15]_15 ;
  wire \rdata_reg[15]_16 ;
  wire \rdata_reg[15]_17 ;
  wire \rdata_reg[15]_18 ;
  wire \rdata_reg[15]_19 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[15]_20 ;
  wire \rdata_reg[15]_21 ;
  wire \rdata_reg[15]_22 ;
  wire \rdata_reg[15]_23 ;
  wire \rdata_reg[15]_24 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire \rdata_reg[15]_5 ;
  wire \rdata_reg[15]_6 ;
  wire [15:0]\rdata_reg[15]_7 ;
  wire \rdata_reg[15]_8 ;
  wire [15:0]\rdata_reg[15]_9 ;
  wire s_axi_aclk;
  wire tc_gnt_adc1;
  wire tc_req_adc1;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__0_n_0;
  wire user_drp_drdy_i_1__0_n_0;
  wire user_drp_drdy_reg_0;
  wire write_access;
  wire write_access_i_1__0_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__2 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(adc1_drp_rdy),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__0 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABAAABAAABAA)) 
    \FSM_sequential_fsm_cs[1]_i_1__0 
       (.I0(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I1(fsm_cs[2]),
        .I2(dummy_read_req),
        .I3(\FSM_sequential_fsm_cs[1]_i_3__0_n_0 ),
        .I4(tile_config_drp_arb_gnt_i),
        .I5(tc_req_adc1),
        .O(\FSM_sequential_fsm_cs[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0004)) 
    \FSM_sequential_fsm_cs[1]_i_3__0 
       (.I0(fsm_cs[1]),
        .I1(adc1_dreq_mon),
        .I2(adc1_por_req),
        .I3(fsm_cs[0]),
        .I4(tc_req_adc1),
        .O(\FSM_sequential_fsm_cs[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h88A8F8A888A8CCA8)) 
    \FSM_sequential_fsm_cs[2]_i_1__0 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__0_n_0 ),
        .I1(adc1_por_req),
        .I2(adc1_dreq_mon),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__0 
       (.I0(dummy_read_req),
        .I1(tc_req_adc1),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__0_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__0_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__0_n_0 ),
        .Q(fsm_cs[2]),
        .R(p_4_in));
  LUT6 #(
    .INIT(64'hFFFFAEAAAEAAAEAA)) 
    \adc1_daddr_mon[0]_INST_0 
       (.I0(\adc1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .I1(tile_config_drp_arb_gnt_i),
        .I2(\rdata_reg[15]_6 ),
        .I3(\rdata_reg[15]_0 ),
        .I4(\rdata_reg[15]_1 [0]),
        .I5(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .O(adc1_daddr_mon[0]));
  LUT6 #(
    .INIT(64'hFFFFAEAAAEAAAEAA)) 
    \adc1_daddr_mon[10]_INST_0 
       (.I0(\adc1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .I1(tile_config_drp_arb_gnt_i),
        .I2(\rdata_reg[15] ),
        .I3(\rdata_reg[15]_0 ),
        .I4(\rdata_reg[15]_1 [7]),
        .I5(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .O(adc1_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \adc1_daddr_mon[10]_INST_0_i_1 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(adc1_drpaddr_por),
        .O(\adc1_daddr_mon[10]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \adc1_daddr_mon[10]_INST_0_i_2 
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(tile_config_drp_arb_gnt_i));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \adc1_daddr_mon[10]_INST_0_i_5 
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFAEAAAEAAAEAA)) 
    \adc1_daddr_mon[2]_INST_0 
       (.I0(\adc1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .I1(tile_config_drp_arb_gnt_i),
        .I2(\rdata_reg[15]_5 ),
        .I3(\rdata_reg[15]_0 ),
        .I4(\rdata_reg[15]_1 [2]),
        .I5(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .O(adc1_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFFAEAAAEAAAEAA)) 
    \adc1_daddr_mon[5]_INST_0 
       (.I0(\adc1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .I1(tile_config_drp_arb_gnt_i),
        .I2(\rdata_reg[15]_4 ),
        .I3(\rdata_reg[15]_0 ),
        .I4(\rdata_reg[15]_1 [3]),
        .I5(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .O(adc1_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc1_daddr_mon[7]_INST_0 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .I3(\rdata_reg[15]_1 [4]),
        .O(adc1_daddr_mon[3]));
  LUT6 #(
    .INIT(64'hFFFFAEAAAEAAAEAA)) 
    \adc1_daddr_mon[8]_INST_0 
       (.I0(\adc1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .I1(tile_config_drp_arb_gnt_i),
        .I2(\rdata_reg[15]_3 ),
        .I3(\rdata_reg[15]_0 ),
        .I4(\rdata_reg[15]_1 [5]),
        .I5(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .O(adc1_daddr_mon[4]));
  LUT6 #(
    .INIT(64'hFFFFAEAAAEAAAEAA)) 
    \adc1_daddr_mon[9]_INST_0 
       (.I0(\adc1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .I1(tile_config_drp_arb_gnt_i),
        .I2(\rdata_reg[15]_2 ),
        .I3(\rdata_reg[15]_0 ),
        .I4(\rdata_reg[15]_1 [6]),
        .I5(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .O(adc1_daddr_mon[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    adc1_den_mon_INST_0
       (.I0(adc1_den_mon_INST_0_i_1_n_0),
        .I1(\FSM_onehot_state_reg[2] [0]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[2]),
        .O(adc1_den_mon));
  LUT6 #(
    .INIT(64'hFFFFFFFF000022C0)) 
    adc1_den_mon_INST_0_i_1
       (.I0(adc1_drpen_por),
        .I1(fsm_cs[0]),
        .I2(dummy_read_den),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[1]),
        .I5(adc1_dwe_mon_INST_0_i_1_n_0),
        .O(adc1_den_mon_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc1_dgnt_mon_INST_0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_7 [0]),
        .I1(\rdata_reg[15]_8 ),
        .I2(\rdata_reg[15]_9 [0]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[0]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[10]_INST_0 
       (.I0(\rdata_reg[15]_7 [10]),
        .I1(\rdata_reg[15]_19 ),
        .I2(\rdata_reg[15]_9 [10]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[10]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[11]_INST_0 
       (.I0(\rdata_reg[15]_7 [11]),
        .I1(\rdata_reg[15]_20 ),
        .I2(\rdata_reg[15]_9 [11]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[11]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[12]_INST_0 
       (.I0(\rdata_reg[15]_7 [12]),
        .I1(\rdata_reg[15]_21 ),
        .I2(\rdata_reg[15]_9 [12]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[12]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_7 [13]),
        .I1(\rdata_reg[15]_22 ),
        .I2(\rdata_reg[15]_9 [13]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[13]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[14]_INST_0 
       (.I0(\rdata_reg[15]_7 [14]),
        .I1(\rdata_reg[15]_23 ),
        .I2(\rdata_reg[15]_9 [14]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[14]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[15]_INST_0 
       (.I0(\rdata_reg[15]_7 [15]),
        .I1(\rdata_reg[15]_24 ),
        .I2(\rdata_reg[15]_9 [15]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[15]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_7 [1]),
        .I1(\rdata_reg[15]_10 ),
        .I2(\rdata_reg[15]_9 [1]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[1]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_7 [2]),
        .I1(\rdata_reg[15]_11 ),
        .I2(\rdata_reg[15]_9 [2]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[2]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_7 [3]),
        .I1(\rdata_reg[15]_12 ),
        .I2(\rdata_reg[15]_9 [3]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[3]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_7 [4]),
        .I1(\rdata_reg[15]_13 ),
        .I2(\rdata_reg[15]_9 [4]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[4]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_7 [5]),
        .I1(\rdata_reg[15]_14 ),
        .I2(\rdata_reg[15]_9 [5]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[5]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_7 [6]),
        .I1(\rdata_reg[15]_15 ),
        .I2(\rdata_reg[15]_9 [6]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[6]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[7]_INST_0 
       (.I0(\rdata_reg[15]_7 [7]),
        .I1(\rdata_reg[15]_16 ),
        .I2(\rdata_reg[15]_9 [7]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[7]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[8]_INST_0 
       (.I0(\rdata_reg[15]_7 [8]),
        .I1(\rdata_reg[15]_17 ),
        .I2(\rdata_reg[15]_9 [8]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[8]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc1_di_mon[9]_INST_0 
       (.I0(\rdata_reg[15]_7 [9]),
        .I1(\rdata_reg[15]_18 ),
        .I2(\rdata_reg[15]_9 [9]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc1_di_mon[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    adc1_dwe_mon_INST_0
       (.I0(adc1_dwe_mon_INST_0_i_1_n_0),
        .I1(por_drp_arb_gnt_i),
        .I2(adc1_drpwe_por),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(bank12_write),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(adc1_dwe_mon));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    adc1_dwe_mon_INST_0_i_1
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(drp_wen),
        .I4(Q),
        .I5(\rdata_reg[15]_0 ),
        .O(adc1_dwe_mon_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h10)) 
    adc1_dwe_mon_INST_0_i_2
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(por_drp_arb_gnt_i));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    drp_RdAck_r_i_1
       (.I0(drp_RdAck_r_reg),
        .I1(drp_RdAck_r_reg_0),
        .I2(drp_RdAck),
        .I3(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I4(adc1_drp_rdy),
        .I5(drp_RdAck_r_reg_1),
        .O(user_drp_drdy_reg_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \drp_drdy_r[0]_i_2 
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(bank12_write),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(por_drp_arb_gnt_i),
        .I4(adc1_drpen_por),
        .I5(adc1_drpwe_por),
        .O(\FSM_onehot_state_reg[1] ));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(drp_drdy_r[0]),
        .R(p_4_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_4_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_4_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dummy_read_den_i_1__0
       (.I0(dummy_read_gnt_r),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[1]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_4_in));
  LUT6 #(
    .INIT(64'hBABF8A808A808A80)) 
    dummy_read_gnt_held_i_1__0
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(dummy_read_gnt_held_i_2__0_n_0),
        .I5(fsm_cs[0]),
        .O(dummy_read_gnt_held_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h1)) 
    dummy_read_gnt_held_i_2__0
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .O(dummy_read_gnt_held_i_2__0_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__0_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dummy_read_gnt_r_i_1__0
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_4_in));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    dummy_read_req_i_1__0
       (.I0(dummy_read_req_i_2_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(\drp_addr_reg[0] ),
        .I3(bank12_write),
        .I4(\FSM_onehot_state_reg[2] [0]),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(dummy_read_req_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1DFF0000)) 
    dummy_read_req_i_2
       (.I0(dummy_read_gnt_held_reg_0),
        .I1(write_access),
        .I2(drp_drdy_r[3]),
        .I3(dummy_read_gnt_held),
        .I4(dummy_read_req),
        .I5(p_4_in),
        .O(dummy_read_req_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    dummy_read_req_i_4__0__0
       (.I0(\rdata_reg[15]_1 [0]),
        .I1(\rdata_reg[15]_1 [1]),
        .O(\drp_addr_reg[0] ));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__0_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc1_por_gnt),
        .R(p_4_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    por_drp_drdy_i_1__0
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(por_drp_arb_gnt_i),
        .O(por_drp_drdy_i_1__0_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__0_n_0),
        .Q(adc1_drprdy_por),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__0 
       (.I0(adc1_drprdy_por),
        .I1(\rdata_reg[0] ),
        .O(E));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc1),
        .R(p_4_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1__0
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1__0_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__0_n_0),
        .Q(adc1_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__0
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__0_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__0_n_0),
        .Q(adc1_drp_rdy),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__0
       (.I0(adc1_dwe_mon),
        .I1(adc1_den_mon),
        .I2(write_access),
        .O(write_access_i_1__0_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__0_n_0),
        .Q(write_access),
        .R(p_4_in));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_arbiter_23
   (adc2_drp_rdy,
    tc_gnt_adc2,
    tile_config_drp_arb_gnt_i,
    adc2_drprdy_tc,
    adc2_por_gnt,
    adc2_drprdy_por,
    \FSM_onehot_state_reg[1] ,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    adc2_dwe_mon,
    adc2_den_mon,
    adc2_daddr_mon,
    adc2_di_mon,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    user_drp_drdy_reg_0,
    E,
    p_5_in,
    s_axi_aclk,
    adc2_por_req,
    adc2_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    tc_req_adc2,
    bank14_write,
    \FSM_onehot_state_reg[2] ,
    adc2_drpen_por,
    adc2_drpwe_por,
    write_access_reg_0,
    dummy_read_req_reg_0,
    dummy_read_req_reg_1,
    adc2_drpaddr_por,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    \rdata_reg[15]_5 ,
    \rdata_reg[15]_6 ,
    adc2_drpdi_tc,
    Q,
    por_drp_drdy_reg_0,
    por_drp_drdy_reg_1,
    dummy_read_gnt_held_reg_0,
    drp_RdAck_r_reg,
    drp_RdAck_r_reg_0,
    adc3_drp_rdy,
    drp_RdAck_r_reg_1,
    \rdata_reg[0] ,
    D);
  output adc2_drp_rdy;
  output tc_gnt_adc2;
  output tile_config_drp_arb_gnt_i;
  output adc2_drprdy_tc;
  output adc2_por_gnt;
  output adc2_drprdy_por;
  output \FSM_onehot_state_reg[1] ;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output adc2_dwe_mon;
  output adc2_den_mon;
  output [6:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output user_drp_drdy_reg_0;
  output [0:0]E;
  input p_5_in;
  input s_axi_aclk;
  input adc2_por_req;
  input adc2_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_0 ;
  input tc_req_adc2;
  input bank14_write;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input adc2_drpen_por;
  input adc2_drpwe_por;
  input write_access_reg_0;
  input dummy_read_req_reg_0;
  input dummy_read_req_reg_1;
  input [0:0]adc2_drpaddr_por;
  input \rdata_reg[15] ;
  input [6:0]\rdata_reg[15]_0 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[15]_2 ;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input \rdata_reg[15]_5 ;
  input [15:0]\rdata_reg[15]_6 ;
  input [15:0]adc2_drpdi_tc;
  input [15:0]Q;
  input [0:0]por_drp_drdy_reg_0;
  input por_drp_drdy_reg_1;
  input dummy_read_gnt_held_reg_0;
  input drp_RdAck_r_reg;
  input drp_RdAck_r_reg_0;
  input adc3_drp_rdy;
  input drp_RdAck_r_reg_1;
  input [0:0]\rdata_reg[0] ;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[1] ;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_3__1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__1_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire [15:0]Q;
  wire [6:0]adc2_daddr_mon;
  wire adc2_den_mon;
  wire adc2_den_mon_INST_0_i_1_n_0;
  wire [15:0]adc2_di_mon;
  wire adc2_dreq_mon;
  wire adc2_drp_rdy;
  wire [0:0]adc2_drpaddr_por;
  wire [15:0]adc2_drpdi_tc;
  wire adc2_drpen_por;
  wire adc2_drprdy_por;
  wire adc2_drprdy_tc;
  wire adc2_drpwe_por;
  wire adc2_dwe_mon;
  wire adc2_por_gnt;
  wire adc2_por_req;
  wire adc3_drp_rdy;
  wire bank14_write;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire [3:0]drp_drdy_r;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__1_n_0;
  wire dummy_read_gnt_held_i_2__1_n_0;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__1_n_0;
  wire dummy_read_req_i_2__0_n_0;
  wire dummy_read_req_reg_0;
  wire dummy_read_req_reg_1;
  wire [2:0]fsm_cs;
  wire p_5_in;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__1_n_0;
  wire [0:0]por_drp_drdy_reg_0;
  wire por_drp_drdy_reg_1;
  wire [0:0]\rdata_reg[0] ;
  wire \rdata_reg[15] ;
  wire [6:0]\rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire \rdata_reg[15]_5 ;
  wire [15:0]\rdata_reg[15]_6 ;
  wire s_axi_aclk;
  wire tc_gnt_adc2;
  wire tc_req_adc2;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__1_n_0;
  wire user_drp_drdy_i_1__1_n_0;
  wire user_drp_drdy_reg_0;
  wire write_access;
  wire write_access_i_1__1_n_0;
  wire write_access_reg_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__3 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(adc2_drp_rdy),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__1 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABAAABAAABAA)) 
    \FSM_sequential_fsm_cs[1]_i_1__1 
       (.I0(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I1(fsm_cs[2]),
        .I2(dummy_read_req),
        .I3(\FSM_sequential_fsm_cs[1]_i_3__1_n_0 ),
        .I4(tile_config_drp_arb_gnt_i),
        .I5(tc_req_adc2),
        .O(\FSM_sequential_fsm_cs[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0004)) 
    \FSM_sequential_fsm_cs[1]_i_3__1 
       (.I0(fsm_cs[1]),
        .I1(adc2_dreq_mon),
        .I2(adc2_por_req),
        .I3(fsm_cs[0]),
        .I4(tc_req_adc2),
        .O(\FSM_sequential_fsm_cs[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h88A8F8A888A8CCA8)) 
    \FSM_sequential_fsm_cs[2]_i_1__1 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__1_n_0 ),
        .I1(adc2_por_req),
        .I2(adc2_dreq_mon),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__1 
       (.I0(dummy_read_req),
        .I1(tc_req_adc2),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__1_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__1_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__1_n_0 ),
        .Q(fsm_cs[2]),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hF0F000CC00AA00F0)) 
    \adc2_daddr_mon[0]_INST_0 
       (.I0(adc2_drpaddr_por),
        .I1(\rdata_reg[15] ),
        .I2(\rdata_reg[15]_0 [0]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(adc2_daddr_mon[0]));
  LUT6 #(
    .INIT(64'hF0F000CC00AA00F0)) 
    \adc2_daddr_mon[10]_INST_0 
       (.I0(adc2_drpaddr_por),
        .I1(\rdata_reg[15]_5 ),
        .I2(\rdata_reg[15]_0 [6]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(adc2_daddr_mon[6]));
  LUT6 #(
    .INIT(64'hF0F000CC00AA00F0)) 
    \adc2_daddr_mon[2]_INST_0 
       (.I0(adc2_drpaddr_por),
        .I1(\rdata_reg[15]_1 ),
        .I2(\rdata_reg[15]_0 [1]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(adc2_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hF0F000CC00AA00F0)) 
    \adc2_daddr_mon[5]_INST_0 
       (.I0(adc2_drpaddr_por),
        .I1(\rdata_reg[15]_2 ),
        .I2(\rdata_reg[15]_0 [2]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(adc2_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \adc2_daddr_mon[6]_INST_0_i_2 
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(tile_config_drp_arb_gnt_i));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \adc2_daddr_mon[6]_INST_0_i_3 
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc2_daddr_mon[7]_INST_0 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .I3(\rdata_reg[15]_0 [3]),
        .O(adc2_daddr_mon[3]));
  LUT6 #(
    .INIT(64'hF0F000CC00AA00F0)) 
    \adc2_daddr_mon[8]_INST_0 
       (.I0(adc2_drpaddr_por),
        .I1(\rdata_reg[15]_3 ),
        .I2(\rdata_reg[15]_0 [4]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(adc2_daddr_mon[4]));
  LUT6 #(
    .INIT(64'hF0F000CC00AA00F0)) 
    \adc2_daddr_mon[9]_INST_0 
       (.I0(adc2_drpaddr_por),
        .I1(\rdata_reg[15]_4 ),
        .I2(\rdata_reg[15]_0 [5]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(adc2_daddr_mon[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    adc2_den_mon_INST_0
       (.I0(adc2_den_mon_INST_0_i_1_n_0),
        .I1(\FSM_onehot_state_reg[2] [0]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[2]),
        .O(adc2_den_mon));
  LUT6 #(
    .INIT(64'hFFFFFFFF000022C0)) 
    adc2_den_mon_INST_0_i_1
       (.I0(adc2_drpen_por),
        .I1(fsm_cs[0]),
        .I2(dummy_read_den),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[1]),
        .I5(write_access_reg_0),
        .O(adc2_den_mon_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc2_dgnt_mon_INST_0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_6 [0]),
        .I1(adc2_drpdi_tc[0]),
        .I2(Q[0]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[0]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[10]_INST_0 
       (.I0(\rdata_reg[15]_6 [10]),
        .I1(adc2_drpdi_tc[10]),
        .I2(Q[10]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[10]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[11]_INST_0 
       (.I0(\rdata_reg[15]_6 [11]),
        .I1(adc2_drpdi_tc[11]),
        .I2(Q[11]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[11]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[12]_INST_0 
       (.I0(\rdata_reg[15]_6 [12]),
        .I1(adc2_drpdi_tc[12]),
        .I2(Q[12]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[12]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_6 [13]),
        .I1(adc2_drpdi_tc[13]),
        .I2(Q[13]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[13]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[14]_INST_0 
       (.I0(\rdata_reg[15]_6 [14]),
        .I1(adc2_drpdi_tc[14]),
        .I2(Q[14]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[14]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[15]_INST_0 
       (.I0(\rdata_reg[15]_6 [15]),
        .I1(adc2_drpdi_tc[15]),
        .I2(Q[15]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[15]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_6 [1]),
        .I1(adc2_drpdi_tc[1]),
        .I2(Q[1]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[1]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_6 [2]),
        .I1(adc2_drpdi_tc[2]),
        .I2(Q[2]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[2]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_6 [3]),
        .I1(adc2_drpdi_tc[3]),
        .I2(Q[3]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[3]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_6 [4]),
        .I1(adc2_drpdi_tc[4]),
        .I2(Q[4]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[4]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_6 [5]),
        .I1(adc2_drpdi_tc[5]),
        .I2(Q[5]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[5]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_6 [6]),
        .I1(adc2_drpdi_tc[6]),
        .I2(Q[6]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[6]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[7]_INST_0 
       (.I0(\rdata_reg[15]_6 [7]),
        .I1(adc2_drpdi_tc[7]),
        .I2(Q[7]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[7]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[8]_INST_0 
       (.I0(\rdata_reg[15]_6 [8]),
        .I1(adc2_drpdi_tc[8]),
        .I2(Q[8]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[8]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc2_di_mon[9]_INST_0 
       (.I0(\rdata_reg[15]_6 [9]),
        .I1(adc2_drpdi_tc[9]),
        .I2(Q[9]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc2_di_mon[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    adc2_dwe_mon_INST_0
       (.I0(write_access_reg_0),
        .I1(por_drp_arb_gnt_i),
        .I2(adc2_drpwe_por),
        .I3(bank14_write),
        .I4(\FSM_onehot_state_reg[2] [0]),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(adc2_dwe_mon));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h10)) 
    adc2_dwe_mon_INST_0_i_2
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(por_drp_arb_gnt_i));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    drp_RdAck_r_i_3
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(adc2_drp_rdy),
        .I2(drp_RdAck_r_reg),
        .I3(drp_RdAck_r_reg_0),
        .I4(adc3_drp_rdy),
        .I5(drp_RdAck_r_reg_1),
        .O(user_drp_drdy_reg_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \drp_drdy_r[0]_i_2__0 
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(bank14_write),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(por_drp_arb_gnt_i),
        .I4(adc2_drpen_por),
        .I5(adc2_drpwe_por),
        .O(\FSM_onehot_state_reg[1] ));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(drp_drdy_r[0]),
        .R(p_5_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_5_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_5_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dummy_read_den_i_1__1
       (.I0(dummy_read_gnt_r),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[1]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hBABF8A808A808A80)) 
    dummy_read_gnt_held_i_1__1
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(dummy_read_gnt_held_i_2__1_n_0),
        .I5(fsm_cs[0]),
        .O(dummy_read_gnt_held_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dummy_read_gnt_held_i_2__1
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .O(dummy_read_gnt_held_i_2__1_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__1_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dummy_read_gnt_r_i_1__1
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    dummy_read_req_i_1__1
       (.I0(dummy_read_req_i_2__0_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(dummy_read_req_reg_1),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(bank14_write),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(dummy_read_req_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1DFF0000)) 
    dummy_read_req_i_2__0
       (.I0(dummy_read_gnt_held_reg_0),
        .I1(write_access),
        .I2(drp_drdy_r[3]),
        .I3(dummy_read_gnt_held),
        .I4(dummy_read_req),
        .I5(p_5_in),
        .O(dummy_read_req_i_2__0_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__1_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc2_por_gnt),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    por_drp_drdy_i_1__1
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(por_drp_arb_gnt_i),
        .O(por_drp_drdy_i_1__1_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__1_n_0),
        .Q(adc2_drprdy_por),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__1 
       (.I0(adc2_drprdy_por),
        .I1(\rdata_reg[0] ),
        .O(E));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc2),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1__1
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1__1_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__1_n_0),
        .Q(adc2_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__1
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__1_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__1_n_0),
        .Q(adc2_drp_rdy),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__1
       (.I0(adc2_dwe_mon),
        .I1(adc2_den_mon),
        .I2(write_access),
        .O(write_access_i_1__1_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__1_n_0),
        .Q(write_access),
        .R(p_5_in));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_arbiter_24
   (adc3_drp_rdy,
    tc_gnt_adc3,
    tile_config_drp_arb_gnt_i,
    adc3_drprdy_tc,
    adc3_por_gnt,
    adc3_drprdy_por,
    \FSM_onehot_state_reg[1] ,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    adc3_dwe_mon,
    adc3_den_mon,
    adc3_daddr_mon,
    adc3_di_mon,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    E,
    p_6_in,
    s_axi_aclk,
    adc3_por_req,
    adc3_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    tc_req_adc3,
    bank16_write,
    \FSM_onehot_state_reg[2] ,
    adc3_drpen_por,
    adc3_drpwe_por,
    write_access_reg_0,
    dummy_read_req_reg_0,
    dummy_read_req_reg_1,
    adc3_drpaddr_por,
    adc3_drpaddr_tc,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    adc3_drpdi_tc,
    Q,
    por_drp_drdy_reg_0,
    por_drp_drdy_reg_1,
    dummy_read_gnt_held_reg_0,
    \rdata_reg[0] ,
    D);
  output adc3_drp_rdy;
  output tc_gnt_adc3;
  output tile_config_drp_arb_gnt_i;
  output adc3_drprdy_tc;
  output adc3_por_gnt;
  output adc3_drprdy_por;
  output \FSM_onehot_state_reg[1] ;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output adc3_dwe_mon;
  output adc3_den_mon;
  output [6:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output [0:0]E;
  input p_6_in;
  input s_axi_aclk;
  input adc3_por_req;
  input adc3_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_0 ;
  input tc_req_adc3;
  input bank16_write;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input adc3_drpen_por;
  input adc3_drpwe_por;
  input write_access_reg_0;
  input dummy_read_req_reg_0;
  input dummy_read_req_reg_1;
  input [0:0]adc3_drpaddr_por;
  input [5:0]adc3_drpaddr_tc;
  input [6:0]\rdata_reg[15] ;
  input [15:0]\rdata_reg[15]_0 ;
  input [15:0]adc3_drpdi_tc;
  input [15:0]Q;
  input [0:0]por_drp_drdy_reg_0;
  input por_drp_drdy_reg_1;
  input dummy_read_gnt_held_reg_0;
  input [0:0]\rdata_reg[0] ;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[1] ;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_3__2_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__2_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__2_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire [15:0]Q;
  wire [6:0]adc3_daddr_mon;
  wire adc3_den_mon;
  wire adc3_den_mon_INST_0_i_1_n_0;
  wire [15:0]adc3_di_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_rdy;
  wire [0:0]adc3_drpaddr_por;
  wire [5:0]adc3_drpaddr_tc;
  wire [15:0]adc3_drpdi_tc;
  wire adc3_drpen_por;
  wire adc3_drprdy_por;
  wire adc3_drprdy_tc;
  wire adc3_drpwe_por;
  wire adc3_dwe_mon;
  wire adc3_por_gnt;
  wire adc3_por_req;
  wire bank16_write;
  wire [3:0]drp_drdy_r;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__2_n_0;
  wire dummy_read_gnt_held_i_2__2_n_0;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__2_n_0;
  wire dummy_read_req_i_2__1_n_0;
  wire dummy_read_req_reg_0;
  wire dummy_read_req_reg_1;
  wire [2:0]fsm_cs;
  wire p_6_in;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__2_n_0;
  wire [0:0]por_drp_drdy_reg_0;
  wire por_drp_drdy_reg_1;
  wire [0:0]\rdata_reg[0] ;
  wire [6:0]\rdata_reg[15] ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire tc_gnt_adc3;
  wire tc_req_adc3;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__2_n_0;
  wire user_drp_drdy_i_1__2_n_0;
  wire write_access;
  wire write_access_i_1__2_n_0;
  wire write_access_reg_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__4 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(adc3_drp_rdy),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__2 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABAAABAAABAA)) 
    \FSM_sequential_fsm_cs[1]_i_1__2 
       (.I0(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I1(fsm_cs[2]),
        .I2(dummy_read_req),
        .I3(\FSM_sequential_fsm_cs[1]_i_3__2_n_0 ),
        .I4(tile_config_drp_arb_gnt_i),
        .I5(tc_req_adc3),
        .O(\FSM_sequential_fsm_cs[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0004)) 
    \FSM_sequential_fsm_cs[1]_i_3__2 
       (.I0(fsm_cs[1]),
        .I1(adc3_dreq_mon),
        .I2(adc3_por_req),
        .I3(fsm_cs[0]),
        .I4(tc_req_adc3),
        .O(\FSM_sequential_fsm_cs[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h88A8F8A888A8CCA8)) 
    \FSM_sequential_fsm_cs[2]_i_1__2 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__2_n_0 ),
        .I1(adc3_por_req),
        .I2(adc3_dreq_mon),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__2 
       (.I0(dummy_read_req),
        .I1(tc_req_adc3),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__2_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__2_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_6_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__2_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_6_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__2_n_0 ),
        .Q(fsm_cs[2]),
        .R(p_6_in));
  LUT6 #(
    .INIT(64'hF0F000CC00AA00F0)) 
    \adc3_daddr_mon[0]_INST_0 
       (.I0(adc3_drpaddr_por),
        .I1(adc3_drpaddr_tc[0]),
        .I2(\rdata_reg[15] [0]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(adc3_daddr_mon[0]));
  LUT6 #(
    .INIT(64'hF0F000CC00AA00F0)) 
    \adc3_daddr_mon[10]_INST_0 
       (.I0(adc3_drpaddr_por),
        .I1(adc3_drpaddr_tc[5]),
        .I2(\rdata_reg[15] [6]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(adc3_daddr_mon[6]));
  LUT6 #(
    .INIT(64'hF0F000CC00AA00F0)) 
    \adc3_daddr_mon[2]_INST_0 
       (.I0(adc3_drpaddr_por),
        .I1(adc3_drpaddr_tc[1]),
        .I2(\rdata_reg[15] [1]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(adc3_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hF0F000CC00AA00F0)) 
    \adc3_daddr_mon[5]_INST_0 
       (.I0(adc3_drpaddr_por),
        .I1(adc3_drpaddr_tc[2]),
        .I2(\rdata_reg[15] [2]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(adc3_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \adc3_daddr_mon[6]_INST_0_i_2 
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(tile_config_drp_arb_gnt_i));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \adc3_daddr_mon[6]_INST_0_i_3 
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc3_daddr_mon[7]_INST_0 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .I3(\rdata_reg[15] [3]),
        .O(adc3_daddr_mon[3]));
  LUT6 #(
    .INIT(64'hF0F000CC00AA00F0)) 
    \adc3_daddr_mon[8]_INST_0 
       (.I0(adc3_drpaddr_por),
        .I1(adc3_drpaddr_tc[3]),
        .I2(\rdata_reg[15] [4]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(adc3_daddr_mon[4]));
  LUT6 #(
    .INIT(64'hF0F000CC00AA00F0)) 
    \adc3_daddr_mon[9]_INST_0 
       (.I0(adc3_drpaddr_por),
        .I1(adc3_drpaddr_tc[4]),
        .I2(\rdata_reg[15] [5]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(adc3_daddr_mon[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    adc3_den_mon_INST_0
       (.I0(adc3_den_mon_INST_0_i_1_n_0),
        .I1(\FSM_onehot_state_reg[2] [0]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[2]),
        .O(adc3_den_mon));
  LUT6 #(
    .INIT(64'hFFFFFFFF000022C0)) 
    adc3_den_mon_INST_0_i_1
       (.I0(adc3_drpen_por),
        .I1(fsm_cs[0]),
        .I2(dummy_read_den),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[1]),
        .I5(write_access_reg_0),
        .O(adc3_den_mon_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc3_dgnt_mon_INST_0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_0 [0]),
        .I1(adc3_drpdi_tc[0]),
        .I2(Q[0]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[0]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[10]_INST_0 
       (.I0(\rdata_reg[15]_0 [10]),
        .I1(adc3_drpdi_tc[10]),
        .I2(Q[10]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[10]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[11]_INST_0 
       (.I0(\rdata_reg[15]_0 [11]),
        .I1(adc3_drpdi_tc[11]),
        .I2(Q[11]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[11]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[12]_INST_0 
       (.I0(\rdata_reg[15]_0 [12]),
        .I1(adc3_drpdi_tc[12]),
        .I2(Q[12]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[12]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_0 [13]),
        .I1(adc3_drpdi_tc[13]),
        .I2(Q[13]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[13]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[14]_INST_0 
       (.I0(\rdata_reg[15]_0 [14]),
        .I1(adc3_drpdi_tc[14]),
        .I2(Q[14]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[14]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[15]_INST_0 
       (.I0(\rdata_reg[15]_0 [15]),
        .I1(adc3_drpdi_tc[15]),
        .I2(Q[15]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[15]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_0 [1]),
        .I1(adc3_drpdi_tc[1]),
        .I2(Q[1]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[1]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_0 [2]),
        .I1(adc3_drpdi_tc[2]),
        .I2(Q[2]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[2]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_0 [3]),
        .I1(adc3_drpdi_tc[3]),
        .I2(Q[3]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[3]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_0 [4]),
        .I1(adc3_drpdi_tc[4]),
        .I2(Q[4]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[4]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_0 [5]),
        .I1(adc3_drpdi_tc[5]),
        .I2(Q[5]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[5]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_0 [6]),
        .I1(adc3_drpdi_tc[6]),
        .I2(Q[6]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[6]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[7]_INST_0 
       (.I0(\rdata_reg[15]_0 [7]),
        .I1(adc3_drpdi_tc[7]),
        .I2(Q[7]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[7]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[8]_INST_0 
       (.I0(\rdata_reg[15]_0 [8]),
        .I1(adc3_drpdi_tc[8]),
        .I2(Q[8]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[8]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    \adc3_di_mon[9]_INST_0 
       (.I0(\rdata_reg[15]_0 [9]),
        .I1(adc3_drpdi_tc[9]),
        .I2(Q[9]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[2]),
        .O(adc3_di_mon[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    adc3_dwe_mon_INST_0
       (.I0(write_access_reg_0),
        .I1(por_drp_arb_gnt_i),
        .I2(adc3_drpwe_por),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(bank16_write),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(adc3_dwe_mon));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h10)) 
    adc3_dwe_mon_INST_0_i_2
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(por_drp_arb_gnt_i));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \drp_drdy_r[0]_i_2__1 
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(bank16_write),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(por_drp_arb_gnt_i),
        .I4(adc3_drpen_por),
        .I5(adc3_drpwe_por),
        .O(\FSM_onehot_state_reg[1] ));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(drp_drdy_r[0]),
        .R(p_6_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_6_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_6_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_6_in));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dummy_read_den_i_1__2
       (.I0(dummy_read_gnt_r),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[1]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_6_in));
  LUT6 #(
    .INIT(64'hBABF8A808A808A80)) 
    dummy_read_gnt_held_i_1__2
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(dummy_read_gnt_held_i_2__2_n_0),
        .I5(fsm_cs[0]),
        .O(dummy_read_gnt_held_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dummy_read_gnt_held_i_2__2
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .O(dummy_read_gnt_held_i_2__2_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__2_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_6_in));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dummy_read_gnt_r_i_1__2
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_6_in));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    dummy_read_req_i_1__2
       (.I0(dummy_read_req_i_2__1_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(dummy_read_req_reg_1),
        .I3(bank16_write),
        .I4(\FSM_onehot_state_reg[2] [0]),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(dummy_read_req_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1DFF0000)) 
    dummy_read_req_i_2__1
       (.I0(dummy_read_gnt_held_reg_0),
        .I1(write_access),
        .I2(drp_drdy_r[3]),
        .I3(dummy_read_gnt_held),
        .I4(dummy_read_req),
        .I5(p_6_in),
        .O(dummy_read_req_i_2__1_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__2_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc3_por_gnt),
        .R(p_6_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    por_drp_drdy_i_1__2
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(por_drp_arb_gnt_i),
        .O(por_drp_drdy_i_1__2_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__2_n_0),
        .Q(adc3_drprdy_por),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__2 
       (.I0(adc3_drprdy_por),
        .I1(\rdata_reg[0] ),
        .O(E));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc3),
        .R(p_6_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1__2
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1__2_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__2_n_0),
        .Q(adc3_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__2
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__2_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__2_n_0),
        .Q(adc3_drp_rdy),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__2
       (.I0(adc3_dwe_mon),
        .I1(adc3_den_mon),
        .I2(write_access),
        .O(write_access_i_1__2_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__2_n_0),
        .Q(write_access),
        .R(p_6_in));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_arbiter_25
   (dac0_por_gnt,
    dac_bgt_gnt,
    user_drp_drdy_reg_0,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    dac0_drprdy_tc,
    dac0_drprdy_por,
    dac_drp_rdy_bgt,
    access_type_reg,
    Q,
    D,
    user_drp_drdy_reg_1,
    dummy_read_den_reg_0,
    drp_wen_reg,
    dac0_daddr_mon,
    dac0_di_mon,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    tile_config_drp_arb_gnt_reg_0,
    E,
    p_8_in,
    s_axi_aclk,
    drp_RdAck_r_reg,
    \FSM_onehot_state_reg[2] ,
    user_drp_drdy_reg_2,
    user_drp_drdy_reg_3,
    user_drp_drdy_reg_4,
    dac0_por_req,
    tc_req_dac0,
    dac_bgt_req,
    drp_RdAck_r_reg_0,
    dac1_drp_rdy,
    drp_RdAck_r_reg_1,
    drp_wen,
    \drp_drdy_r_reg[0]_0 ,
    dac0_drp_we,
    dummy_read_req_reg_0,
    bank2_write,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    drp_den,
    dac0_drpen_por,
    dac0_den_mon_INST_0_0,
    \rdata_reg[15] ,
    drp_addr,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    dac0_drpaddr_tc,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    \rdata_reg[15]_5 ,
    \rdata_reg[15]_6 ,
    \rdata_reg[15]_7 ,
    \rdata_reg[15]_8 ,
    drp_di,
    \rdata_reg[15]_9 ,
    \rdata_reg[15]_10 ,
    \rdata_reg[15]_11 ,
    \rdata_reg[15]_12 ,
    \rdata_reg[15]_13 ,
    \rdata_reg[15]_14 ,
    \rdata_reg[15]_15 ,
    \rdata_reg[15]_16 ,
    \rdata_reg[15]_17 ,
    \rdata_reg[15]_18 ,
    \rdata_reg[15]_19 ,
    \rdata_reg[15]_20 ,
    \rdata_reg[15]_21 ,
    \rdata_reg[15]_22 ,
    \rdata_reg[15]_23 ,
    \rdata_reg[15]_24 ,
    p_0_in,
    tc_gnt_dac1,
    \FSM_sequential_tc_sm_state[2]_i_4 ,
    \rdata_reg[0] );
  output dac0_por_gnt;
  output dac_bgt_gnt;
  output user_drp_drdy_reg_0;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output dac0_drprdy_tc;
  output dac0_drprdy_por;
  output dac_drp_rdy_bgt;
  output access_type_reg;
  output [1:0]Q;
  output [0:0]D;
  output user_drp_drdy_reg_1;
  output dummy_read_den_reg_0;
  output drp_wen_reg;
  output [10:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output \FSM_sequential_fsm_cs_reg[2]_0 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output tile_config_drp_arb_gnt_reg_0;
  output [0:0]E;
  input p_8_in;
  input s_axi_aclk;
  input drp_RdAck_r_reg;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input user_drp_drdy_reg_2;
  input [0:0]user_drp_drdy_reg_3;
  input user_drp_drdy_reg_4;
  input dac0_por_req;
  input tc_req_dac0;
  input dac_bgt_req;
  input drp_RdAck_r_reg_0;
  input dac1_drp_rdy;
  input drp_RdAck_r_reg_1;
  input drp_wen;
  input \drp_drdy_r_reg[0]_0 ;
  input dac0_drp_we;
  input dummy_read_req_reg_0;
  input bank2_write;
  input \FSM_sequential_fsm_cs_reg[2]_2 ;
  input \FSM_sequential_fsm_cs_reg[2]_3 ;
  input \FSM_sequential_fsm_cs_reg[1]_0 ;
  input drp_den;
  input dac0_drpen_por;
  input dac0_den_mon_INST_0_0;
  input \rdata_reg[15] ;
  input [2:0]drp_addr;
  input [4:0]\rdata_reg[15]_0 ;
  input \rdata_reg[15]_1 ;
  input [2:0]dac0_drpaddr_tc;
  input [5:0]\rdata_reg[15]_2 ;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input \rdata_reg[15]_5 ;
  input \rdata_reg[15]_6 ;
  input \rdata_reg[15]_7 ;
  input [15:0]\rdata_reg[15]_8 ;
  input [15:0]drp_di;
  input \rdata_reg[15]_9 ;
  input \rdata_reg[15]_10 ;
  input \rdata_reg[15]_11 ;
  input \rdata_reg[15]_12 ;
  input \rdata_reg[15]_13 ;
  input \rdata_reg[15]_14 ;
  input \rdata_reg[15]_15 ;
  input \rdata_reg[15]_16 ;
  input \rdata_reg[15]_17 ;
  input \rdata_reg[15]_18 ;
  input \rdata_reg[15]_19 ;
  input \rdata_reg[15]_20 ;
  input \rdata_reg[15]_21 ;
  input \rdata_reg[15]_22 ;
  input \rdata_reg[15]_23 ;
  input \rdata_reg[15]_24 ;
  input p_0_in;
  input tc_gnt_dac1;
  input \FSM_sequential_tc_sm_state[2]_i_4 ;
  input [0:0]\rdata_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__3_n_0 ;
  wire \FSM_sequential_fsm_cs[0]_i_2__0_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__3_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__3_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_3__3_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__3_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__3_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_4__0_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_fsm_cs_reg[2]_2 ;
  wire \FSM_sequential_fsm_cs_reg[2]_3 ;
  wire \FSM_sequential_tc_sm_state[2]_i_4 ;
  wire [1:0]Q;
  wire access_type_reg;
  wire bank2_write;
  wire bgt_drp_arb_gnt_i;
  wire [10:0]dac0_daddr_mon;
  wire dac0_den_mon_INST_0_0;
  wire dac0_den_mon_INST_0_i_1_n_0;
  wire [15:0]dac0_di_mon;
  wire dac0_drp_we;
  wire [2:0]dac0_drpaddr_tc;
  wire dac0_drpen_por;
  wire dac0_drprdy_por;
  wire dac0_drprdy_tc;
  wire dac0_por_gnt;
  wire dac0_por_req;
  wire dac1_drp_rdy;
  wire dac_bgt_gnt;
  wire dac_bgt_req;
  wire dac_drp_rdy_bgt;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire [2:0]drp_addr;
  wire drp_den;
  wire [15:0]drp_di;
  wire drp_drdy_i;
  wire [3:0]drp_drdy_r;
  wire \drp_drdy_r_reg[0]_0 ;
  wire drp_wen;
  wire drp_wen_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_den_reg_0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__3_n_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__3_n_0;
  wire dummy_read_req_i_2__2_n_0;
  wire dummy_read_req_i_3__0__0_n_0;
  wire dummy_read_req_reg_0;
  wire [0:0]fsm_cs;
  wire p_0_in;
  wire [0:0]p_1_out;
  wire p_8_in;
  wire por_drp_arb_gnt_i_1__1_n_0;
  wire [0:0]\rdata_reg[0] ;
  wire \rdata_reg[15] ;
  wire [4:0]\rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[15]_10 ;
  wire \rdata_reg[15]_11 ;
  wire \rdata_reg[15]_12 ;
  wire \rdata_reg[15]_13 ;
  wire \rdata_reg[15]_14 ;
  wire \rdata_reg[15]_15 ;
  wire \rdata_reg[15]_16 ;
  wire \rdata_reg[15]_17 ;
  wire \rdata_reg[15]_18 ;
  wire \rdata_reg[15]_19 ;
  wire [5:0]\rdata_reg[15]_2 ;
  wire \rdata_reg[15]_20 ;
  wire \rdata_reg[15]_21 ;
  wire \rdata_reg[15]_22 ;
  wire \rdata_reg[15]_23 ;
  wire \rdata_reg[15]_24 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire \rdata_reg[15]_5 ;
  wire \rdata_reg[15]_6 ;
  wire \rdata_reg[15]_7 ;
  wire [15:0]\rdata_reg[15]_8 ;
  wire \rdata_reg[15]_9 ;
  wire s_axi_aclk;
  wire tc_gnt_dac0;
  wire tc_gnt_dac1;
  wire tc_req_dac0;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_reg_0;
  wire tile_config_drp_drdy_i_1__3_n_0;
  wire user_drp_drdy_i_1__3_n_0;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire user_drp_drdy_reg_2;
  wire [0:0]user_drp_drdy_reg_3;
  wire user_drp_drdy_reg_4;
  wire write_access;
  wire write_access_i_1__3_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(fsm_cs),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(D));
  LUT6 #(
    .INIT(64'hCCCCCCCCFCCCEEEE)) 
    \FSM_sequential_fsm_cs[0]_i_1__3 
       (.I0(dummy_read_req),
        .I1(\FSM_sequential_fsm_cs[0]_i_2__0_n_0 ),
        .I2(dac_bgt_req),
        .I3(fsm_cs),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\FSM_sequential_fsm_cs[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_sequential_fsm_cs[0]_i_2__0 
       (.I0(dac0_por_req),
        .I1(tc_req_dac0),
        .I2(dac_bgt_req),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fsm_cs),
        .O(\FSM_sequential_fsm_cs[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A080008)) 
    \FSM_sequential_fsm_cs[1]_i_1__3 
       (.I0(Q[0]),
        .I1(tc_req_dac0),
        .I2(fsm_cs),
        .I3(Q[1]),
        .I4(\FSM_sequential_fsm_cs_reg[2]_2 ),
        .I5(\FSM_sequential_fsm_cs[1]_i_2__3_n_0 ),
        .O(\FSM_sequential_fsm_cs[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0003000300000002)) 
    \FSM_sequential_fsm_cs[1]_i_2__3 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_2 ),
        .I1(Q[0]),
        .I2(dummy_read_req),
        .I3(\FSM_sequential_fsm_cs[1]_i_3__3_n_0 ),
        .I4(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I5(tc_req_dac0),
        .O(\FSM_sequential_fsm_cs[1]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fsm_cs[1]_i_3__3 
       (.I0(Q[1]),
        .I1(fsm_cs),
        .O(\FSM_sequential_fsm_cs[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48084000)) 
    \FSM_sequential_fsm_cs[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(dac_bgt_req),
        .I4(\FSM_sequential_fsm_cs_reg[2]_2 ),
        .I5(\FSM_sequential_fsm_cs[2]_i_2__3_n_0 ),
        .O(\FSM_sequential_fsm_cs[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0AC00000000)) 
    \FSM_sequential_fsm_cs[2]_i_2__3 
       (.I0(dac0_por_req),
        .I1(\FSM_sequential_fsm_cs_reg[2]_3 ),
        .I2(Q[1]),
        .I3(tc_req_dac0),
        .I4(dummy_read_req),
        .I5(\FSM_sequential_fsm_cs[2]_i_4__0_n_0 ),
        .O(\FSM_sequential_fsm_cs[2]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_fsm_cs[2]_i_4__0 
       (.I0(fsm_cs),
        .I1(Q[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_4__0_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__3_n_0 ),
        .Q(fsm_cs),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(p_8_in));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_tc_sm_state[2]_i_9 
       (.I0(tc_gnt_dac0),
        .I1(p_0_in),
        .I2(tc_gnt_dac1),
        .I3(\FSM_sequential_tc_sm_state[2]_i_4 ),
        .O(tile_config_drp_arb_gnt_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h08)) 
    bgt_drp_arb_gnt_i_1__0
       (.I0(fsm_cs),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(bgt_drp_arb_gnt_i));
  FDRE bgt_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_drp_arb_gnt_i),
        .Q(dac_bgt_gnt),
        .R(p_8_in));
  FDRE bgt_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_drp_arb_gnt_i),
        .Q(dac_drp_rdy_bgt),
        .R(user_drp_drdy_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \dac0_daddr_mon[0]_INST_0 
       (.I0(\rdata_reg[15] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(drp_addr[0]),
        .I4(fsm_cs),
        .I5(\rdata_reg[15]_0 [4]),
        .O(dac0_daddr_mon[0]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_daddr_mon[10]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_0 [4]),
        .I2(drp_addr[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_7 ),
        .O(dac0_daddr_mon[10]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \dac0_daddr_mon[10]_INST_0_i_3 
       (.I0(Q[1]),
        .I1(fsm_cs),
        .I2(Q[0]),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \dac0_daddr_mon[10]_INST_0_i_4 
       (.I0(Q[1]),
        .I1(fsm_cs),
        .I2(Q[0]),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \dac0_daddr_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_1 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(drp_addr[2]),
        .I4(fsm_cs),
        .I5(\rdata_reg[15]_0 [1]),
        .O(dac0_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hCC00CCAA0000F0CC)) 
    \dac0_daddr_mon[2]_INST_0 
       (.I0(dac0_drpaddr_tc[0]),
        .I1(\rdata_reg[15]_2 [0]),
        .I2(\rdata_reg[15]_0 [0]),
        .I3(Q[1]),
        .I4(fsm_cs),
        .I5(Q[0]),
        .O(dac0_daddr_mon[2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \dac0_daddr_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(drp_addr[2]),
        .I4(fsm_cs),
        .I5(\rdata_reg[15]_0 [1]),
        .O(dac0_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hA302A100)) 
    \dac0_daddr_mon[4]_INST_0 
       (.I0(Q[0]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(\rdata_reg[15]_2 [2]),
        .I4(dac0_drpaddr_tc[1]),
        .O(dac0_daddr_mon[4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \dac0_daddr_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_4 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(drp_addr[0]),
        .I4(fsm_cs),
        .I5(\rdata_reg[15]_0 [4]),
        .O(dac0_daddr_mon[5]));
  LUT6 #(
    .INIT(64'hCCCC00AAF00000CC)) 
    \dac0_daddr_mon[6]_INST_0 
       (.I0(dac0_drpaddr_tc[2]),
        .I1(\rdata_reg[15]_2 [4]),
        .I2(drp_addr[1]),
        .I3(fsm_cs),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(dac0_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8802)) 
    \dac0_daddr_mon[7]_INST_0 
       (.I0(\rdata_reg[15]_2 [5]),
        .I1(Q[0]),
        .I2(fsm_cs),
        .I3(Q[1]),
        .O(dac0_daddr_mon[7]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_daddr_mon[8]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_0 [2]),
        .I2(drp_addr[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_5 ),
        .O(dac0_daddr_mon[8]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_daddr_mon[9]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_0 [3]),
        .I2(drp_addr[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_6 ),
        .O(dac0_daddr_mon[9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFAAAEEAA)) 
    dac0_den_mon_INST_0
       (.I0(dac0_den_mon_INST_0_i_1_n_0),
        .I1(dummy_read_den),
        .I2(drp_den),
        .I3(fsm_cs),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(dummy_read_den_reg_0));
  LUT6 #(
    .INIT(64'h00000000FFFF8C80)) 
    dac0_den_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[2] [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(dac0_drpen_por),
        .I4(dac0_den_mon_INST_0_0),
        .I5(fsm_cs),
        .O(dac0_den_mon_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dac0_dgnt_mon_INST_0
       (.I0(fsm_cs),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[0]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [0]),
        .I2(drp_di[0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_24 ),
        .O(dac0_di_mon[0]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[10]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [10]),
        .I2(drp_di[10]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_14 ),
        .O(dac0_di_mon[10]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[11]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [11]),
        .I2(drp_di[11]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_13 ),
        .O(dac0_di_mon[11]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[12]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [12]),
        .I2(drp_di[12]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_12 ),
        .O(dac0_di_mon[12]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[13]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [13]),
        .I2(drp_di[13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_11 ),
        .O(dac0_di_mon[13]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[14]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [14]),
        .I2(drp_di[14]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_10 ),
        .O(dac0_di_mon[14]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[15]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [15]),
        .I2(drp_di[15]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_9 ),
        .O(dac0_di_mon[15]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[1]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [1]),
        .I2(drp_di[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_23 ),
        .O(dac0_di_mon[1]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[2]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [2]),
        .I2(drp_di[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_22 ),
        .O(dac0_di_mon[2]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[3]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [3]),
        .I2(drp_di[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_21 ),
        .O(dac0_di_mon[3]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[4]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [4]),
        .I2(drp_di[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_20 ),
        .O(dac0_di_mon[4]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[5]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [5]),
        .I2(drp_di[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_19 ),
        .O(dac0_di_mon[5]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[6]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [6]),
        .I2(drp_di[6]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_18 ),
        .O(dac0_di_mon[6]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[7]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [7]),
        .I2(drp_di[7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_17 ),
        .O(dac0_di_mon[7]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[8]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [8]),
        .I2(drp_di[8]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_16 ),
        .O(dac0_di_mon[8]));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \dac0_di_mon[9]_INST_0 
       (.I0(fsm_cs),
        .I1(\rdata_reg[15]_8 [9]),
        .I2(drp_di[9]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_15 ),
        .O(dac0_di_mon[9]));
  LUT6 #(
    .INIT(64'h33B8303030B83030)) 
    dac0_dwe_mon_INST_0
       (.I0(drp_wen),
        .I1(fsm_cs),
        .I2(\drp_drdy_r_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(dac0_drp_we),
        .O(drp_wen_reg));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    drp_RdAck_r_i_2
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(user_drp_drdy_reg_0),
        .I2(drp_RdAck_r_reg),
        .I3(drp_RdAck_r_reg_0),
        .I4(dac1_drp_rdy),
        .I5(drp_RdAck_r_reg_1),
        .O(user_drp_drdy_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__3 
       (.I0(dummy_read_den_reg_0),
        .I1(drp_wen_reg),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_8_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_8_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_8_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    dummy_read_den_i_1__3
       (.I0(fsm_cs),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(dummy_read_gnt_r),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h888B8888)) 
    dummy_read_gnt_held_i_1__3
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_i),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(fsm_cs),
        .O(dummy_read_gnt_held_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    dummy_read_gnt_held_i_2__3
       (.I0(drp_drdy_r[3]),
        .I1(write_access),
        .I2(user_drp_drdy_reg_4),
        .O(drp_drdy_i));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__3_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dummy_read_gnt_r_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(fsm_cs),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_8_in));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    dummy_read_req_i_1__3
       (.I0(dummy_read_req_i_2__2_n_0),
        .I1(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I2(dummy_read_req_i_3__0__0_n_0),
        .I3(dummy_read_req_reg_0),
        .I4(bank2_write),
        .I5(\FSM_onehot_state_reg[2] [0]),
        .O(dummy_read_req_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__2
       (.I0(dummy_read_gnt_held),
        .I1(user_drp_drdy_reg_4),
        .I2(write_access),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(p_8_in),
        .O(dummy_read_req_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    dummy_read_req_i_3__0__0
       (.I0(\rdata_reg[15]_2 [0]),
        .I1(\rdata_reg[15]_2 [1]),
        .I2(\rdata_reg[15]_2 [3]),
        .I3(\rdata_reg[15]_2 [2]),
        .I4(\rdata_reg[15]_2 [5]),
        .I5(\rdata_reg[15]_2 [4]),
        .O(dummy_read_req_i_3__0__0_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__3_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h02)) 
    por_drp_arb_gnt_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(fsm_cs),
        .O(por_drp_arb_gnt_i_1__1_n_0));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i_1__1_n_0),
        .Q(dac0_por_gnt),
        .R(p_8_in));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i_1__1_n_0),
        .Q(dac0_drprdy_por),
        .R(user_drp_drdy_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__3 
       (.I0(dac0_drprdy_por),
        .I1(\rdata_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    s_axi_wready_reg_i_10
       (.I0(drp_RdAck_r_reg),
        .I1(user_drp_drdy_reg_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(fsm_cs),
        .O(access_type_reg));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h02)) 
    tile_config_drp_arb_gnt_i_1__0
       (.I0(Q[0]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_dac0),
        .R(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_drdy_i_1__3
       (.I0(fsm_cs),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(tile_config_drp_drdy_i_1__3_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__3_n_0),
        .Q(dac0_drprdy_tc),
        .R(user_drp_drdy_i_1__3_n_0));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    user_drp_drdy_i_1__3
       (.I0(user_drp_drdy_reg_2),
        .I1(user_drp_drdy_reg_3),
        .I2(user_drp_drdy_reg_4),
        .I3(write_access),
        .I4(drp_drdy_r[3]),
        .O(user_drp_drdy_i_1__3_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .Q(user_drp_drdy_reg_0),
        .R(user_drp_drdy_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__3
       (.I0(drp_wen_reg),
        .I1(dummy_read_den_reg_0),
        .I2(write_access),
        .O(write_access_i_1__3_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__3_n_0),
        .Q(write_access),
        .R(p_8_in));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_arbiter_26
   (tc_gnt_dac1,
    dac1_status_gnt,
    dac1_por_gnt,
    dac1_drp_rdy,
    dac1_dgnt_mon,
    dac1_drprdy_tc,
    dac1_drprdy_status,
    dac1_drprdy_por,
    Q,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    drpwe_por_reg,
    dac1_daddr_mon,
    dac1_den_mon,
    dac1_di_mon,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    E,
    por_drp_drdy_reg_0,
    p_9_in,
    s_axi_aclk,
    dac1_status_req,
    tc_req_dac1,
    dac1_por_req,
    dac1_dreq_mon,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    dac1_drpwe_por,
    dac1_drpen_tc,
    dac1_drp_we,
    dummy_read_req_reg_0,
    vout12_n,
    vout12_n_0,
    vout12_n_1,
    vout12_n_2,
    vout12_n_3,
    vout12_n_4,
    vout12_n_5,
    dac1_drpaddr_tc,
    vout12_n_6,
    vout12_n_7,
    dac1_drpen_status,
    dac1_drpen_por,
    \FSM_onehot_state_reg[2] ,
    vout12_n_8,
    dac1_drpdi_tc,
    vout12_n_9,
    dac1_drdy_mon,
    \mem_addr_reg[5] );
  output tc_gnt_dac1;
  output dac1_status_gnt;
  output dac1_por_gnt;
  output dac1_drp_rdy;
  output dac1_dgnt_mon;
  output dac1_drprdy_tc;
  output dac1_drprdy_status;
  output dac1_drprdy_por;
  output [0:0]Q;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output drpwe_por_reg;
  output [10:0]dac1_daddr_mon;
  output dac1_den_mon;
  output [15:0]dac1_di_mon;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output [0:0]E;
  output por_drp_drdy_reg_0;
  input p_9_in;
  input s_axi_aclk;
  input dac1_status_req;
  input tc_req_dac1;
  input dac1_por_req;
  input dac1_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[2]_1 ;
  input dac1_drpwe_por;
  input dac1_drpen_tc;
  input dac1_drp_we;
  input dummy_read_req_reg_0;
  input [10:0]vout12_n;
  input vout12_n_0;
  input [9:0]vout12_n_1;
  input vout12_n_2;
  input vout12_n_3;
  input vout12_n_4;
  input vout12_n_5;
  input [2:0]dac1_drpaddr_tc;
  input vout12_n_6;
  input vout12_n_7;
  input dac1_drpen_status;
  input dac1_drpen_por;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input [15:0]vout12_n_8;
  input [15:0]dac1_drpdi_tc;
  input [15:0]vout12_n_9;
  input dac1_drdy_mon;
  input [1:0]\mem_addr_reg[5] ;

  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__4_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__4_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__4_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__4_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_3__1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_5_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [0:0]Q;
  wire [10:0]dac1_daddr_mon;
  wire dac1_den_mon;
  wire dac1_den_mon_INST_0_i_1_n_0;
  wire dac1_dgnt_mon;
  wire [15:0]dac1_di_mon;
  wire dac1_drdy_mon;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire dac1_drp_we;
  wire [2:0]dac1_drpaddr_tc;
  wire [15:0]dac1_drpdi_tc;
  wire dac1_drpen_por;
  wire dac1_drpen_status;
  wire dac1_drpen_tc;
  wire dac1_drprdy_por;
  wire dac1_drprdy_status;
  wire dac1_drprdy_tc;
  wire dac1_drpwe_por;
  wire dac1_por_gnt;
  wire dac1_por_req;
  wire dac1_status_gnt;
  wire dac1_status_req;
  wire [3:0]drp_drdy_r;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__4_n_0;
  wire dummy_read_gnt_held_i_2__4_n_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__4_n_0;
  wire dummy_read_req_i_2__3_n_0;
  wire dummy_read_req_reg_0;
  wire [2:1]fsm_cs;
  wire [1:0]\mem_addr_reg[5] ;
  wire [0:0]p_1_out;
  wire p_9_in;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_reg_0;
  wire s_axi_aclk;
  wire status_drp_arb_gnt_i;
  wire tc_gnt_dac1;
  wire tc_req_dac1;
  wire tile_config_drp_arb_gnt_i;
  wire user_drp_drdy_i_1__4_n_0;
  wire [10:0]vout12_n;
  wire vout12_n_0;
  wire [9:0]vout12_n_1;
  wire vout12_n_2;
  wire vout12_n_3;
  wire vout12_n_4;
  wire vout12_n_5;
  wire vout12_n_6;
  wire vout12_n_7;
  wire [15:0]vout12_n_8;
  wire [15:0]vout12_n_9;
  wire write_access;
  wire write_access_i_1__4_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__0 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(Q),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(dac1_drp_rdy),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h5111511140004100)) 
    \FSM_sequential_fsm_cs[0]_i_1__4 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(Q),
        .I3(dac1_status_req),
        .I4(tc_req_dac1),
        .I5(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B000800)) 
    \FSM_sequential_fsm_cs[1]_i_1__4 
       (.I0(dac1_status_req),
        .I1(Q),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[1]),
        .I4(tc_req_dac1),
        .I5(\FSM_sequential_fsm_cs[1]_i_2__4_n_0 ),
        .O(\FSM_sequential_fsm_cs[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFCFC55550000)) 
    \FSM_sequential_fsm_cs[1]_i_2__4 
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(tc_req_dac1),
        .I2(dac1_status_req),
        .I3(dac1_por_req),
        .I4(dac1_dreq_mon),
        .I5(\FSM_sequential_fsm_cs[2]_i_3__1_n_0 ),
        .O(\FSM_sequential_fsm_cs[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h88F880F0FFFF80F0)) 
    \FSM_sequential_fsm_cs[2]_i_1__4 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(\FSM_sequential_fsm_cs[2]_i_3__1_n_0 ),
        .I2(dac1_dreq_mon),
        .I3(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I4(dac1_por_req),
        .I5(\FSM_sequential_fsm_cs[2]_i_5_n_0 ),
        .O(\FSM_sequential_fsm_cs[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_3__1 
       (.I0(Q),
        .I1(fsm_cs[2]),
        .I2(dummy_read_req),
        .I3(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs[2]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \FSM_sequential_fsm_cs[2]_i_4__1 
       (.I0(Q),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_sequential_fsm_cs[2]_i_5 
       (.I0(Q),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__4_n_0 ),
        .Q(Q),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__4_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__4_n_0 ),
        .Q(fsm_cs[2]),
        .R(p_9_in));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_daddr_mon[0]_INST_0 
       (.I0(vout12_n[0]),
        .I1(dac1_drpaddr_tc[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[0]),
        .I5(Q),
        .O(dac1_daddr_mon[0]));
  LUT6 #(
    .INIT(64'hA0C0A0C0AFCAA0CA)) 
    \dac1_daddr_mon[10]_INST_0 
       (.I0(vout12_n[10]),
        .I1(vout12_n_0),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[9]),
        .I5(Q),
        .O(dac1_daddr_mon[10]));
  LUT6 #(
    .INIT(64'hA0C0A0C0AFCAA0CA)) 
    \dac1_daddr_mon[1]_INST_0 
       (.I0(vout12_n[1]),
        .I1(vout12_n_7),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[1]),
        .I5(Q),
        .O(dac1_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hA0C0A0C0AFCAA0CA)) 
    \dac1_daddr_mon[2]_INST_0 
       (.I0(vout12_n[2]),
        .I1(vout12_n_6),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[2]),
        .I5(Q),
        .O(dac1_daddr_mon[2]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_daddr_mon[3]_INST_0 
       (.I0(vout12_n[3]),
        .I1(dac1_drpaddr_tc[1]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[3]),
        .I5(Q),
        .O(dac1_daddr_mon[3]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_daddr_mon[4]_INST_0 
       (.I0(vout12_n[4]),
        .I1(dac1_drpaddr_tc[2]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[4]),
        .I5(Q),
        .O(dac1_daddr_mon[4]));
  LUT6 #(
    .INIT(64'hA0C0A0C0AFCAA0CA)) 
    \dac1_daddr_mon[5]_INST_0 
       (.I0(vout12_n[5]),
        .I1(vout12_n_5),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[5]),
        .I5(Q),
        .O(dac1_daddr_mon[5]));
  LUT6 #(
    .INIT(64'hA0C0A0C0AFCAA0CA)) 
    \dac1_daddr_mon[6]_INST_0 
       (.I0(vout12_n[6]),
        .I1(vout12_n_4),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[6]),
        .I5(Q),
        .O(dac1_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h8802)) 
    \dac1_daddr_mon[7]_INST_0 
       (.I0(vout12_n[7]),
        .I1(fsm_cs[1]),
        .I2(Q),
        .I3(fsm_cs[2]),
        .O(dac1_daddr_mon[7]));
  LUT6 #(
    .INIT(64'hA0C0A0C0AFCAA0CA)) 
    \dac1_daddr_mon[8]_INST_0 
       (.I0(vout12_n[8]),
        .I1(vout12_n_3),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[7]),
        .I5(Q),
        .O(dac1_daddr_mon[8]));
  LUT6 #(
    .INIT(64'hA0C0A0C0AFCAA0CA)) 
    \dac1_daddr_mon[9]_INST_0 
       (.I0(vout12_n[9]),
        .I1(vout12_n_2),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[8]),
        .I5(Q),
        .O(dac1_daddr_mon[9]));
  LUT6 #(
    .INIT(64'h000000005555DFD5)) 
    dac1_den_mon_INST_0
       (.I0(Q),
        .I1(dac1_drpen_status),
        .I2(fsm_cs[1]),
        .I3(dummy_read_den),
        .I4(fsm_cs[2]),
        .I5(dac1_den_mon_INST_0_i_1_n_0),
        .O(dac1_den_mon));
  LUT6 #(
    .INIT(64'h0300033311331133)) 
    dac1_den_mon_INST_0_i_1
       (.I0(dac1_drpen_por),
        .I1(Q),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(fsm_cs[2]),
        .I4(dac1_drpen_tc),
        .I5(fsm_cs[1]),
        .O(dac1_den_mon_INST_0_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    dac1_dgnt_mon_INST_0
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(Q),
        .O(dac1_dgnt_mon));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[0]_INST_0 
       (.I0(vout12_n_8[0]),
        .I1(dac1_drpdi_tc[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[0]),
        .I5(Q),
        .O(dac1_di_mon[0]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[10]_INST_0 
       (.I0(vout12_n_8[10]),
        .I1(dac1_drpdi_tc[10]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[10]),
        .I5(Q),
        .O(dac1_di_mon[10]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[11]_INST_0 
       (.I0(vout12_n_8[11]),
        .I1(dac1_drpdi_tc[11]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[11]),
        .I5(Q),
        .O(dac1_di_mon[11]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[12]_INST_0 
       (.I0(vout12_n_8[12]),
        .I1(dac1_drpdi_tc[12]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[12]),
        .I5(Q),
        .O(dac1_di_mon[12]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[13]_INST_0 
       (.I0(vout12_n_8[13]),
        .I1(dac1_drpdi_tc[13]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[13]),
        .I5(Q),
        .O(dac1_di_mon[13]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[14]_INST_0 
       (.I0(vout12_n_8[14]),
        .I1(dac1_drpdi_tc[14]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[14]),
        .I5(Q),
        .O(dac1_di_mon[14]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[15]_INST_0 
       (.I0(vout12_n_8[15]),
        .I1(dac1_drpdi_tc[15]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[15]),
        .I5(Q),
        .O(dac1_di_mon[15]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[1]_INST_0 
       (.I0(vout12_n_8[1]),
        .I1(dac1_drpdi_tc[1]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[1]),
        .I5(Q),
        .O(dac1_di_mon[1]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[2]_INST_0 
       (.I0(vout12_n_8[2]),
        .I1(dac1_drpdi_tc[2]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[2]),
        .I5(Q),
        .O(dac1_di_mon[2]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[3]_INST_0 
       (.I0(vout12_n_8[3]),
        .I1(dac1_drpdi_tc[3]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[3]),
        .I5(Q),
        .O(dac1_di_mon[3]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[4]_INST_0 
       (.I0(vout12_n_8[4]),
        .I1(dac1_drpdi_tc[4]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[4]),
        .I5(Q),
        .O(dac1_di_mon[4]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[5]_INST_0 
       (.I0(vout12_n_8[5]),
        .I1(dac1_drpdi_tc[5]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[5]),
        .I5(Q),
        .O(dac1_di_mon[5]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[6]_INST_0 
       (.I0(vout12_n_8[6]),
        .I1(dac1_drpdi_tc[6]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[6]),
        .I5(Q),
        .O(dac1_di_mon[6]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[7]_INST_0 
       (.I0(vout12_n_8[7]),
        .I1(dac1_drpdi_tc[7]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[7]),
        .I5(Q),
        .O(dac1_di_mon[7]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[8]_INST_0 
       (.I0(vout12_n_8[8]),
        .I1(dac1_drpdi_tc[8]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[8]),
        .I5(Q),
        .O(dac1_di_mon[8]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac1_di_mon[9]_INST_0 
       (.I0(vout12_n_8[9]),
        .I1(dac1_drpdi_tc[9]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_9[9]),
        .I5(Q),
        .O(dac1_di_mon[9]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    dac1_dwe_mon_INST_0
       (.I0(dac1_drpwe_por),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .I3(dac1_drpen_tc),
        .I4(dac1_drp_we),
        .I5(Q),
        .O(drpwe_por_reg));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \drp_drdy_r[0]_i_1__4 
       (.I0(drpwe_por_reg),
        .I1(dac1_den_mon_INST_0_i_1_n_0),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_9_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_9_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_9_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    dummy_read_den_i_1__4
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(Q),
        .I3(dummy_read_gnt_r),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    dummy_read_gnt_held_i_1__4
       (.I0(Q),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(dummy_read_gnt_held_i_2__4_n_0),
        .I4(dummy_read_gnt_held),
        .O(dummy_read_gnt_held_i_1__4_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    dummy_read_gnt_held_i_2__4
       (.I0(drp_drdy_r[3]),
        .I1(write_access),
        .I2(dac1_drdy_mon),
        .O(dummy_read_gnt_held_i_2__4_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__4_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h02)) 
    dummy_read_gnt_r_i_1__4
       (.I0(Q),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_9_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    dummy_read_req_i_1__4
       (.I0(dummy_read_req_i_2__3_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(dummy_read_req),
        .I3(dummy_read_gnt_held_i_2__4_n_0),
        .I4(dummy_read_gnt_held),
        .I5(p_9_in),
        .O(dummy_read_req_i_1__4_n_0));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    dummy_read_req_i_2__3
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(vout12_n[5]),
        .I2(vout12_n[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(vout12_n[2]),
        .O(dummy_read_req_i_2__3_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__4_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[5]_i_4__0 
       (.I0(dac1_drprdy_por),
        .I1(\mem_addr_reg[5] [1]),
        .O(por_drp_drdy_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h04)) 
    por_drp_arb_gnt_i_1
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(Q),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(dac1_por_gnt),
        .R(p_9_in));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(dac1_drprdy_por),
        .R(user_drp_drdy_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__4 
       (.I0(dac1_drprdy_por),
        .I1(\mem_addr_reg[5] [0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h20)) 
    status_drp_arb_gnt_i_1__0
       (.I0(Q),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .O(status_drp_arb_gnt_i));
  FDRE status_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_drp_arb_gnt_i),
        .Q(dac1_status_gnt),
        .R(p_9_in));
  FDRE status_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_drp_arb_gnt_i),
        .Q(dac1_drprdy_status),
        .R(user_drp_drdy_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__1
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(Q),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_dac1),
        .R(p_9_in));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(dac1_drprdy_tc),
        .R(user_drp_drdy_i_1__4_n_0));
  LUT4 #(
    .INIT(16'hABFB)) 
    user_drp_drdy_i_1__4
       (.I0(p_9_in),
        .I1(dac1_drdy_mon),
        .I2(write_access),
        .I3(drp_drdy_r[3]),
        .O(user_drp_drdy_i_1__4_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_dgnt_mon),
        .Q(dac1_drp_rdy),
        .R(user_drp_drdy_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__4
       (.I0(drpwe_por_reg),
        .I1(dac1_den_mon),
        .I2(write_access),
        .O(write_access_i_1__4_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__4_n_0),
        .Q(write_access),
        .R(p_9_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_arbiter_adc
   (const_gnt_adc0,
    adc0_status_gnt,
    adc0_por_gnt,
    adc_bgt_gnt,
    user_drp_drdy_reg_0,
    adc0_drprdy_tc,
    adc0_drprdy_const,
    adc0_drprdy_status,
    adc0_drprdy_por,
    adc_drp_rdy_bgt,
    dummy_read_req,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    Q,
    adc0_daddr_mon,
    adc0_di_mon,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \pll_state_machine.status_req_reg ,
    access_type_reg,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    drp_RdAck,
    tile_config_drp_arb_gnt_reg_0,
    E,
    por_drp_drdy_reg_0,
    adc0_reset_i,
    s_axi_aclk,
    write_access_reg_0,
    \FSM_onehot_state_reg[2] ,
    bank10_write,
    adc0_drpen_const,
    adc0_drpwe_por,
    adc_bgt_req,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    \FSM_sequential_fsm_cs_reg[0]_2 ,
    \FSM_sequential_fsm_cs_reg[0]_3 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    drp_req_adc0,
    \FSM_sequential_fsm_cs_reg[0]_4 ,
    adc0_status_req,
    \m00_axis_tdata[127] ,
    \m00_axis_tdata[127]_0 ,
    \m00_axis_tdata[127]_1 ,
    \m00_axis_tdata[127]_2 ,
    \m00_axis_tdata[127]_3 ,
    \adc0_daddr_mon[10]_INST_0_0 ,
    \m00_axis_tdata[127]_4 ,
    \m00_axis_tdata[127]_5 ,
    \m00_axis_tdata[127]_6 ,
    \m00_axis_tdata[127]_7 ,
    \m00_axis_tdata[127]_8 ,
    \m00_axis_tdata[127]_9 ,
    drp_den,
    adc0_drpen_tc,
    adc0_drpen_status,
    \m00_axis_tdata[127]_10 ,
    \m00_axis_tdata[127]_11 ,
    \m00_axis_tdata[127]_12 ,
    \m00_axis_tdata[127]_13 ,
    \m00_axis_tdata[127]_14 ,
    \m00_axis_tdata[127]_15 ,
    \m00_axis_tdata[127]_16 ,
    \m00_axis_tdata[127]_17 ,
    \m00_axis_tdata[127]_18 ,
    \m00_axis_tdata[127]_19 ,
    \m00_axis_tdata[127]_20 ,
    \m00_axis_tdata[127]_21 ,
    \m00_axis_tdata[127]_22 ,
    \m00_axis_tdata[127]_23 ,
    \m00_axis_tdata[127]_24 ,
    \m00_axis_tdata[127]_25 ,
    \m00_axis_tdata[127]_26 ,
    const_config_drp_drdy_reg_0,
    adc0_drpen_por,
    drp_di,
    \adc0_di_mon[15]_INST_0_0 ,
    drp_addr,
    \adc0_daddr_mon[10]_INST_0_1 ,
    drp_RdAck_r_reg,
    \FSM_sequential_tc_sm_state[2]_i_4 ,
    \FSM_sequential_tc_sm_state[2]_i_4_0 ,
    tc_gnt_adc2,
    \FSM_sequential_tc_sm_state[2]_i_4_1 ,
    tc_gnt_adc1,
    \mem_addr_reg[6] );
  output const_gnt_adc0;
  output adc0_status_gnt;
  output adc0_por_gnt;
  output adc_bgt_gnt;
  output user_drp_drdy_reg_0;
  output adc0_drprdy_tc;
  output adc0_drprdy_const;
  output adc0_drprdy_status;
  output adc0_drprdy_por;
  output adc_drp_rdy_bgt;
  output dummy_read_req;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output [2:0]Q;
  output [10:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output \FSM_sequential_fsm_cs_reg[1]_0 ;
  output \pll_state_machine.status_req_reg ;
  output access_type_reg;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output [0:0]drp_RdAck;
  output tile_config_drp_arb_gnt_reg_0;
  output [0:0]E;
  output por_drp_drdy_reg_0;
  input adc0_reset_i;
  input s_axi_aclk;
  input write_access_reg_0;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input bank10_write;
  input adc0_drpen_const;
  input adc0_drpwe_por;
  input adc_bgt_req;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_sequential_fsm_cs_reg[1]_2 ;
  input \FSM_sequential_fsm_cs_reg[0]_2 ;
  input \FSM_sequential_fsm_cs_reg[0]_3 ;
  input \FSM_sequential_fsm_cs_reg[2]_1 ;
  input drp_req_adc0;
  input \FSM_sequential_fsm_cs_reg[0]_4 ;
  input adc0_status_req;
  input \m00_axis_tdata[127] ;
  input [10:0]\m00_axis_tdata[127]_0 ;
  input \m00_axis_tdata[127]_1 ;
  input \m00_axis_tdata[127]_2 ;
  input \m00_axis_tdata[127]_3 ;
  input [9:0]\adc0_daddr_mon[10]_INST_0_0 ;
  input \m00_axis_tdata[127]_4 ;
  input \m00_axis_tdata[127]_5 ;
  input \m00_axis_tdata[127]_6 ;
  input \m00_axis_tdata[127]_7 ;
  input \m00_axis_tdata[127]_8 ;
  input \m00_axis_tdata[127]_9 ;
  input drp_den;
  input adc0_drpen_tc;
  input adc0_drpen_status;
  input \m00_axis_tdata[127]_10 ;
  input [15:0]\m00_axis_tdata[127]_11 ;
  input \m00_axis_tdata[127]_12 ;
  input \m00_axis_tdata[127]_13 ;
  input \m00_axis_tdata[127]_14 ;
  input \m00_axis_tdata[127]_15 ;
  input \m00_axis_tdata[127]_16 ;
  input \m00_axis_tdata[127]_17 ;
  input \m00_axis_tdata[127]_18 ;
  input \m00_axis_tdata[127]_19 ;
  input \m00_axis_tdata[127]_20 ;
  input \m00_axis_tdata[127]_21 ;
  input \m00_axis_tdata[127]_22 ;
  input \m00_axis_tdata[127]_23 ;
  input \m00_axis_tdata[127]_24 ;
  input \m00_axis_tdata[127]_25 ;
  input \m00_axis_tdata[127]_26 ;
  input const_config_drp_drdy_reg_0;
  input adc0_drpen_por;
  input [15:0]drp_di;
  input [15:0]\adc0_di_mon[15]_INST_0_0 ;
  input [2:0]drp_addr;
  input [2:0]\adc0_daddr_mon[10]_INST_0_1 ;
  input drp_RdAck_r_reg;
  input \FSM_sequential_tc_sm_state[2]_i_4 ;
  input \FSM_sequential_tc_sm_state[2]_i_4_0 ;
  input tc_gnt_adc2;
  input \FSM_sequential_tc_sm_state[2]_i_4_1 ;
  input tc_gnt_adc1;
  input [1:0]\mem_addr_reg[6] ;

  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_fsm_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[0]_2 ;
  wire \FSM_sequential_fsm_cs_reg[0]_3 ;
  wire \FSM_sequential_fsm_cs_reg[0]_4 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_2 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_tc_sm_state[2]_i_4 ;
  wire \FSM_sequential_tc_sm_state[2]_i_4_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_4_1 ;
  wire [2:0]Q;
  wire access_type_reg;
  wire [10:0]adc0_daddr_mon;
  wire \adc0_daddr_mon[0]_INST_0_i_1_n_0 ;
  wire [9:0]\adc0_daddr_mon[10]_INST_0_0 ;
  wire [2:0]\adc0_daddr_mon[10]_INST_0_1 ;
  wire \adc0_daddr_mon[10]_INST_0_i_1_n_0 ;
  wire \adc0_daddr_mon[1]_INST_0_i_1_n_0 ;
  wire \adc0_daddr_mon[2]_INST_0_i_1_n_0 ;
  wire \adc0_daddr_mon[3]_INST_0_i_1_n_0 ;
  wire \adc0_daddr_mon[5]_INST_0_i_1_n_0 ;
  wire \adc0_daddr_mon[6]_INST_0_i_1_n_0 ;
  wire \adc0_daddr_mon[8]_INST_0_i_1_n_0 ;
  wire \adc0_daddr_mon[9]_INST_0_i_1_n_0 ;
  wire adc0_den_mon_INST_0_i_1_n_0;
  wire adc0_den_mon_INST_0_i_2_n_0;
  wire [15:0]adc0_di_mon;
  wire \adc0_di_mon[0]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[10]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[11]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[12]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[13]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[14]_INST_0_i_1_n_0 ;
  wire [15:0]\adc0_di_mon[15]_INST_0_0 ;
  wire \adc0_di_mon[15]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[1]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[2]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[3]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[4]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[5]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[6]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[7]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[8]_INST_0_i_1_n_0 ;
  wire \adc0_di_mon[9]_INST_0_i_1_n_0 ;
  wire adc0_drpen_const;
  wire adc0_drpen_por;
  wire adc0_drpen_status;
  wire adc0_drpen_tc;
  wire adc0_drprdy_const;
  wire adc0_drprdy_por;
  wire adc0_drprdy_status;
  wire adc0_drprdy_tc;
  wire adc0_drpwe_por;
  wire adc0_dwe_mon_INST_0_i_2_n_0;
  wire adc0_por_gnt;
  wire adc0_reset_i;
  wire adc0_status_gnt;
  wire adc0_status_req;
  wire adc_bgt_gnt;
  wire adc_bgt_req;
  wire adc_drp_rdy_bgt;
  wire bank10_write;
  wire bgt_drp_arb_gnt_i;
  wire bgt_drp_drdy_i;
  wire const_config_drp_arb_gnt_i;
  wire const_config_drp_drdy_i;
  wire const_config_drp_drdy_reg_0;
  wire const_gnt_adc0;
  wire [0:0]drp_RdAck;
  wire drp_RdAck_r_reg;
  wire [2:0]drp_addr;
  wire drp_den;
  wire [15:0]drp_di;
  wire drp_drdy_i;
  wire [3:0]drp_drdy_r;
  wire drp_req_adc0;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1_n_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1_n_0;
  wire dummy_read_req_i_2__4_n_0;
  wire dummy_read_req_i_3__0_n_0;
  wire dummy_read_req_i_4__0_n_0;
  wire \m00_axis_tdata[127] ;
  wire [10:0]\m00_axis_tdata[127]_0 ;
  wire \m00_axis_tdata[127]_1 ;
  wire \m00_axis_tdata[127]_10 ;
  wire [15:0]\m00_axis_tdata[127]_11 ;
  wire \m00_axis_tdata[127]_12 ;
  wire \m00_axis_tdata[127]_13 ;
  wire \m00_axis_tdata[127]_14 ;
  wire \m00_axis_tdata[127]_15 ;
  wire \m00_axis_tdata[127]_16 ;
  wire \m00_axis_tdata[127]_17 ;
  wire \m00_axis_tdata[127]_18 ;
  wire \m00_axis_tdata[127]_19 ;
  wire \m00_axis_tdata[127]_2 ;
  wire \m00_axis_tdata[127]_20 ;
  wire \m00_axis_tdata[127]_21 ;
  wire \m00_axis_tdata[127]_22 ;
  wire \m00_axis_tdata[127]_23 ;
  wire \m00_axis_tdata[127]_24 ;
  wire \m00_axis_tdata[127]_25 ;
  wire \m00_axis_tdata[127]_26 ;
  wire \m00_axis_tdata[127]_3 ;
  wire \m00_axis_tdata[127]_4 ;
  wire \m00_axis_tdata[127]_5 ;
  wire \m00_axis_tdata[127]_6 ;
  wire \m00_axis_tdata[127]_7 ;
  wire \m00_axis_tdata[127]_8 ;
  wire \m00_axis_tdata[127]_9 ;
  wire [1:0]\mem_addr_reg[6] ;
  wire [0:0]p_1_out;
  wire \pll_state_machine.status_req_reg ;
  wire por_drp_arb_gnt_i_1__0_n_0;
  wire por_drp_drdy_i;
  wire por_drp_drdy_reg_0;
  wire s_axi_aclk;
  wire status_drp_arb_gnt_i;
  wire status_drp_drdy_i;
  wire tc_gnt_adc0;
  wire tc_gnt_adc1;
  wire tc_gnt_adc2;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_reg_0;
  wire tile_config_drp_drdy_i;
  wire user_drp_drdy_i;
  wire user_drp_drdy_reg_0;
  wire write_access;
  wire write_access_i_1_n_0;
  wire write_access_reg_0;

  LUT6 #(
    .INIT(64'h80008000FFFF8000)) 
    \FSM_onehot_state[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hEFEC232003000300)) 
    \FSM_sequential_fsm_cs[0]_i_1 
       (.I0(\FSM_sequential_fsm_cs_reg[0]_2 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\FSM_sequential_fsm_cs[0]_i_2_n_0 ),
        .I4(\FSM_sequential_fsm_cs_reg[0]_3 ),
        .I5(Q[0]),
        .O(\FSM_sequential_fsm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCECECCCCCECF)) 
    \FSM_sequential_fsm_cs[0]_i_2 
       (.I0(\FSM_sequential_fsm_cs_reg[0]_2 ),
        .I1(dummy_read_req),
        .I2(drp_req_adc0),
        .I3(\FSM_sequential_fsm_cs_reg[0]_4 ),
        .I4(Q[0]),
        .I5(adc0_status_req),
        .O(\FSM_sequential_fsm_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEC232003000300)) 
    \FSM_sequential_fsm_cs[1]_i_1 
       (.I0(adc_bgt_req),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 ),
        .I4(\FSM_sequential_fsm_cs_reg[1]_2 ),
        .I5(Q[1]),
        .O(\FSM_sequential_fsm_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888C0C0FF00)) 
    \FSM_sequential_fsm_cs[2]_i_1 
       (.I0(\FSM_sequential_fsm_cs_reg[0]_3 ),
        .I1(Q[2]),
        .I2(adc_bgt_req),
        .I3(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \FSM_sequential_fsm_cs[2]_i_4 
       (.I0(adc0_status_req),
        .I1(Q[2]),
        .I2(dummy_read_req),
        .I3(drp_req_adc0),
        .I4(\FSM_sequential_fsm_cs_reg[0]_2 ),
        .O(\pll_state_machine.status_req_reg ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_tc_sm_state[2]_i_10 
       (.I0(tc_gnt_adc0),
        .I1(\FSM_sequential_tc_sm_state[2]_i_4 ),
        .I2(\FSM_sequential_tc_sm_state[2]_i_4_0 ),
        .I3(tc_gnt_adc2),
        .I4(\FSM_sequential_tc_sm_state[2]_i_4_1 ),
        .I5(tc_gnt_adc1),
        .O(tile_config_drp_arb_gnt_reg_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_daddr_mon[0]_INST_0 
       (.I0(\adc0_daddr_mon[0]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127] ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_0 [0]),
        .I5(Q[0]),
        .O(adc0_daddr_mon[0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_daddr_mon[0]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_0 [0]),
        .I1(drp_addr[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_daddr_mon[10]_INST_0_0 [0]),
        .O(\adc0_daddr_mon[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_daddr_mon[10]_INST_0 
       (.I0(\adc0_daddr_mon[10]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_9 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_0 [10]),
        .I5(Q[0]),
        .O(adc0_daddr_mon[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \adc0_daddr_mon[10]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_0 [10]),
        .I1(drp_addr[2]),
        .I2(Q[1]),
        .I3(\adc0_daddr_mon[10]_INST_0_0 [9]),
        .I4(Q[0]),
        .I5(\adc0_daddr_mon[10]_INST_0_1 [2]),
        .O(\adc0_daddr_mon[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_daddr_mon[1]_INST_0 
       (.I0(\adc0_daddr_mon[1]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_1 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_0 [1]),
        .I5(Q[0]),
        .O(adc0_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \adc0_daddr_mon[1]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_0 [1]),
        .I1(drp_addr[2]),
        .I2(Q[1]),
        .I3(\adc0_daddr_mon[10]_INST_0_0 [1]),
        .I4(Q[0]),
        .I5(\adc0_daddr_mon[10]_INST_0_1 [1]),
        .O(\adc0_daddr_mon[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_daddr_mon[2]_INST_0 
       (.I0(\adc0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_2 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_0 [2]),
        .I5(Q[0]),
        .O(adc0_daddr_mon[2]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \adc0_daddr_mon[2]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_0 [2]),
        .I1(Q[1]),
        .I2(\adc0_daddr_mon[10]_INST_0_0 [2]),
        .I3(Q[0]),
        .I4(\adc0_daddr_mon[10]_INST_0_1 [0]),
        .O(\adc0_daddr_mon[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_daddr_mon[3]_INST_0 
       (.I0(\adc0_daddr_mon[3]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_3 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_0 [3]),
        .I5(Q[0]),
        .O(adc0_daddr_mon[3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_daddr_mon[3]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_0 [3]),
        .I1(drp_addr[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_daddr_mon[10]_INST_0_0 [3]),
        .O(\adc0_daddr_mon[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFC88308830333000)) 
    \adc0_daddr_mon[4]_INST_0 
       (.I0(\adc0_daddr_mon[10]_INST_0_0 [4]),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_4 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_0 [4]),
        .I5(Q[0]),
        .O(adc0_daddr_mon[4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_daddr_mon[5]_INST_0 
       (.I0(\adc0_daddr_mon[5]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_5 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_0 [5]),
        .I5(Q[0]),
        .O(adc0_daddr_mon[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \adc0_daddr_mon[5]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_0 [5]),
        .I1(drp_addr[0]),
        .I2(Q[1]),
        .I3(\adc0_daddr_mon[10]_INST_0_0 [5]),
        .I4(Q[0]),
        .I5(\adc0_daddr_mon[10]_INST_0_1 [0]),
        .O(\adc0_daddr_mon[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_daddr_mon[6]_INST_0 
       (.I0(\adc0_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_6 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_0 [6]),
        .I5(Q[0]),
        .O(adc0_daddr_mon[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \adc0_daddr_mon[6]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_0 [6]),
        .I1(drp_addr[1]),
        .I2(Q[1]),
        .I3(\adc0_daddr_mon[10]_INST_0_0 [6]),
        .I4(Q[0]),
        .I5(\adc0_daddr_mon[10]_INST_0_1 [1]),
        .O(\adc0_daddr_mon[6]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h8010)) 
    \adc0_daddr_mon[7]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\m00_axis_tdata[127]_0 [7]),
        .I3(Q[1]),
        .O(adc0_daddr_mon[7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_daddr_mon[8]_INST_0 
       (.I0(\adc0_daddr_mon[8]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_7 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_0 [8]),
        .I5(Q[0]),
        .O(adc0_daddr_mon[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \adc0_daddr_mon[8]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_0 [8]),
        .I1(drp_addr[2]),
        .I2(Q[1]),
        .I3(\adc0_daddr_mon[10]_INST_0_0 [7]),
        .I4(Q[0]),
        .I5(\adc0_daddr_mon[10]_INST_0_1 [2]),
        .O(\adc0_daddr_mon[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_daddr_mon[9]_INST_0 
       (.I0(\adc0_daddr_mon[9]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_8 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_0 [9]),
        .I5(Q[0]),
        .O(adc0_daddr_mon[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \adc0_daddr_mon[9]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_0 [9]),
        .I1(drp_addr[2]),
        .I2(Q[1]),
        .I3(\adc0_daddr_mon[10]_INST_0_0 [8]),
        .I4(Q[0]),
        .I5(\adc0_daddr_mon[10]_INST_0_1 [2]),
        .O(\adc0_daddr_mon[9]_INST_0_i_1_n_0 ));
  MUXF7 adc0_den_mon_INST_0
       (.I0(adc0_den_mon_INST_0_i_1_n_0),
        .I1(adc0_den_mon_INST_0_i_2_n_0),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .S(Q[0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    adc0_den_mon_INST_0_i_1
       (.I0(drp_den),
        .I1(adc0_drpen_tc),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(adc0_drpen_status),
        .O(adc0_den_mon_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc0_den_mon_INST_0_i_2
       (.I0(\FSM_onehot_state_reg[2] [0]),
        .I1(adc0_drpen_const),
        .I2(Q[1]),
        .I3(adc0_drpen_por),
        .I4(Q[2]),
        .I5(dummy_read_den),
        .O(adc0_den_mon_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc0_dgnt_mon_INST_0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\FSM_sequential_fsm_cs_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[0]_INST_0 
       (.I0(\adc0_di_mon[0]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_10 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [0]),
        .I5(Q[0]),
        .O(adc0_di_mon[0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[0]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [0]),
        .I1(drp_di[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [0]),
        .O(\adc0_di_mon[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[10]_INST_0 
       (.I0(\adc0_di_mon[10]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_21 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [10]),
        .I5(Q[0]),
        .O(adc0_di_mon[10]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[10]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [10]),
        .I1(drp_di[10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [10]),
        .O(\adc0_di_mon[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[11]_INST_0 
       (.I0(\adc0_di_mon[11]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_22 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [11]),
        .I5(Q[0]),
        .O(adc0_di_mon[11]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[11]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [11]),
        .I1(drp_di[11]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [11]),
        .O(\adc0_di_mon[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[12]_INST_0 
       (.I0(\adc0_di_mon[12]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_23 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [12]),
        .I5(Q[0]),
        .O(adc0_di_mon[12]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[12]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [12]),
        .I1(drp_di[12]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [12]),
        .O(\adc0_di_mon[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[13]_INST_0 
       (.I0(\adc0_di_mon[13]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_24 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [13]),
        .I5(Q[0]),
        .O(adc0_di_mon[13]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[13]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [13]),
        .I1(drp_di[13]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [13]),
        .O(\adc0_di_mon[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[14]_INST_0 
       (.I0(\adc0_di_mon[14]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_25 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [14]),
        .I5(Q[0]),
        .O(adc0_di_mon[14]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[14]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [14]),
        .I1(drp_di[14]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [14]),
        .O(\adc0_di_mon[14]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[15]_INST_0 
       (.I0(\adc0_di_mon[15]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_26 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [15]),
        .I5(Q[0]),
        .O(adc0_di_mon[15]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[15]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [15]),
        .I1(drp_di[15]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [15]),
        .O(\adc0_di_mon[15]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[1]_INST_0 
       (.I0(\adc0_di_mon[1]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_12 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [1]),
        .I5(Q[0]),
        .O(adc0_di_mon[1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[1]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [1]),
        .I1(drp_di[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [1]),
        .O(\adc0_di_mon[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[2]_INST_0 
       (.I0(\adc0_di_mon[2]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_13 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [2]),
        .I5(Q[0]),
        .O(adc0_di_mon[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[2]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [2]),
        .I1(drp_di[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [2]),
        .O(\adc0_di_mon[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[3]_INST_0 
       (.I0(\adc0_di_mon[3]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_14 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [3]),
        .I5(Q[0]),
        .O(adc0_di_mon[3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[3]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [3]),
        .I1(drp_di[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [3]),
        .O(\adc0_di_mon[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[4]_INST_0 
       (.I0(\adc0_di_mon[4]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_15 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [4]),
        .I5(Q[0]),
        .O(adc0_di_mon[4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[4]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [4]),
        .I1(drp_di[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [4]),
        .O(\adc0_di_mon[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[5]_INST_0 
       (.I0(\adc0_di_mon[5]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_16 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [5]),
        .I5(Q[0]),
        .O(adc0_di_mon[5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[5]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [5]),
        .I1(drp_di[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [5]),
        .O(\adc0_di_mon[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[6]_INST_0 
       (.I0(\adc0_di_mon[6]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_17 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [6]),
        .I5(Q[0]),
        .O(adc0_di_mon[6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[6]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [6]),
        .I1(drp_di[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [6]),
        .O(\adc0_di_mon[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[7]_INST_0 
       (.I0(\adc0_di_mon[7]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_18 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [7]),
        .I5(Q[0]),
        .O(adc0_di_mon[7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[7]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [7]),
        .I1(drp_di[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [7]),
        .O(\adc0_di_mon[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[8]_INST_0 
       (.I0(\adc0_di_mon[8]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_19 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [8]),
        .I5(Q[0]),
        .O(adc0_di_mon[8]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[8]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [8]),
        .I1(drp_di[8]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [8]),
        .O(\adc0_di_mon[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \adc0_di_mon[9]_INST_0 
       (.I0(\adc0_di_mon[9]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m00_axis_tdata[127]_20 ),
        .I3(Q[1]),
        .I4(\m00_axis_tdata[127]_11 [9]),
        .I5(Q[0]),
        .O(adc0_di_mon[9]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \adc0_di_mon[9]_INST_0_i_1 
       (.I0(\m00_axis_tdata[127]_11 [9]),
        .I1(drp_di[9]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc0_di_mon[15]_INST_0_0 [9]),
        .O(\adc0_di_mon[9]_INST_0_i_1_n_0 ));
  MUXF7 adc0_dwe_mon_INST_0
       (.I0(write_access_reg_0),
        .I1(adc0_dwe_mon_INST_0_i_2_n_0),
        .O(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    adc0_dwe_mon_INST_0_i_2
       (.I0(\FSM_onehot_state_reg[2] [0]),
        .I1(bank10_write),
        .I2(adc0_drpen_const),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(adc0_drpwe_por),
        .O(adc0_dwe_mon_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h40)) 
    bgt_drp_arb_gnt_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(bgt_drp_arb_gnt_i));
  FDRE bgt_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_drp_arb_gnt_i),
        .Q(adc_bgt_gnt),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h2022200000000000)) 
    bgt_drp_drdy_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(const_config_drp_drdy_reg_0),
        .I5(Q[1]),
        .O(bgt_drp_drdy_i));
  FDRE bgt_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_drp_drdy_i),
        .Q(adc_drp_rdy_bgt),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h40)) 
    const_config_drp_arb_gnt_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(const_config_drp_arb_gnt_i));
  FDRE const_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(const_config_drp_arb_gnt_i),
        .Q(const_gnt_adc0),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h00B8000000000000)) 
    const_config_drp_drdy_i_1
       (.I0(drp_drdy_r[3]),
        .I1(write_access),
        .I2(const_config_drp_drdy_reg_0),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(const_config_drp_drdy_i));
  FDRE const_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(const_config_drp_drdy_i),
        .Q(adc0_drprdy_const),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    drp_RdAck_r_i_4
       (.I0(drp_RdAck_r_reg),
        .I1(user_drp_drdy_reg_0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(drp_RdAck));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1 
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(adc0_reset_i));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(adc0_reset_i));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(adc0_reset_i));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    dummy_read_den_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(dummy_read_gnt_r),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h888888B8)) 
    dummy_read_gnt_held_i_1
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_i),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(dummy_read_gnt_held_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dummy_read_gnt_held_i_2
       (.I0(drp_drdy_r[3]),
        .I1(write_access),
        .I2(const_config_drp_drdy_reg_0),
        .O(drp_drdy_i));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1_n_0),
        .Q(dummy_read_gnt_held),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h02)) 
    dummy_read_gnt_r_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'hFFFFAABA)) 
    dummy_read_req_i_1
       (.I0(dummy_read_req_i_2__4_n_0),
        .I1(dummy_read_req_i_3__0_n_0),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(bank10_write),
        .I4(adc0_reset_i),
        .O(dummy_read_req_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    dummy_read_req_i_2__4
       (.I0(dummy_read_req),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(const_config_drp_drdy_reg_0),
        .I4(dummy_read_gnt_held),
        .O(dummy_read_req_i_2__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    dummy_read_req_i_3__0
       (.I0(dummy_read_req_i_4__0_n_0),
        .I1(\m00_axis_tdata[127]_0 [6]),
        .I2(\m00_axis_tdata[127]_0 [7]),
        .I3(\m00_axis_tdata[127]_0 [4]),
        .I4(\m00_axis_tdata[127]_0 [1]),
        .I5(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .O(dummy_read_req_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    dummy_read_req_i_4__0
       (.I0(\m00_axis_tdata[127]_0 [5]),
        .I1(\m00_axis_tdata[127]_0 [3]),
        .I2(\m00_axis_tdata[127]_0 [0]),
        .I3(\m00_axis_tdata[127]_0 [2]),
        .O(dummy_read_req_i_4__0_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[6]_i_4 
       (.I0(adc0_drprdy_por),
        .I1(\mem_addr_reg[6] [1]),
        .O(por_drp_drdy_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h08)) 
    por_drp_arb_gnt_i_1__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(por_drp_arb_gnt_i_1__0_n_0));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i_1__0_n_0),
        .Q(adc0_por_gnt),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h2000202020000000)) 
    por_drp_drdy_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(drp_drdy_r[3]),
        .I4(write_access),
        .I5(const_config_drp_drdy_reg_0),
        .O(por_drp_drdy_i));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i),
        .Q(adc0_drprdy_por),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1 
       (.I0(adc0_drprdy_por),
        .I1(\mem_addr_reg[6] [0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    s_axi_wready_reg_i_8
       (.I0(drp_RdAck_r_reg),
        .I1(user_drp_drdy_reg_0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(access_type_reg));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h02)) 
    status_drp_arb_gnt_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(status_drp_arb_gnt_i));
  FDRE status_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_drp_arb_gnt_i),
        .Q(adc0_status_gnt),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    status_drp_drdy_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(const_config_drp_drdy_reg_0),
        .I5(Q[2]),
        .O(status_drp_drdy_i));
  FDRE status_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_drp_drdy_i),
        .Q(adc0_drprdy_status),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h02)) 
    tile_config_drp_arb_gnt_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc0),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h1000101010000000)) 
    tile_config_drp_drdy_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(drp_drdy_r[3]),
        .I4(write_access),
        .I5(const_config_drp_drdy_reg_0),
        .O(tile_config_drp_drdy_i));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i),
        .Q(adc0_drprdy_tc),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hB800000000000000)) 
    user_drp_drdy_i_1
       (.I0(drp_drdy_r[3]),
        .I1(write_access),
        .I2(const_config_drp_drdy_reg_0),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(user_drp_drdy_i));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i),
        .Q(user_drp_drdy_reg_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1
       (.I0(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .I1(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I2(write_access),
        .O(write_access_i_1_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1_n_0),
        .Q(write_access),
        .R(adc0_reset_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control
   (access_type_reg_0,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank10_write,
    bank10_read,
    \FSM_onehot_state_reg[3]_0 ,
    adc0_drp_rdy,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank10_write;
  input bank10_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input adc0_drp_rdy;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1__2_n_0 ;
  wire \FSM_onehot_state[3]_i_1__1_n_0 ;
  wire \FSM_onehot_state[4]_i_1__0_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc0_drp_rdy;
  wire bank10_read;
  wire bank10_write;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h10101010FFFFFF10)) 
    \FSM_onehot_state[0]_i_1__2 
       (.I0(bank10_write),
        .I1(bank10_read),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(\FSM_onehot_state_reg[3]_0 ),
        .O(\FSM_onehot_state[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__1 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(adc0_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__0 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_4__0 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(access_type_reg_0),
        .I3(adc0_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__2_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control_1
   (access_type_reg_0,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank12_read,
    bank12_write,
    \FSM_onehot_state_reg[3]_0 ,
    adc1_drp_rdy,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank12_read;
  input bank12_write;
  input \FSM_onehot_state_reg[3]_0 ;
  input adc1_drp_rdy;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1__4_n_0 ;
  wire \FSM_onehot_state[3]_i_1__2_n_0 ;
  wire \FSM_onehot_state[4]_i_1__1_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc1_drp_rdy;
  wire bank12_read;
  wire bank12_write;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h10101010FFFFFF10)) 
    \FSM_onehot_state[0]_i_1__4 
       (.I0(bank12_read),
        .I1(bank12_write),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(\FSM_onehot_state_reg[3]_0 ),
        .O(\FSM_onehot_state[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__2 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(adc1_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__1 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_3__2 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(access_type_reg_0),
        .I3(adc1_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__4_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__2_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control_2
   (access_type_reg_0,
    adc2_dreq_mon,
    Q,
    \FSM_onehot_state_reg[4]_0 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank14_write,
    bank14_read,
    \FSM_onehot_state_reg[3]_0 ,
    adc2_drp_rdy,
    \FSM_onehot_state_reg[4]_1 );
  output access_type_reg_0;
  output adc2_dreq_mon;
  output [4:0]Q;
  output \FSM_onehot_state_reg[4]_0 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank14_write;
  input bank14_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input adc2_drp_rdy;
  input [2:0]\FSM_onehot_state_reg[4]_1 ;

  wire \FSM_onehot_state[0]_i_1__3_n_0 ;
  wire \FSM_onehot_state[3]_i_1__3_n_0 ;
  wire \FSM_onehot_state[4]_i_1__2_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire [2:0]\FSM_onehot_state_reg[4]_1 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc2_dreq_mon;
  wire adc2_drp_rdy;
  wire bank14_read;
  wire bank14_write;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h03000300FFFFABAA)) 
    \FSM_onehot_state[0]_i_1__3 
       (.I0(Q[3]),
        .I1(bank14_read),
        .I2(bank14_write),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(\FSM_onehot_state_reg[3]_0 ),
        .O(\FSM_onehot_state[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__3 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(Q[3]),
        .I2(access_type_reg_0),
        .I3(adc2_drp_rdy),
        .I4(Q[2]),
        .O(\FSM_onehot_state[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\FSM_onehot_state[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_3__3 
       (.I0(Q[4]),
        .I1(\FSM_onehot_state_reg[3]_0 ),
        .I2(access_type_reg_0),
        .I3(adc2_drp_rdy),
        .I4(Q[2]),
        .O(\FSM_onehot_state_reg[4]_0 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [0]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [1]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [2]),
        .Q(Q[4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h7770)) 
    adc2_dreq_mon_INST_0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(bank14_write),
        .I3(bank14_read),
        .O(adc2_dreq_mon));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control_3
   (access_type_reg_0,
    \drp_addr_reg[8] ,
    \drp_addr_reg[0] ,
    \drp_addr_reg[7] ,
    adc3_dreq_mon,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    Q,
    bank16_write,
    bank16_read,
    \FSM_onehot_state_reg[3]_0 ,
    adc3_drp_rdy,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output \drp_addr_reg[8] ;
  output \drp_addr_reg[0] ;
  output \drp_addr_reg[7] ;
  output adc3_dreq_mon;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input [9:0]Q;
  input bank16_write;
  input bank16_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input adc3_drp_rdy;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1__1_n_0 ;
  wire \FSM_onehot_state[3]_i_1__4_n_0 ;
  wire \FSM_onehot_state[4]_i_1__3_n_0 ;
  wire \FSM_onehot_state[4]_i_8__0_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [9:0]Q;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc3_dreq_mon;
  wire adc3_drp_rdy;
  wire bank16_read;
  wire bank16_write;
  wire \drp_addr_reg[0] ;
  wire \drp_addr_reg[7] ;
  wire \drp_addr_reg[8] ;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h03000300FFFFABAA)) 
    \FSM_onehot_state[0]_i_1__1 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(bank16_read),
        .I2(bank16_write),
        .I3(\FSM_onehot_state_reg[4]_0 [0]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(\FSM_onehot_state_reg[3]_0 ),
        .O(\FSM_onehot_state[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__4 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(adc3_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__3 
       (.I0(\FSM_onehot_state_reg[4]_0 [0]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [3]),
        .O(\FSM_onehot_state[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_3__4 
       (.I0(\FSM_onehot_state_reg[4]_0 [4]),
        .I1(\FSM_onehot_state_reg[3]_0 ),
        .I2(access_type_reg_0),
        .I3(adc3_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h033300003CC40000)) 
    \FSM_onehot_state[4]_i_5 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\FSM_onehot_state[4]_i_8__0_n_0 ),
        .I5(Q[3]),
        .O(\drp_addr_reg[0] ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \FSM_onehot_state[4]_i_6__0 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\drp_addr_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_onehot_state[4]_i_7 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[3]),
        .O(\drp_addr_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_state[4]_i_8__0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\FSM_onehot_state[4]_i_8__0_n_0 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__4_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h7770)) 
    adc3_dreq_mon_INST_0
       (.I0(\FSM_onehot_state_reg[4]_0 [4]),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(bank16_write),
        .I3(bank16_read),
        .O(adc3_dreq_mon));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control_4
   (access_type_reg_0,
    dac0_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank2_write,
    bank2_read,
    \FSM_onehot_state_reg[3]_0 ,
    dac0_drp_rdy,
    D);
  output access_type_reg_0;
  output dac0_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank2_write;
  input bank2_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input dac0_drp_rdy;
  input [2:0]D;

  wire [2:0]D;
  wire \FSM_onehot_state[0]_i_1__0_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_2__0_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire bank2_read;
  wire bank2_write;
  wire dac0_drp_rdy;
  wire dac0_drp_we;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h10101010FFFFFF10)) 
    \FSM_onehot_state[0]_i_1__0 
       (.I0(bank2_write),
        .I1(bank2_read),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(\FSM_onehot_state_reg[3]_0 ),
        .O(\FSM_onehot_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(dac0_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_2__0 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_5__0 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(access_type_reg_0),
        .I3(dac0_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(D[0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(D[1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(D[2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    dac0_dwe_mon_INST_0_i_2
       (.I0(\FSM_onehot_state_reg[4]_0 [1]),
        .I1(bank2_write),
        .O(dac0_drp_we));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control_5
   (access_type_reg_0,
    \drp_addr_reg[0] ,
    dac1_dreq_mon,
    dac1_drp_we,
    \FSM_onehot_state_reg[2]_0 ,
    \FSM_onehot_state_reg[2]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    Q,
    bank4_write,
    bank4_read,
    \FSM_onehot_state_reg[3]_0 ,
    dac1_drp_rdy,
    \FSM_onehot_state_reg[4]_0 );
  output access_type_reg_0;
  output \drp_addr_reg[0] ;
  output dac1_dreq_mon;
  output dac1_drp_we;
  output [2:0]\FSM_onehot_state_reg[2]_0 ;
  output \FSM_onehot_state_reg[2]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input [7:0]Q;
  input bank4_write;
  input bank4_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input dac1_drp_rdy;
  input [2:0]\FSM_onehot_state_reg[4]_0 ;

  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1__0_n_0 ;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_9_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg[2]_1 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire [2:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire bank4_read;
  wire bank4_write;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire dac1_drp_we;
  wire \drp_addr_reg[0] ;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'hFFFFABAA03000300)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bank4_read),
        .I2(bank4_write),
        .I3(\FSM_onehot_state_reg[2]_0 [0]),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(\FSM_onehot_state_reg[3]_0 ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \FSM_onehot_state[3]_i_1__0 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(access_type_reg_0),
        .I3(dac1_drp_rdy),
        .I4(\FSM_onehot_state_reg[2]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(\FSM_onehot_state_reg[2]_0 [0]),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_state_reg[2]_0 [2]),
        .I3(\FSM_onehot_state_reg[2]_0 [1]),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD555C000)) 
    \FSM_onehot_state[4]_i_3__1 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[2]_0 [2]),
        .I2(dac1_drp_rdy),
        .I3(access_type_reg_0),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .O(\FSM_onehot_state_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h000000883F300000)) 
    \FSM_onehot_state[4]_i_8 
       (.I0(\FSM_onehot_state[4]_i_9_n_0 ),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\drp_addr_reg[0] ));
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_onehot_state[4]_i_9 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\FSM_onehot_state[4]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[2]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_0 [0]),
        .Q(\FSM_onehot_state_reg[2]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_0 [1]),
        .Q(\FSM_onehot_state_reg[2]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_0 [2]),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h7770)) 
    dac1_dreq_mon_INST_0
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(bank4_write),
        .I3(bank4_read),
        .O(dac1_dreq_mon));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dac1_dwe_mon_INST_0_i_2
       (.I0(\FSM_onehot_state_reg[2]_0 [1]),
        .I1(bank4_write),
        .O(dac1_drp_we));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control_top
   (access_type_reg,
    access_type_reg_0,
    access_type_reg_1,
    access_type_reg_2,
    access_type_reg_3,
    access_type_reg_4,
    \drp_addr_reg[0] ,
    \drp_addr_reg[8] ,
    \drp_addr_reg[0]_0 ,
    \drp_addr_reg[7] ,
    dac1_dreq_mon,
    dac1_drp_we,
    \FSM_onehot_state_reg[2] ,
    dac0_drp_we,
    \FSM_onehot_state_reg[4] ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[2]_0 ,
    adc3_dreq_mon,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[4]_2 ,
    adc2_dreq_mon,
    \FSM_onehot_state_reg[4]_3 ,
    \FSM_onehot_state_reg[4]_4 ,
    \FSM_onehot_state_reg[4]_5 ,
    \FSM_onehot_state_reg[4]_6 ,
    \FSM_onehot_state_reg[4]_7 ,
    \FSM_onehot_state_reg[4]_8 ,
    SR,
    access_type_reg_5,
    s_axi_aclk,
    access_type_reg_6,
    access_type_reg_7,
    access_type_reg_8,
    access_type_reg_9,
    access_type_reg_10,
    Q,
    bank4_write,
    bank4_read,
    \FSM_onehot_state_reg[3] ,
    bank2_write,
    bank2_read,
    \FSM_onehot_state_reg[3]_0 ,
    dac0_drp_rdy,
    dac1_drp_rdy,
    bank16_write,
    bank16_read,
    \FSM_onehot_state_reg[3]_1 ,
    bank10_write,
    bank10_read,
    \FSM_onehot_state_reg[3]_2 ,
    bank14_write,
    bank14_read,
    \FSM_onehot_state_reg[3]_3 ,
    bank12_read,
    bank12_write,
    \FSM_onehot_state_reg[3]_4 ,
    adc0_drp_rdy,
    adc1_drp_rdy,
    adc2_drp_rdy,
    adc3_drp_rdy,
    D,
    \FSM_onehot_state_reg[4]_9 ,
    \FSM_onehot_state_reg[4]_10 ,
    \FSM_onehot_state_reg[4]_11 ,
    \FSM_onehot_state_reg[4]_12 ,
    \FSM_onehot_state_reg[4]_13 );
  output access_type_reg;
  output access_type_reg_0;
  output access_type_reg_1;
  output access_type_reg_2;
  output access_type_reg_3;
  output access_type_reg_4;
  output \drp_addr_reg[0] ;
  output \drp_addr_reg[8] ;
  output \drp_addr_reg[0]_0 ;
  output \drp_addr_reg[7] ;
  output dac1_dreq_mon;
  output dac1_drp_we;
  output [2:0]\FSM_onehot_state_reg[2] ;
  output dac0_drp_we;
  output [4:0]\FSM_onehot_state_reg[4] ;
  output \FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[2]_0 ;
  output adc3_dreq_mon;
  output [4:0]\FSM_onehot_state_reg[4]_1 ;
  output [4:0]\FSM_onehot_state_reg[4]_2 ;
  output adc2_dreq_mon;
  output [4:0]\FSM_onehot_state_reg[4]_3 ;
  output [4:0]\FSM_onehot_state_reg[4]_4 ;
  output \FSM_onehot_state_reg[4]_5 ;
  output \FSM_onehot_state_reg[4]_6 ;
  output \FSM_onehot_state_reg[4]_7 ;
  output \FSM_onehot_state_reg[4]_8 ;
  input [0:0]SR;
  input access_type_reg_5;
  input s_axi_aclk;
  input access_type_reg_6;
  input access_type_reg_7;
  input access_type_reg_8;
  input access_type_reg_9;
  input access_type_reg_10;
  input [10:0]Q;
  input bank4_write;
  input bank4_read;
  input \FSM_onehot_state_reg[3] ;
  input bank2_write;
  input bank2_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input dac0_drp_rdy;
  input dac1_drp_rdy;
  input bank16_write;
  input bank16_read;
  input \FSM_onehot_state_reg[3]_1 ;
  input bank10_write;
  input bank10_read;
  input \FSM_onehot_state_reg[3]_2 ;
  input bank14_write;
  input bank14_read;
  input \FSM_onehot_state_reg[3]_3 ;
  input bank12_read;
  input bank12_write;
  input \FSM_onehot_state_reg[3]_4 ;
  input adc0_drp_rdy;
  input adc1_drp_rdy;
  input adc2_drp_rdy;
  input adc3_drp_rdy;
  input [2:0]D;
  input [2:0]\FSM_onehot_state_reg[4]_9 ;
  input [2:0]\FSM_onehot_state_reg[4]_10 ;
  input [2:0]\FSM_onehot_state_reg[4]_11 ;
  input [2:0]\FSM_onehot_state_reg[4]_12 ;
  input [2:0]\FSM_onehot_state_reg[4]_13 ;

  wire [2:0]D;
  wire [2:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire \FSM_onehot_state_reg[3]_2 ;
  wire \FSM_onehot_state_reg[3]_3 ;
  wire \FSM_onehot_state_reg[3]_4 ;
  wire [4:0]\FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_10 ;
  wire [2:0]\FSM_onehot_state_reg[4]_11 ;
  wire [2:0]\FSM_onehot_state_reg[4]_12 ;
  wire [2:0]\FSM_onehot_state_reg[4]_13 ;
  wire [4:0]\FSM_onehot_state_reg[4]_2 ;
  wire [4:0]\FSM_onehot_state_reg[4]_3 ;
  wire [4:0]\FSM_onehot_state_reg[4]_4 ;
  wire \FSM_onehot_state_reg[4]_5 ;
  wire \FSM_onehot_state_reg[4]_6 ;
  wire \FSM_onehot_state_reg[4]_7 ;
  wire \FSM_onehot_state_reg[4]_8 ;
  wire [2:0]\FSM_onehot_state_reg[4]_9 ;
  wire [10:0]Q;
  wire [0:0]SR;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_10;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire access_type_reg_5;
  wire access_type_reg_6;
  wire access_type_reg_7;
  wire access_type_reg_8;
  wire access_type_reg_9;
  wire adc0_drp_rdy;
  wire adc1_drp_rdy;
  wire adc2_dreq_mon;
  wire adc2_drp_rdy;
  wire adc3_dreq_mon;
  wire adc3_drp_rdy;
  wire bank10_read;
  wire bank10_write;
  wire bank12_read;
  wire bank12_write;
  wire bank14_read;
  wire bank14_write;
  wire bank16_read;
  wire bank16_write;
  wire bank2_read;
  wire bank2_write;
  wire bank4_read;
  wire bank4_write;
  wire dac0_drp_rdy;
  wire dac0_drp_we;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire dac1_drp_we;
  wire \drp_addr_reg[0] ;
  wire \drp_addr_reg[0]_0 ;
  wire \drp_addr_reg[7] ;
  wire \drp_addr_reg[8] ;
  wire s_axi_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control i_adc0_drp_control
       (.\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_2 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_2 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_5 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_10 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_1),
        .access_type_reg_1(access_type_reg_7),
        .adc0_drp_rdy(adc0_drp_rdy),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control_1 i_adc1_drp_control
       (.\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_4 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_4 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_6 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_11 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_2),
        .access_type_reg_1(access_type_reg_8),
        .adc1_drp_rdy(adc1_drp_rdy),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control_2 i_adc2_drp_control
       (.\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_3 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_7 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_12 ),
        .Q(\FSM_onehot_state_reg[4]_3 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_3),
        .access_type_reg_1(access_type_reg_9),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .bank14_read(bank14_read),
        .bank14_write(bank14_write),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control_3 i_adc3_drp_control
       (.\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_1 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_1 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_8 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_13 ),
        .Q({Q[10:7],Q[5:0]}),
        .SR(SR),
        .access_type_reg_0(access_type_reg_4),
        .access_type_reg_1(access_type_reg_10),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_rdy(adc3_drp_rdy),
        .bank16_read(bank16_read),
        .bank16_write(bank16_write),
        .\drp_addr_reg[0] (\drp_addr_reg[0]_0 ),
        .\drp_addr_reg[7] (\drp_addr_reg[7] ),
        .\drp_addr_reg[8] (\drp_addr_reg[8] ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control_4 i_dac0_drp_control
       (.D(D),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_0 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4] ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_0 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg),
        .access_type_reg_1(access_type_reg_5),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_drp_we(dac0_drp_we),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_control_5 i_dac1_drp_control
       (.\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .\FSM_onehot_state_reg[2]_1 (\FSM_onehot_state_reg[2]_0 ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3] ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_9 ),
        .Q({Q[10:8],Q[6],Q[4],Q[2:0]}),
        .SR(SR),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_6),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_drp_we(dac1_drp_we),
        .\drp_addr_reg[0] (\drp_addr_reg[0] ),
        .s_axi_aclk(s_axi_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack
   (read_ack_tog_reg_0,
    read_ack_tog_reg_1,
    SS,
    bank0_read,
    s_axi_aclk,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    axi_RdAck_reg_2,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output read_ack_tog_reg_1;
  input [0:0]SS;
  input [0:0]bank0_read;
  input s_axi_aclk;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input axi_RdAck_reg_2;
  input s_axi_aresetn;

  wire [0:0]SS;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_RdAck_reg_2;
  wire axi_read_req_r;
  wire axi_read_req_tog;
  wire axi_read_req_tog_i_1__12_n_0;
  wire [0:0]bank0_read;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    axi_RdAck_i_2
       (.I0(read_ack_tog),
        .I1(read_ack_tog_r),
        .I2(axi_RdAck_reg),
        .I3(axi_RdAck_reg_0),
        .I4(axi_RdAck_reg_1),
        .I5(axi_RdAck_reg_2),
        .O(read_ack_tog_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank0_read),
        .Q(axi_read_req_r),
        .R(SS));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__12
       (.I0(axi_read_req_r),
        .I1(bank0_read),
        .I2(axi_read_req_tog),
        .O(axi_read_req_tog_i_1__12_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__12_n_0),
        .Q(axi_read_req_tog),
        .R(SS));
  LUT3 #(
    .INIT(8'h6F)) 
    axi_timeout_r_i_1
       (.I0(read_ack_tog),
        .I1(read_ack_tog_r),
        .I2(s_axi_aresetn),
        .O(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog),
        .Q(read_ack_tog_r),
        .R(SS));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog),
        .Q(read_ack_tog),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_10
   (read_ack_tog_reg_0,
    adc10_overvol_out_reg,
    read_ack_tog_reg_1,
    bank11_read,
    s_axi_aclk,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    adc10_overvol_irq,
    adc10_irq_sync,
    s_axi_aresetn,
    adc10_overvol_out_reg_0);
  output read_ack_tog_reg_0;
  output adc10_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank11_read;
  input s_axi_aclk;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input adc10_overvol_irq;
  input [0:0]adc10_irq_sync;
  input s_axi_aresetn;
  input adc10_overvol_out_reg_0;

  wire [0:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire adc10_overvol_out_reg;
  wire adc10_overvol_out_reg_0;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__9_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank11_read;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc10_overvol_out_i_1
       (.I0(adc10_overvol_irq),
        .I1(adc10_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc10_overvol_out_reg_0),
        .O(adc10_overvol_out_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    axi_RdAck_i_4
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(axi_RdAck_reg),
        .I3(axi_RdAck_reg_0),
        .I4(axi_RdAck_reg_1),
        .O(read_ack_tog_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank11_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__9
       (.I0(axi_read_req_r),
        .I1(bank11_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__9_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__9_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_11
   (read_ack_tog_r_reg_0,
    adc11_overvol_out_reg,
    read_ack_tog_reg_0,
    bank11_read,
    s_axi_aclk,
    axi_RdAck_i_6,
    axi_RdAck_i_6_0,
    adc11_overvol_irq,
    adc11_irq_sync,
    s_axi_aresetn,
    adc11_overvol_out_reg_0);
  output read_ack_tog_r_reg_0;
  output adc11_overvol_out_reg;
  input read_ack_tog_reg_0;
  input [0:0]bank11_read;
  input s_axi_aclk;
  input axi_RdAck_i_6;
  input axi_RdAck_i_6_0;
  input adc11_overvol_irq;
  input [0:0]adc11_irq_sync;
  input s_axi_aresetn;
  input adc11_overvol_out_reg_0;

  wire [0:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire adc11_overvol_out_reg;
  wire adc11_overvol_out_reg_0;
  wire axi_RdAck_i_6;
  wire axi_RdAck_i_6_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__1_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank11_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc11_overvol_out_i_1
       (.I0(adc11_overvol_irq),
        .I1(adc11_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc11_overvol_out_reg_0),
        .O(adc11_overvol_out_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_10
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_6),
        .I3(axi_RdAck_i_6_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank11_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__1
       (.I0(axi_read_req_r),
        .I1(bank11_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__1_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__1_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_12
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc12_overvol_out_reg,
    read_ack_tog_reg_1,
    bank11_read,
    s_axi_aclk,
    adc12_overvol_irq,
    adc12_irq_sync,
    s_axi_aresetn,
    adc12_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc12_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank11_read;
  input s_axi_aclk;
  input adc12_overvol_irq;
  input [0:0]adc12_irq_sync;
  input s_axi_aresetn;
  input adc12_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc12_irq_sync;
  wire adc12_overvol_irq;
  wire adc12_overvol_out_reg;
  wire adc12_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__5_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank11_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc12_overvol_out_i_1
       (.I0(adc12_overvol_irq),
        .I1(adc12_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc12_overvol_out_reg_0),
        .O(adc12_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank11_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__5
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__5_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__5_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_13
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc13_overvol_out_reg,
    read_ack_tog_reg_1,
    bank11_read,
    s_axi_aclk,
    adc13_overvol_irq,
    adc13_irq_sync,
    s_axi_aresetn,
    adc13_overvol_out_reg_0);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc13_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank11_read;
  input s_axi_aclk;
  input adc13_overvol_irq;
  input [0:0]adc13_irq_sync;
  input s_axi_aresetn;
  input adc13_overvol_out_reg_0;

  wire [0:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc13_overvol_out_reg;
  wire adc13_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__11_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank11_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc13_overvol_out_i_1
       (.I0(adc13_overvol_irq),
        .I1(adc13_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc13_overvol_out_reg_0),
        .O(adc13_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank11_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__11
       (.I0(axi_read_req_r),
        .I1(bank11_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__11_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__11_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_14
   (adc20_overvol_out_reg,
    adc20_overvol_ack,
    read_ack_tog_reg_0,
    bank13_read,
    s_axi_aclk,
    adc20_overvol_irq,
    adc20_irq_sync,
    s_axi_aresetn,
    adc20_overvol_out_reg_0);
  output adc20_overvol_out_reg;
  output adc20_overvol_ack;
  input read_ack_tog_reg_0;
  input [0:0]bank13_read;
  input s_axi_aclk;
  input adc20_overvol_irq;
  input [0:0]adc20_irq_sync;
  input s_axi_aresetn;
  input adc20_overvol_out_reg_0;

  wire [0:0]adc20_irq_sync;
  wire adc20_overvol_ack;
  wire adc20_overvol_irq;
  wire adc20_overvol_out_reg;
  wire adc20_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__8_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank13_read;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc20_overvol_out_i_1
       (.I0(adc20_overvol_irq),
        .I1(adc20_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc20_overvol_out_reg_0),
        .O(adc20_overvol_out_reg));
  LUT2 #(
    .INIT(4'h6)) 
    axi_RdAck_i_9
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .O(adc20_overvol_ack));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank13_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__8
       (.I0(axi_read_req_r),
        .I1(bank13_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__8_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__8_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_15
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc21_overvol_out_reg,
    read_ack_tog_reg_1,
    bank13_read,
    s_axi_aclk,
    adc21_overvol_irq,
    adc21_irq_sync,
    s_axi_aresetn,
    adc21_overvol_out_reg_0);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc21_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank13_read;
  input s_axi_aclk;
  input adc21_overvol_irq;
  input [0:0]adc21_irq_sync;
  input s_axi_aresetn;
  input adc21_overvol_out_reg_0;

  wire [0:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire adc21_overvol_out_reg;
  wire adc21_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__0_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank13_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc21_overvol_out_i_1
       (.I0(adc21_overvol_irq),
        .I1(adc21_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc21_overvol_out_reg_0),
        .O(adc21_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank13_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__0
       (.I0(axi_read_req_r),
        .I1(bank13_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__0_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__0_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_16
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc22_overvol_out_reg,
    read_ack_tog_reg_1,
    bank13_read,
    s_axi_aclk,
    adc22_overvol_irq,
    adc22_irq_sync,
    s_axi_aresetn,
    adc22_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc22_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank13_read;
  input s_axi_aclk;
  input adc22_overvol_irq;
  input [0:0]adc22_irq_sync;
  input s_axi_aresetn;
  input adc22_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc22_irq_sync;
  wire adc22_overvol_irq;
  wire adc22_overvol_out_reg;
  wire adc22_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__4_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank13_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc22_overvol_out_i_1
       (.I0(adc22_overvol_irq),
        .I1(adc22_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc22_overvol_out_reg_0),
        .O(adc22_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank13_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__4
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__4_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__4_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_17
   (axi_read_req_r_1,
    axi_read_req_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc23_overvol_out_reg,
    read_ack_tog_reg_0,
    bank13_read,
    s_axi_aclk,
    axi_read_req_tog_reg_1,
    axi_RdAck_i_3,
    axi_RdAck_i_3_0,
    adc23_overvol_irq,
    adc23_irq_sync,
    s_axi_aresetn,
    adc23_overvol_out_reg_0);
  output axi_read_req_r_1;
  output axi_read_req_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc23_overvol_out_reg;
  input read_ack_tog_reg_0;
  input [0:0]bank13_read;
  input s_axi_aclk;
  input axi_read_req_tog_reg_1;
  input axi_RdAck_i_3;
  input axi_RdAck_i_3_0;
  input adc23_overvol_irq;
  input [0:0]adc23_irq_sync;
  input s_axi_aresetn;
  input adc23_overvol_out_reg_0;

  wire [0:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc23_overvol_out_reg;
  wire adc23_overvol_out_reg_0;
  wire axi_RdAck_i_3;
  wire axi_RdAck_i_3_0;
  wire axi_read_req_r_1;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire [0:0]bank13_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc23_overvol_out_i_1
       (.I0(adc23_overvol_irq),
        .I1(adc23_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc23_overvol_out_reg_0),
        .O(adc23_overvol_out_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_7
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_3),
        .I3(axi_RdAck_i_3_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank13_read),
        .Q(axi_read_req_r_1),
        .R(read_ack_tog_reg_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_1),
        .Q(axi_read_req_tog_reg_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_18
   (read_ack_tog_reg_0,
    adc30_overvol_out_reg,
    read_ack_tog_reg_1,
    bank15_read,
    s_axi_aclk,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_r,
    adc20_overvol_ack,
    adc30_overvol_irq,
    adc30_irq_sync,
    s_axi_aresetn,
    adc30_overvol_out_reg_0);
  output read_ack_tog_reg_0;
  output adc30_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank15_read;
  input s_axi_aclk;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_r;
  input adc20_overvol_ack;
  input adc30_overvol_irq;
  input [0:0]adc30_irq_sync;
  input s_axi_aresetn;
  input adc30_overvol_out_reg_0;

  wire adc20_overvol_ack;
  wire [0:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc30_overvol_out_reg;
  wire adc30_overvol_out_reg_0;
  wire axi_RdAck_r;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__7_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank15_read;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc30_overvol_out_i_1
       (.I0(adc30_overvol_irq),
        .I1(adc30_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc30_overvol_out_reg_0),
        .O(adc30_overvol_out_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    axi_RdAck_i_5
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(axi_RdAck_reg),
        .I3(axi_RdAck_reg_0),
        .I4(axi_RdAck_r),
        .I5(adc20_overvol_ack),
        .O(read_ack_tog_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank15_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__7
       (.I0(axi_read_req_r),
        .I1(bank15_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__7_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__7_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_19
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc31_overvol_out_reg,
    read_ack_tog_reg_1,
    bank15_read,
    s_axi_aclk,
    adc31_overvol_irq,
    adc31_irq_sync,
    s_axi_aresetn,
    adc31_overvol_out_reg_0);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc31_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank15_read;
  input s_axi_aclk;
  input adc31_overvol_irq;
  input [0:0]adc31_irq_sync;
  input s_axi_aresetn;
  input adc31_overvol_out_reg_0;

  wire [0:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire adc31_overvol_out_reg;
  wire adc31_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank15_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc31_overvol_out_i_1
       (.I0(adc31_overvol_irq),
        .I1(adc31_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc31_overvol_out_reg_0),
        .O(adc31_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank15_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1
       (.I0(axi_read_req_r),
        .I1(bank15_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_20
   (adc32_overvol_out_reg,
    read_ack_tog_reg_0,
    bank15_read,
    s_axi_aclk,
    adc32_overvol_irq,
    adc32_irq_sync,
    s_axi_aresetn,
    adc32_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output adc32_overvol_out_reg;
  input read_ack_tog_reg_0;
  input [0:0]bank15_read;
  input s_axi_aclk;
  input adc32_overvol_irq;
  input [0:0]adc32_irq_sync;
  input s_axi_aresetn;
  input adc32_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc32_irq_sync;
  wire adc32_overvol_irq;
  wire adc32_overvol_out_reg;
  wire adc32_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__3_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank15_read;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc32_overvol_out_i_1
       (.I0(adc32_overvol_irq),
        .I1(adc32_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc32_overvol_out_reg_0),
        .O(adc32_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank15_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__3
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__3_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__3_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_21
   (s_axi_aresetn_0,
    read_ack_tog_r_reg_0,
    adc33_overvol_out_reg,
    bank15_read,
    s_axi_aclk,
    s_axi_aresetn,
    axi_RdAck_i_4,
    axi_RdAck_i_4_0,
    adc33_overvol_irq,
    adc33_irq_sync,
    adc33_overvol_out_reg_0);
  output s_axi_aresetn_0;
  output read_ack_tog_r_reg_0;
  output adc33_overvol_out_reg;
  input [0:0]bank15_read;
  input s_axi_aclk;
  input s_axi_aresetn;
  input axi_RdAck_i_4;
  input axi_RdAck_i_4_0;
  input adc33_overvol_irq;
  input [0:0]adc33_irq_sync;
  input adc33_overvol_out_reg_0;

  wire [0:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire adc33_overvol_out_reg;
  wire adc33_overvol_out_reg_0;
  wire axi_RdAck_i_4;
  wire axi_RdAck_i_4_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__10_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank15_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc33_overvol_out_i_1
       (.I0(adc33_overvol_irq),
        .I1(adc33_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc33_overvol_out_reg_0),
        .O(adc33_overvol_out_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_8
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_4),
        .I3(axi_RdAck_i_4_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank15_read),
        .Q(axi_read_req_r),
        .R(s_axi_aresetn_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__10
       (.I0(axi_read_req_r),
        .I1(bank15_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__10_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__10_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(s_axi_aresetn_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(s_axi_aresetn_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(s_axi_aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_awready_reg_i_1
       (.I0(s_axi_aresetn),
        .O(s_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_6
   (axi_read_req_r,
    axi_read_req_tog,
    axi_RdAck0,
    adc00_overvol_out_reg,
    read_ack_tog_reg_0,
    bank9_read,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    axi_RdAck_reg_2,
    axi_RdAck_reg_3,
    axi_RdAck_reg_4,
    axi_RdAck_reg_5,
    adc00_overvol_irq,
    adc00_irq_sync,
    s_axi_aresetn,
    adc00_overvol_out_reg_0);
  output axi_read_req_r;
  output axi_read_req_tog;
  output axi_RdAck0;
  output adc00_overvol_out_reg;
  input read_ack_tog_reg_0;
  input [0:0]bank9_read;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input axi_RdAck_reg_2;
  input axi_RdAck_reg_3;
  input axi_RdAck_reg_4;
  input axi_RdAck_reg_5;
  input adc00_overvol_irq;
  input [0:0]adc00_irq_sync;
  input s_axi_aresetn;
  input adc00_overvol_out_reg_0;

  wire [0:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire adc00_overvol_out_reg;
  wire adc00_overvol_out_reg_0;
  wire axi_RdAck0;
  wire axi_RdAck_i_3_n_0;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_RdAck_reg_2;
  wire axi_RdAck_reg_3;
  wire axi_RdAck_reg_4;
  wire axi_RdAck_reg_5;
  wire axi_read_req_r;
  wire axi_read_req_tog;
  wire axi_read_req_tog_reg_0;
  wire [0:0]bank9_read;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc00_overvol_out_i_1
       (.I0(adc00_overvol_irq),
        .I1(adc00_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r),
        .I4(read_ack_tog),
        .I5(adc00_overvol_out_reg_0),
        .O(adc00_overvol_out_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    axi_RdAck_i_1
       (.I0(axi_RdAck_reg),
        .I1(axi_RdAck_i_3_n_0),
        .I2(axi_RdAck_reg_0),
        .I3(axi_RdAck_reg_1),
        .I4(axi_RdAck_reg_2),
        .O(axi_RdAck0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    axi_RdAck_i_3
       (.I0(read_ack_tog),
        .I1(read_ack_tog_r),
        .I2(axi_RdAck_reg_3),
        .I3(axi_RdAck_reg_4),
        .I4(axi_RdAck_reg_5),
        .O(axi_RdAck_i_3_n_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank9_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_0),
        .Q(axi_read_req_tog),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog),
        .Q(read_ack_tog_r),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog),
        .Q(read_ack_tog),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_7
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc01_overvol_out_reg,
    read_ack_tog_reg_1,
    bank9_read,
    s_axi_aclk,
    adc01_overvol_irq,
    adc01_irq_sync,
    s_axi_aresetn,
    adc01_overvol_out_reg_0);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc01_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank9_read;
  input s_axi_aclk;
  input adc01_overvol_irq;
  input [0:0]adc01_irq_sync;
  input s_axi_aresetn;
  input adc01_overvol_out_reg_0;

  wire [0:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc01_overvol_out_reg;
  wire adc01_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__2_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank9_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc01_overvol_out_i_1
       (.I0(adc01_overvol_irq),
        .I1(adc01_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc01_overvol_out_reg_0),
        .O(adc01_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank9_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__2
       (.I0(axi_read_req_r),
        .I1(bank9_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__2_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__2_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_8
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc02_overvol_out_reg,
    read_ack_tog_reg_1,
    bank9_read,
    s_axi_aclk,
    adc02_overvol_irq,
    adc02_irq_sync,
    s_axi_aresetn,
    adc02_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc02_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank9_read;
  input s_axi_aclk;
  input adc02_overvol_irq;
  input [0:0]adc02_irq_sync;
  input s_axi_aresetn;
  input adc02_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc02_irq_sync;
  wire adc02_overvol_irq;
  wire adc02_overvol_out_reg;
  wire adc02_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__6_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank9_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc02_overvol_out_i_1
       (.I0(adc02_overvol_irq),
        .I1(adc02_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc02_overvol_out_reg_0),
        .O(adc02_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank9_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__6
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__6_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__6_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_9
   (axi_read_req_r_0,
    axi_read_req_tog_reg_0,
    read_ack_tog_reg_0,
    adc03_overvol_out_reg,
    read_ack_tog_reg_1,
    bank9_read,
    s_axi_aclk,
    axi_read_req_tog_reg_1,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    adc03_overvol_irq,
    adc03_irq_sync,
    s_axi_aresetn,
    adc03_overvol_out_reg_0);
  output axi_read_req_r_0;
  output axi_read_req_tog_reg_0;
  output read_ack_tog_reg_0;
  output adc03_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank9_read;
  input s_axi_aclk;
  input axi_read_req_tog_reg_1;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input adc03_overvol_irq;
  input [0:0]adc03_irq_sync;
  input s_axi_aresetn;
  input adc03_overvol_out_reg_0;

  wire [0:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire adc03_overvol_out_reg;
  wire adc03_overvol_out_reg_0;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_read_req_r_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire [0:0]bank9_read;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc03_overvol_out_i_1
       (.I0(adc03_overvol_irq),
        .I1(adc03_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc03_overvol_out_reg_0),
        .O(adc03_overvol_out_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    axi_RdAck_i_6
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(axi_RdAck_reg),
        .I3(axi_RdAck_reg_0),
        .I4(axi_RdAck_reg_1),
        .O(read_ack_tog_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank9_read),
        .Q(axi_read_req_r_0),
        .R(read_ack_tog_reg_1));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_1),
        .Q(axi_read_req_tog_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_sync
   (dac01_irq_en_reg,
    irq,
    adc10_irq_en_reg,
    adc30_irq_en_reg,
    adc03_irq_en_reg,
    adc22_irq_en_reg,
    adc22_irq_en_reg_0,
    adc23_irq_en_reg,
    adc21_irq_en_reg,
    adc20_irq_en_reg,
    adc21_irq_sync,
    adc20_irq_sync,
    adc22_irq_sync,
    \adc2_slice2_irq_en_reg[3] ,
    adc23_irq_sync,
    adc03_irq_en_reg_0,
    \syncstages_ff_reg[4] ,
    \syncstages_ff_reg[4]_0 ,
    adc02_irq_en_reg,
    adc01_irq_sync,
    adc02_irq_sync,
    \adc0_slice2_irq_en_reg[3] ,
    \adc0_slice2_irq_en_reg[14] ,
    \adc0_slice2_irq_en_reg[15] ,
    adc03_irq_sync,
    adc00_irq_sync,
    adc30_irq_en_reg_0,
    \syncstages_ff_reg[4]_1 ,
    adc32_irq_en_reg,
    adc33_irq_en_reg,
    adc32_irq_sync,
    \adc3_slice2_irq_en_reg[3] ,
    \adc3_slice2_irq_en_reg[15] ,
    \adc3_slice2_irq_en_reg[14] ,
    adc33_irq_sync,
    adc30_irq_sync,
    adc31_irq_sync,
    adc10_irq_en_reg_0,
    adc11_irq_en_reg,
    adc13_irq_en_reg,
    adc12_irq_en_reg,
    adc13_irq_sync,
    adc12_irq_sync,
    \adc1_slice2_irq_en_reg[3] ,
    \adc1_slice2_irq_en_reg[15] ,
    \adc1_slice2_irq_en_reg[14] ,
    adc10_irq_sync,
    adc11_irq_sync,
    dac12_irq_en_reg,
    dac03_irq_en_reg,
    \syncstages_ff_reg[4]_2 ,
    dac00_irq_en_reg,
    dac02_irq_sync,
    \syncstages_ff_reg[4]_3 ,
    \dac0_slice1_irq_en_reg[14] ,
    \dac0_slice1_irq_en_reg[15] ,
    dac03_irq_sync,
    dac00_irq_sync,
    dac10_irq_en_reg,
    \syncstages_ff_reg[4]_4 ,
    \syncstages_ff_reg[4]_5 ,
    dac13_irq_sync,
    \syncstages_ff_reg[4]_6 ,
    dac11_irq_sync,
    \dac1_slice1_irq_en_reg[14] ,
    dac10_irq_sync,
    dac12_irq_sync,
    dac01_irq_en,
    Q,
    bank1_read,
    irq_enables,
    adc21_irq_en,
    \IP2Bus_Data[1]_i_55 ,
    adc21_overvol_irq,
    adc20_irq_en,
    \IP2Bus_Data[0]_i_42 ,
    adc20_overvol_irq,
    adc22_irq_en,
    \IP2Bus_Data[2]_i_43 ,
    adc22_overvol_irq,
    adc23_irq_en,
    \IP2Bus_Data[3]_i_44 ,
    adc23_overvol_irq,
    \IP2Bus_Data[1]_i_28 ,
    adc01_overvol_irq,
    adc01_irq_en,
    adc02_irq_en,
    adc02_overvol_irq,
    \IP2Bus_Data[15]_i_49 ,
    adc03_irq_en,
    \IP2Bus_Data[3]_i_11 ,
    adc03_overvol_irq,
    \IP2Bus_Data[0]_i_20 ,
    adc00_overvol_irq,
    adc00_irq_en,
    adc32_irq_en,
    \IP2Bus_Data[15]_i_22 ,
    adc32_overvol_irq,
    adc33_irq_en,
    \IP2Bus_Data[3]_i_14 ,
    adc33_overvol_irq,
    adc30_irq_en,
    \IP2Bus_Data[0]_i_51 ,
    adc30_overvol_irq,
    \IP2Bus_Data[1]_i_60 ,
    adc31_overvol_irq,
    adc31_irq_en,
    adc13_irq_en,
    \IP2Bus_Data[3]_i_49 ,
    adc13_overvol_irq,
    adc12_irq_en,
    \IP2Bus_Data[15]_i_28 ,
    adc12_overvol_irq,
    adc10_irq_en,
    \IP2Bus_Data[0]_i_47 ,
    adc10_overvol_irq,
    adc11_irq_en,
    \IP2Bus_Data[1]_i_30 ,
    adc11_overvol_irq,
    irq_0,
    dac03_irq_en,
    dac02_irq_en,
    \IP2Bus_Data[2]_i_26 ,
    \IP2Bus_Data[3]_i_56 ,
    dac00_irq_en,
    \IP2Bus_Data[0]_i_35 ,
    dac12_irq_en,
    dac11_irq_en,
    dac13_irq_en,
    \IP2Bus_Data[3]_i_22 ,
    \IP2Bus_Data[1]_i_20 ,
    dac10_irq_en,
    \IP2Bus_Data[0]_i_59 ,
    \IP2Bus_Data[2]_i_23 ,
    dac00_status,
    s_axi_aclk,
    dac01_status,
    dac02_status,
    dac03_status,
    dac10_status,
    dac11_status,
    dac12_status,
    dac13_status,
    adc00_status,
    adc01_status,
    adc02_status,
    adc03_status,
    adc10_status,
    adc11_status,
    adc12_status,
    adc13_status,
    adc20_status,
    adc21_status,
    adc22_status,
    adc23_status,
    adc30_status,
    adc31_status,
    adc32_status,
    adc33_status);
  output dac01_irq_en_reg;
  output irq;
  output adc10_irq_en_reg;
  output adc30_irq_en_reg;
  output adc03_irq_en_reg;
  output adc22_irq_en_reg;
  output adc22_irq_en_reg_0;
  output adc23_irq_en_reg;
  output adc21_irq_en_reg;
  output adc20_irq_en_reg;
  output [3:0]adc21_irq_sync;
  output [3:0]adc20_irq_sync;
  output [2:0]adc22_irq_sync;
  output \adc2_slice2_irq_en_reg[3] ;
  output [3:0]adc23_irq_sync;
  output adc03_irq_en_reg_0;
  output \syncstages_ff_reg[4] ;
  output \syncstages_ff_reg[4]_0 ;
  output adc02_irq_en_reg;
  output [3:0]adc01_irq_sync;
  output [0:0]adc02_irq_sync;
  output \adc0_slice2_irq_en_reg[3] ;
  output \adc0_slice2_irq_en_reg[14] ;
  output \adc0_slice2_irq_en_reg[15] ;
  output [3:0]adc03_irq_sync;
  output [3:0]adc00_irq_sync;
  output adc30_irq_en_reg_0;
  output \syncstages_ff_reg[4]_1 ;
  output adc32_irq_en_reg;
  output adc33_irq_en_reg;
  output [0:0]adc32_irq_sync;
  output \adc3_slice2_irq_en_reg[3] ;
  output \adc3_slice2_irq_en_reg[15] ;
  output \adc3_slice2_irq_en_reg[14] ;
  output [3:0]adc33_irq_sync;
  output [3:0]adc30_irq_sync;
  output [3:0]adc31_irq_sync;
  output adc10_irq_en_reg_0;
  output adc11_irq_en_reg;
  output adc13_irq_en_reg;
  output adc12_irq_en_reg;
  output [3:0]adc13_irq_sync;
  output [0:0]adc12_irq_sync;
  output \adc1_slice2_irq_en_reg[3] ;
  output \adc1_slice2_irq_en_reg[15] ;
  output \adc1_slice2_irq_en_reg[14] ;
  output [3:0]adc10_irq_sync;
  output [3:0]adc11_irq_sync;
  output dac12_irq_en_reg;
  output dac03_irq_en_reg;
  output \syncstages_ff_reg[4]_2 ;
  output dac00_irq_en_reg;
  output [1:0]dac02_irq_sync;
  output \syncstages_ff_reg[4]_3 ;
  output \dac0_slice1_irq_en_reg[14] ;
  output \dac0_slice1_irq_en_reg[15] ;
  output [1:0]dac03_irq_sync;
  output [1:0]dac00_irq_sync;
  output dac10_irq_en_reg;
  output \syncstages_ff_reg[4]_4 ;
  output \syncstages_ff_reg[4]_5 ;
  output [1:0]dac13_irq_sync;
  output \syncstages_ff_reg[4]_6 ;
  output [0:0]dac11_irq_sync;
  output \dac1_slice1_irq_en_reg[14] ;
  output [1:0]dac10_irq_sync;
  output [1:0]dac12_irq_sync;
  input dac01_irq_en;
  input [1:0]Q;
  input [0:0]bank1_read;
  input [6:0]irq_enables;
  input adc21_irq_en;
  input [3:0]\IP2Bus_Data[1]_i_55 ;
  input adc21_overvol_irq;
  input adc20_irq_en;
  input [3:0]\IP2Bus_Data[0]_i_42 ;
  input adc20_overvol_irq;
  input adc22_irq_en;
  input [3:0]\IP2Bus_Data[2]_i_43 ;
  input adc22_overvol_irq;
  input adc23_irq_en;
  input [3:0]\IP2Bus_Data[3]_i_44 ;
  input adc23_overvol_irq;
  input [3:0]\IP2Bus_Data[1]_i_28 ;
  input adc01_overvol_irq;
  input adc01_irq_en;
  input adc02_irq_en;
  input adc02_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_49 ;
  input adc03_irq_en;
  input [3:0]\IP2Bus_Data[3]_i_11 ;
  input adc03_overvol_irq;
  input [3:0]\IP2Bus_Data[0]_i_20 ;
  input adc00_overvol_irq;
  input adc00_irq_en;
  input adc32_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_22 ;
  input adc32_overvol_irq;
  input adc33_irq_en;
  input [3:0]\IP2Bus_Data[3]_i_14 ;
  input adc33_overvol_irq;
  input adc30_irq_en;
  input [3:0]\IP2Bus_Data[0]_i_51 ;
  input adc30_overvol_irq;
  input [3:0]\IP2Bus_Data[1]_i_60 ;
  input adc31_overvol_irq;
  input adc31_irq_en;
  input adc13_irq_en;
  input [3:0]\IP2Bus_Data[3]_i_49 ;
  input adc13_overvol_irq;
  input adc12_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_28 ;
  input adc12_overvol_irq;
  input adc10_irq_en;
  input [3:0]\IP2Bus_Data[0]_i_47 ;
  input adc10_overvol_irq;
  input adc11_irq_en;
  input [3:0]\IP2Bus_Data[1]_i_30 ;
  input adc11_overvol_irq;
  input irq_0;
  input dac03_irq_en;
  input dac02_irq_en;
  input [1:0]\IP2Bus_Data[2]_i_26 ;
  input [1:0]\IP2Bus_Data[3]_i_56 ;
  input dac00_irq_en;
  input [1:0]\IP2Bus_Data[0]_i_35 ;
  input dac12_irq_en;
  input dac11_irq_en;
  input dac13_irq_en;
  input [1:0]\IP2Bus_Data[3]_i_22 ;
  input [1:0]\IP2Bus_Data[1]_i_20 ;
  input dac10_irq_en;
  input [1:0]\IP2Bus_Data[0]_i_59 ;
  input [1:0]\IP2Bus_Data[2]_i_23 ;
  input [1:0]dac00_status;
  input s_axi_aclk;
  input [1:0]dac01_status;
  input [1:0]dac02_status;
  input [1:0]dac03_status;
  input [1:0]dac10_status;
  input [1:0]dac11_status;
  input [1:0]dac12_status;
  input [1:0]dac13_status;
  input [3:0]adc00_status;
  input [3:0]adc01_status;
  input [3:0]adc02_status;
  input [3:0]adc03_status;
  input [3:0]adc10_status;
  input [3:0]adc11_status;
  input [3:0]adc12_status;
  input [3:0]adc13_status;
  input [3:0]adc20_status;
  input [3:0]adc21_status;
  input [3:0]adc22_status;
  input [3:0]adc23_status;
  input [3:0]adc30_status;
  input [3:0]adc31_status;
  input [3:0]adc32_status;
  input [3:0]adc33_status;

  wire [3:0]\IP2Bus_Data[0]_i_20 ;
  wire [1:0]\IP2Bus_Data[0]_i_35 ;
  wire [3:0]\IP2Bus_Data[0]_i_42 ;
  wire [3:0]\IP2Bus_Data[0]_i_47 ;
  wire [3:0]\IP2Bus_Data[0]_i_51 ;
  wire [1:0]\IP2Bus_Data[0]_i_59 ;
  wire [3:0]\IP2Bus_Data[15]_i_22 ;
  wire [3:0]\IP2Bus_Data[15]_i_28 ;
  wire [3:0]\IP2Bus_Data[15]_i_49 ;
  wire [1:0]\IP2Bus_Data[1]_i_20 ;
  wire [3:0]\IP2Bus_Data[1]_i_28 ;
  wire [3:0]\IP2Bus_Data[1]_i_30 ;
  wire [3:0]\IP2Bus_Data[1]_i_55 ;
  wire [3:0]\IP2Bus_Data[1]_i_60 ;
  wire [1:0]\IP2Bus_Data[2]_i_23 ;
  wire [1:0]\IP2Bus_Data[2]_i_26 ;
  wire [3:0]\IP2Bus_Data[2]_i_43 ;
  wire [3:0]\IP2Bus_Data[3]_i_11 ;
  wire [3:0]\IP2Bus_Data[3]_i_14 ;
  wire [1:0]\IP2Bus_Data[3]_i_22 ;
  wire [3:0]\IP2Bus_Data[3]_i_44 ;
  wire [3:0]\IP2Bus_Data[3]_i_49 ;
  wire [1:0]\IP2Bus_Data[3]_i_56 ;
  wire [1:0]Q;
  wire adc00_irq_en;
  wire [3:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire [3:0]adc00_status;
  wire adc01_irq_en;
  wire [3:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire [3:0]adc01_status;
  wire adc02_irq_en;
  wire adc02_irq_en_reg;
  wire [0:0]adc02_irq_sync;
  wire adc02_overvol_irq;
  wire [3:1]adc02_stat_sync;
  wire [3:0]adc02_status;
  wire adc03_irq_en;
  wire adc03_irq_en_reg;
  wire adc03_irq_en_reg_0;
  wire [3:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire [3:0]adc03_status;
  wire \adc0_slice2_irq_en_reg[14] ;
  wire \adc0_slice2_irq_en_reg[15] ;
  wire \adc0_slice2_irq_en_reg[3] ;
  wire adc10_irq_en;
  wire adc10_irq_en_reg;
  wire adc10_irq_en_reg_0;
  wire [3:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire [3:0]adc10_status;
  wire adc11_irq_en;
  wire adc11_irq_en_reg;
  wire [3:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire [3:0]adc11_status;
  wire adc12_irq_en;
  wire adc12_irq_en_reg;
  wire [0:0]adc12_irq_sync;
  wire adc12_overvol_irq;
  wire [3:1]adc12_stat_sync;
  wire [3:0]adc12_status;
  wire adc13_irq_en;
  wire adc13_irq_en_reg;
  wire [3:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire [3:0]adc13_status;
  wire \adc1_slice2_irq_en_reg[14] ;
  wire \adc1_slice2_irq_en_reg[15] ;
  wire \adc1_slice2_irq_en_reg[3] ;
  wire adc20_irq_en;
  wire adc20_irq_en_reg;
  wire [3:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire [3:0]adc20_status;
  wire adc21_irq_en;
  wire adc21_irq_en_reg;
  wire [3:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire [3:0]adc21_status;
  wire adc22_irq_en;
  wire adc22_irq_en_reg;
  wire adc22_irq_en_reg_0;
  wire [2:0]adc22_irq_sync;
  wire adc22_overvol_irq;
  wire [1:1]adc22_stat_sync;
  wire [3:0]adc22_status;
  wire adc23_irq_en;
  wire adc23_irq_en_reg;
  wire [3:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire [3:0]adc23_status;
  wire \adc2_slice2_irq_en_reg[3] ;
  wire adc30_irq_en;
  wire adc30_irq_en_reg;
  wire adc30_irq_en_reg_0;
  wire [3:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire [3:0]adc30_status;
  wire adc31_irq_en;
  wire [3:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire [3:0]adc31_status;
  wire adc32_irq_en;
  wire adc32_irq_en_reg;
  wire [0:0]adc32_irq_sync;
  wire adc32_overvol_irq;
  wire [3:1]adc32_stat_sync;
  wire [3:0]adc32_status;
  wire adc33_irq_en;
  wire adc33_irq_en_reg;
  wire [3:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire [3:0]adc33_status;
  wire \adc3_slice2_irq_en_reg[14] ;
  wire \adc3_slice2_irq_en_reg[15] ;
  wire \adc3_slice2_irq_en_reg[3] ;
  wire [0:0]bank1_read;
  wire dac00_irq_en;
  wire dac00_irq_en_reg;
  wire [1:0]dac00_irq_sync;
  wire [1:0]dac00_status;
  wire dac01_irq_en;
  wire dac01_irq_en_reg;
  wire [1:0]dac01_stat_sync;
  wire [1:0]dac01_status;
  wire dac02_irq_en;
  wire [1:0]dac02_irq_sync;
  wire [1:0]dac02_status;
  wire dac03_irq_en;
  wire dac03_irq_en_reg;
  wire [1:0]dac03_irq_sync;
  wire [1:0]dac03_status;
  wire \dac0_slice1_irq_en_reg[14] ;
  wire \dac0_slice1_irq_en_reg[15] ;
  wire dac10_irq_en;
  wire dac10_irq_en_reg;
  wire [1:0]dac10_irq_sync;
  wire [1:0]dac10_status;
  wire dac11_irq_en;
  wire [0:0]dac11_irq_sync;
  wire [0:0]dac11_stat_sync;
  wire [1:0]dac11_status;
  wire dac12_irq_en;
  wire dac12_irq_en_reg;
  wire [1:0]dac12_irq_sync;
  wire [1:0]dac12_status;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire [1:0]dac13_status;
  wire \dac1_slice1_irq_en_reg[14] ;
  wire irq;
  wire irq_0;
  wire irq_INST_0_i_19_n_0;
  wire irq_INST_0_i_1_n_0;
  wire irq_INST_0_i_23_n_0;
  wire irq_INST_0_i_24_n_0;
  wire irq_INST_0_i_2_n_0;
  wire irq_INST_0_i_33_n_0;
  wire irq_INST_0_i_34_n_0;
  wire irq_INST_0_i_35_n_0;
  wire irq_INST_0_i_36_n_0;
  wire irq_INST_0_i_37_n_0;
  wire irq_INST_0_i_38_n_0;
  wire irq_INST_0_i_39_n_0;
  wire irq_INST_0_i_40_n_0;
  wire irq_INST_0_i_41_n_0;
  wire irq_INST_0_i_42_n_0;
  wire irq_INST_0_i_43_n_0;
  wire irq_INST_0_i_44_n_0;
  wire irq_INST_0_i_45_n_0;
  wire irq_INST_0_i_46_n_0;
  wire irq_INST_0_i_47_n_0;
  wire irq_INST_0_i_48_n_0;
  wire [6:0]irq_enables;
  wire s_axi_aclk;
  wire \syncstages_ff_reg[4] ;
  wire \syncstages_ff_reg[4]_0 ;
  wire \syncstages_ff_reg[4]_1 ;
  wire \syncstages_ff_reg[4]_2 ;
  wire \syncstages_ff_reg[4]_3 ;
  wire \syncstages_ff_reg[4]_4 ;
  wire \syncstages_ff_reg[4]_5 ;
  wire \syncstages_ff_reg[4]_6 ;

  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_51 
       (.I0(\IP2Bus_Data[15]_i_22 [2]),
        .I1(adc32_stat_sync[2]),
        .O(\adc3_slice2_irq_en_reg[14] ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[14]_i_55 
       (.I0(\IP2Bus_Data[15]_i_28 [2]),
        .I1(adc12_stat_sync[2]),
        .O(\adc1_slice2_irq_en_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_63 
       (.I0(\IP2Bus_Data[1]_i_20 [0]),
        .I1(dac11_stat_sync),
        .O(\dac1_slice1_irq_en_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_69 
       (.I0(\IP2Bus_Data[15]_i_49 [2]),
        .I1(adc02_stat_sync[2]),
        .O(\adc0_slice2_irq_en_reg[14] ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_70 
       (.I0(Q[0]),
        .I1(dac01_stat_sync[0]),
        .O(\dac0_slice1_irq_en_reg[14] ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_61 
       (.I0(\IP2Bus_Data[15]_i_22 [3]),
        .I1(adc32_stat_sync[3]),
        .O(\adc3_slice2_irq_en_reg[15] ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_71 
       (.I0(\IP2Bus_Data[15]_i_28 [3]),
        .I1(adc12_stat_sync[3]),
        .O(\adc1_slice2_irq_en_reg[15] ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_89 
       (.I0(\IP2Bus_Data[15]_i_49 [3]),
        .I1(adc02_stat_sync[3]),
        .O(\adc0_slice2_irq_en_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_94 
       (.I0(Q[1]),
        .I1(dac01_stat_sync[1]),
        .O(\dac0_slice1_irq_en_reg[15] ));
  LUT6 #(
    .INIT(64'hAA808080AAAAAAAA)) 
    \IP2Bus_Data[1]_i_52 
       (.I0(dac01_irq_en),
        .I1(dac01_stat_sync[1]),
        .I2(Q[1]),
        .I3(dac01_stat_sync[0]),
        .I4(Q[0]),
        .I5(bank1_read),
        .O(dac01_irq_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \IP2Bus_Data[2]_i_53 
       (.I0(dac02_irq_sync[1]),
        .I1(\IP2Bus_Data[2]_i_26 [1]),
        .I2(dac02_irq_sync[0]),
        .I3(\IP2Bus_Data[2]_i_26 [0]),
        .O(\syncstages_ff_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \IP2Bus_Data[3]_i_52 
       (.I0(dac13_irq_sync[1]),
        .I1(\IP2Bus_Data[3]_i_22 [1]),
        .I2(dac13_irq_sync[0]),
        .I3(\IP2Bus_Data[3]_i_22 [0]),
        .O(\syncstages_ff_reg[4]_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[3]_i_57 
       (.I0(\IP2Bus_Data[15]_i_49 [1]),
        .I1(adc02_stat_sync[1]),
        .O(\adc0_slice2_irq_en_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_66 
       (.I0(\IP2Bus_Data[2]_i_43 [1]),
        .I1(adc22_stat_sync),
        .O(\adc2_slice2_irq_en_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_75 
       (.I0(\IP2Bus_Data[15]_i_22 [1]),
        .I1(adc32_stat_sync[1]),
        .O(\adc3_slice2_irq_en_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_76 
       (.I0(\IP2Bus_Data[15]_i_28 [1]),
        .I1(adc12_stat_sync[1]),
        .O(\adc1_slice2_irq_en_reg[3] ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    irq_INST_0
       (.I0(irq_INST_0_i_1_n_0),
        .I1(irq_INST_0_i_2_n_0),
        .I2(adc10_irq_en_reg),
        .I3(irq_enables[3]),
        .I4(adc30_irq_en_reg),
        .I5(irq_enables[5]),
        .O(irq));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    irq_INST_0_i_1
       (.I0(dac12_irq_en_reg),
        .I1(irq_enables[1]),
        .I2(irq_enables[0]),
        .I3(dac03_irq_en_reg),
        .I4(irq_enables[6]),
        .I5(irq_0),
        .O(irq_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_10
       (.I0(adc11_irq_en),
        .I1(irq_INST_0_i_34_n_0),
        .I2(adc11_irq_sync[1]),
        .I3(\IP2Bus_Data[1]_i_30 [1]),
        .I4(adc11_irq_sync[3]),
        .I5(\IP2Bus_Data[1]_i_30 [3]),
        .O(adc11_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_11
       (.I0(adc13_irq_en),
        .I1(irq_INST_0_i_35_n_0),
        .I2(adc13_irq_sync[3]),
        .I3(\IP2Bus_Data[3]_i_49 [3]),
        .I4(adc13_overvol_irq),
        .I5(\IP2Bus_Data[3]_i_49 [0]),
        .O(adc13_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_12
       (.I0(adc12_irq_en),
        .I1(irq_INST_0_i_36_n_0),
        .I2(adc12_stat_sync[2]),
        .I3(\IP2Bus_Data[15]_i_28 [2]),
        .I4(adc12_stat_sync[3]),
        .I5(\IP2Bus_Data[15]_i_28 [3]),
        .O(adc12_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_13
       (.I0(adc30_irq_en),
        .I1(irq_INST_0_i_37_n_0),
        .I2(adc30_irq_sync[3]),
        .I3(\IP2Bus_Data[0]_i_51 [3]),
        .I4(adc30_overvol_irq),
        .I5(\IP2Bus_Data[0]_i_51 [0]),
        .O(adc30_irq_en_reg_0));
  LUT6 #(
    .INIT(64'h00151515FFFFFFFF)) 
    irq_INST_0_i_14
       (.I0(irq_INST_0_i_38_n_0),
        .I1(adc31_irq_sync[3]),
        .I2(\IP2Bus_Data[1]_i_60 [3]),
        .I3(adc31_overvol_irq),
        .I4(\IP2Bus_Data[1]_i_60 [0]),
        .I5(adc31_irq_en),
        .O(\syncstages_ff_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_15
       (.I0(adc32_irq_en),
        .I1(irq_INST_0_i_39_n_0),
        .I2(adc32_stat_sync[2]),
        .I3(\IP2Bus_Data[15]_i_22 [2]),
        .I4(adc32_stat_sync[3]),
        .I5(\IP2Bus_Data[15]_i_22 [3]),
        .O(adc32_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_16
       (.I0(adc33_irq_en),
        .I1(irq_INST_0_i_40_n_0),
        .I2(adc33_irq_sync[3]),
        .I3(\IP2Bus_Data[3]_i_14 [3]),
        .I4(adc33_overvol_irq),
        .I5(\IP2Bus_Data[3]_i_14 [0]),
        .O(adc33_irq_en_reg));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_17
       (.I0(dac10_irq_en),
        .I1(\IP2Bus_Data[0]_i_59 [0]),
        .I2(dac10_irq_sync[0]),
        .I3(\IP2Bus_Data[0]_i_59 [1]),
        .I4(dac10_irq_sync[1]),
        .O(dac10_irq_en_reg));
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_18
       (.I0(dac12_irq_sync[1]),
        .I1(\IP2Bus_Data[2]_i_23 [1]),
        .I2(dac12_irq_sync[0]),
        .I3(\IP2Bus_Data[2]_i_23 [0]),
        .O(\syncstages_ff_reg[4]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_19
       (.I0(dac13_irq_en),
        .I1(\IP2Bus_Data[3]_i_22 [0]),
        .I2(dac13_irq_sync[0]),
        .I3(\IP2Bus_Data[3]_i_22 [1]),
        .I4(dac13_irq_sync[1]),
        .O(irq_INST_0_i_19_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_INST_0_i_2
       (.I0(adc03_irq_en_reg),
        .I1(irq_enables[2]),
        .I2(adc22_irq_en_reg),
        .I3(irq_enables[4]),
        .O(irq_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_20
       (.I0(dac11_irq_sync),
        .I1(\IP2Bus_Data[1]_i_20 [1]),
        .I2(dac11_stat_sync),
        .I3(\IP2Bus_Data[1]_i_20 [0]),
        .O(\syncstages_ff_reg[4]_5 ));
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_21
       (.I0(dac03_irq_sync[1]),
        .I1(\IP2Bus_Data[3]_i_56 [1]),
        .I2(dac03_irq_sync[0]),
        .I3(\IP2Bus_Data[3]_i_56 [0]),
        .O(\syncstages_ff_reg[4]_2 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_22
       (.I0(dac00_irq_en),
        .I1(\IP2Bus_Data[0]_i_35 [0]),
        .I2(dac00_irq_sync[0]),
        .I3(\IP2Bus_Data[0]_i_35 [1]),
        .I4(dac00_irq_sync[1]),
        .O(dac00_irq_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_23
       (.I0(dac02_irq_en),
        .I1(\IP2Bus_Data[2]_i_26 [0]),
        .I2(dac02_irq_sync[0]),
        .I3(\IP2Bus_Data[2]_i_26 [1]),
        .I4(dac02_irq_sync[1]),
        .O(irq_INST_0_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_24
       (.I0(dac01_stat_sync[1]),
        .I1(Q[1]),
        .I2(dac01_stat_sync[0]),
        .I3(Q[0]),
        .O(irq_INST_0_i_24_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_25
       (.I0(adc03_irq_en),
        .I1(irq_INST_0_i_41_n_0),
        .I2(adc03_irq_sync[3]),
        .I3(\IP2Bus_Data[3]_i_11 [3]),
        .I4(adc03_overvol_irq),
        .I5(\IP2Bus_Data[3]_i_11 [0]),
        .O(adc03_irq_en_reg_0));
  LUT6 #(
    .INIT(64'h00151515FFFFFFFF)) 
    irq_INST_0_i_26
       (.I0(irq_INST_0_i_42_n_0),
        .I1(adc00_irq_sync[3]),
        .I2(\IP2Bus_Data[0]_i_20 [3]),
        .I3(adc00_overvol_irq),
        .I4(\IP2Bus_Data[0]_i_20 [0]),
        .I5(adc00_irq_en),
        .O(\syncstages_ff_reg[4] ));
  LUT6 #(
    .INIT(64'h00151515FFFFFFFF)) 
    irq_INST_0_i_27
       (.I0(irq_INST_0_i_43_n_0),
        .I1(adc01_irq_sync[3]),
        .I2(\IP2Bus_Data[1]_i_28 [3]),
        .I3(adc01_overvol_irq),
        .I4(\IP2Bus_Data[1]_i_28 [0]),
        .I5(adc01_irq_en),
        .O(\syncstages_ff_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_28
       (.I0(adc02_irq_en),
        .I1(irq_INST_0_i_44_n_0),
        .I2(adc02_overvol_irq),
        .I3(\IP2Bus_Data[15]_i_49 [0]),
        .I4(adc02_stat_sync[3]),
        .I5(\IP2Bus_Data[15]_i_49 [3]),
        .O(adc02_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_29
       (.I0(adc22_irq_en),
        .I1(irq_INST_0_i_45_n_0),
        .I2(adc22_irq_sync[1]),
        .I3(\IP2Bus_Data[2]_i_43 [2]),
        .I4(adc22_irq_sync[2]),
        .I5(\IP2Bus_Data[2]_i_43 [3]),
        .O(adc22_irq_en_reg_0));
  LUT4 #(
    .INIT(16'h0001)) 
    irq_INST_0_i_3
       (.I0(adc10_irq_en_reg_0),
        .I1(adc11_irq_en_reg),
        .I2(adc13_irq_en_reg),
        .I3(adc12_irq_en_reg),
        .O(adc10_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_30
       (.I0(adc23_irq_en),
        .I1(irq_INST_0_i_46_n_0),
        .I2(adc23_irq_sync[3]),
        .I3(\IP2Bus_Data[3]_i_44 [3]),
        .I4(adc23_overvol_irq),
        .I5(\IP2Bus_Data[3]_i_44 [0]),
        .O(adc23_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_31
       (.I0(adc21_irq_en),
        .I1(irq_INST_0_i_47_n_0),
        .I2(adc21_irq_sync[2]),
        .I3(\IP2Bus_Data[1]_i_55 [2]),
        .I4(adc21_irq_sync[3]),
        .I5(\IP2Bus_Data[1]_i_55 [3]),
        .O(adc21_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_32
       (.I0(adc20_irq_en),
        .I1(irq_INST_0_i_48_n_0),
        .I2(adc20_irq_sync[3]),
        .I3(\IP2Bus_Data[0]_i_42 [3]),
        .I4(adc20_overvol_irq),
        .I5(\IP2Bus_Data[0]_i_42 [0]),
        .O(adc20_irq_en_reg));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_33
       (.I0(adc10_irq_sync[2]),
        .I1(\IP2Bus_Data[0]_i_47 [2]),
        .I2(adc10_irq_sync[1]),
        .I3(\IP2Bus_Data[0]_i_47 [1]),
        .O(irq_INST_0_i_33_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_34
       (.I0(adc11_irq_sync[2]),
        .I1(\IP2Bus_Data[1]_i_30 [2]),
        .I2(adc11_overvol_irq),
        .I3(\IP2Bus_Data[1]_i_30 [0]),
        .O(irq_INST_0_i_34_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_35
       (.I0(adc13_irq_sync[1]),
        .I1(\IP2Bus_Data[3]_i_49 [1]),
        .I2(adc13_irq_sync[2]),
        .I3(\IP2Bus_Data[3]_i_49 [2]),
        .O(irq_INST_0_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_36
       (.I0(adc12_stat_sync[1]),
        .I1(\IP2Bus_Data[15]_i_28 [1]),
        .I2(adc12_overvol_irq),
        .I3(\IP2Bus_Data[15]_i_28 [0]),
        .O(irq_INST_0_i_36_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_37
       (.I0(adc30_irq_sync[2]),
        .I1(\IP2Bus_Data[0]_i_51 [2]),
        .I2(adc30_irq_sync[1]),
        .I3(\IP2Bus_Data[0]_i_51 [1]),
        .O(irq_INST_0_i_37_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_38
       (.I0(adc31_irq_sync[2]),
        .I1(\IP2Bus_Data[1]_i_60 [2]),
        .I2(adc31_irq_sync[1]),
        .I3(\IP2Bus_Data[1]_i_60 [1]),
        .O(irq_INST_0_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_39
       (.I0(adc32_stat_sync[1]),
        .I1(\IP2Bus_Data[15]_i_22 [1]),
        .I2(adc32_overvol_irq),
        .I3(\IP2Bus_Data[15]_i_22 [0]),
        .O(irq_INST_0_i_39_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    irq_INST_0_i_4
       (.I0(adc30_irq_en_reg_0),
        .I1(\syncstages_ff_reg[4]_1 ),
        .I2(adc32_irq_en_reg),
        .I3(adc33_irq_en_reg),
        .O(adc30_irq_en_reg));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_40
       (.I0(adc33_irq_sync[1]),
        .I1(\IP2Bus_Data[3]_i_14 [1]),
        .I2(adc33_irq_sync[2]),
        .I3(\IP2Bus_Data[3]_i_14 [2]),
        .O(irq_INST_0_i_40_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_41
       (.I0(adc03_irq_sync[1]),
        .I1(\IP2Bus_Data[3]_i_11 [1]),
        .I2(adc03_irq_sync[2]),
        .I3(\IP2Bus_Data[3]_i_11 [2]),
        .O(irq_INST_0_i_41_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_42
       (.I0(adc00_irq_sync[1]),
        .I1(\IP2Bus_Data[0]_i_20 [1]),
        .I2(adc00_irq_sync[2]),
        .I3(\IP2Bus_Data[0]_i_20 [2]),
        .O(irq_INST_0_i_42_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_43
       (.I0(adc01_irq_sync[1]),
        .I1(\IP2Bus_Data[1]_i_28 [1]),
        .I2(adc01_irq_sync[2]),
        .I3(\IP2Bus_Data[1]_i_28 [2]),
        .O(irq_INST_0_i_43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_44
       (.I0(adc02_stat_sync[2]),
        .I1(\IP2Bus_Data[15]_i_49 [2]),
        .I2(adc02_stat_sync[1]),
        .I3(\IP2Bus_Data[15]_i_49 [1]),
        .O(irq_INST_0_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_45
       (.I0(adc22_stat_sync),
        .I1(\IP2Bus_Data[2]_i_43 [1]),
        .I2(adc22_overvol_irq),
        .I3(\IP2Bus_Data[2]_i_43 [0]),
        .O(irq_INST_0_i_45_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_46
       (.I0(adc23_irq_sync[1]),
        .I1(\IP2Bus_Data[3]_i_44 [1]),
        .I2(adc23_irq_sync[2]),
        .I3(\IP2Bus_Data[3]_i_44 [2]),
        .O(irq_INST_0_i_46_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_47
       (.I0(adc21_irq_sync[1]),
        .I1(\IP2Bus_Data[1]_i_55 [1]),
        .I2(adc21_overvol_irq),
        .I3(\IP2Bus_Data[1]_i_55 [0]),
        .O(irq_INST_0_i_47_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_48
       (.I0(adc20_irq_sync[1]),
        .I1(\IP2Bus_Data[0]_i_42 [1]),
        .I2(adc20_irq_sync[2]),
        .I3(\IP2Bus_Data[0]_i_42 [2]),
        .O(irq_INST_0_i_48_n_0));
  LUT6 #(
    .INIT(64'h0051005100000051)) 
    irq_INST_0_i_5
       (.I0(dac10_irq_en_reg),
        .I1(dac12_irq_en),
        .I2(\syncstages_ff_reg[4]_4 ),
        .I3(irq_INST_0_i_19_n_0),
        .I4(dac11_irq_en),
        .I5(\syncstages_ff_reg[4]_5 ),
        .O(dac12_irq_en_reg));
  LUT6 #(
    .INIT(64'h000D000D0000000D)) 
    irq_INST_0_i_6
       (.I0(dac03_irq_en),
        .I1(\syncstages_ff_reg[4]_2 ),
        .I2(dac00_irq_en_reg),
        .I3(irq_INST_0_i_23_n_0),
        .I4(dac01_irq_en),
        .I5(irq_INST_0_i_24_n_0),
        .O(dac03_irq_en_reg));
  LUT4 #(
    .INIT(16'h0040)) 
    irq_INST_0_i_7
       (.I0(adc03_irq_en_reg_0),
        .I1(\syncstages_ff_reg[4] ),
        .I2(\syncstages_ff_reg[4]_0 ),
        .I3(adc02_irq_en_reg),
        .O(adc03_irq_en_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    irq_INST_0_i_8
       (.I0(adc22_irq_en_reg_0),
        .I1(adc23_irq_en_reg),
        .I2(adc21_irq_en_reg),
        .I3(adc20_irq_en_reg),
        .O(adc22_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_9
       (.I0(adc10_irq_en),
        .I1(irq_INST_0_i_33_n_0),
        .I2(adc10_irq_sync[3]),
        .I3(\IP2Bus_Data[0]_i_47 [3]),
        .I4(adc10_overvol_irq),
        .I5(\IP2Bus_Data[0]_i_47 [0]),
        .O(adc10_irq_en_reg_0));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98 sync_adc00_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc00_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99 sync_adc00_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc00_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97 sync_adc00_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc00_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96 sync_adc00_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc00_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102 sync_adc01_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc01_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103 sync_adc01_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc01_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101 sync_adc01_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc01_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100 sync_adc01_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc01_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106 sync_adc02_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_stat_sync[2]),
        .src_clk(1'b0),
        .src_in(adc02_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107 sync_adc02_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_stat_sync[3]),
        .src_clk(1'b0),
        .src_in(adc02_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105 sync_adc02_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(adc02_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104 sync_adc02_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_irq_sync),
        .src_clk(1'b0),
        .src_in(adc02_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110 sync_adc03_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc03_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111 sync_adc03_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc03_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109 sync_adc03_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc03_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108 sync_adc03_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc03_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114 sync_adc10_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc10_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115 sync_adc10_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc10_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113 sync_adc10_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc10_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112 sync_adc10_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc10_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118 sync_adc11_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc11_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119 sync_adc11_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc11_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117 sync_adc11_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc11_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116 sync_adc11_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc11_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122 sync_adc12_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_stat_sync[2]),
        .src_clk(1'b0),
        .src_in(adc12_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123 sync_adc12_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_stat_sync[3]),
        .src_clk(1'b0),
        .src_in(adc12_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121 sync_adc12_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(adc12_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120 sync_adc12_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_irq_sync),
        .src_clk(1'b0),
        .src_in(adc12_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126 sync_adc13_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc13_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127 sync_adc13_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc13_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125 sync_adc13_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc13_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124 sync_adc13_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc13_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130 sync_adc20_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc20_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131 sync_adc20_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc20_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129 sync_adc20_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc20_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128 sync_adc20_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc20_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134 sync_adc21_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc21_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135 sync_adc21_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc21_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133 sync_adc21_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc21_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132 sync_adc21_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc21_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138 sync_adc22_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc22_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139 sync_adc22_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc22_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137 sync_adc22_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_stat_sync),
        .src_clk(1'b0),
        .src_in(adc22_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136 sync_adc22_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc22_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142 sync_adc23_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc23_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143 sync_adc23_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc23_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141 sync_adc23_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc23_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140 sync_adc23_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc23_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146 sync_adc30_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc30_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147 sync_adc30_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc30_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145 sync_adc30_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc30_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144 sync_adc30_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc30_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150 sync_adc31_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc31_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151 sync_adc31_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc31_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149 sync_adc31_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc31_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148 sync_adc31_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc31_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154 sync_adc32_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_stat_sync[2]),
        .src_clk(1'b0),
        .src_in(adc32_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155 sync_adc32_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_stat_sync[3]),
        .src_clk(1'b0),
        .src_in(adc32_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153 sync_adc32_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(adc32_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152 sync_adc32_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_irq_sync),
        .src_clk(1'b0),
        .src_in(adc32_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158 sync_adc33_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc33_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0 sync_adc33_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc33_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157 sync_adc33_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc33_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156 sync_adc33_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc33_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80 sync_dac00_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac00_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac00_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81 sync_dac00_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac00_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac00_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82 sync_dac01_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac01_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(dac01_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83 sync_dac01_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac01_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(dac01_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84 sync_dac02_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac02_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac02_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85 sync_dac02_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac02_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac02_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86 sync_dac03_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac03_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac03_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87 sync_dac03_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac03_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac03_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88 sync_dac10_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac10_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac10_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89 sync_dac10_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac10_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac10_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90 sync_dac11_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac11_stat_sync),
        .src_clk(1'b0),
        .src_in(dac11_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91 sync_dac11_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac11_irq_sync),
        .src_clk(1'b0),
        .src_in(dac11_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92 sync_dac12_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac12_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac12_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93 sync_dac12_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac12_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac12_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94 sync_dac13_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac13_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac13_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95 sync_dac13_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac13_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac13_status[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_overvol_irq
   (SS,
    axi_RdAck0,
    \adc2_slice2_irq_en_reg[2] ,
    adc22_overvol_irq,
    \adc0_slice2_irq_en_reg[2] ,
    adc02_overvol_irq,
    \adc3_slice2_irq_en_reg[2] ,
    adc32_overvol_irq,
    \adc1_slice2_irq_en_reg[2] ,
    adc12_overvol_irq,
    axi_read_req_r,
    axi_read_req_tog,
    axi_read_req_r_0,
    axi_read_req_tog_reg,
    axi_read_req_r_1,
    axi_read_req_tog_reg_0,
    adc00_overvol_irq,
    adc01_overvol_irq,
    adc03_overvol_irq,
    adc10_overvol_irq,
    adc11_overvol_irq,
    adc13_overvol_irq,
    adc20_overvol_irq,
    adc21_overvol_irq,
    adc23_overvol_irq,
    adc30_overvol_irq,
    adc31_overvol_irq,
    adc33_overvol_irq,
    s_axi_aresetn,
    axi_RdAck_reg,
    axi_RdAck_r,
    Q,
    \IP2Bus_Data[2]_i_31 ,
    \IP2Bus_Data[2]_i_59 ,
    \IP2Bus_Data[2]_i_63 ,
    bank9_read,
    s_axi_aclk,
    bank11_read,
    bank13_read,
    bank15_read,
    adc00_irq_sync,
    adc03_overvol_out_reg_0,
    adc01_irq_sync,
    adc02_irq_sync,
    adc03_irq_sync,
    adc10_irq_sync,
    adc13_overvol_out_reg_0,
    adc11_irq_sync,
    adc12_irq_sync,
    adc13_irq_sync,
    adc20_irq_sync,
    adc23_overvol_out_reg_0,
    adc21_irq_sync,
    adc22_irq_sync,
    adc23_irq_sync,
    adc30_irq_sync,
    adc33_overvol_out_reg_0,
    adc31_irq_sync,
    adc32_irq_sync,
    adc33_irq_sync,
    axi_read_req_tog_reg_1,
    axi_read_req_tog_reg_2,
    axi_read_req_tog_reg_3,
    axi_read_req_tog_reg_4,
    axi_read_req_tog_reg_5,
    axi_read_req_tog_reg_6,
    axi_read_req_tog_reg_7,
    axi_read_req_tog_reg_8);
  output [0:0]SS;
  output axi_RdAck0;
  output \adc2_slice2_irq_en_reg[2] ;
  output adc22_overvol_irq;
  output \adc0_slice2_irq_en_reg[2] ;
  output adc02_overvol_irq;
  output \adc3_slice2_irq_en_reg[2] ;
  output adc32_overvol_irq;
  output \adc1_slice2_irq_en_reg[2] ;
  output adc12_overvol_irq;
  output axi_read_req_r;
  output axi_read_req_tog;
  output axi_read_req_r_0;
  output axi_read_req_tog_reg;
  output axi_read_req_r_1;
  output axi_read_req_tog_reg_0;
  output adc00_overvol_irq;
  output adc01_overvol_irq;
  output adc03_overvol_irq;
  output adc10_overvol_irq;
  output adc11_overvol_irq;
  output adc13_overvol_irq;
  output adc20_overvol_irq;
  output adc21_overvol_irq;
  output adc23_overvol_irq;
  output adc30_overvol_irq;
  output adc31_overvol_irq;
  output adc33_overvol_irq;
  input s_axi_aresetn;
  input axi_RdAck_reg;
  input axi_RdAck_r;
  input [0:0]Q;
  input [0:0]\IP2Bus_Data[2]_i_31 ;
  input [0:0]\IP2Bus_Data[2]_i_59 ;
  input [0:0]\IP2Bus_Data[2]_i_63 ;
  input [3:0]bank9_read;
  input s_axi_aclk;
  input [3:0]bank11_read;
  input [3:0]bank13_read;
  input [3:0]bank15_read;
  input [0:0]adc00_irq_sync;
  input adc03_overvol_out_reg_0;
  input [0:0]adc01_irq_sync;
  input [0:0]adc02_irq_sync;
  input [0:0]adc03_irq_sync;
  input [0:0]adc10_irq_sync;
  input adc13_overvol_out_reg_0;
  input [0:0]adc11_irq_sync;
  input [0:0]adc12_irq_sync;
  input [0:0]adc13_irq_sync;
  input [0:0]adc20_irq_sync;
  input adc23_overvol_out_reg_0;
  input [0:0]adc21_irq_sync;
  input [0:0]adc22_irq_sync;
  input [0:0]adc23_irq_sync;
  input [0:0]adc30_irq_sync;
  input adc33_overvol_out_reg_0;
  input [0:0]adc31_irq_sync;
  input [0:0]adc32_irq_sync;
  input [0:0]adc33_irq_sync;
  input axi_read_req_tog_reg_1;
  input axi_read_req_tog_reg_2;
  input axi_read_req_tog_reg_3;
  input axi_read_req_tog_reg_4;
  input axi_read_req_tog_reg_5;
  input axi_read_req_tog_reg_6;
  input axi_read_req_tog_reg_7;
  input axi_read_req_tog_reg_8;

  wire [0:0]\IP2Bus_Data[2]_i_31 ;
  wire [0:0]\IP2Bus_Data[2]_i_59 ;
  wire [0:0]\IP2Bus_Data[2]_i_63 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire [0:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire [0:0]adc02_irq_sync;
  wire adc02_overvol_irq;
  wire [0:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire adc03_overvol_out_reg_0;
  wire \adc0_slice2_irq_en_reg[2] ;
  wire [0:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire [0:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire [0:0]adc12_irq_sync;
  wire adc12_overvol_irq;
  wire [0:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc13_overvol_out_reg_0;
  wire \adc1_slice2_irq_en_reg[2] ;
  wire [0:0]adc20_irq_sync;
  wire adc20_overvol_ack;
  wire adc20_overvol_irq;
  wire [0:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire [0:0]adc22_irq_sync;
  wire adc22_overvol_irq;
  wire [0:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc23_overvol_out_reg_0;
  wire \adc2_slice2_irq_en_reg[2] ;
  wire [0:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire [0:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire [0:0]adc32_irq_sync;
  wire adc32_overvol_irq;
  wire [0:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire adc33_overvol_out_reg_0;
  wire \adc3_slice2_irq_en_reg[2] ;
  wire axi_RdAck0;
  wire axi_RdAck_r;
  wire axi_RdAck_reg;
  wire axi_read_req_r;
  wire axi_read_req_r_0;
  wire axi_read_req_r_1;
  wire axi_read_req_tog;
  wire axi_read_req_tog_reg;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_2;
  wire axi_read_req_tog_reg_3;
  wire axi_read_req_tog_reg_4;
  wire axi_read_req_tog_reg_5;
  wire axi_read_req_tog_reg_6;
  wire axi_read_req_tog_reg_7;
  wire axi_read_req_tog_reg_8;
  wire [3:0]bank11_read;
  wire [3:0]bank13_read;
  wire [3:0]bank15_read;
  wire [3:0]bank9_read;
  wire i_adc00_overvol_ack_n_3;
  wire i_adc01_overvol_ack_n_0;
  wire i_adc01_overvol_ack_n_1;
  wire i_adc01_overvol_ack_n_2;
  wire i_adc02_overvol_ack_n_0;
  wire i_adc02_overvol_ack_n_1;
  wire i_adc02_overvol_ack_n_2;
  wire i_adc03_overvol_ack_n_2;
  wire i_adc03_overvol_ack_n_3;
  wire i_adc10_overvol_ack_n_0;
  wire i_adc10_overvol_ack_n_1;
  wire i_adc11_overvol_ack_n_0;
  wire i_adc11_overvol_ack_n_1;
  wire i_adc12_overvol_ack_n_0;
  wire i_adc12_overvol_ack_n_1;
  wire i_adc12_overvol_ack_n_2;
  wire i_adc13_overvol_ack_n_0;
  wire i_adc13_overvol_ack_n_1;
  wire i_adc13_overvol_ack_n_2;
  wire i_adc20_overvol_ack_n_0;
  wire i_adc21_overvol_ack_n_0;
  wire i_adc21_overvol_ack_n_1;
  wire i_adc21_overvol_ack_n_2;
  wire i_adc22_overvol_ack_n_0;
  wire i_adc22_overvol_ack_n_1;
  wire i_adc22_overvol_ack_n_2;
  wire i_adc23_overvol_ack_n_2;
  wire i_adc23_overvol_ack_n_3;
  wire i_adc30_overvol_ack_n_0;
  wire i_adc30_overvol_ack_n_1;
  wire i_adc31_overvol_ack_n_0;
  wire i_adc31_overvol_ack_n_1;
  wire i_adc31_overvol_ack_n_2;
  wire i_adc32_overvol_ack_n_0;
  wire i_adc33_overvol_ack_n_1;
  wire i_adc33_overvol_ack_n_2;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[2]_i_58 
       (.I0(\IP2Bus_Data[2]_i_31 ),
        .I1(adc02_overvol_irq),
        .O(\adc0_slice2_irq_en_reg[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_66 
       (.I0(Q),
        .I1(adc22_overvol_irq),
        .O(\adc2_slice2_irq_en_reg[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_81 
       (.I0(\IP2Bus_Data[2]_i_59 ),
        .I1(adc32_overvol_irq),
        .O(\adc3_slice2_irq_en_reg[2] ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[2]_i_82 
       (.I0(\IP2Bus_Data[2]_i_63 ),
        .I1(adc12_overvol_irq),
        .O(\adc1_slice2_irq_en_reg[2] ));
  FDRE adc00_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc00_overvol_ack_n_3),
        .Q(adc00_overvol_irq),
        .R(1'b0));
  FDRE adc01_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc01_overvol_ack_n_2),
        .Q(adc01_overvol_irq),
        .R(1'b0));
  FDRE adc02_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc02_overvol_ack_n_2),
        .Q(adc02_overvol_irq),
        .R(1'b0));
  FDRE adc03_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc03_overvol_ack_n_3),
        .Q(adc03_overvol_irq),
        .R(1'b0));
  FDRE adc10_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc10_overvol_ack_n_1),
        .Q(adc10_overvol_irq),
        .R(1'b0));
  FDRE adc11_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc11_overvol_ack_n_1),
        .Q(adc11_overvol_irq),
        .R(1'b0));
  FDRE adc12_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc12_overvol_ack_n_2),
        .Q(adc12_overvol_irq),
        .R(1'b0));
  FDRE adc13_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc13_overvol_ack_n_2),
        .Q(adc13_overvol_irq),
        .R(1'b0));
  FDRE adc20_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc20_overvol_ack_n_0),
        .Q(adc20_overvol_irq),
        .R(1'b0));
  FDRE adc21_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc21_overvol_ack_n_2),
        .Q(adc21_overvol_irq),
        .R(1'b0));
  FDRE adc22_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc22_overvol_ack_n_2),
        .Q(adc22_overvol_irq),
        .R(1'b0));
  FDRE adc23_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc23_overvol_ack_n_3),
        .Q(adc23_overvol_irq),
        .R(1'b0));
  FDRE adc30_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc30_overvol_ack_n_1),
        .Q(adc30_overvol_irq),
        .R(1'b0));
  FDRE adc31_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc31_overvol_ack_n_2),
        .Q(adc31_overvol_irq),
        .R(1'b0));
  FDRE adc32_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc32_overvol_ack_n_0),
        .Q(adc32_overvol_irq),
        .R(1'b0));
  FDRE adc33_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc33_overvol_ack_n_2),
        .Q(adc33_overvol_irq),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_6 i_adc00_overvol_ack
       (.adc00_irq_sync(adc00_irq_sync),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc00_overvol_out_reg(i_adc00_overvol_ack_n_3),
        .adc00_overvol_out_reg_0(adc03_overvol_out_reg_0),
        .axi_RdAck0(axi_RdAck0),
        .axi_RdAck_reg(axi_RdAck_reg),
        .axi_RdAck_reg_0(i_adc10_overvol_ack_n_0),
        .axi_RdAck_reg_1(i_adc30_overvol_ack_n_0),
        .axi_RdAck_reg_2(i_adc03_overvol_ack_n_2),
        .axi_RdAck_reg_3(i_adc22_overvol_ack_n_0),
        .axi_RdAck_reg_4(i_adc22_overvol_ack_n_1),
        .axi_RdAck_reg_5(i_adc23_overvol_ack_n_2),
        .axi_read_req_r(axi_read_req_r),
        .axi_read_req_tog(axi_read_req_tog),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_6),
        .bank9_read(bank9_read[0]),
        .read_ack_tog_reg_0(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_7 i_adc01_overvol_ack
       (.adc01_irq_sync(adc01_irq_sync),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc01_overvol_out_reg(i_adc01_overvol_ack_n_2),
        .adc01_overvol_out_reg_0(adc03_overvol_out_reg_0),
        .bank9_read(bank9_read[1]),
        .read_ack_tog_r_reg_0(i_adc01_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc01_overvol_ack_n_0),
        .read_ack_tog_reg_1(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_8 i_adc02_overvol_ack
       (.adc02_irq_sync(adc02_irq_sync),
        .adc02_overvol_irq(adc02_overvol_irq),
        .adc02_overvol_out_reg(i_adc02_overvol_ack_n_2),
        .adc02_overvol_out_reg_0(adc03_overvol_out_reg_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_5),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_2),
        .bank9_read(bank9_read[2]),
        .read_ack_tog_r_reg_0(i_adc02_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc02_overvol_ack_n_0),
        .read_ack_tog_reg_1(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_9 i_adc03_overvol_ack
       (.adc03_irq_sync(adc03_irq_sync),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc03_overvol_out_reg(i_adc03_overvol_ack_n_3),
        .adc03_overvol_out_reg_0(adc03_overvol_out_reg_0),
        .axi_RdAck_reg(i_adc31_overvol_ack_n_0),
        .axi_RdAck_reg_0(i_adc31_overvol_ack_n_1),
        .axi_RdAck_reg_1(i_adc11_overvol_ack_n_0),
        .axi_read_req_r_0(axi_read_req_r_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_7),
        .bank9_read(bank9_read[3]),
        .read_ack_tog_reg_0(i_adc03_overvol_ack_n_2),
        .read_ack_tog_reg_1(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_10 i_adc10_overvol_ack
       (.adc10_irq_sync(adc10_irq_sync),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc10_overvol_out_reg(i_adc10_overvol_ack_n_1),
        .adc10_overvol_out_reg_0(adc13_overvol_out_reg_0),
        .axi_RdAck_reg(i_adc02_overvol_ack_n_0),
        .axi_RdAck_reg_0(i_adc02_overvol_ack_n_1),
        .axi_RdAck_reg_1(i_adc33_overvol_ack_n_1),
        .bank11_read(bank11_read[0]),
        .read_ack_tog_reg_0(i_adc10_overvol_ack_n_0),
        .read_ack_tog_reg_1(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_11 i_adc11_overvol_ack
       (.adc11_irq_sync(adc11_irq_sync),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc11_overvol_out_reg(i_adc11_overvol_ack_n_1),
        .adc11_overvol_out_reg_0(adc13_overvol_out_reg_0),
        .axi_RdAck_i_6(i_adc12_overvol_ack_n_1),
        .axi_RdAck_i_6_0(i_adc12_overvol_ack_n_0),
        .bank11_read(bank11_read[1]),
        .read_ack_tog_r_reg_0(i_adc11_overvol_ack_n_0),
        .read_ack_tog_reg_0(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_12 i_adc12_overvol_ack
       (.adc12_irq_sync(adc12_irq_sync),
        .adc12_overvol_irq(adc12_overvol_irq),
        .adc12_overvol_out_reg(i_adc12_overvol_ack_n_2),
        .adc12_overvol_out_reg_0(adc13_overvol_out_reg_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_4),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_2),
        .bank11_read(bank11_read[2]),
        .read_ack_tog_r_reg_0(i_adc12_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc12_overvol_ack_n_0),
        .read_ack_tog_reg_1(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_13 i_adc13_overvol_ack
       (.adc13_irq_sync(adc13_irq_sync),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc13_overvol_out_reg(i_adc13_overvol_ack_n_2),
        .adc13_overvol_out_reg_0(adc13_overvol_out_reg_0),
        .bank11_read(bank11_read[3]),
        .read_ack_tog_r_reg_0(i_adc13_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc13_overvol_ack_n_0),
        .read_ack_tog_reg_1(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_14 i_adc20_overvol_ack
       (.adc20_irq_sync(adc20_irq_sync),
        .adc20_overvol_ack(adc20_overvol_ack),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc20_overvol_out_reg(i_adc20_overvol_ack_n_0),
        .adc20_overvol_out_reg_0(adc23_overvol_out_reg_0),
        .bank13_read(bank13_read[0]),
        .read_ack_tog_reg_0(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_15 i_adc21_overvol_ack
       (.adc21_irq_sync(adc21_irq_sync),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc21_overvol_out_reg(i_adc21_overvol_ack_n_2),
        .adc21_overvol_out_reg_0(adc23_overvol_out_reg_0),
        .bank13_read(bank13_read[1]),
        .read_ack_tog_r_reg_0(i_adc21_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc21_overvol_ack_n_0),
        .read_ack_tog_reg_1(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_16 i_adc22_overvol_ack
       (.adc22_irq_sync(adc22_irq_sync),
        .adc22_overvol_irq(adc22_overvol_irq),
        .adc22_overvol_out_reg(i_adc22_overvol_ack_n_2),
        .adc22_overvol_out_reg_0(adc23_overvol_out_reg_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_3),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_2),
        .bank13_read(bank13_read[2]),
        .read_ack_tog_r_reg_0(i_adc22_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc22_overvol_ack_n_0),
        .read_ack_tog_reg_1(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_17 i_adc23_overvol_ack
       (.adc23_irq_sync(adc23_irq_sync),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc23_overvol_out_reg(i_adc23_overvol_ack_n_3),
        .adc23_overvol_out_reg_0(adc23_overvol_out_reg_0),
        .axi_RdAck_i_3(i_adc13_overvol_ack_n_1),
        .axi_RdAck_i_3_0(i_adc13_overvol_ack_n_0),
        .axi_read_req_r_1(axi_read_req_r_1),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_0),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_8),
        .bank13_read(bank13_read[3]),
        .read_ack_tog_r_reg_0(i_adc23_overvol_ack_n_2),
        .read_ack_tog_reg_0(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_18 i_adc30_overvol_ack
       (.adc20_overvol_ack(adc20_overvol_ack),
        .adc30_irq_sync(adc30_irq_sync),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc30_overvol_out_reg(i_adc30_overvol_ack_n_1),
        .adc30_overvol_out_reg_0(adc33_overvol_out_reg_0),
        .axi_RdAck_r(axi_RdAck_r),
        .axi_RdAck_reg(i_adc21_overvol_ack_n_0),
        .axi_RdAck_reg_0(i_adc21_overvol_ack_n_1),
        .bank15_read(bank15_read[0]),
        .read_ack_tog_reg_0(i_adc30_overvol_ack_n_0),
        .read_ack_tog_reg_1(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_19 i_adc31_overvol_ack
       (.adc31_irq_sync(adc31_irq_sync),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc31_overvol_out_reg(i_adc31_overvol_ack_n_2),
        .adc31_overvol_out_reg_0(adc33_overvol_out_reg_0),
        .bank15_read(bank15_read[1]),
        .read_ack_tog_r_reg_0(i_adc31_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc31_overvol_ack_n_0),
        .read_ack_tog_reg_1(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_20 i_adc32_overvol_ack
       (.adc32_irq_sync(adc32_irq_sync),
        .adc32_overvol_irq(adc32_overvol_irq),
        .adc32_overvol_out_reg(i_adc32_overvol_ack_n_0),
        .adc32_overvol_out_reg_0(adc33_overvol_out_reg_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_1),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_2),
        .bank15_read(bank15_read[2]),
        .read_ack_tog_reg_0(SS),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_irq_req_ack_21 i_adc33_overvol_ack
       (.adc33_irq_sync(adc33_irq_sync),
        .adc33_overvol_irq(adc33_overvol_irq),
        .adc33_overvol_out_reg(i_adc33_overvol_ack_n_2),
        .adc33_overvol_out_reg_0(adc33_overvol_out_reg_0),
        .axi_RdAck_i_4(i_adc01_overvol_ack_n_1),
        .axi_RdAck_i_4_0(i_adc01_overvol_ack_n_0),
        .bank15_read(bank15_read[3]),
        .read_ack_tog_r_reg_0(i_adc33_overvol_ack_n_1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm
   (adc0_reset_i,
    adc0_drpen_por,
    adc0_drpwe_por,
    adc0_sm_reset_i_0,
    adc0_done_i_0,
    adc0_drpen_status,
    adc0_status_req,
    por_req_reg_0,
    bgt_sm_start_adc,
    adc0_cal_start,
    por_req_reg_1,
    por_req_reg_2,
    \pll_state_machine.status_req_reg_0 ,
    \adc0_end_stage_reg[1] ,
    sm_reset_pulse0,
    adc0_sm_reset_i,
    \mem_addr_reg[6]_0 ,
    \rdata_reg[10]_0 ,
    \mem_data_adc0_reg[20] ,
    \mem_data_adc0_reg[19] ,
    \mem_addr_reg[1]_0 ,
    \mem_addr_reg[1]_1 ,
    \mem_addr_reg[3]_0 ,
    \mem_addr_reg[1]_2 ,
    \mem_addr_reg[4]_0 ,
    \mem_addr_reg[0]_0 ,
    \mem_addr_reg[4]_1 ,
    \const_operation_reg[4]_0 ,
    \const_operation_reg[5]_0 ,
    \mem_data_adc0_reg[31] ,
    adc0_bgt_reset_i,
    D,
    \const_operation_reg[9]_0 ,
    \FSM_onehot_por_sm_state_reg[11]_0 ,
    \mem_data_adc0_reg[16] ,
    adc0_status,
    \mem_data_adc0_reg[5] ,
    \pll_state_machine.drpaddr_status_reg[10]_0 ,
    \drpaddr_por_reg[10]_0 ,
    \drpdi_por_reg[15]_0 ,
    adc0_bg_cal_en_written,
    adc00_status,
    s_axi_aclk,
    adc01_status,
    adc02_status,
    adc03_status,
    adc0_por_gnt,
    adc0_drprdy_por,
    powerup_state_r_reg_0,
    clocks_ok_r_reg_0,
    adc0_status_gnt,
    dest_out,
    adc0_cal_done,
    adc_bgt_req,
    adc0_dreq_mon,
    \FSM_sequential_fsm_cs_reg[2] ,
    bank10_write,
    \FSM_sequential_fsm_cs[0]_i_2 ,
    bank10_read,
    \FSM_sequential_fsm_cs[1]_i_2 ,
    drp_req_adc0,
    dummy_read_req,
    Q,
    p_48_in,
    \IP2Bus_Data[1]_i_14 ,
    \IP2Bus_Data[1]_i_14_0 ,
    mem_data_adc0,
    sm_reset_pulse_reg,
    sm_reset_r,
    \por_timer_start_val_reg[11]_0 ,
    \mem_addr_reg[6]_1 ,
    \slice_enables_adc0_reg[3] ,
    \drpdi_por_reg[5]_0 ,
    \drpdi_por_reg[10]_0 ,
    bg_cal_en_written_reg_0,
    bg_cal_en_written_reg_1,
    adc0_drprdy_status,
    adc0_tile_config_done,
    tile_config_done,
    \FSM_onehot_por_sm_state_reg[0]_0 ,
    adc0_pll_lock,
    wait_event_reg_0,
    \por_timer_start_val_reg[15]_0 ,
    bgt_sm_done_adc,
    \mem_addr_reg[2]_0 ,
    \mem_addr_reg[3]_1 ,
    \mem_addr_reg[5]_0 ,
    \mem_addr_reg[6]_2 ,
    done_reg_0,
    \drpdi_por_reg[9]_0 ,
    \drpdi_por_reg[4]_0 ,
    \drpdi_por_reg[1]_0 ,
    \drpdi_por_reg[2]_0 ,
    \drpdi_por_reg[3]_0 ,
    trim_code,
    \drpdi_por_reg[8]_0 ,
    \drpdi_por_reg[7]_0 ,
    \drpdi_por_reg[6]_0 ,
    bg_cal_en_written_reg_2,
    adc0_do_mon,
    E);
  output adc0_reset_i;
  output adc0_drpen_por;
  output adc0_drpwe_por;
  output adc0_sm_reset_i_0;
  output adc0_done_i_0;
  output adc0_drpen_status;
  output adc0_status_req;
  output por_req_reg_0;
  output bgt_sm_start_adc;
  output adc0_cal_start;
  output por_req_reg_1;
  output por_req_reg_2;
  output \pll_state_machine.status_req_reg_0 ;
  output \adc0_end_stage_reg[1] ;
  output sm_reset_pulse0;
  output adc0_sm_reset_i;
  output [6:0]\mem_addr_reg[6]_0 ;
  output [1:0]\rdata_reg[10]_0 ;
  output \mem_data_adc0_reg[20] ;
  output \mem_data_adc0_reg[19] ;
  output \mem_addr_reg[1]_0 ;
  output \mem_addr_reg[1]_1 ;
  output \mem_addr_reg[3]_0 ;
  output \mem_addr_reg[1]_2 ;
  output \mem_addr_reg[4]_0 ;
  output \mem_addr_reg[0]_0 ;
  output \mem_addr_reg[4]_1 ;
  output [3:0]\const_operation_reg[4]_0 ;
  output [1:0]\const_operation_reg[5]_0 ;
  output \mem_data_adc0_reg[31] ;
  output adc0_bgt_reset_i;
  output [3:0]D;
  output [2:0]\const_operation_reg[9]_0 ;
  output [1:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  output \mem_data_adc0_reg[16] ;
  output [3:0]adc0_status;
  output \mem_data_adc0_reg[5] ;
  output [2:0]\pll_state_machine.drpaddr_status_reg[10]_0 ;
  output [9:0]\drpaddr_por_reg[10]_0 ;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output adc0_bg_cal_en_written;
  input [0:0]adc00_status;
  input s_axi_aclk;
  input [0:0]adc01_status;
  input [0:0]adc02_status;
  input [0:0]adc03_status;
  input adc0_por_gnt;
  input adc0_drprdy_por;
  input powerup_state_r_reg_0;
  input clocks_ok_r_reg_0;
  input adc0_status_gnt;
  input dest_out;
  input adc0_cal_done;
  input adc_bgt_req;
  input adc0_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[2] ;
  input bank10_write;
  input [1:0]\FSM_sequential_fsm_cs[0]_i_2 ;
  input bank10_read;
  input \FSM_sequential_fsm_cs[1]_i_2 ;
  input drp_req_adc0;
  input dummy_read_req;
  input [0:0]Q;
  input [0:0]p_48_in;
  input \IP2Bus_Data[1]_i_14 ;
  input \IP2Bus_Data[1]_i_14_0 ;
  input [31:0]mem_data_adc0;
  input sm_reset_pulse_reg;
  input sm_reset_r;
  input [1:0]\por_timer_start_val_reg[11]_0 ;
  input \mem_addr_reg[6]_1 ;
  input [0:0]\slice_enables_adc0_reg[3] ;
  input \drpdi_por_reg[5]_0 ;
  input \drpdi_por_reg[10]_0 ;
  input [0:0]bg_cal_en_written_reg_0;
  input bg_cal_en_written_reg_1;
  input adc0_drprdy_status;
  input adc0_tile_config_done;
  input tile_config_done;
  input \FSM_onehot_por_sm_state_reg[0]_0 ;
  input adc0_pll_lock;
  input wait_event_reg_0;
  input [15:0]\por_timer_start_val_reg[15]_0 ;
  input bgt_sm_done_adc;
  input \mem_addr_reg[2]_0 ;
  input \mem_addr_reg[3]_1 ;
  input \mem_addr_reg[5]_0 ;
  input \mem_addr_reg[6]_2 ;
  input [3:0]done_reg_0;
  input \drpdi_por_reg[9]_0 ;
  input \drpdi_por_reg[4]_0 ;
  input \drpdi_por_reg[1]_0 ;
  input \drpdi_por_reg[2]_0 ;
  input \drpdi_por_reg[3]_0 ;
  input [0:0]trim_code;
  input \drpdi_por_reg[8]_0 ;
  input \drpdi_por_reg[7]_0 ;
  input \drpdi_por_reg[6]_0 ;
  input [3:0]bg_cal_en_written_reg_2;
  input [15:0]adc0_do_mon;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_onehot_por_sm_state[0]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[10]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[10]_i_2_n_0 ;
  wire \FSM_onehot_por_sm_state[12]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[12]_i_2_n_0 ;
  wire \FSM_onehot_por_sm_state[12]_i_3_n_0 ;
  wire \FSM_onehot_por_sm_state[13]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[13]_i_2_n_0 ;
  wire \FSM_onehot_por_sm_state[13]_i_3_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_10_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_11_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_2_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_3_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_4_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_5_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_6_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_7_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_8_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_9_n_0 ;
  wire \FSM_onehot_por_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_2_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_2_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_3_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_4_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_5__1_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_6_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_7_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[8]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[8]_i_2_n_0 ;
  wire \FSM_onehot_por_sm_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[14] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [1:0]\FSM_sequential_fsm_cs[0]_i_2 ;
  wire \FSM_sequential_fsm_cs[1]_i_2 ;
  wire \FSM_sequential_fsm_cs_reg[2] ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ;
  wire \IP2Bus_Data[1]_i_14 ;
  wire \IP2Bus_Data[1]_i_14_0 ;
  wire [0:0]Q;
  wire [0:0]adc00_status;
  wire [0:0]adc01_status;
  wire [0:0]adc02_status;
  wire [0:0]adc03_status;
  wire adc0_bg_cal_en_written;
  wire adc0_bgt_reset_i;
  wire adc0_cal_done;
  wire adc0_cal_start;
  wire [15:0]adc0_do_mon;
  wire adc0_done_i_0;
  wire adc0_dreq_mon;
  wire adc0_drpen_por;
  wire adc0_drpen_status;
  wire adc0_drprdy_por;
  wire adc0_drprdy_status;
  wire adc0_drpwe_por;
  wire \adc0_end_stage_reg[1] ;
  wire [9:0]adc0_operation;
  wire adc0_pll_lock;
  wire adc0_por_gnt;
  wire adc0_reset_i;
  wire adc0_sm_reset_i;
  wire adc0_sm_reset_i_0;
  wire [3:0]adc0_status;
  wire \adc0_status[3]_INST_0_i_1_n_0 ;
  wire \adc0_status[3]_INST_0_i_2_n_0 ;
  wire adc0_status_0_falling_edge_seen_i_1_n_0;
  wire adc0_status_0_falling_edge_seen_reg_n_0;
  wire adc0_status_0_r;
  wire adc0_status_0_r_reg_n_0;
  wire adc0_status_gnt;
  wire adc0_status_req;
  wire adc0_status_sync;
  wire [2:2]adc0_supply_timer;
  wire adc0_tile_config_done;
  wire adc1_status_0_falling_edge_seen_i_1_n_0;
  wire adc1_status_0_falling_edge_seen_reg_n_0;
  wire adc1_status_0_r;
  wire adc1_status_0_r_reg_n_0;
  wire adc1_status_sync;
  wire adc2_status_0_falling_edge_seen_i_1_n_0;
  wire adc2_status_0_falling_edge_seen_reg_n_0;
  wire adc2_status_0_r;
  wire adc2_status_0_r_reg_n_0;
  wire adc2_status_sync;
  wire adc3_status_0_falling_edge_seen_i_1_n_0;
  wire adc3_status_0_falling_edge_seen_reg_n_0;
  wire adc3_status_0_r;
  wire adc3_status_0_r_reg_n_0;
  wire adc3_status_sync;
  wire adc_bgt_req;
  wire bank10_read;
  wire bank10_write;
  wire bg_cal_en;
  wire bg_cal_en_reg_n_0;
  wire bg_cal_en_written_i_1_n_0;
  wire [0:0]bg_cal_en_written_reg_0;
  wire bg_cal_en_written_reg_1;
  wire [3:0]bg_cal_en_written_reg_2;
  wire bgt_sm_done_adc;
  wire bgt_sm_start_adc;
  wire bgt_sm_start_i_1_n_0;
  wire cal_const_done_r;
  wire cal_const_start_i_1_n_0;
  wire cal_const_start_i_2_n_0;
  wire cal_const_start_i_3_n_0;
  wire \cal_enables[0]_i_1_n_0 ;
  wire \cal_enables[1]_i_1__0_n_0 ;
  wire \cal_enables[2]_i_1_n_0 ;
  wire \cal_enables[3]_i_1_n_0 ;
  wire \cal_enables[3]_i_2_n_0 ;
  wire \cal_enables_reg_n_0_[0] ;
  wire \cal_enables_reg_n_0_[1] ;
  wire \cal_enables_reg_n_0_[2] ;
  wire \cal_enables_reg_n_0_[3] ;
  wire clear_interrupt_i_1__1_n_0;
  wire clear_interrupt_reg_n_0;
  wire cleared_i_1_n_0;
  wire cleared_r;
  wire cleared_reg_n_0;
  wire \clock_en_count[5]_i_1_n_0 ;
  wire [5:0]clock_en_count_reg__0;
  wire clock_en_i_1_n_0;
  wire clock_en_i_2_n_0;
  wire clock_en_reg_n_0;
  wire clocks_ok_r;
  wire clocks_ok_r_reg_0;
  wire \const_operation[0]_i_1_n_0 ;
  wire \const_operation[1]_i_1_n_0 ;
  wire \const_operation[2]_i_1_n_0 ;
  wire \const_operation[3]_i_1_n_0 ;
  wire \const_operation[4]_i_1_n_0 ;
  wire \const_operation[5]_i_1_n_0 ;
  wire \const_operation[7]_i_1_n_0 ;
  wire \const_operation[8]_i_1_n_0 ;
  wire \const_operation[9]_i_1_n_0 ;
  wire \const_operation[9]_i_2_n_0 ;
  wire [3:0]\const_operation_reg[4]_0 ;
  wire [1:0]\const_operation_reg[5]_0 ;
  wire [2:0]\const_operation_reg[9]_0 ;
  wire dest_out;
  wire done_i_1__0_n_0;
  wire done_i_2_n_0;
  wire [3:0]done_reg_0;
  wire drp_req_adc0;
  wire \drpaddr_por[0]_i_1_n_0 ;
  wire \drpaddr_por[10]_i_1_n_0 ;
  wire \drpaddr_por[10]_i_2__1_n_0 ;
  wire \drpaddr_por[1]_i_1_n_0 ;
  wire \drpaddr_por[2]_i_1_n_0 ;
  wire \drpaddr_por[3]_i_1__0_n_0 ;
  wire \drpaddr_por[4]_i_1_n_0 ;
  wire \drpaddr_por[5]_i_1_n_0 ;
  wire \drpaddr_por[6]_i_1__0_n_0 ;
  wire \drpaddr_por[8]_i_1__0_n_0 ;
  wire \drpaddr_por[9]_i_1_n_0 ;
  wire [9:0]\drpaddr_por_reg[10]_0 ;
  wire \drpdi_por[0]_i_1_n_0 ;
  wire \drpdi_por[0]_i_2_n_0 ;
  wire \drpdi_por[0]_i_3_n_0 ;
  wire \drpdi_por[0]_i_4_n_0 ;
  wire \drpdi_por[0]_i_5_n_0 ;
  wire \drpdi_por[0]_i_6_n_0 ;
  wire \drpdi_por[10]_i_1__0_n_0 ;
  wire \drpdi_por[10]_i_2__0_n_0 ;
  wire \drpdi_por[10]_i_3_n_0 ;
  wire \drpdi_por[10]_i_4__0_n_0 ;
  wire \drpdi_por[11]_i_1__0_n_0 ;
  wire \drpdi_por[11]_i_2_n_0 ;
  wire \drpdi_por[11]_i_3_n_0 ;
  wire \drpdi_por[11]_i_6_n_0 ;
  wire \drpdi_por[12]_i_1_n_0 ;
  wire \drpdi_por[13]_i_1_n_0 ;
  wire \drpdi_por[14]_i_1_n_0 ;
  wire \drpdi_por[15]_i_1_n_0 ;
  wire \drpdi_por[15]_i_2_n_0 ;
  wire \drpdi_por[15]_i_3_n_0 ;
  wire \drpdi_por[1]_i_1_n_0 ;
  wire \drpdi_por[1]_i_3__0_n_0 ;
  wire \drpdi_por[2]_i_1_n_0 ;
  wire \drpdi_por[2]_i_3_n_0 ;
  wire \drpdi_por[3]_i_1_n_0 ;
  wire \drpdi_por[3]_i_3__0_n_0 ;
  wire \drpdi_por[4]_i_1_n_0 ;
  wire \drpdi_por[4]_i_2_n_0 ;
  wire \drpdi_por[4]_i_4_n_0 ;
  wire \drpdi_por[4]_i_5_n_0 ;
  wire \drpdi_por[5]_i_1__0_n_0 ;
  wire \drpdi_por[5]_i_2_n_0 ;
  wire \drpdi_por[6]_i_1_n_0 ;
  wire \drpdi_por[6]_i_2_n_0 ;
  wire \drpdi_por[6]_i_3_n_0 ;
  wire \drpdi_por[7]_i_1_n_0 ;
  wire \drpdi_por[7]_i_2_n_0 ;
  wire \drpdi_por[7]_i_3_n_0 ;
  wire \drpdi_por[7]_i_4_n_0 ;
  wire \drpdi_por[7]_i_5_n_0 ;
  wire \drpdi_por[8]_i_1_n_0 ;
  wire \drpdi_por[8]_i_2_n_0 ;
  wire \drpdi_por[8]_i_3__0_n_0 ;
  wire \drpdi_por[8]_i_4_n_0 ;
  wire \drpdi_por[9]_i_1_n_0 ;
  wire \drpdi_por[9]_i_3__0_n_0 ;
  wire \drpdi_por_reg[10]_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire \drpdi_por_reg[1]_0 ;
  wire \drpdi_por_reg[2]_0 ;
  wire \drpdi_por_reg[3]_0 ;
  wire \drpdi_por_reg[4]_0 ;
  wire \drpdi_por_reg[5]_0 ;
  wire \drpdi_por_reg[6]_0 ;
  wire \drpdi_por_reg[7]_0 ;
  wire \drpdi_por_reg[8]_0 ;
  wire \drpdi_por_reg[9]_0 ;
  wire drpen_por_i_1_n_0;
  wire drprdy_por_r;
  wire dummy_read_req;
  wire enable_clock_en_i_1_n_0;
  wire enable_clock_en_i_2_n_0;
  wire enable_clock_en_reg_n_0;
  wire fg_cal_en_i_1_n_0;
  wire fg_cal_en_i_2_n_0;
  wire fg_cal_en_i_3_n_0;
  wire fg_cal_en_reg_n_0;
  wire interrupt0;
  wire interrupt_i_1_n_0;
  wire interrupt_i_3_n_0;
  wire interrupt_i_4_n_0;
  wire interrupt_i_5_n_0;
  wire \mem_addr[0]_i_1_n_0 ;
  wire \mem_addr[1]_i_1_n_0 ;
  wire \mem_addr[1]_i_2__0_n_0 ;
  wire \mem_addr[2]_i_1_n_0 ;
  wire \mem_addr[2]_i_2_n_0 ;
  wire \mem_addr[3]_i_1_n_0 ;
  wire \mem_addr[3]_i_3_n_0 ;
  wire \mem_addr[4]_i_1_n_0 ;
  wire \mem_addr[4]_i_2_n_0 ;
  wire \mem_addr[4]_i_3_n_0 ;
  wire \mem_addr[4]_i_4_n_0 ;
  wire \mem_addr[5]_i_1_n_0 ;
  wire \mem_addr[5]_i_2__0_n_0 ;
  wire \mem_addr[5]_i_3__0_n_0 ;
  wire \mem_addr[5]_i_4_n_0 ;
  wire \mem_addr[6]_i_1_n_0 ;
  wire \mem_addr[6]_i_2_n_0 ;
  wire \mem_addr[6]_i_3_n_0 ;
  wire \mem_addr[6]_i_5_n_0 ;
  wire \mem_addr[6]_i_6_n_0 ;
  wire \mem_addr[6]_i_7_n_0 ;
  wire \mem_addr[6]_i_8_n_0 ;
  wire \mem_addr_reg[0]_0 ;
  wire \mem_addr_reg[1]_0 ;
  wire \mem_addr_reg[1]_1 ;
  wire \mem_addr_reg[1]_2 ;
  wire \mem_addr_reg[2]_0 ;
  wire \mem_addr_reg[3]_0 ;
  wire \mem_addr_reg[3]_1 ;
  wire \mem_addr_reg[4]_0 ;
  wire \mem_addr_reg[4]_1 ;
  wire \mem_addr_reg[5]_0 ;
  wire [6:0]\mem_addr_reg[6]_0 ;
  wire \mem_addr_reg[6]_1 ;
  wire \mem_addr_reg[6]_2 ;
  wire [31:0]mem_data_adc0;
  wire \mem_data_adc0_reg[16] ;
  wire \mem_data_adc0_reg[19] ;
  wire \mem_data_adc0_reg[20] ;
  wire \mem_data_adc0_reg[31] ;
  wire \mem_data_adc0_reg[5] ;
  wire no_pll_restart_i_1_n_0;
  wire no_pll_restart_i_2_n_0;
  wire no_pll_restart_i_3_n_0;
  wire no_pll_restart_i_4_n_0;
  wire no_pll_restart_i_5_n_0;
  wire no_pll_restart_reg_n_0;
  wire [5:0]p_0_in;
  wire [7:0]p_1_in;
  wire [3:0]p_2_in;
  wire [0:0]p_48_in;
  wire pll_ok;
  wire pll_ok_r;
  wire \pll_state_machine.drpaddr_status[10]_i_1_n_0 ;
  wire \pll_state_machine.drpaddr_status[5]_i_1_n_0 ;
  wire [2:0]\pll_state_machine.drpaddr_status_reg[10]_0 ;
  wire \pll_state_machine.drpen_status_i_1_n_0 ;
  wire \pll_state_machine.pll_on_i_1_n_0 ;
  wire \pll_state_machine.pll_on_reg_n_0 ;
  wire \pll_state_machine.status_req_i_1_n_0 ;
  wire \pll_state_machine.status_req_reg_0 ;
  wire \pll_state_machine.status_timer_start_i_1_n_0 ;
  wire \pll_state_machine.status_timer_start_reg_n_0 ;
  wire por_gnt_r;
  wire por_req_i_1_n_0;
  wire por_req_reg_0;
  wire por_req_reg_1;
  wire por_req_reg_2;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10_n_0 ;
  wire \por_timer_count[0]_i_11_n_0 ;
  wire \por_timer_count[0]_i_12_n_0 ;
  wire \por_timer_count[0]_i_13_n_0 ;
  wire \por_timer_count[0]_i_14_n_0 ;
  wire \por_timer_count[0]_i_15_n_0 ;
  wire \por_timer_count[0]_i_16_n_0 ;
  wire \por_timer_count[0]_i_17_n_0 ;
  wire \por_timer_count[0]_i_18_n_0 ;
  wire \por_timer_count[0]_i_19_n_0 ;
  wire \por_timer_count[0]_i_1_n_0 ;
  wire \por_timer_count[0]_i_20_n_0 ;
  wire \por_timer_count[0]_i_21__3_n_0 ;
  wire \por_timer_count[0]_i_22_n_0 ;
  wire \por_timer_count[0]_i_23_n_0 ;
  wire \por_timer_count[0]_i_24_n_0 ;
  wire \por_timer_count[0]_i_3_n_0 ;
  wire \por_timer_count[0]_i_4_n_0 ;
  wire \por_timer_count[0]_i_5_n_0 ;
  wire \por_timer_count[0]_i_6_n_0 ;
  wire \por_timer_count[0]_i_7_n_0 ;
  wire \por_timer_count[0]_i_8_n_0 ;
  wire \por_timer_count[0]_i_9_n_0 ;
  wire \por_timer_count[16]_i_10_n_0 ;
  wire \por_timer_count[16]_i_11_n_0 ;
  wire \por_timer_count[16]_i_12_n_0 ;
  wire \por_timer_count[16]_i_13_n_0 ;
  wire \por_timer_count[16]_i_14_n_0 ;
  wire \por_timer_count[16]_i_15_n_0 ;
  wire \por_timer_count[16]_i_16_n_0 ;
  wire \por_timer_count[16]_i_2_n_0 ;
  wire \por_timer_count[16]_i_3_n_0 ;
  wire \por_timer_count[16]_i_4_n_0 ;
  wire \por_timer_count[16]_i_5_n_0 ;
  wire \por_timer_count[16]_i_6_n_0 ;
  wire \por_timer_count[16]_i_7_n_0 ;
  wire \por_timer_count[16]_i_8_n_0 ;
  wire \por_timer_count[16]_i_9_n_0 ;
  wire \por_timer_count[8]_i_10_n_0 ;
  wire \por_timer_count[8]_i_11_n_0 ;
  wire \por_timer_count[8]_i_12_n_0 ;
  wire \por_timer_count[8]_i_13_n_0 ;
  wire \por_timer_count[8]_i_14_n_0 ;
  wire \por_timer_count[8]_i_15_n_0 ;
  wire \por_timer_count[8]_i_16_n_0 ;
  wire \por_timer_count[8]_i_17_n_0 ;
  wire \por_timer_count[8]_i_2_n_0 ;
  wire \por_timer_count[8]_i_3_n_0 ;
  wire \por_timer_count[8]_i_4_n_0 ;
  wire \por_timer_count[8]_i_5_n_0 ;
  wire \por_timer_count[8]_i_6_n_0 ;
  wire \por_timer_count[8]_i_7_n_0 ;
  wire \por_timer_count[8]_i_8_n_0 ;
  wire \por_timer_count[8]_i_9_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2_n_0 ;
  wire \por_timer_count_reg[0]_i_2_n_1 ;
  wire \por_timer_count_reg[0]_i_2_n_10 ;
  wire \por_timer_count_reg[0]_i_2_n_11 ;
  wire \por_timer_count_reg[0]_i_2_n_12 ;
  wire \por_timer_count_reg[0]_i_2_n_13 ;
  wire \por_timer_count_reg[0]_i_2_n_14 ;
  wire \por_timer_count_reg[0]_i_2_n_15 ;
  wire \por_timer_count_reg[0]_i_2_n_2 ;
  wire \por_timer_count_reg[0]_i_2_n_3 ;
  wire \por_timer_count_reg[0]_i_2_n_4 ;
  wire \por_timer_count_reg[0]_i_2_n_5 ;
  wire \por_timer_count_reg[0]_i_2_n_6 ;
  wire \por_timer_count_reg[0]_i_2_n_7 ;
  wire \por_timer_count_reg[0]_i_2_n_8 ;
  wire \por_timer_count_reg[0]_i_2_n_9 ;
  wire \por_timer_count_reg[16]_i_1_n_1 ;
  wire \por_timer_count_reg[16]_i_1_n_10 ;
  wire \por_timer_count_reg[16]_i_1_n_11 ;
  wire \por_timer_count_reg[16]_i_1_n_12 ;
  wire \por_timer_count_reg[16]_i_1_n_13 ;
  wire \por_timer_count_reg[16]_i_1_n_14 ;
  wire \por_timer_count_reg[16]_i_1_n_15 ;
  wire \por_timer_count_reg[16]_i_1_n_2 ;
  wire \por_timer_count_reg[16]_i_1_n_3 ;
  wire \por_timer_count_reg[16]_i_1_n_4 ;
  wire \por_timer_count_reg[16]_i_1_n_5 ;
  wire \por_timer_count_reg[16]_i_1_n_6 ;
  wire \por_timer_count_reg[16]_i_1_n_7 ;
  wire \por_timer_count_reg[16]_i_1_n_8 ;
  wire \por_timer_count_reg[16]_i_1_n_9 ;
  wire \por_timer_count_reg[8]_i_1_n_0 ;
  wire \por_timer_count_reg[8]_i_1_n_1 ;
  wire \por_timer_count_reg[8]_i_1_n_10 ;
  wire \por_timer_count_reg[8]_i_1_n_11 ;
  wire \por_timer_count_reg[8]_i_1_n_12 ;
  wire \por_timer_count_reg[8]_i_1_n_13 ;
  wire \por_timer_count_reg[8]_i_1_n_14 ;
  wire \por_timer_count_reg[8]_i_1_n_15 ;
  wire \por_timer_count_reg[8]_i_1_n_2 ;
  wire \por_timer_count_reg[8]_i_1_n_3 ;
  wire \por_timer_count_reg[8]_i_1_n_4 ;
  wire \por_timer_count_reg[8]_i_1_n_5 ;
  wire \por_timer_count_reg[8]_i_1_n_6 ;
  wire \por_timer_count_reg[8]_i_1_n_7 ;
  wire \por_timer_count_reg[8]_i_1_n_8 ;
  wire \por_timer_count_reg[8]_i_1_n_9 ;
  wire por_timer_start;
  wire por_timer_start_i_1_n_0;
  wire por_timer_start_reg_n_0;
  wire [22:0]por_timer_start_val;
  wire \por_timer_start_val[0]_i_1_n_0 ;
  wire \por_timer_start_val[10]_i_1_n_0 ;
  wire \por_timer_start_val[10]_i_3_n_0 ;
  wire \por_timer_start_val[11]_i_1_n_0 ;
  wire \por_timer_start_val[12]_i_1_n_0 ;
  wire \por_timer_start_val[12]_i_2_n_0 ;
  wire \por_timer_start_val[12]_i_3__0_n_0 ;
  wire \por_timer_start_val[13]_i_1_n_0 ;
  wire \por_timer_start_val[14]_i_1_n_0 ;
  wire \por_timer_start_val[15]_i_1_n_0 ;
  wire \por_timer_start_val[15]_i_2_n_0 ;
  wire \por_timer_start_val[15]_i_3_n_0 ;
  wire \por_timer_start_val[15]_i_4_n_0 ;
  wire \por_timer_start_val[15]_i_5_n_0 ;
  wire \por_timer_start_val[1]_i_1_n_0 ;
  wire \por_timer_start_val[22]_i_1__0_n_0 ;
  wire \por_timer_start_val[2]_i_1_n_0 ;
  wire \por_timer_start_val[2]_i_2_n_0 ;
  wire \por_timer_start_val[2]_i_3_n_0 ;
  wire \por_timer_start_val[3]_i_1_n_0 ;
  wire \por_timer_start_val[3]_i_2_n_0 ;
  wire \por_timer_start_val[4]_i_1_n_0 ;
  wire \por_timer_start_val[5]_i_1_n_0 ;
  wire \por_timer_start_val[5]_i_2__0_n_0 ;
  wire \por_timer_start_val[6]_i_1_n_0 ;
  wire \por_timer_start_val[7]_i_1_n_0 ;
  wire \por_timer_start_val[8]_i_1_n_0 ;
  wire \por_timer_start_val[9]_i_1_n_0 ;
  wire \por_timer_start_val[9]_i_2_n_0 ;
  wire [1:0]\por_timer_start_val_reg[11]_0 ;
  wire [15:0]\por_timer_start_val_reg[15]_0 ;
  wire power_ok_r;
  wire powerup_state_r;
  wire powerup_state_r_reg_0;
  wire [1:0]\rdata_reg[10]_0 ;
  wire \rdata_reg_n_0_[0] ;
  wire \rdata_reg_n_0_[1] ;
  wire \rdata_reg_n_0_[2] ;
  wire \rdata_reg_n_0_[3] ;
  wire \rdata_reg_n_0_[4] ;
  wire \rdata_reg_n_0_[5] ;
  wire \rdata_reg_n_0_[6] ;
  wire \rdata_reg_n_0_[7] ;
  wire \restart_fg[0]_i_1_n_0 ;
  wire \restart_fg[0]_i_2_n_0 ;
  wire \restart_fg[1]_i_1_n_0 ;
  wire \restart_fg[1]_i_2_n_0 ;
  wire \restart_fg[2]_i_1_n_0 ;
  wire \restart_fg[3]_i_1_n_0 ;
  wire \restart_fg[3]_i_2_n_0 ;
  wire \restart_fg[3]_i_3_n_0 ;
  wire \restart_fg[3]_i_4_n_0 ;
  wire \restart_fg[4]_i_1_n_0 ;
  wire \restart_fg[4]_i_2_n_0 ;
  wire \restart_fg[5]_i_1_n_0 ;
  wire \restart_fg[5]_i_2_n_0 ;
  wire \restart_fg[5]_i_3_n_0 ;
  wire \restart_fg[5]_i_4_n_0 ;
  wire \restart_fg[6]_i_1_n_0 ;
  wire \restart_fg[6]_i_2_n_0 ;
  wire \restart_fg[6]_i_3_n_0 ;
  wire \restart_fg[7]_i_1_n_0 ;
  wire \restart_fg[7]_i_2_n_0 ;
  wire \restart_fg[7]_i_3_n_0 ;
  wire \restart_fg[7]_i_4_n_0 ;
  wire \restart_fg[7]_i_5_n_0 ;
  wire \restart_fg[7]_i_6_n_0 ;
  wire \restart_fg[7]_i_7_n_0 ;
  wire \restart_fg[7]_i_8_n_0 ;
  wire \restart_fg[7]_i_9_n_0 ;
  wire \restart_fg_reg_n_0_[4] ;
  wire \restart_fg_reg_n_0_[5] ;
  wire \restart_fg_reg_n_0_[6] ;
  wire \restart_fg_reg_n_0_[7] ;
  wire s_axi_aclk;
  wire signal_lost_r;
  wire [0:0]\slice_enables_adc0_reg[3] ;
  wire sm_reset_pulse0;
  wire sm_reset_pulse_reg;
  wire sm_reset_r;
  wire status_gnt_r;
  wire status_sm_state;
  wire [2:1]status_sm_state__0;
  wire \status_timer_count[0]_i_10_n_0 ;
  wire \status_timer_count[0]_i_11_n_0 ;
  wire \status_timer_count[0]_i_12_n_0 ;
  wire \status_timer_count[0]_i_13_n_0 ;
  wire \status_timer_count[0]_i_14_n_0 ;
  wire \status_timer_count[0]_i_15_n_0 ;
  wire \status_timer_count[0]_i_16_n_0 ;
  wire \status_timer_count[0]_i_17_n_0 ;
  wire \status_timer_count[0]_i_18_n_0 ;
  wire \status_timer_count[0]_i_19_n_0 ;
  wire \status_timer_count[0]_i_1_n_0 ;
  wire \status_timer_count[0]_i_20_n_0 ;
  wire \status_timer_count[0]_i_21_n_0 ;
  wire \status_timer_count[0]_i_22_n_0 ;
  wire \status_timer_count[0]_i_23_n_0 ;
  wire \status_timer_count[0]_i_24_n_0 ;
  wire \status_timer_count[0]_i_3_n_0 ;
  wire \status_timer_count[0]_i_4_n_0 ;
  wire \status_timer_count[0]_i_5_n_0 ;
  wire \status_timer_count[0]_i_6_n_0 ;
  wire \status_timer_count[0]_i_7_n_0 ;
  wire \status_timer_count[0]_i_8_n_0 ;
  wire \status_timer_count[0]_i_9_n_0 ;
  wire \status_timer_count[16]_i_10_n_0 ;
  wire \status_timer_count[16]_i_11_n_0 ;
  wire \status_timer_count[16]_i_12_n_0 ;
  wire \status_timer_count[16]_i_13_n_0 ;
  wire \status_timer_count[16]_i_14_n_0 ;
  wire \status_timer_count[16]_i_15_n_0 ;
  wire \status_timer_count[16]_i_16_n_0 ;
  wire \status_timer_count[16]_i_2_n_0 ;
  wire \status_timer_count[16]_i_3_n_0 ;
  wire \status_timer_count[16]_i_4_n_0 ;
  wire \status_timer_count[16]_i_5_n_0 ;
  wire \status_timer_count[16]_i_6_n_0 ;
  wire \status_timer_count[16]_i_7_n_0 ;
  wire \status_timer_count[16]_i_8_n_0 ;
  wire \status_timer_count[16]_i_9_n_0 ;
  wire \status_timer_count[8]_i_10_n_0 ;
  wire \status_timer_count[8]_i_11_n_0 ;
  wire \status_timer_count[8]_i_12_n_0 ;
  wire \status_timer_count[8]_i_13_n_0 ;
  wire \status_timer_count[8]_i_14_n_0 ;
  wire \status_timer_count[8]_i_15_n_0 ;
  wire \status_timer_count[8]_i_16_n_0 ;
  wire \status_timer_count[8]_i_17_n_0 ;
  wire \status_timer_count[8]_i_2_n_0 ;
  wire \status_timer_count[8]_i_3_n_0 ;
  wire \status_timer_count[8]_i_4_n_0 ;
  wire \status_timer_count[8]_i_5_n_0 ;
  wire \status_timer_count[8]_i_6_n_0 ;
  wire \status_timer_count[8]_i_7_n_0 ;
  wire \status_timer_count[8]_i_8_n_0 ;
  wire \status_timer_count[8]_i_9_n_0 ;
  wire [23:0]status_timer_count_reg;
  wire \status_timer_count_reg[0]_i_2_n_0 ;
  wire \status_timer_count_reg[0]_i_2_n_1 ;
  wire \status_timer_count_reg[0]_i_2_n_10 ;
  wire \status_timer_count_reg[0]_i_2_n_11 ;
  wire \status_timer_count_reg[0]_i_2_n_12 ;
  wire \status_timer_count_reg[0]_i_2_n_13 ;
  wire \status_timer_count_reg[0]_i_2_n_14 ;
  wire \status_timer_count_reg[0]_i_2_n_15 ;
  wire \status_timer_count_reg[0]_i_2_n_2 ;
  wire \status_timer_count_reg[0]_i_2_n_3 ;
  wire \status_timer_count_reg[0]_i_2_n_4 ;
  wire \status_timer_count_reg[0]_i_2_n_5 ;
  wire \status_timer_count_reg[0]_i_2_n_6 ;
  wire \status_timer_count_reg[0]_i_2_n_7 ;
  wire \status_timer_count_reg[0]_i_2_n_8 ;
  wire \status_timer_count_reg[0]_i_2_n_9 ;
  wire \status_timer_count_reg[16]_i_1_n_1 ;
  wire \status_timer_count_reg[16]_i_1_n_10 ;
  wire \status_timer_count_reg[16]_i_1_n_11 ;
  wire \status_timer_count_reg[16]_i_1_n_12 ;
  wire \status_timer_count_reg[16]_i_1_n_13 ;
  wire \status_timer_count_reg[16]_i_1_n_14 ;
  wire \status_timer_count_reg[16]_i_1_n_15 ;
  wire \status_timer_count_reg[16]_i_1_n_2 ;
  wire \status_timer_count_reg[16]_i_1_n_3 ;
  wire \status_timer_count_reg[16]_i_1_n_4 ;
  wire \status_timer_count_reg[16]_i_1_n_5 ;
  wire \status_timer_count_reg[16]_i_1_n_6 ;
  wire \status_timer_count_reg[16]_i_1_n_7 ;
  wire \status_timer_count_reg[16]_i_1_n_8 ;
  wire \status_timer_count_reg[16]_i_1_n_9 ;
  wire \status_timer_count_reg[8]_i_1_n_0 ;
  wire \status_timer_count_reg[8]_i_1_n_1 ;
  wire \status_timer_count_reg[8]_i_1_n_10 ;
  wire \status_timer_count_reg[8]_i_1_n_11 ;
  wire \status_timer_count_reg[8]_i_1_n_12 ;
  wire \status_timer_count_reg[8]_i_1_n_13 ;
  wire \status_timer_count_reg[8]_i_1_n_14 ;
  wire \status_timer_count_reg[8]_i_1_n_15 ;
  wire \status_timer_count_reg[8]_i_1_n_2 ;
  wire \status_timer_count_reg[8]_i_1_n_3 ;
  wire \status_timer_count_reg[8]_i_1_n_4 ;
  wire \status_timer_count_reg[8]_i_1_n_5 ;
  wire \status_timer_count_reg[8]_i_1_n_6 ;
  wire \status_timer_count_reg[8]_i_1_n_7 ;
  wire \status_timer_count_reg[8]_i_1_n_8 ;
  wire \status_timer_count_reg[8]_i_1_n_9 ;
  wire tile_config_done;
  wire [0:0]trim_code;
  wire wait_event_i_10_n_0;
  wire wait_event_i_11_n_0;
  wire wait_event_i_1_n_0;
  wire wait_event_i_2_n_0;
  wire wait_event_i_3_n_0;
  wire wait_event_i_4_n_0;
  wire wait_event_i_5_n_0;
  wire wait_event_i_6_n_0;
  wire wait_event_i_7_n_0;
  wire wait_event_i_8_n_0;
  wire wait_event_i_9_n_0;
  wire wait_event_reg_0;
  wire wait_event_reg_n_0;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_status_timer_count_reg[16]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_por_sm_state[0]_i_1 
       (.I0(cleared_reg_n_0),
        .I1(signal_lost_r),
        .I2(\FSM_onehot_por_sm_state[3]_i_2_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\FSM_onehot_por_sm_state[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_por_sm_state[10]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I1(\FSM_onehot_por_sm_state[10]_i_2_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\FSM_onehot_por_sm_state[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \FSM_onehot_por_sm_state[10]_i_2 
       (.I0(mem_data_adc0[22]),
        .I1(mem_data_adc0[21]),
        .I2(mem_data_adc0[25]),
        .I3(mem_data_adc0[24]),
        .I4(\FSM_onehot_por_sm_state[8]_i_2_n_0 ),
        .O(\FSM_onehot_por_sm_state[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_por_sm_state[12]_i_1 
       (.I0(\FSM_onehot_por_sm_state[12]_i_2_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_por_sm_state[12]_i_3_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_por_sm_state[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \FSM_onehot_por_sm_state[12]_i_2 
       (.I0(mem_data_adc0[27]),
        .I1(mem_data_adc0[26]),
        .I2(\FSM_onehot_por_sm_state[13]_i_2_n_0 ),
        .I3(cleared_reg_n_0),
        .O(\FSM_onehot_por_sm_state[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_por_sm_state[12]_i_3 
       (.I0(cleared_reg_n_0),
        .I1(done_reg_0[1]),
        .I2(done_reg_0[0]),
        .I3(done_reg_0[2]),
        .I4(done_reg_0[3]),
        .O(\FSM_onehot_por_sm_state[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \FSM_onehot_por_sm_state[13]_i_1 
       (.I0(\FSM_onehot_por_sm_state[13]_i_2_n_0 ),
        .I1(cleared_reg_n_0),
        .I2(mem_data_adc0[26]),
        .I3(mem_data_adc0[27]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_por_sm_state[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \FSM_onehot_por_sm_state[13]_i_2 
       (.I0(mem_data_adc0[31]),
        .I1(done_reg_0[3]),
        .I2(mem_data_adc0[30]),
        .I3(done_reg_0[2]),
        .I4(\FSM_onehot_por_sm_state[13]_i_3_n_0 ),
        .O(\FSM_onehot_por_sm_state[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \FSM_onehot_por_sm_state[13]_i_3 
       (.I0(done_reg_0[1]),
        .I1(mem_data_adc0[29]),
        .I2(done_reg_0[0]),
        .I3(mem_data_adc0[28]),
        .O(\FSM_onehot_por_sm_state[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFEFEFEFEFEFE)) 
    \FSM_onehot_por_sm_state[14]_i_1 
       (.I0(\FSM_onehot_por_sm_state[14]_i_3_n_0 ),
        .I1(\FSM_onehot_por_sm_state[14]_i_4_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I3(tile_config_done),
        .I4(\FSM_onehot_por_sm_state_reg[0]_0 ),
        .I5(\FSM_onehot_por_sm_state[14]_i_5_n_0 ),
        .O(por_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_por_sm_state[14]_i_10 
       (.I0(por_timer_start),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_por_sm_state[14]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_por_sm_state[14]_i_11 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_por_sm_state[14]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \FSM_onehot_por_sm_state[14]_i_2 
       (.I0(por_timer_start),
        .I1(mem_data_adc0[25]),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[23]),
        .I4(\FSM_onehot_por_sm_state[14]_i_6_n_0 ),
        .O(\FSM_onehot_por_sm_state[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \FSM_onehot_por_sm_state[14]_i_3 
       (.I0(signal_lost_r),
        .I1(cleared_reg_n_0),
        .I2(adc0_sm_reset_i_0),
        .I3(done_i_2_n_0),
        .O(\FSM_onehot_por_sm_state[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEEEE)) 
    \FSM_onehot_por_sm_state[14]_i_4 
       (.I0(\FSM_onehot_por_sm_state[14]_i_7_n_0 ),
        .I1(fg_cal_en_i_3_n_0),
        .I2(por_gnt_r),
        .I3(adc0_por_gnt),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state[14]_i_8_n_0 ),
        .O(\FSM_onehot_por_sm_state[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_por_sm_state[14]_i_5 
       (.I0(done_reg_0[3]),
        .I1(done_reg_0[2]),
        .I2(done_reg_0[0]),
        .I3(done_reg_0[1]),
        .O(\FSM_onehot_por_sm_state[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \FSM_onehot_por_sm_state[14]_i_6 
       (.I0(\FSM_onehot_por_sm_state[14]_i_9_n_0 ),
        .I1(\restart_fg_reg_n_0_[4] ),
        .I2(\restart_fg_reg_n_0_[5] ),
        .I3(\restart_fg_reg_n_0_[7] ),
        .I4(\restart_fg_reg_n_0_[6] ),
        .I5(mem_data_adc0[6]),
        .O(\FSM_onehot_por_sm_state[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    \FSM_onehot_por_sm_state[14]_i_7 
       (.I0(adc0_drprdy_por),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I3(drprdy_por_r),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\FSM_onehot_por_sm_state[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_por_sm_state[14]_i_8 
       (.I0(\FSM_onehot_por_sm_state[14]_i_10_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_por_sm_state[14]_i_11_n_0 ),
        .O(\FSM_onehot_por_sm_state[14]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_por_sm_state[14]_i_9 
       (.I0(p_2_in[3]),
        .I1(p_2_in[2]),
        .I2(p_2_in[0]),
        .I3(p_2_in[1]),
        .O(\FSM_onehot_por_sm_state[14]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_por_sm_state[1]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I1(bg_cal_en_written_reg_2[2]),
        .I2(bg_cal_en_written_reg_2[1]),
        .I3(bg_cal_en_written_reg_2[3]),
        .I4(bg_cal_en_written_reg_2[0]),
        .O(\FSM_onehot_por_sm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F444444444)) 
    \FSM_onehot_por_sm_state[2]_i_1 
       (.I0(\FSM_onehot_por_sm_state[2]_i_2_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(cleared_reg_n_0),
        .I4(signal_lost_r),
        .I5(adc0_sm_reset_i_0),
        .O(\FSM_onehot_por_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_por_sm_state[2]_i_2 
       (.I0(bg_cal_en_written_reg_2[0]),
        .I1(bg_cal_en_written_reg_2[3]),
        .I2(bg_cal_en_written_reg_2[1]),
        .I3(bg_cal_en_written_reg_2[2]),
        .O(\FSM_onehot_por_sm_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \FSM_onehot_por_sm_state[3]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state[3]_i_2_n_0 ),
        .I2(\FSM_onehot_por_sm_state[3]_i_3_n_0 ),
        .I3(\FSM_onehot_por_sm_state[3]_i_4_n_0 ),
        .I4(\FSM_onehot_por_sm_state[3]_i_5__1_n_0 ),
        .I5(\FSM_onehot_por_sm_state[3]_i_6_n_0 ),
        .O(\FSM_onehot_por_sm_state[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4554555555554554)) 
    \FSM_onehot_por_sm_state[3]_i_2 
       (.I0(adc0_sm_reset_i_0),
        .I1(\FSM_onehot_por_sm_state[3]_i_7_n_0 ),
        .I2(bg_cal_en_written_reg_2[2]),
        .I3(mem_data_adc0[30]),
        .I4(bg_cal_en_written_reg_2[1]),
        .I5(mem_data_adc0[29]),
        .O(\FSM_onehot_por_sm_state[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_por_sm_state[3]_i_3 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I1(adc0_sm_reset_i_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .O(\FSM_onehot_por_sm_state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_por_sm_state[3]_i_4 
       (.I0(cleared_reg_n_0),
        .I1(signal_lost_r),
        .I2(adc0_sm_reset_i_0),
        .O(\FSM_onehot_por_sm_state[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_onehot_por_sm_state[3]_i_5__1 
       (.I0(cleared_reg_n_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I2(mem_data_adc0[27]),
        .I3(mem_data_adc0[26]),
        .O(\FSM_onehot_por_sm_state[3]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \FSM_onehot_por_sm_state[3]_i_6 
       (.I0(\FSM_onehot_por_sm_state[14]_i_6_n_0 ),
        .I1(por_timer_start),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[23]),
        .I4(mem_data_adc0[25]),
        .O(\FSM_onehot_por_sm_state[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \FSM_onehot_por_sm_state[3]_i_7 
       (.I0(bg_cal_en_written_reg_2[3]),
        .I1(mem_data_adc0[31]),
        .I2(bg_cal_en_written_reg_2[0]),
        .I3(mem_data_adc0[28]),
        .O(\FSM_onehot_por_sm_state[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_por_sm_state[4]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_por_sm_state[12]_i_3_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hD00D0000)) 
    \FSM_onehot_por_sm_state[5]_i_1 
       (.I0(cleared_reg_n_0),
        .I1(\FSM_onehot_por_sm_state[13]_i_2_n_0 ),
        .I2(mem_data_adc0[27]),
        .I3(mem_data_adc0[26]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_por_sm_state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \FSM_onehot_por_sm_state[8]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I1(\FSM_onehot_por_sm_state[8]_i_2_n_0 ),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[25]),
        .I4(mem_data_adc0[21]),
        .I5(mem_data_adc0[22]),
        .O(\FSM_onehot_por_sm_state[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \FSM_onehot_por_sm_state[8]_i_2 
       (.I0(mem_data_adc0[17]),
        .I1(mem_data_adc0[20]),
        .I2(mem_data_adc0[19]),
        .I3(mem_data_adc0[16]),
        .I4(mem_data_adc0[23]),
        .I5(mem_data_adc0[18]),
        .O(\FSM_onehot_por_sm_state[8]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[10]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[12] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[12]_i_1_n_0 ),
        .Q(signal_lost_r),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[13] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[13]_i_1_n_0 ),
        .Q(por_timer_start),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[14] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[14]_i_2_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[3]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[8]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_sequential_bgt_sm_state[4]_i_1 
       (.I0(adc0_reset_i),
        .I1(dest_out),
        .I2(adc0_sm_reset_i_0),
        .O(adc0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h5544444455454545)) 
    \FSM_sequential_fsm_cs[0]_i_3 
       (.I0(por_req_reg_0),
        .I1(adc_bgt_req),
        .I2(bank10_write),
        .I3(\FSM_sequential_fsm_cs[0]_i_2 [0]),
        .I4(\FSM_sequential_fsm_cs[0]_i_2 [1]),
        .I5(bank10_read),
        .O(por_req_reg_2));
  LUT6 #(
    .INIT(64'hFF00FF000000FFF1)) 
    \FSM_sequential_fsm_cs[1]_i_4 
       (.I0(adc0_status_req),
        .I1(por_req_reg_0),
        .I2(\FSM_sequential_fsm_cs[1]_i_2 ),
        .I3(drp_req_adc0),
        .I4(dummy_read_req),
        .I5(Q),
        .O(\pll_state_machine.status_req_reg_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \FSM_sequential_fsm_cs[2]_i_3 
       (.I0(por_req_reg_0),
        .I1(adc_bgt_req),
        .I2(adc0_status_req),
        .I3(adc0_dreq_mon),
        .I4(\FSM_sequential_fsm_cs_reg[2] ),
        .O(por_req_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_1__0 
       (.I0(bg_cal_en_written_reg_0),
        .I1(bg_cal_en_written_reg_1),
        .O(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFF700A200)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_2 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I1(status_sm_state__0[1]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4_n_0 ),
        .I3(status_sm_state__0[2]),
        .I4(adc0_drprdy_status),
        .I5(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_5_n_0 ),
        .O(status_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3 
       (.I0(status_sm_state__0[1]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(status_sm_state__0[2]),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4 
       (.I0(\status_timer_count[0]_i_3_n_0 ),
        .I1(status_timer_count_reg[1]),
        .I2(status_timer_count_reg[7]),
        .I3(status_timer_count_reg[6]),
        .I4(status_timer_count_reg[0]),
        .I5(\status_timer_count[0]_i_5_n_0 ),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4FF04F)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5 
       (.I0(status_gnt_r),
        .I1(adc0_status_gnt),
        .I2(status_sm_state__0[1]),
        .I3(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I4(adc0_tile_config_done),
        .I5(status_sm_state__0[2]),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(\FSM_sequential_pll_state_machine.status_sm_state[0]_i_1_n_0 ),
        .Q(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(\FSM_sequential_pll_state_machine.status_sm_state[1]_i_1_n_0 ),
        .Q(status_sm_state__0[1]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_3_n_0 ),
        .Q(status_sm_state__0[2]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h0DDDDDDDDDDDDDDD)) 
    \IP2Bus_Data[1]_i_29 
       (.I0(p_48_in),
        .I1(\IP2Bus_Data[1]_i_14 ),
        .I2(\IP2Bus_Data[1]_i_14_0 ),
        .I3(\adc0_status[3]_INST_0_i_1_n_0 ),
        .I4(cleared_r),
        .I5(mem_data_adc0[29]),
        .O(\adc0_end_stage_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \adc0_status[0]_INST_0 
       (.I0(\adc0_status[3]_INST_0_i_1_n_0 ),
        .I1(cleared_r),
        .I2(mem_data_adc0[28]),
        .O(adc0_status[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \adc0_status[1]_INST_0 
       (.I0(\adc0_status[3]_INST_0_i_1_n_0 ),
        .I1(cleared_r),
        .I2(mem_data_adc0[29]),
        .O(adc0_status[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \adc0_status[2]_INST_0 
       (.I0(\adc0_status[3]_INST_0_i_1_n_0 ),
        .I1(cleared_r),
        .I2(mem_data_adc0[30]),
        .O(adc0_status[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \adc0_status[3]_INST_0 
       (.I0(\adc0_status[3]_INST_0_i_1_n_0 ),
        .I1(cleared_r),
        .I2(mem_data_adc0[31]),
        .O(adc0_status[3]));
  LUT6 #(
    .INIT(64'hFFFFFEFEFFFFFEEE)) 
    \adc0_status[3]_INST_0_i_1 
       (.I0(drpen_por_i_1_n_0),
        .I1(\adc0_status[3]_INST_0_i_2_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .O(\adc0_status[3]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \adc0_status[3]_INST_0_i_2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(por_timer_start),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I4(signal_lost_r),
        .O(\adc0_status[3]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    adc0_status_0_falling_edge_seen_i_1
       (.I0(adc0_status_sync),
        .I1(adc0_status_0_r_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(adc0_status_0_falling_edge_seen_reg_n_0),
        .O(adc0_status_0_falling_edge_seen_i_1_n_0));
  FDRE adc0_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_status_0_falling_edge_seen_i_1_n_0),
        .Q(adc0_status_0_falling_edge_seen_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc0_status_0_r_i_1
       (.I0(adc0_status_sync),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .O(adc0_status_0_r));
  FDRE adc0_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_status_0_r),
        .Q(adc0_status_0_r_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    adc1_status_0_falling_edge_seen_i_1
       (.I0(adc1_status_sync),
        .I1(adc1_status_0_r_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(adc1_status_0_falling_edge_seen_reg_n_0),
        .O(adc1_status_0_falling_edge_seen_i_1_n_0));
  FDRE adc1_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_falling_edge_seen_i_1_n_0),
        .Q(adc1_status_0_falling_edge_seen_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc1_status_0_r_i_1
       (.I0(adc1_status_sync),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .O(adc1_status_0_r));
  FDRE adc1_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_r),
        .Q(adc1_status_0_r_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    adc2_status_0_falling_edge_seen_i_1
       (.I0(adc2_status_sync),
        .I1(adc2_status_0_r_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(adc2_status_0_falling_edge_seen_reg_n_0),
        .O(adc2_status_0_falling_edge_seen_i_1_n_0));
  FDRE adc2_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_status_0_falling_edge_seen_i_1_n_0),
        .Q(adc2_status_0_falling_edge_seen_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc2_status_0_r_i_1
       (.I0(adc2_status_sync),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .O(adc2_status_0_r));
  FDRE adc2_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_status_0_r),
        .Q(adc2_status_0_r_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    adc3_status_0_falling_edge_seen_i_1
       (.I0(adc3_status_sync),
        .I1(adc3_status_0_r_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(adc3_status_0_falling_edge_seen_reg_n_0),
        .O(adc3_status_0_falling_edge_seen_i_1_n_0));
  FDRE adc3_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_status_0_falling_edge_seen_i_1_n_0),
        .Q(adc3_status_0_falling_edge_seen_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc3_status_0_r_i_1
       (.I0(adc3_status_sync),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .O(adc3_status_0_r));
  FDRE adc3_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_status_0_r),
        .Q(adc3_status_0_r_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h80)) 
    bg_cal_en_i_1
       (.I0(mem_data_adc0[4]),
        .I1(por_timer_start),
        .I2(mem_data_adc0[5]),
        .O(bg_cal_en));
  FDRE bg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1_n_0),
        .D(bg_cal_en),
        .Q(bg_cal_en_reg_n_0),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    bg_cal_en_written_i_1
       (.I0(bg_cal_en_written_reg_2[3]),
        .I1(bg_cal_en_written_reg_2[1]),
        .I2(bg_cal_en_written_reg_2[2]),
        .I3(bg_cal_en_reg_n_0),
        .I4(wait_event_reg_n_0),
        .I5(adc0_bg_cal_en_written),
        .O(bg_cal_en_written_i_1_n_0));
  FDRE bg_cal_en_written_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bg_cal_en_written_i_1_n_0),
        .Q(adc0_bg_cal_en_written),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFF5555AABA0000)) 
    bgt_sm_start_i_1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I1(mem_data_adc0[25]),
        .I2(mem_data_adc0[23]),
        .I3(mem_data_adc0[24]),
        .I4(por_timer_start),
        .I5(bgt_sm_start_adc),
        .O(bgt_sm_start_i_1_n_0));
  FDRE bgt_sm_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_sm_start_i_1_n_0),
        .Q(bgt_sm_start_adc),
        .R(adc0_reset_i));
  FDRE cal_const_done_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_cal_done),
        .Q(cal_const_done_r),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h4444FF7F44440040)) 
    cal_const_start_i_1
       (.I0(cal_const_start_i_2_n_0),
        .I1(por_timer_start),
        .I2(mem_data_adc0[25]),
        .I3(cal_const_start_i_3_n_0),
        .I4(fg_cal_en_i_1_n_0),
        .I5(adc0_cal_start),
        .O(cal_const_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h1)) 
    cal_const_start_i_2
       (.I0(mem_data_adc0[23]),
        .I1(\FSM_onehot_por_sm_state[14]_i_6_n_0 ),
        .O(cal_const_start_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hB)) 
    cal_const_start_i_3
       (.I0(mem_data_adc0[24]),
        .I1(mem_data_adc0[23]),
        .O(cal_const_start_i_3_n_0));
  FDRE cal_const_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cal_const_start_i_1_n_0),
        .Q(adc0_cal_start),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \cal_enables[0]_i_1 
       (.I0(mem_data_adc0[0]),
        .I1(mem_data_adc0[6]),
        .I2(p_2_in[0]),
        .O(\cal_enables[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \cal_enables[1]_i_1__0 
       (.I0(mem_data_adc0[1]),
        .I1(mem_data_adc0[6]),
        .I2(p_2_in[1]),
        .O(\cal_enables[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \cal_enables[2]_i_1 
       (.I0(mem_data_adc0[2]),
        .I1(mem_data_adc0[6]),
        .I2(p_2_in[2]),
        .O(\cal_enables[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \cal_enables[3]_i_1 
       (.I0(\FSM_onehot_por_sm_state[14]_i_6_n_0 ),
        .I1(por_timer_start),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[23]),
        .I4(mem_data_adc0[25]),
        .O(\cal_enables[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \cal_enables[3]_i_2 
       (.I0(mem_data_adc0[3]),
        .I1(mem_data_adc0[6]),
        .I2(p_2_in[3]),
        .O(\cal_enables[3]_i_2_n_0 ));
  FDRE \cal_enables_reg[0] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1_n_0 ),
        .D(\cal_enables[0]_i_1_n_0 ),
        .Q(\cal_enables_reg_n_0_[0] ),
        .R(adc0_reset_i));
  FDRE \cal_enables_reg[1] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1_n_0 ),
        .D(\cal_enables[1]_i_1__0_n_0 ),
        .Q(\cal_enables_reg_n_0_[1] ),
        .R(adc0_reset_i));
  FDRE \cal_enables_reg[2] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1_n_0 ),
        .D(\cal_enables[2]_i_1_n_0 ),
        .Q(\cal_enables_reg_n_0_[2] ),
        .R(adc0_reset_i));
  FDRE \cal_enables_reg[3] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1_n_0 ),
        .D(\cal_enables[3]_i_2_n_0 ),
        .Q(\cal_enables_reg_n_0_[3] ),
        .R(adc0_reset_i));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36 cdc_adc0_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_status_sync),
        .src_clk(1'b0),
        .src_in(adc00_status));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37 cdc_adc1_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc1_status_sync),
        .src_clk(1'b0),
        .src_in(adc01_status));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38 cdc_adc2_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc2_status_sync),
        .src_clk(1'b0),
        .src_in(adc02_status));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39 cdc_adc3_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc3_status_sync),
        .src_clk(1'b0),
        .src_in(adc03_status));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    clear_interrupt_i_1__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state[3]_i_2_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I3(clear_interrupt_reg_n_0),
        .O(clear_interrupt_i_1__1_n_0));
  FDRE clear_interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clear_interrupt_i_1__1_n_0),
        .Q(clear_interrupt_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h46EE)) 
    cleared_i_1
       (.I0(cleared_reg_n_0),
        .I1(signal_lost_r),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(adc0_sm_reset_i_0),
        .O(cleared_i_1_n_0));
  FDRE cleared_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_reg_n_0),
        .Q(cleared_r),
        .R(adc0_reset_i));
  FDRE cleared_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_i_1_n_0),
        .Q(cleared_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1 
       (.I0(clock_en_count_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1 
       (.I0(clock_en_count_reg__0[0]),
        .I1(clock_en_count_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \clock_en_count[2]_i_1 
       (.I0(clock_en_count_reg__0[2]),
        .I1(clock_en_count_reg__0[1]),
        .I2(clock_en_count_reg__0[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1 
       (.I0(clock_en_count_reg__0[3]),
        .I1(clock_en_count_reg__0[0]),
        .I2(clock_en_count_reg__0[1]),
        .I3(clock_en_count_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1 
       (.I0(clock_en_count_reg__0[4]),
        .I1(clock_en_count_reg__0[2]),
        .I2(clock_en_count_reg__0[1]),
        .I3(clock_en_count_reg__0[0]),
        .I4(clock_en_count_reg__0[3]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \clock_en_count[5]_i_1 
       (.I0(adc0_reset_i),
        .I1(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2 
       (.I0(clock_en_count_reg__0[5]),
        .I1(clock_en_count_reg__0[3]),
        .I2(clock_en_count_reg__0[0]),
        .I3(clock_en_count_reg__0[1]),
        .I4(clock_en_count_reg__0[2]),
        .I5(clock_en_count_reg__0[4]),
        .O(p_0_in[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(clock_en_count_reg__0[0]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(clock_en_count_reg__0[1]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(clock_en_count_reg__0[2]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(clock_en_count_reg__0[3]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(clock_en_count_reg__0[4]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(clock_en_count_reg__0[5]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFDDD)) 
    clock_en_i_1
       (.I0(enable_clock_en_reg_n_0),
        .I1(adc0_reset_i),
        .I2(clock_en_i_2_n_0),
        .I3(clock_en_count_reg__0[5]),
        .O(clock_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    clock_en_i_2
       (.I0(clock_en_count_reg__0[4]),
        .I1(clock_en_count_reg__0[2]),
        .I2(clock_en_count_reg__0[1]),
        .I3(clock_en_count_reg__0[0]),
        .I4(clock_en_count_reg__0[3]),
        .O(clock_en_i_2_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  FDRE clocks_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clocks_ok_r_reg_0),
        .Q(clocks_ok_r),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h80888000)) 
    \const_operation[0]_i_1 
       (.I0(mem_data_adc0[24]),
        .I1(por_timer_start),
        .I2(p_2_in[0]),
        .I3(mem_data_adc0[6]),
        .I4(mem_data_adc0[0]),
        .O(\const_operation[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h80888000)) 
    \const_operation[1]_i_1 
       (.I0(mem_data_adc0[24]),
        .I1(por_timer_start),
        .I2(p_2_in[1]),
        .I3(mem_data_adc0[6]),
        .I4(mem_data_adc0[1]),
        .O(\const_operation[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h80888000)) 
    \const_operation[2]_i_1 
       (.I0(mem_data_adc0[24]),
        .I1(por_timer_start),
        .I2(p_2_in[2]),
        .I3(mem_data_adc0[6]),
        .I4(mem_data_adc0[2]),
        .O(\const_operation[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h80888000)) 
    \const_operation[3]_i_1 
       (.I0(mem_data_adc0[24]),
        .I1(por_timer_start),
        .I2(p_2_in[3]),
        .I3(mem_data_adc0[6]),
        .I4(mem_data_adc0[3]),
        .O(\const_operation[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \const_operation[4]_i_1 
       (.I0(mem_data_adc0[24]),
        .I1(por_timer_start),
        .I2(mem_data_adc0[6]),
        .I3(mem_data_adc0[4]),
        .O(\const_operation[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \const_operation[5]_i_1 
       (.I0(mem_data_adc0[5]),
        .I1(por_timer_start),
        .I2(mem_data_adc0[6]),
        .I3(mem_data_adc0[24]),
        .O(\const_operation[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \const_operation[7]_i_1 
       (.I0(mem_data_adc0[7]),
        .I1(por_timer_start),
        .I2(mem_data_adc0[6]),
        .I3(mem_data_adc0[24]),
        .O(\const_operation[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \const_operation[8]_i_1 
       (.I0(mem_data_adc0[8]),
        .I1(por_timer_start),
        .I2(mem_data_adc0[6]),
        .I3(mem_data_adc0[24]),
        .O(\const_operation[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C800000)) 
    \const_operation[9]_i_1 
       (.I0(\FSM_onehot_por_sm_state[14]_i_6_n_0 ),
        .I1(por_timer_start),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[23]),
        .I4(mem_data_adc0[25]),
        .I5(fg_cal_en_i_3_n_0),
        .O(\const_operation[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \const_operation[9]_i_2 
       (.I0(mem_data_adc0[9]),
        .I1(por_timer_start),
        .I2(mem_data_adc0[6]),
        .I3(mem_data_adc0[24]),
        .O(\const_operation[9]_i_2_n_0 ));
  FDRE \const_operation_reg[0] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[0]_i_1_n_0 ),
        .Q(adc0_operation[0]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[1] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[1]_i_1_n_0 ),
        .Q(adc0_operation[1]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[2] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[2]_i_1_n_0 ),
        .Q(adc0_operation[2]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[3] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[3]_i_1_n_0 ),
        .Q(adc0_operation[3]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[4] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[4]_i_1_n_0 ),
        .Q(\const_operation_reg[5]_0 [0]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[5] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[5]_i_1_n_0 ),
        .Q(\const_operation_reg[5]_0 [1]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[7] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[7]_i_1_n_0 ),
        .Q(adc0_operation[7]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[8] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[8]_i_1_n_0 ),
        .Q(adc0_operation[8]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[9] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[9]_i_2_n_0 ),
        .Q(adc0_operation[9]),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \data_stop_adc0[0]_i_1 
       (.I0(\slice_enables_adc0_reg[3] ),
        .I1(\const_operation_reg[5]_0 [1]),
        .I2(\const_operation_reg[5]_0 [0]),
        .O(\const_operation_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data_stop_adc0[2]_i_1 
       (.I0(\const_operation_reg[5]_0 [0]),
        .I1(\slice_enables_adc0_reg[3] ),
        .O(\const_operation_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \data_stop_adc0[3]_i_1 
       (.I0(\slice_enables_adc0_reg[3] ),
        .I1(\const_operation_reg[5]_0 [1]),
        .I2(\const_operation_reg[5]_0 [0]),
        .O(\const_operation_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_stop_adc0[4]_i_2 
       (.I0(\const_operation_reg[5]_0 [0]),
        .I1(\const_operation_reg[5]_0 [1]),
        .I2(\slice_enables_adc0_reg[3] ),
        .O(\const_operation_reg[4]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h20FF2000)) 
    done_i_1__0
       (.I0(done_i_2_n_0),
        .I1(adc0_sm_reset_i_0),
        .I2(cleared_reg_n_0),
        .I3(signal_lost_r),
        .I4(adc0_done_i_0),
        .O(done_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    done_i_2
       (.I0(done_reg_0[1]),
        .I1(done_reg_0[3]),
        .I2(done_reg_0[0]),
        .I3(wait_event_reg_0),
        .I4(done_reg_0[2]),
        .O(done_i_2_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__0_n_0),
        .Q(adc0_done_i_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[0]_i_1 
       (.I0(mem_data_adc0[16]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \drpaddr_por[10]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drpaddr_por[10]_i_2__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(mem_data_adc0[25]),
        .O(\drpaddr_por[10]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drpaddr_por[1]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(mem_data_adc0[17]),
        .O(\drpaddr_por[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[2]_i_1 
       (.I0(mem_data_adc0[18]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drpaddr_por[3]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(mem_data_adc0[19]),
        .O(\drpaddr_por[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[4]_i_1 
       (.I0(mem_data_adc0[20]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[5]_i_1 
       (.I0(mem_data_adc0[21]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drpaddr_por[6]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(mem_data_adc0[22]),
        .O(\drpaddr_por[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drpaddr_por[8]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(mem_data_adc0[23]),
        .O(\drpaddr_por[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[9]_i_1 
       (.I0(mem_data_adc0[24]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[9]_i_1_n_0 ));
  FDRE \drpaddr_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(\drpaddr_por[0]_i_1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [0]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(\drpaddr_por[10]_i_2__1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [9]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(\drpaddr_por[1]_i_1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [1]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(\drpaddr_por[2]_i_1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [2]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(\drpaddr_por[3]_i_1__0_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [3]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(\drpaddr_por[4]_i_1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [4]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(\drpaddr_por[5]_i_1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [5]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(\drpaddr_por[6]_i_1__0_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [6]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(\drpaddr_por[8]_i_1__0_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [7]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(\drpaddr_por[9]_i_1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [8]),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'h00F6FFFF)) 
    \drpdi_por[0]_i_1 
       (.I0(\rdata_reg_n_0_[0] ),
        .I1(mem_data_adc0[0]),
        .I2(\drpdi_por[0]_i_2_n_0 ),
        .I3(\drpdi_por[0]_i_3_n_0 ),
        .I4(\drpdi_por[0]_i_4_n_0 ),
        .O(\drpdi_por[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00280000)) 
    \drpdi_por[0]_i_2 
       (.I0(\drpdi_por[0]_i_5_n_0 ),
        .I1(mem_data_adc0[16]),
        .I2(mem_data_adc0[21]),
        .I3(mem_data_adc0[17]),
        .I4(\drpdi_por[0]_i_6_n_0 ),
        .O(\drpdi_por[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555575777777)) 
    \drpdi_por[0]_i_3 
       (.I0(\drpdi_por[15]_i_3_n_0 ),
        .I1(trim_code),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[28]),
        .I4(mem_data_adc0[30]),
        .I5(\mem_data_adc0_reg[16] ),
        .O(\drpdi_por[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDFDFFFDF)) 
    \drpdi_por[0]_i_4 
       (.I0(\drpdi_por[7]_i_2_n_0 ),
        .I1(\drpdi_por[10]_i_3_n_0 ),
        .I2(\rdata_reg_n_0_[0] ),
        .I3(mem_data_adc0[0]),
        .I4(\drpdi_por[4]_i_5_n_0 ),
        .O(\drpdi_por[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hBF00)) 
    \drpdi_por[0]_i_5 
       (.I0(mem_data_adc0[31]),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[30]),
        .I3(\mem_data_adc0_reg[20] ),
        .O(\drpdi_por[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \drpdi_por[0]_i_6 
       (.I0(mem_data_adc0[18]),
        .I1(mem_data_adc0[19]),
        .I2(mem_data_adc0[20]),
        .I3(mem_data_adc0[22]),
        .O(\drpdi_por[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF8A008A)) 
    \drpdi_por[10]_i_1__0 
       (.I0(\rdata_reg[10]_0 [1]),
        .I1(\drpdi_por[10]_i_2__0_n_0 ),
        .I2(mem_data_adc0[10]),
        .I3(\drpdi_por[10]_i_3_n_0 ),
        .I4(\drpdi_por[10]_i_4__0_n_0 ),
        .O(\drpdi_por[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hA8000000)) 
    \drpdi_por[10]_i_2__0 
       (.I0(\drpdi_por[7]_i_2_n_0 ),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[29]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[30]),
        .O(\drpdi_por[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \drpdi_por[10]_i_3 
       (.I0(cleared_reg_n_0),
        .I1(mem_data_adc0[26]),
        .I2(mem_data_adc0[27]),
        .O(\drpdi_por[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7D287D2800007D28)) 
    \drpdi_por[10]_i_4__0 
       (.I0(\drpdi_por[11]_i_2_n_0 ),
        .I1(\rdata_reg[10]_0 [1]),
        .I2(mem_data_adc0[10]),
        .I3(\drpdi_por_reg[10]_0 ),
        .I4(\mem_data_adc0_reg[31] ),
        .I5(\pll_state_machine.pll_on_reg_n_0 ),
        .O(\drpdi_por[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0DDFF00)) 
    \drpdi_por[11]_i_1__0 
       (.I0(mem_data_adc0[19]),
        .I1(\drpdi_por[11]_i_2_n_0 ),
        .I2(\drpdi_por[15]_i_2_n_0 ),
        .I3(p_1_in[3]),
        .I4(mem_data_adc0[11]),
        .I5(\drpdi_por[11]_i_3_n_0 ),
        .O(\drpdi_por[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \drpdi_por[11]_i_2 
       (.I0(mem_data_adc0[31]),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[30]),
        .I3(\mem_data_adc0_reg[20] ),
        .O(\drpdi_por[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5D005D5D)) 
    \drpdi_por[11]_i_3 
       (.I0(\drpdi_por[10]_i_3_n_0 ),
        .I1(\mem_data_adc0_reg[31] ),
        .I2(\pll_state_machine.pll_on_reg_n_0 ),
        .I3(\drpdi_por[15]_i_3_n_0 ),
        .I4(p_1_in[3]),
        .O(\drpdi_por[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \drpdi_por[11]_i_4 
       (.I0(\restart_fg[7]_i_5_n_0 ),
        .I1(\drpdi_por[11]_i_6_n_0 ),
        .I2(mem_data_adc0[20]),
        .I3(mem_data_adc0[22]),
        .I4(mem_data_adc0[18]),
        .I5(mem_data_adc0[21]),
        .O(\mem_data_adc0_reg[20] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drpdi_por[11]_i_5 
       (.I0(mem_data_adc0[30]),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[31]),
        .O(\mem_data_adc0_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \drpdi_por[11]_i_6 
       (.I0(mem_data_adc0[17]),
        .I1(mem_data_adc0[16]),
        .O(\drpdi_por[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAFC0)) 
    \drpdi_por[12]_i_1 
       (.I0(\drpdi_por[15]_i_2_n_0 ),
        .I1(\drpdi_por[15]_i_3_n_0 ),
        .I2(mem_data_adc0[12]),
        .I3(p_1_in[4]),
        .O(\drpdi_por[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAFC0)) 
    \drpdi_por[13]_i_1 
       (.I0(\drpdi_por[15]_i_2_n_0 ),
        .I1(\drpdi_por[15]_i_3_n_0 ),
        .I2(mem_data_adc0[13]),
        .I3(p_1_in[5]),
        .O(\drpdi_por[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAFC0)) 
    \drpdi_por[14]_i_1 
       (.I0(\drpdi_por[15]_i_2_n_0 ),
        .I1(\drpdi_por[15]_i_3_n_0 ),
        .I2(mem_data_adc0[14]),
        .I3(p_1_in[6]),
        .O(\drpdi_por[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAFC0)) 
    \drpdi_por[15]_i_1 
       (.I0(\drpdi_por[15]_i_2_n_0 ),
        .I1(\drpdi_por[15]_i_3_n_0 ),
        .I2(mem_data_adc0[15]),
        .I3(p_1_in[7]),
        .O(\drpdi_por[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF2F2F2F00202020)) 
    \drpdi_por[15]_i_2 
       (.I0(mem_data_adc0[19]),
        .I1(\drpdi_por[11]_i_2_n_0 ),
        .I2(cleared_reg_n_0),
        .I3(mem_data_adc0[26]),
        .I4(mem_data_adc0[27]),
        .I5(\drpdi_por[10]_i_2__0_n_0 ),
        .O(\drpdi_por[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h70007070)) 
    \drpdi_por[15]_i_3 
       (.I0(mem_data_adc0[27]),
        .I1(mem_data_adc0[26]),
        .I2(cleared_reg_n_0),
        .I3(\drpdi_por[11]_i_2_n_0 ),
        .I4(mem_data_adc0[19]),
        .O(\drpdi_por[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555FF7D)) 
    \drpdi_por[1]_i_1 
       (.I0(\drpdi_por[10]_i_3_n_0 ),
        .I1(\rdata_reg_n_0_[1] ),
        .I2(mem_data_adc0[1]),
        .I3(\drpdi_por[4]_i_2_n_0 ),
        .I4(\drpdi_por_reg[1]_0 ),
        .I5(\drpdi_por[1]_i_3__0_n_0 ),
        .O(\drpdi_por[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000075FFFFFFFFFF)) 
    \drpdi_por[1]_i_3__0 
       (.I0(\drpdi_por[7]_i_2_n_0 ),
        .I1(\drpdi_por[4]_i_5_n_0 ),
        .I2(mem_data_adc0[1]),
        .I3(\rdata_reg_n_0_[1] ),
        .I4(\drpdi_por[10]_i_3_n_0 ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpdi_por[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DDDD5DD5)) 
    \drpdi_por[2]_i_1 
       (.I0(\drpdi_por[10]_i_3_n_0 ),
        .I1(\drpdi_por_reg[2]_0 ),
        .I2(\rdata_reg_n_0_[2] ),
        .I3(mem_data_adc0[2]),
        .I4(\drpdi_por[4]_i_2_n_0 ),
        .I5(\drpdi_por[2]_i_3_n_0 ),
        .O(\drpdi_por[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000077F7FFFFFFFF)) 
    \drpdi_por[2]_i_3 
       (.I0(\drpdi_por[7]_i_2_n_0 ),
        .I1(\rdata_reg_n_0_[2] ),
        .I2(mem_data_adc0[2]),
        .I3(\drpdi_por[4]_i_5_n_0 ),
        .I4(\drpdi_por[10]_i_3_n_0 ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpdi_por[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555FF7D)) 
    \drpdi_por[3]_i_1 
       (.I0(\drpdi_por[10]_i_3_n_0 ),
        .I1(\rdata_reg_n_0_[3] ),
        .I2(mem_data_adc0[3]),
        .I3(\drpdi_por[4]_i_2_n_0 ),
        .I4(\drpdi_por_reg[3]_0 ),
        .I5(\drpdi_por[3]_i_3__0_n_0 ),
        .O(\drpdi_por[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000075FFFFFFFFFF)) 
    \drpdi_por[3]_i_3__0 
       (.I0(\drpdi_por[7]_i_2_n_0 ),
        .I1(\drpdi_por[4]_i_5_n_0 ),
        .I2(mem_data_adc0[3]),
        .I3(\rdata_reg_n_0_[3] ),
        .I4(\drpdi_por[10]_i_3_n_0 ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpdi_por[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555DFFD)) 
    \drpdi_por[4]_i_1 
       (.I0(\drpdi_por[10]_i_3_n_0 ),
        .I1(\drpdi_por[4]_i_2_n_0 ),
        .I2(mem_data_adc0[4]),
        .I3(\rdata_reg_n_0_[4] ),
        .I4(\drpdi_por_reg[4]_0 ),
        .I5(\drpdi_por[4]_i_4_n_0 ),
        .O(\drpdi_por[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000FF008F008F)) 
    \drpdi_por[4]_i_2 
       (.I0(mem_data_adc0[19]),
        .I1(mem_data_adc0[16]),
        .I2(mem_data_adc0[17]),
        .I3(\mem_data_adc0_reg[31] ),
        .I4(\mem_data_adc0_reg[16] ),
        .I5(\mem_data_adc0_reg[20] ),
        .O(\drpdi_por[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000075FFFFFFFFFF)) 
    \drpdi_por[4]_i_4 
       (.I0(\drpdi_por[7]_i_2_n_0 ),
        .I1(\drpdi_por[4]_i_5_n_0 ),
        .I2(mem_data_adc0[4]),
        .I3(\rdata_reg_n_0_[4] ),
        .I4(\drpdi_por[10]_i_3_n_0 ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpdi_por[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \drpdi_por[4]_i_5 
       (.I0(mem_data_adc0[30]),
        .I1(mem_data_adc0[31]),
        .I2(mem_data_adc0[29]),
        .I3(mem_data_adc0[28]),
        .O(\drpdi_por[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \drpdi_por[5]_i_1__0 
       (.I0(\drpdi_por[5]_i_2_n_0 ),
        .I1(\drpdi_por[7]_i_2_n_0 ),
        .I2(\drpdi_por[10]_i_3_n_0 ),
        .I3(\drpdi_por_reg[5]_0 ),
        .O(\drpdi_por[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5DDD5DDD5DDDDDDD)) 
    \drpdi_por[5]_i_2 
       (.I0(\rdata_reg_n_0_[5] ),
        .I1(mem_data_adc0[5]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[29]),
        .I5(mem_data_adc0[28]),
        .O(\drpdi_por[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drpdi_por[5]_i_4 
       (.I0(mem_data_adc0[5]),
        .I1(\rdata_reg_n_0_[5] ),
        .O(\mem_data_adc0_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \drpdi_por[5]_i_6 
       (.I0(mem_data_adc0[16]),
        .I1(mem_data_adc0[21]),
        .I2(mem_data_adc0[17]),
        .I3(\drpdi_por[0]_i_6_n_0 ),
        .O(\mem_data_adc0_reg[16] ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \drpdi_por[6]_i_1 
       (.I0(\drpdi_por[7]_i_2_n_0 ),
        .I1(\drpdi_por[10]_i_3_n_0 ),
        .I2(\rdata_reg_n_0_[6] ),
        .I3(\drpdi_por[6]_i_2_n_0 ),
        .I4(\drpdi_por[6]_i_3_n_0 ),
        .O(\drpdi_por[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h02AAAAAA)) 
    \drpdi_por[6]_i_2 
       (.I0(mem_data_adc0[6]),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[29]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[30]),
        .O(\drpdi_por[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF73737F7)) 
    \drpdi_por[6]_i_3 
       (.I0(\drpdi_por_reg[6]_0 ),
        .I1(\drpdi_por[10]_i_3_n_0 ),
        .I2(\drpdi_por[11]_i_2_n_0 ),
        .I3(\rdata_reg_n_0_[6] ),
        .I4(mem_data_adc0[6]),
        .O(\drpdi_por[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \drpdi_por[7]_i_1 
       (.I0(\drpdi_por[7]_i_2_n_0 ),
        .I1(\drpdi_por[10]_i_3_n_0 ),
        .I2(\rdata_reg_n_0_[7] ),
        .I3(\drpdi_por[7]_i_3_n_0 ),
        .I4(\drpdi_por[7]_i_4_n_0 ),
        .O(\drpdi_por[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \drpdi_por[7]_i_2 
       (.I0(mem_data_adc0[22]),
        .I1(mem_data_adc0[21]),
        .I2(mem_data_adc0[25]),
        .I3(mem_data_adc0[24]),
        .I4(\drpdi_por[7]_i_5_n_0 ),
        .O(\drpdi_por[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h02AAAAAA)) 
    \drpdi_por[7]_i_3 
       (.I0(mem_data_adc0[7]),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[29]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[30]),
        .O(\drpdi_por[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFD11D)) 
    \drpdi_por[7]_i_4 
       (.I0(\drpdi_por_reg[7]_0 ),
        .I1(\drpdi_por[11]_i_2_n_0 ),
        .I2(mem_data_adc0[7]),
        .I3(\rdata_reg_n_0_[7] ),
        .I4(\drpdi_por[8]_i_3__0_n_0 ),
        .O(\drpdi_por[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \drpdi_por[7]_i_5 
       (.I0(mem_data_adc0[20]),
        .I1(mem_data_adc0[17]),
        .I2(mem_data_adc0[16]),
        .I3(mem_data_adc0[19]),
        .I4(mem_data_adc0[23]),
        .I5(mem_data_adc0[18]),
        .O(\drpdi_por[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00D0FFFF)) 
    \drpdi_por[8]_i_1 
       (.I0(mem_data_adc0[8]),
        .I1(\drpdi_por[10]_i_2__0_n_0 ),
        .I2(p_1_in[0]),
        .I3(\drpdi_por[10]_i_3_n_0 ),
        .I4(\drpdi_por[8]_i_2_n_0 ),
        .O(\drpdi_por[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBBFFBBFFBBFAAAA)) 
    \drpdi_por[8]_i_2 
       (.I0(\drpdi_por[8]_i_3__0_n_0 ),
        .I1(\drpdi_por[11]_i_2_n_0 ),
        .I2(mem_data_adc0[8]),
        .I3(p_1_in[0]),
        .I4(\drpdi_por[8]_i_4_n_0 ),
        .I5(\drpdi_por_reg[8]_0 ),
        .O(\drpdi_por[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \drpdi_por[8]_i_3__0 
       (.I0(\pll_state_machine.pll_on_reg_n_0 ),
        .I1(mem_data_adc0[30]),
        .I2(mem_data_adc0[28]),
        .I3(mem_data_adc0[31]),
        .I4(\drpdi_por[10]_i_3_n_0 ),
        .O(\drpdi_por[8]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    \drpdi_por[8]_i_4 
       (.I0(\mem_data_adc0_reg[20] ),
        .I1(mem_data_adc0[17]),
        .I2(mem_data_adc0[16]),
        .I3(mem_data_adc0[19]),
        .O(\drpdi_por[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000060FF6FFF)) 
    \drpdi_por[9]_i_1 
       (.I0(\rdata_reg[10]_0 [0]),
        .I1(mem_data_adc0[9]),
        .I2(\drpdi_por[11]_i_2_n_0 ),
        .I3(\drpdi_por[10]_i_3_n_0 ),
        .I4(\drpdi_por_reg[9]_0 ),
        .I5(\drpdi_por[9]_i_3__0_n_0 ),
        .O(\drpdi_por[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0075FFFF)) 
    \drpdi_por[9]_i_3__0 
       (.I0(\rdata_reg[10]_0 [0]),
        .I1(\drpdi_por[10]_i_2__0_n_0 ),
        .I2(mem_data_adc0[9]),
        .I3(\drpdi_por[10]_i_3_n_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpdi_por[9]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \drpdi_por[9]_i_4__0 
       (.I0(mem_data_adc0[19]),
        .I1(mem_data_adc0[16]),
        .I2(mem_data_adc0[17]),
        .O(\mem_data_adc0_reg[19] ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[0]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[10]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[11]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[12]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[13]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[14]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[15]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[1]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[2]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[3]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[4]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[5]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[6]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[7]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[8]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[9]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I5(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .O(drpen_por_i_1_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1_n_0),
        .D(\drpaddr_por[10]_i_1_n_0 ),
        .Q(adc0_drpen_por),
        .R(adc0_reset_i));
  FDRE drprdy_por_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_drprdy_por),
        .Q(drprdy_por_r),
        .R(adc0_reset_i));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(adc0_drpwe_por),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    enable_clock_en_i_1
       (.I0(mem_data_adc0[25]),
        .I1(mem_data_adc0[23]),
        .I2(mem_data_adc0[24]),
        .I3(enable_clock_en_i_2_n_0),
        .I4(por_timer_start),
        .I5(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hEFBD)) 
    enable_clock_en_i_2
       (.I0(mem_data_adc0[29]),
        .I1(mem_data_adc0[31]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[28]),
        .O(enable_clock_en_i_2_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    fg_cal_en_i_1
       (.I0(fg_cal_en_i_3_n_0),
        .I1(por_timer_start),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[23]),
        .I4(mem_data_adc0[25]),
        .O(fg_cal_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h40)) 
    fg_cal_en_i_2
       (.I0(mem_data_adc0[4]),
        .I1(por_timer_start),
        .I2(mem_data_adc0[5]),
        .O(fg_cal_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    fg_cal_en_i_3
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I1(adc0_sm_reset_i_0),
        .I2(wait_event_reg_n_0),
        .O(fg_cal_en_i_3_n_0));
  FDRE fg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1_n_0),
        .D(fg_cal_en_i_2_n_0),
        .Q(fg_cal_en_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    interrupt_i_1
       (.I0(clear_interrupt_reg_n_0),
        .I1(interrupt0),
        .I2(adc0_sm_reset_i_0),
        .O(interrupt_i_1_n_0));
  LUT6 #(
    .INIT(64'hDDCCDDCCFFFCDDCC)) 
    interrupt_i_2
       (.I0(interrupt_i_3_n_0),
        .I1(interrupt_i_4_n_0),
        .I2(interrupt_i_5_n_0),
        .I3(mem_data_adc0[31]),
        .I4(clocks_ok_r),
        .I5(clocks_ok_r_reg_0),
        .O(interrupt0));
  LUT6 #(
    .INIT(64'hDF00DFDFDFDFDFDF)) 
    interrupt_i_3
       (.I0(pll_ok_r),
        .I1(adc0_pll_lock),
        .I2(\pll_state_machine.pll_on_reg_n_0 ),
        .I3(powerup_state_r_reg_0),
        .I4(powerup_state_r),
        .I5(interrupt_i_5_n_0),
        .O(interrupt_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    interrupt_i_4
       (.I0(mem_data_adc0[28]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[30]),
        .I4(power_ok_r),
        .I5(dest_out),
        .O(interrupt_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h80)) 
    interrupt_i_5
       (.I0(mem_data_adc0[30]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[28]),
        .O(interrupt_i_5_n_0));
  FDRE interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(interrupt_i_1_n_0),
        .Q(adc0_sm_reset_i_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h44445444)) 
    \mem_addr[0]_i_1 
       (.I0(\mem_addr_reg[6]_0 [0]),
        .I1(\mem_addr[1]_i_2__0_n_0 ),
        .I2(cleared_reg_n_0),
        .I3(signal_lost_r),
        .I4(adc0_sm_reset_i_0),
        .O(\mem_addr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08FFFF0808000008)) 
    \mem_addr[1]_i_1 
       (.I0(cleared_reg_n_0),
        .I1(signal_lost_r),
        .I2(adc0_sm_reset_i_0),
        .I3(\mem_addr_reg[6]_0 [1]),
        .I4(\mem_addr_reg[6]_0 [0]),
        .I5(\mem_addr[1]_i_2__0_n_0 ),
        .O(\mem_addr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \mem_addr[1]_i_2__0 
       (.I0(por_timer_start),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I4(adc0_sm_reset_i_0),
        .I5(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .O(\mem_addr[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h48F848F8FFFF48F8)) 
    \mem_addr[2]_i_1 
       (.I0(no_pll_restart_reg_n_0),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I2(\mem_addr[2]_i_2_n_0 ),
        .I3(\mem_addr[6]_i_7_n_0 ),
        .I4(\FSM_onehot_por_sm_state[3]_i_4_n_0 ),
        .I5(\mem_addr_reg[2]_0 ),
        .O(\mem_addr[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mem_addr[2]_i_2 
       (.I0(\mem_addr_reg[6]_0 [2]),
        .I1(\mem_addr_reg[6]_0 [0]),
        .I2(\mem_addr_reg[6]_0 [1]),
        .O(\mem_addr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF366C0000)) 
    \mem_addr[3]_i_1 
       (.I0(no_pll_restart_reg_n_0),
        .I1(\mem_addr_reg[6]_0 [3]),
        .I2(\mem_addr_reg[6]_0 [2]),
        .I3(\mem_addr_reg[3]_1 ),
        .I4(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I5(\mem_addr[3]_i_3_n_0 ),
        .O(\mem_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDCCCCCC714444444)) 
    \mem_addr[3]_i_3 
       (.I0(\mem_addr[6]_i_7_n_0 ),
        .I1(\mem_addr_reg[6]_0 [3]),
        .I2(\mem_addr_reg[6]_0 [1]),
        .I3(\mem_addr_reg[6]_0 [0]),
        .I4(\mem_addr_reg[6]_0 [2]),
        .I5(\FSM_onehot_por_sm_state[3]_i_4_n_0 ),
        .O(\mem_addr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFABABABABABFFAB)) 
    \mem_addr[4]_i_1 
       (.I0(\mem_addr[4]_i_2_n_0 ),
        .I1(\mem_addr[6]_i_7_n_0 ),
        .I2(\mem_addr[4]_i_3_n_0 ),
        .I3(\FSM_onehot_por_sm_state[3]_i_4_n_0 ),
        .I4(\mem_addr[4]_i_4_n_0 ),
        .I5(\mem_addr_reg[6]_0 [4]),
        .O(\mem_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h02AAA8002AAA8000)) 
    \mem_addr[4]_i_2 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I1(\mem_addr_reg[6]_0 [2]),
        .I2(\mem_addr_reg[3]_1 ),
        .I3(\mem_addr_reg[6]_0 [3]),
        .I4(\mem_addr_reg[6]_0 [4]),
        .I5(no_pll_restart_reg_n_0),
        .O(\mem_addr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \mem_addr[4]_i_3 
       (.I0(\mem_addr_reg[6]_0 [4]),
        .I1(\mem_addr_reg[6]_0 [3]),
        .I2(\mem_addr_reg[6]_0 [1]),
        .I3(\mem_addr_reg[6]_0 [0]),
        .I4(\mem_addr_reg[6]_0 [2]),
        .O(\mem_addr[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_addr[4]_i_4 
       (.I0(\mem_addr_reg[6]_0 [3]),
        .I1(\mem_addr_reg[6]_0 [1]),
        .I2(\mem_addr_reg[6]_0 [0]),
        .I3(\mem_addr_reg[6]_0 [2]),
        .O(\mem_addr[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF404070FF)) 
    \mem_addr[5]_i_1 
       (.I0(\mem_addr[5]_i_2__0_n_0 ),
        .I1(no_pll_restart_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I3(\mem_addr[6]_i_7_n_0 ),
        .I4(\mem_addr[5]_i_3__0_n_0 ),
        .I5(\mem_addr[5]_i_4_n_0 ),
        .O(\mem_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA999555555555555)) 
    \mem_addr[5]_i_2__0 
       (.I0(\mem_addr_reg[6]_0 [5]),
        .I1(\mem_addr_reg[6]_0 [2]),
        .I2(\mem_addr_reg[6]_0 [0]),
        .I3(\mem_addr_reg[6]_0 [1]),
        .I4(\mem_addr_reg[6]_0 [3]),
        .I5(\mem_addr_reg[6]_0 [4]),
        .O(\mem_addr[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \mem_addr[5]_i_3__0 
       (.I0(\mem_addr_reg[6]_0 [5]),
        .I1(\mem_addr_reg[6]_0 [2]),
        .I2(\mem_addr_reg[6]_0 [0]),
        .I3(\mem_addr_reg[6]_0 [1]),
        .I4(\mem_addr_reg[6]_0 [3]),
        .I5(\mem_addr_reg[6]_0 [4]),
        .O(\mem_addr[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \mem_addr[5]_i_4 
       (.I0(\FSM_onehot_por_sm_state[3]_i_4_n_0 ),
        .I1(\mem_addr_reg[6]_0 [4]),
        .I2(\mem_addr_reg[6]_0 [2]),
        .I3(\mem_addr_reg[5]_0 ),
        .I4(\mem_addr_reg[6]_0 [3]),
        .I5(\mem_addr_reg[6]_0 [5]),
        .O(\mem_addr[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_addr[6]_i_1 
       (.I0(\mem_addr[6]_i_3_n_0 ),
        .I1(\FSM_onehot_por_sm_state[3]_i_6_n_0 ),
        .I2(fg_cal_en_i_3_n_0),
        .I3(\mem_addr_reg[6]_2 ),
        .I4(\FSM_onehot_por_sm_state[3]_i_5__1_n_0 ),
        .I5(\FSM_onehot_por_sm_state[14]_i_3_n_0 ),
        .O(\mem_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB080FF80)) 
    \mem_addr[6]_i_2 
       (.I0(\mem_addr[6]_i_5_n_0 ),
        .I1(no_pll_restart_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I3(\mem_addr[6]_i_6_n_0 ),
        .I4(\mem_addr[6]_i_7_n_0 ),
        .I5(\mem_addr[6]_i_8_n_0 ),
        .O(\mem_addr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[6]_i_3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state[3]_i_2_n_0 ),
        .O(\mem_addr[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA6AAA6AAAAAAA)) 
    \mem_addr[6]_i_5 
       (.I0(\mem_addr_reg[6]_0 [6]),
        .I1(\mem_addr_reg[6]_0 [5]),
        .I2(\mem_addr_reg[6]_0 [4]),
        .I3(\mem_addr_reg[6]_0 [3]),
        .I4(\mem_addr_reg[3]_1 ),
        .I5(\mem_addr_reg[6]_0 [2]),
        .O(\mem_addr[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mem_addr[6]_i_6 
       (.I0(\mem_addr_reg[6]_0 [6]),
        .I1(\mem_addr_reg[6]_0 [5]),
        .I2(\mem_addr_reg[6]_0 [4]),
        .I3(\mem_addr_reg[6]_0 [3]),
        .I4(\mem_addr_reg[3]_1 ),
        .I5(\mem_addr_reg[6]_0 [2]),
        .O(\mem_addr[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000000B)) 
    \mem_addr[6]_i_7 
       (.I0(adc0_sm_reset_i_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I2(por_timer_start),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\mem_addr[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \mem_addr[6]_i_8 
       (.I0(\mem_addr_reg[6]_0 [3]),
        .I1(\mem_addr_reg[6]_1 ),
        .I2(\mem_addr_reg[6]_0 [4]),
        .I3(\mem_addr_reg[6]_0 [5]),
        .I4(\mem_addr_reg[6]_0 [6]),
        .I5(\FSM_onehot_por_sm_state[3]_i_4_n_0 ),
        .O(\mem_addr[6]_i_8_n_0 ));
  FDRE \mem_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[6]_i_1_n_0 ),
        .D(\mem_addr[0]_i_1_n_0 ),
        .Q(\mem_addr_reg[6]_0 [0]),
        .R(adc0_reset_i));
  FDRE \mem_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[6]_i_1_n_0 ),
        .D(\mem_addr[1]_i_1_n_0 ),
        .Q(\mem_addr_reg[6]_0 [1]),
        .R(adc0_reset_i));
  FDRE \mem_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[6]_i_1_n_0 ),
        .D(\mem_addr[2]_i_1_n_0 ),
        .Q(\mem_addr_reg[6]_0 [2]),
        .R(adc0_reset_i));
  FDRE \mem_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[6]_i_1_n_0 ),
        .D(\mem_addr[3]_i_1_n_0 ),
        .Q(\mem_addr_reg[6]_0 [3]),
        .R(adc0_reset_i));
  FDRE \mem_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[6]_i_1_n_0 ),
        .D(\mem_addr[4]_i_1_n_0 ),
        .Q(\mem_addr_reg[6]_0 [4]),
        .R(adc0_reset_i));
  FDRE \mem_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[6]_i_1_n_0 ),
        .D(\mem_addr[5]_i_1_n_0 ),
        .Q(\mem_addr_reg[6]_0 [5]),
        .R(adc0_reset_i));
  FDRE \mem_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[6]_i_1_n_0 ),
        .D(\mem_addr[6]_i_2_n_0 ),
        .Q(\mem_addr_reg[6]_0 [6]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h000000000001A080)) 
    \mem_data_adc0[10]_i_1 
       (.I0(\mem_addr_reg[6]_0 [1]),
        .I1(\mem_addr_reg[6]_0 [0]),
        .I2(\mem_addr_reg[6]_0 [2]),
        .I3(\mem_addr_reg[6]_0 [3]),
        .I4(\mem_addr_reg[6]_0 [4]),
        .I5(\mem_addr_reg[6]_0 [5]),
        .O(\mem_addr_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000800180)) 
    \mem_data_adc0[13]_i_1 
       (.I0(\mem_addr_reg[6]_0 [1]),
        .I1(\mem_addr_reg[6]_0 [2]),
        .I2(\mem_addr_reg[6]_0 [3]),
        .I3(\mem_addr_reg[6]_0 [4]),
        .I4(\mem_addr_reg[6]_0 [0]),
        .I5(\mem_addr_reg[6]_0 [5]),
        .O(\mem_addr_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000000040500000)) 
    \mem_data_adc0[14]_i_1 
       (.I0(\mem_addr_reg[6]_0 [4]),
        .I1(\mem_addr_reg[6]_0 [3]),
        .I2(\mem_addr_reg[6]_0 [2]),
        .I3(\mem_addr_reg[6]_0 [0]),
        .I4(\mem_addr_reg[6]_0 [1]),
        .I5(\mem_addr_reg[6]_0 [5]),
        .O(\mem_addr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h000000000110C024)) 
    \mem_data_adc0[15]_i_1 
       (.I0(\mem_addr_reg[6]_0 [0]),
        .I1(\mem_addr_reg[6]_0 [1]),
        .I2(\mem_addr_reg[6]_0 [2]),
        .I3(\mem_addr_reg[6]_0 [3]),
        .I4(\mem_addr_reg[6]_0 [4]),
        .I5(\mem_addr_reg[6]_0 [5]),
        .O(\mem_addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000111)) 
    \mem_data_adc0[28]_i_2 
       (.I0(\mem_addr_reg[6]_0 [4]),
        .I1(\mem_addr_reg[6]_0 [2]),
        .I2(\mem_addr_reg[6]_0 [0]),
        .I3(\mem_addr_reg[6]_0 [1]),
        .I4(\mem_addr_reg[6]_0 [3]),
        .I5(\mem_addr_reg[6]_0 [5]),
        .O(\mem_addr_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000000404000)) 
    \mem_data_adc0[8]_i_2 
       (.I0(\mem_addr_reg[6]_0 [3]),
        .I1(\mem_addr_reg[6]_0 [2]),
        .I2(\mem_addr_reg[6]_0 [0]),
        .I3(\mem_addr_reg[6]_0 [1]),
        .I4(\mem_addr_reg[6]_0 [4]),
        .I5(\mem_addr_reg[6]_0 [5]),
        .O(\mem_addr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h000000000008A080)) 
    \mem_data_adc0[9]_i_1 
       (.I0(\mem_addr_reg[6]_0 [1]),
        .I1(\mem_addr_reg[6]_0 [0]),
        .I2(\mem_addr_reg[6]_0 [2]),
        .I3(\mem_addr_reg[6]_0 [3]),
        .I4(\mem_addr_reg[6]_0 [4]),
        .I5(\mem_addr_reg[6]_0 [5]),
        .O(\mem_addr_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mu_adc0[1]_i_1 
       (.I0(adc0_operation[7]),
        .I1(\slice_enables_adc0_reg[3] ),
        .O(\const_operation_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mu_adc0[2]_i_1 
       (.I0(adc0_operation[8]),
        .I1(\slice_enables_adc0_reg[3] ),
        .O(\const_operation_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mu_adc0[3]_i_2 
       (.I0(adc0_operation[9]),
        .I1(\slice_enables_adc0_reg[3] ),
        .O(\const_operation_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h808080FF80808000)) 
    no_pll_restart_i_1
       (.I0(no_pll_restart_i_2_n_0),
        .I1(cleared_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I3(no_pll_restart_i_3_n_0),
        .I4(no_pll_restart_i_4_n_0),
        .I5(no_pll_restart_reg_n_0),
        .O(no_pll_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    no_pll_restart_i_2
       (.I0(\rdata_reg_n_0_[0] ),
        .I1(\rdata_reg_n_0_[3] ),
        .I2(\rdata_reg_n_0_[2] ),
        .I3(\rdata_reg_n_0_[4] ),
        .I4(\rdata_reg_n_0_[1] ),
        .O(no_pll_restart_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    no_pll_restart_i_3
       (.I0(mem_data_adc0[16]),
        .I1(mem_data_adc0[18]),
        .I2(mem_data_adc0[21]),
        .I3(mem_data_adc0[22]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(no_pll_restart_i_5_n_0),
        .O(no_pll_restart_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFE0E0E0E0E0E0E0)) 
    no_pll_restart_i_4
       (.I0(wait_event_reg_n_0),
        .I1(adc0_sm_reset_i_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(no_pll_restart_reg_n_0),
        .I4(adc0_drprdy_por),
        .I5(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .O(no_pll_restart_i_4_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    no_pll_restart_i_5
       (.I0(mem_data_adc0[17]),
        .I1(mem_data_adc0[20]),
        .I2(mem_data_adc0[19]),
        .I3(mem_data_adc0[23]),
        .I4(mem_data_adc0[25]),
        .I5(mem_data_adc0[24]),
        .O(no_pll_restart_i_5_n_0));
  FDRE no_pll_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(no_pll_restart_i_1_n_0),
        .Q(no_pll_restart_reg_n_0),
        .R(adc0_reset_i));
  LUT2 #(
    .INIT(4'hB)) 
    pll_ok_r_i_1
       (.I0(adc0_pll_lock),
        .I1(\pll_state_machine.pll_on_reg_n_0 ),
        .O(pll_ok));
  FDRE pll_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pll_ok),
        .Q(pll_ok_r),
        .R(adc0_reset_i));
  LUT3 #(
    .INIT(8'h60)) 
    \pll_state_machine.drpaddr_status[10]_i_1 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(\pll_state_machine.drpaddr_status[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pll_state_machine.drpaddr_status[5]_i_1 
       (.I0(status_sm_state__0[2]),
        .O(\pll_state_machine.drpaddr_status[5]_i_1_n_0 ));
  FDRE \pll_state_machine.drpaddr_status_reg[10] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1_n_0 ),
        .D(1'b1),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [2]),
        .R(adc0_reset_i));
  FDRE \pll_state_machine.drpaddr_status_reg[5] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1_n_0 ),
        .D(\pll_state_machine.drpaddr_status[5]_i_1_n_0 ),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [0]),
        .R(adc0_reset_i));
  FDRE \pll_state_machine.drpaddr_status_reg[6] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1_n_0 ),
        .D(status_sm_state__0[2]),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [1]),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'hF260)) 
    \pll_state_machine.drpen_status_i_1 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I3(adc0_drpen_status),
        .O(\pll_state_machine.drpen_status_i_1_n_0 ));
  FDRE \pll_state_machine.drpen_status_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.drpen_status_i_1_n_0 ),
        .Q(adc0_drpen_status),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \pll_state_machine.pll_on_i_1 
       (.I0(adc0_do_mon[0]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(adc0_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(status_sm_state__0[1]),
        .I5(\pll_state_machine.pll_on_reg_n_0 ),
        .O(\pll_state_machine.pll_on_i_1_n_0 ));
  FDRE \pll_state_machine.pll_on_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.pll_on_i_1_n_0 ),
        .Q(\pll_state_machine.pll_on_reg_n_0 ),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'hBFEE0044)) 
    \pll_state_machine.status_req_i_1 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I1(status_sm_state__0[1]),
        .I2(adc0_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(adc0_status_req),
        .O(\pll_state_machine.status_req_i_1_n_0 ));
  FDRE \pll_state_machine.status_req_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.status_req_i_1_n_0 ),
        .Q(adc0_status_req),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'h77FF2000)) 
    \pll_state_machine.status_timer_start_i_1 
       (.I0(status_sm_state__0[1]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(adc0_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\pll_state_machine.status_timer_start_i_1_n_0 ));
  FDRE \pll_state_machine.status_timer_start_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.status_timer_start_i_1_n_0 ),
        .Q(\pll_state_machine.status_timer_start_reg_n_0 ),
        .R(adc0_reset_i));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_por_gnt),
        .Q(por_gnt_r),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I2(adc0_drprdy_por),
        .I3(por_req_reg_0),
        .O(por_req_i_1_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1_n_0),
        .Q(por_req_reg_0),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \por_timer_count[0]_i_1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3_n_0 ),
        .I2(\por_timer_count[0]_i_4_n_0 ),
        .I3(\por_timer_count[0]_i_5_n_0 ),
        .I4(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_10 
       (.I0(por_timer_start_val[3]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[3]),
        .O(\por_timer_count[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_11 
       (.I0(por_timer_start_val[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_12 
       (.I0(por_timer_start_val[1]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_13 
       (.I0(por_timer_start_val[0]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_14 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_start_val[7]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_15 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_val[6]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_16 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_val[5]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_17 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_val[4]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_18 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_val[3]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_19 
       (.I0(por_timer_count_reg[2]),
        .I1(por_timer_start_val[2]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_20 
       (.I0(por_timer_count_reg[1]),
        .I1(por_timer_start_val[1]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_21__3 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_start_val[0]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_21__3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \por_timer_count[0]_i_22 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_count_reg[9]),
        .I2(por_timer_count_reg[11]),
        .I3(por_timer_count_reg[8]),
        .O(\por_timer_count[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_count_reg[4]),
        .I2(por_timer_count_reg[6]),
        .I3(por_timer_count_reg[5]),
        .O(\por_timer_count[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_count_reg[17]),
        .I2(por_timer_count_reg[19]),
        .I3(por_timer_count_reg[16]),
        .O(\por_timer_count[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \por_timer_count[0]_i_3 
       (.I0(\por_timer_count[0]_i_22_n_0 ),
        .I1(por_timer_count_reg[14]),
        .I2(por_timer_count_reg[15]),
        .I3(por_timer_count_reg[12]),
        .I4(por_timer_count_reg[13]),
        .O(\por_timer_count[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \por_timer_count[0]_i_4 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_count_reg[1]),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_count_reg[3]),
        .I4(\por_timer_count[0]_i_23_n_0 ),
        .O(\por_timer_count[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_5 
       (.I0(\por_timer_count[0]_i_24_n_0 ),
        .I1(por_timer_count_reg[22]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[20]),
        .I4(por_timer_count_reg[21]),
        .O(\por_timer_count[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_6 
       (.I0(por_timer_start_val[7]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_7 
       (.I0(por_timer_start_val[6]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[6]),
        .O(\por_timer_count[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_8 
       (.I0(por_timer_start_val[5]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[5]),
        .O(\por_timer_count[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_9 
       (.I0(por_timer_start_val[4]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_10 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_val[22]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_11 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_val[21]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_12 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_val[20]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_13 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_val[19]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_14 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_val[18]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_15 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_val[17]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_16 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_val[16]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_2 
       (.I0(por_timer_start_val[22]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[22]),
        .O(\por_timer_count[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_3 
       (.I0(por_timer_start_val[21]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[21]),
        .O(\por_timer_count[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_4 
       (.I0(por_timer_start_val[20]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[20]),
        .O(\por_timer_count[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_5 
       (.I0(por_timer_start_val[19]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[19]),
        .O(\por_timer_count[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_6 
       (.I0(por_timer_start_val[18]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[18]),
        .O(\por_timer_count[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_7 
       (.I0(por_timer_start_val[17]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[17]),
        .O(\por_timer_count[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_8 
       (.I0(por_timer_start_val[16]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[16]),
        .O(\por_timer_count[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_10 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_start_val[15]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_11 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_val[14]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_12 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_val[13]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_13 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_start_val[12]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_14 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_start_val[11]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_15 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_val[10]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_16 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_val[9]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_17 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_val[8]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_2 
       (.I0(por_timer_start_val[15]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_3 
       (.I0(por_timer_start_val[14]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[14]),
        .O(\por_timer_count[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_4 
       (.I0(por_timer_start_val[13]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[13]),
        .O(\por_timer_count[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_5 
       (.I0(por_timer_start_val[12]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_6 
       (.I0(por_timer_start_val[11]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_7 
       (.I0(por_timer_start_val[10]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[10]),
        .O(\por_timer_count[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_8 
       (.I0(por_timer_start_val[9]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[9]),
        .O(\por_timer_count[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_9 
       (.I0(por_timer_start_val[8]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[8]),
        .O(\por_timer_count[8]_i_9_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(adc0_reset_i));
  CARRY8 \por_timer_count_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2_n_0 ,\por_timer_count_reg[0]_i_2_n_1 ,\por_timer_count_reg[0]_i_2_n_2 ,\por_timer_count_reg[0]_i_2_n_3 ,\por_timer_count_reg[0]_i_2_n_4 ,\por_timer_count_reg[0]_i_2_n_5 ,\por_timer_count_reg[0]_i_2_n_6 ,\por_timer_count_reg[0]_i_2_n_7 }),
        .DI({\por_timer_count[0]_i_6_n_0 ,\por_timer_count[0]_i_7_n_0 ,\por_timer_count[0]_i_8_n_0 ,\por_timer_count[0]_i_9_n_0 ,\por_timer_count[0]_i_10_n_0 ,\por_timer_count[0]_i_11_n_0 ,\por_timer_count[0]_i_12_n_0 ,\por_timer_count[0]_i_13_n_0 }),
        .O({\por_timer_count_reg[0]_i_2_n_8 ,\por_timer_count_reg[0]_i_2_n_9 ,\por_timer_count_reg[0]_i_2_n_10 ,\por_timer_count_reg[0]_i_2_n_11 ,\por_timer_count_reg[0]_i_2_n_12 ,\por_timer_count_reg[0]_i_2_n_13 ,\por_timer_count_reg[0]_i_2_n_14 ,\por_timer_count_reg[0]_i_2_n_15 }),
        .S({\por_timer_count[0]_i_14_n_0 ,\por_timer_count[0]_i_15_n_0 ,\por_timer_count[0]_i_16_n_0 ,\por_timer_count[0]_i_17_n_0 ,\por_timer_count[0]_i_18_n_0 ,\por_timer_count[0]_i_19_n_0 ,\por_timer_count[0]_i_20_n_0 ,\por_timer_count[0]_i_21__3_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(adc0_reset_i));
  CARRY8 \por_timer_count_reg[16]_i_1 
       (.CI(\por_timer_count_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1_n_1 ,\por_timer_count_reg[16]_i_1_n_2 ,\por_timer_count_reg[16]_i_1_n_3 ,\por_timer_count_reg[16]_i_1_n_4 ,\por_timer_count_reg[16]_i_1_n_5 ,\por_timer_count_reg[16]_i_1_n_6 ,\por_timer_count_reg[16]_i_1_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2_n_0 ,\por_timer_count[16]_i_3_n_0 ,\por_timer_count[16]_i_4_n_0 ,\por_timer_count[16]_i_5_n_0 ,\por_timer_count[16]_i_6_n_0 ,\por_timer_count[16]_i_7_n_0 ,\por_timer_count[16]_i_8_n_0 }),
        .O({\por_timer_count_reg[16]_i_1_n_8 ,\por_timer_count_reg[16]_i_1_n_9 ,\por_timer_count_reg[16]_i_1_n_10 ,\por_timer_count_reg[16]_i_1_n_11 ,\por_timer_count_reg[16]_i_1_n_12 ,\por_timer_count_reg[16]_i_1_n_13 ,\por_timer_count_reg[16]_i_1_n_14 ,\por_timer_count_reg[16]_i_1_n_15 }),
        .S({\por_timer_count[16]_i_9_n_0 ,\por_timer_count[16]_i_10_n_0 ,\por_timer_count[16]_i_11_n_0 ,\por_timer_count[16]_i_12_n_0 ,\por_timer_count[16]_i_13_n_0 ,\por_timer_count[16]_i_14_n_0 ,\por_timer_count[16]_i_15_n_0 ,\por_timer_count[16]_i_16_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(adc0_reset_i));
  CARRY8 \por_timer_count_reg[8]_i_1 
       (.CI(\por_timer_count_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1_n_0 ,\por_timer_count_reg[8]_i_1_n_1 ,\por_timer_count_reg[8]_i_1_n_2 ,\por_timer_count_reg[8]_i_1_n_3 ,\por_timer_count_reg[8]_i_1_n_4 ,\por_timer_count_reg[8]_i_1_n_5 ,\por_timer_count_reg[8]_i_1_n_6 ,\por_timer_count_reg[8]_i_1_n_7 }),
        .DI({\por_timer_count[8]_i_2_n_0 ,\por_timer_count[8]_i_3_n_0 ,\por_timer_count[8]_i_4_n_0 ,\por_timer_count[8]_i_5_n_0 ,\por_timer_count[8]_i_6_n_0 ,\por_timer_count[8]_i_7_n_0 ,\por_timer_count[8]_i_8_n_0 ,\por_timer_count[8]_i_9_n_0 }),
        .O({\por_timer_count_reg[8]_i_1_n_8 ,\por_timer_count_reg[8]_i_1_n_9 ,\por_timer_count_reg[8]_i_1_n_10 ,\por_timer_count_reg[8]_i_1_n_11 ,\por_timer_count_reg[8]_i_1_n_12 ,\por_timer_count_reg[8]_i_1_n_13 ,\por_timer_count_reg[8]_i_1_n_14 ,\por_timer_count_reg[8]_i_1_n_15 }),
        .S({\por_timer_count[8]_i_10_n_0 ,\por_timer_count[8]_i_11_n_0 ,\por_timer_count[8]_i_12_n_0 ,\por_timer_count[8]_i_13_n_0 ,\por_timer_count[8]_i_14_n_0 ,\por_timer_count[8]_i_15_n_0 ,\por_timer_count[8]_i_16_n_0 ,\por_timer_count[8]_i_17_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFF5555AAAB0000)) 
    por_timer_start_i_1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I1(mem_data_adc0[25]),
        .I2(mem_data_adc0[23]),
        .I3(mem_data_adc0[24]),
        .I4(por_timer_start),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hCCCFCCCCCFCCCAFC)) 
    \por_timer_start_val[0]_i_1 
       (.I0(\por_timer_start_val_reg[15]_0 [0]),
        .I1(mem_data_adc0[0]),
        .I2(mem_data_adc0[29]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[30]),
        .I5(mem_data_adc0[28]),
        .O(\por_timer_start_val[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B888B8BBBB88B8)) 
    \por_timer_start_val[10]_i_1 
       (.I0(mem_data_adc0[10]),
        .I1(\por_timer_start_val[15]_i_3_n_0 ),
        .I2(adc0_supply_timer),
        .I3(\por_timer_start_val[10]_i_3_n_0 ),
        .I4(\por_timer_start_val_reg[15]_0 [10]),
        .I5(\por_timer_start_val[15]_i_4_n_0 ),
        .O(\por_timer_start_val[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_start_val[10]_i_2__0 
       (.I0(\por_timer_start_val_reg[11]_0 [0]),
        .I1(\por_timer_start_val_reg[11]_0 [1]),
        .O(adc0_supply_timer));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hEBFF)) 
    \por_timer_start_val[10]_i_3 
       (.I0(mem_data_adc0[29]),
        .I1(mem_data_adc0[31]),
        .I2(mem_data_adc0[28]),
        .I3(mem_data_adc0[30]),
        .O(\por_timer_start_val[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB888B8888)) 
    \por_timer_start_val[11]_i_1 
       (.I0(mem_data_adc0[11]),
        .I1(\por_timer_start_val[15]_i_3_n_0 ),
        .I2(\por_timer_start_val_reg[11]_0 [0]),
        .I3(\por_timer_start_val_reg[11]_0 [1]),
        .I4(\por_timer_start_val[15]_i_4_n_0 ),
        .I5(\por_timer_start_val_reg[15]_0 [11]),
        .O(\por_timer_start_val[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0DDDDDDDD)) 
    \por_timer_start_val[12]_i_1 
       (.I0(\por_timer_start_val[15]_i_3_n_0 ),
        .I1(mem_data_adc0[12]),
        .I2(\por_timer_start_val[12]_i_2_n_0 ),
        .I3(\por_timer_start_val[15]_i_4_n_0 ),
        .I4(\por_timer_start_val_reg[15]_0 [12]),
        .I5(\por_timer_start_val[12]_i_3__0_n_0 ),
        .O(\por_timer_start_val[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEDEDEDEDEBEBEBEF)) 
    \por_timer_start_val[12]_i_2 
       (.I0(mem_data_adc0[28]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[31]),
        .I3(\por_timer_start_val_reg[11]_0 [1]),
        .I4(\por_timer_start_val_reg[11]_0 [0]),
        .I5(mem_data_adc0[30]),
        .O(\por_timer_start_val[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \por_timer_start_val[12]_i_3__0 
       (.I0(mem_data_adc0[31]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[28]),
        .I3(mem_data_adc0[30]),
        .I4(adc0_supply_timer),
        .I5(mem_data_adc0[0]),
        .O(\por_timer_start_val[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFCFE300000020)) 
    \por_timer_start_val[13]_i_1 
       (.I0(\por_timer_start_val_reg[15]_0 [13]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[30]),
        .I4(mem_data_adc0[28]),
        .I5(mem_data_adc0[13]),
        .O(\por_timer_start_val[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA3A82AAAA0A82A)) 
    \por_timer_start_val[14]_i_1 
       (.I0(mem_data_adc0[14]),
        .I1(mem_data_adc0[30]),
        .I2(mem_data_adc0[28]),
        .I3(mem_data_adc0[29]),
        .I4(mem_data_adc0[31]),
        .I5(\por_timer_start_val_reg[15]_0 [14]),
        .O(\por_timer_start_val[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \por_timer_start_val[15]_i_1 
       (.I0(mem_data_adc0[25]),
        .I1(mem_data_adc0[23]),
        .I2(mem_data_adc0[24]),
        .I3(por_timer_start),
        .I4(adc0_reset_i),
        .O(\por_timer_start_val[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \por_timer_start_val[15]_i_2 
       (.I0(mem_data_adc0[15]),
        .I1(\por_timer_start_val[15]_i_3_n_0 ),
        .I2(\por_timer_start_val[15]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[15]_0 [15]),
        .I4(\por_timer_start_val[15]_i_5_n_0 ),
        .O(\por_timer_start_val[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hEFB9)) 
    \por_timer_start_val[15]_i_3 
       (.I0(mem_data_adc0[29]),
        .I1(mem_data_adc0[31]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[28]),
        .O(\por_timer_start_val[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \por_timer_start_val[15]_i_4 
       (.I0(mem_data_adc0[30]),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[29]),
        .I3(mem_data_adc0[31]),
        .O(\por_timer_start_val[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0303030103030003)) 
    \por_timer_start_val[15]_i_5 
       (.I0(mem_data_adc0[30]),
        .I1(\por_timer_start_val_reg[11]_0 [0]),
        .I2(\por_timer_start_val_reg[11]_0 [1]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[29]),
        .I5(mem_data_adc0[28]),
        .O(\por_timer_start_val[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCCFCCCCCFCCCAFC)) 
    \por_timer_start_val[1]_i_1 
       (.I0(\por_timer_start_val_reg[15]_0 [1]),
        .I1(mem_data_adc0[1]),
        .I2(mem_data_adc0[29]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[30]),
        .I5(mem_data_adc0[28]),
        .O(\por_timer_start_val[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00022280)) 
    \por_timer_start_val[22]_i_1__0 
       (.I0(\por_timer_start_val[15]_i_1_n_0 ),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[29]),
        .O(\por_timer_start_val[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hABAABABEA8AA8A82)) 
    \por_timer_start_val[2]_i_1 
       (.I0(mem_data_adc0[2]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[30]),
        .I4(mem_data_adc0[28]),
        .I5(\por_timer_start_val[2]_i_2_n_0 ),
        .O(\por_timer_start_val[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B008B008B00B8FF)) 
    \por_timer_start_val[2]_i_2 
       (.I0(\por_timer_start_val_reg[15]_0 [2]),
        .I1(\por_timer_start_val[10]_i_3_n_0 ),
        .I2(mem_data_adc0[0]),
        .I3(\por_timer_start_val[2]_i_3_n_0 ),
        .I4(\por_timer_start_val_reg[11]_0 [0]),
        .I5(\por_timer_start_val_reg[11]_0 [1]),
        .O(\por_timer_start_val[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \por_timer_start_val[2]_i_3 
       (.I0(mem_data_adc0[31]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[28]),
        .O(\por_timer_start_val[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCC4C8FCCCC4C80C)) 
    \por_timer_start_val[3]_i_1 
       (.I0(mem_data_adc0[30]),
        .I1(mem_data_adc0[3]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[29]),
        .I4(mem_data_adc0[28]),
        .I5(\por_timer_start_val[3]_i_2_n_0 ),
        .O(\por_timer_start_val[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \por_timer_start_val[3]_i_2 
       (.I0(\por_timer_start_val_reg[15]_0 [3]),
        .I1(\por_timer_start_val[10]_i_3_n_0 ),
        .I2(mem_data_adc0[0]),
        .I3(\por_timer_start_val_reg[11]_0 [1]),
        .I4(\por_timer_start_val_reg[11]_0 [0]),
        .O(\por_timer_start_val[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCFCCCCC0CCCAFC)) 
    \por_timer_start_val[4]_i_1 
       (.I0(\por_timer_start_val_reg[15]_0 [4]),
        .I1(mem_data_adc0[4]),
        .I2(mem_data_adc0[29]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[30]),
        .I5(mem_data_adc0[28]),
        .O(\por_timer_start_val[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB888B888B)) 
    \por_timer_start_val[5]_i_1 
       (.I0(mem_data_adc0[5]),
        .I1(\por_timer_start_val[15]_i_3_n_0 ),
        .I2(\por_timer_start_val[5]_i_2__0_n_0 ),
        .I3(\por_timer_start_val[10]_i_3_n_0 ),
        .I4(\por_timer_start_val[15]_i_4_n_0 ),
        .I5(\por_timer_start_val_reg[15]_0 [5]),
        .O(\por_timer_start_val[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \por_timer_start_val[5]_i_2__0 
       (.I0(mem_data_adc0[28]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[31]),
        .I3(\por_timer_start_val_reg[11]_0 [1]),
        .I4(\por_timer_start_val_reg[11]_0 [0]),
        .O(\por_timer_start_val[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF11F111F111F1)) 
    \por_timer_start_val[6]_i_1 
       (.I0(\por_timer_start_val[9]_i_2_n_0 ),
        .I1(mem_data_adc0[0]),
        .I2(\por_timer_start_val_reg[15]_0 [6]),
        .I3(\por_timer_start_val[15]_i_4_n_0 ),
        .I4(mem_data_adc0[6]),
        .I5(\por_timer_start_val[15]_i_3_n_0 ),
        .O(\por_timer_start_val[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0DDDDDDDD)) 
    \por_timer_start_val[7]_i_1 
       (.I0(\por_timer_start_val[15]_i_3_n_0 ),
        .I1(mem_data_adc0[7]),
        .I2(\por_timer_start_val[12]_i_2_n_0 ),
        .I3(\por_timer_start_val[15]_i_4_n_0 ),
        .I4(\por_timer_start_val_reg[15]_0 [7]),
        .I5(\por_timer_start_val[12]_i_3__0_n_0 ),
        .O(\por_timer_start_val[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF11F111F111F1)) 
    \por_timer_start_val[8]_i_1 
       (.I0(\por_timer_start_val[9]_i_2_n_0 ),
        .I1(mem_data_adc0[0]),
        .I2(\por_timer_start_val_reg[15]_0 [8]),
        .I3(\por_timer_start_val[15]_i_4_n_0 ),
        .I4(mem_data_adc0[8]),
        .I5(\por_timer_start_val[15]_i_3_n_0 ),
        .O(\por_timer_start_val[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4F4F4F)) 
    \por_timer_start_val[9]_i_1 
       (.I0(\por_timer_start_val[15]_i_4_n_0 ),
        .I1(\por_timer_start_val_reg[15]_0 [9]),
        .I2(\por_timer_start_val[9]_i_2_n_0 ),
        .I3(\por_timer_start_val[15]_i_3_n_0 ),
        .I4(mem_data_adc0[9]),
        .O(\por_timer_start_val[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \por_timer_start_val[9]_i_2 
       (.I0(\por_timer_start_val_reg[11]_0 [0]),
        .I1(\por_timer_start_val_reg[11]_0 [1]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[28]),
        .I4(mem_data_adc0[29]),
        .I5(mem_data_adc0[31]),
        .O(\por_timer_start_val[9]_i_2_n_0 ));
  FDRE \por_timer_start_val_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[0]_i_1_n_0 ),
        .Q(por_timer_start_val[0]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[10]_i_1_n_0 ),
        .Q(por_timer_start_val[10]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[11]_i_1_n_0 ),
        .Q(por_timer_start_val[11]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[12]_i_1_n_0 ),
        .Q(por_timer_start_val[12]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[13]_i_1_n_0 ),
        .Q(por_timer_start_val[13]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[14]_i_1_n_0 ),
        .Q(por_timer_start_val[14]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[15]_i_2_n_0 ),
        .Q(por_timer_start_val[15]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_adc0[16]),
        .Q(por_timer_start_val[16]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_adc0[17]),
        .Q(por_timer_start_val[17]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_adc0[18]),
        .Q(por_timer_start_val[18]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_adc0[19]),
        .Q(por_timer_start_val[19]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[1]_i_1_n_0 ),
        .Q(por_timer_start_val[1]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_adc0[20]),
        .Q(por_timer_start_val[20]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_adc0[21]),
        .Q(por_timer_start_val[21]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_adc0[22]),
        .Q(por_timer_start_val[22]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[2]_i_1_n_0 ),
        .Q(por_timer_start_val[2]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[3]_i_1_n_0 ),
        .Q(por_timer_start_val[3]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[4]_i_1_n_0 ),
        .Q(por_timer_start_val[4]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[5]_i_1_n_0 ),
        .Q(por_timer_start_val[5]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[6]_i_1_n_0 ),
        .Q(por_timer_start_val[6]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[7]_i_1_n_0 ),
        .Q(por_timer_start_val[7]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[8]_i_1_n_0 ),
        .Q(por_timer_start_val[8]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[9]_i_1_n_0 ),
        .Q(por_timer_start_val[9]),
        .R(1'b0));
  FDRE power_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dest_out),
        .Q(power_ok_r),
        .R(adc0_reset_i));
  FDRE powerup_state_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(powerup_state_r_reg_0),
        .Q(powerup_state_r),
        .R(adc0_reset_i));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[0]),
        .Q(\rdata_reg_n_0_[0] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[10]),
        .Q(\rdata_reg[10]_0 [1]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[11]),
        .Q(p_1_in[3]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[12]),
        .Q(p_1_in[4]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[13]),
        .Q(p_1_in[5]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[14]),
        .Q(p_1_in[6]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[15]),
        .Q(p_1_in[7]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[1]),
        .Q(\rdata_reg_n_0_[1] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[2]),
        .Q(\rdata_reg_n_0_[2] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[3]),
        .Q(\rdata_reg_n_0_[3] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[4]),
        .Q(\rdata_reg_n_0_[4] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[5]),
        .Q(\rdata_reg_n_0_[5] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[6]),
        .Q(\rdata_reg_n_0_[6] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[7]),
        .Q(\rdata_reg_n_0_[7] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[8]),
        .Q(p_1_in[0]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[9]),
        .Q(\rdata_reg[10]_0 [0]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \restart_fg[0]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(fg_cal_en_i_3_n_0),
        .I2(\restart_fg[7]_i_4_n_0 ),
        .I3(\restart_fg[0]_i_2_n_0 ),
        .I4(\restart_fg[7]_i_3_n_0 ),
        .I5(p_2_in[0]),
        .O(\restart_fg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \restart_fg[0]_i_2 
       (.I0(mem_data_adc0[25]),
        .I1(mem_data_adc0[23]),
        .I2(mem_data_adc0[24]),
        .O(\restart_fg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \restart_fg[1]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(fg_cal_en_i_3_n_0),
        .I2(\restart_fg[1]_i_2_n_0 ),
        .I3(\restart_fg[5]_i_2_n_0 ),
        .I4(\restart_fg[5]_i_4_n_0 ),
        .I5(p_2_in[1]),
        .O(\restart_fg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \restart_fg[1]_i_2 
       (.I0(mem_data_adc0[25]),
        .I1(mem_data_adc0[23]),
        .I2(mem_data_adc0[24]),
        .O(\restart_fg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \restart_fg[2]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(fg_cal_en_i_3_n_0),
        .I2(\restart_fg[6]_i_3_n_0 ),
        .I3(\restart_fg[3]_i_3_n_0 ),
        .I4(\restart_fg[3]_i_4_n_0 ),
        .I5(p_2_in[2]),
        .O(\restart_fg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \restart_fg[3]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(fg_cal_en_i_3_n_0),
        .I2(\restart_fg[3]_i_2_n_0 ),
        .I3(\restart_fg[3]_i_3_n_0 ),
        .I4(\restart_fg[3]_i_4_n_0 ),
        .I5(p_2_in[3]),
        .O(\restart_fg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \restart_fg[3]_i_2 
       (.I0(mem_data_adc0[24]),
        .I1(mem_data_adc0[23]),
        .O(\restart_fg[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \restart_fg[3]_i_3 
       (.I0(mem_data_adc0[21]),
        .I1(mem_data_adc0[18]),
        .I2(mem_data_adc0[20]),
        .I3(mem_data_adc0[17]),
        .O(\restart_fg[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \restart_fg[3]_i_4 
       (.I0(\restart_fg[5]_i_2_n_0 ),
        .I1(mem_data_adc0[25]),
        .I2(mem_data_adc0[22]),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I4(\restart_fg[7]_i_3_n_0 ),
        .O(\restart_fg[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \restart_fg[4]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(fg_cal_en_i_3_n_0),
        .I2(\restart_fg[7]_i_4_n_0 ),
        .I3(\restart_fg[4]_i_2_n_0 ),
        .I4(\restart_fg_reg_n_0_[4] ),
        .O(\restart_fg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000700)) 
    \restart_fg[4]_i_2 
       (.I0(mem_data_adc0[17]),
        .I1(mem_data_adc0[16]),
        .I2(mem_data_adc0[18]),
        .I3(mem_data_adc0[25]),
        .I4(mem_data_adc0[24]),
        .I5(mem_data_adc0[23]),
        .O(\restart_fg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \restart_fg[5]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(fg_cal_en_i_3_n_0),
        .I2(\restart_fg[5]_i_2_n_0 ),
        .I3(\restart_fg[5]_i_3_n_0 ),
        .I4(\restart_fg[5]_i_4_n_0 ),
        .I5(\restart_fg_reg_n_0_[5] ),
        .O(\restart_fg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \restart_fg[5]_i_2 
       (.I0(mem_data_adc0[21]),
        .I1(mem_data_adc0[19]),
        .I2(mem_data_adc0[20]),
        .O(\restart_fg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \restart_fg[5]_i_3 
       (.I0(mem_data_adc0[25]),
        .I1(mem_data_adc0[23]),
        .I2(mem_data_adc0[24]),
        .O(\restart_fg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000007000000)) 
    \restart_fg[5]_i_4 
       (.I0(mem_data_adc0[17]),
        .I1(mem_data_adc0[16]),
        .I2(mem_data_adc0[18]),
        .I3(mem_data_adc0[22]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\restart_fg[3]_i_3_n_0 ),
        .O(\restart_fg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \restart_fg[6]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(fg_cal_en_i_3_n_0),
        .I2(\restart_fg[6]_i_2_n_0 ),
        .I3(\restart_fg[6]_i_3_n_0 ),
        .I4(mem_data_adc0[25]),
        .I5(\restart_fg_reg_n_0_[6] ),
        .O(\restart_fg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \restart_fg[6]_i_2 
       (.I0(mem_data_adc0[17]),
        .I1(mem_data_adc0[16]),
        .I2(mem_data_adc0[18]),
        .I3(\restart_fg[7]_i_4_n_0 ),
        .O(\restart_fg[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \restart_fg[6]_i_3 
       (.I0(mem_data_adc0[23]),
        .I1(mem_data_adc0[24]),
        .O(\restart_fg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \restart_fg[7]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(fg_cal_en_i_3_n_0),
        .I2(\restart_fg[7]_i_3_n_0 ),
        .I3(\restart_fg[7]_i_4_n_0 ),
        .I4(\restart_fg[7]_i_5_n_0 ),
        .I5(\restart_fg_reg_n_0_[7] ),
        .O(\restart_fg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \restart_fg[7]_i_2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(\restart_fg[7]_i_6_n_0 ),
        .I2(\restart_fg[7]_i_7_n_0 ),
        .I3(\restart_fg[7]_i_8_n_0 ),
        .I4(\restart_fg[7]_i_9_n_0 ),
        .O(\restart_fg[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \restart_fg[7]_i_3 
       (.I0(mem_data_adc0[18]),
        .I1(mem_data_adc0[16]),
        .I2(mem_data_adc0[17]),
        .O(\restart_fg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7F7F7FFFFFFFF)) 
    \restart_fg[7]_i_4 
       (.I0(mem_data_adc0[22]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\restart_fg[3]_i_3_n_0 ),
        .I3(mem_data_adc0[20]),
        .I4(mem_data_adc0[19]),
        .I5(mem_data_adc0[21]),
        .O(\restart_fg[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \restart_fg[7]_i_5 
       (.I0(mem_data_adc0[24]),
        .I1(mem_data_adc0[25]),
        .I2(mem_data_adc0[23]),
        .O(\restart_fg[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \restart_fg[7]_i_6 
       (.I0(p_1_in[6]),
        .I1(p_1_in[7]),
        .I2(p_1_in[4]),
        .I3(p_1_in[5]),
        .O(\restart_fg[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \restart_fg[7]_i_7 
       (.I0(\rdata_reg[10]_0 [1]),
        .I1(p_1_in[3]),
        .I2(p_1_in[0]),
        .I3(\rdata_reg[10]_0 [0]),
        .O(\restart_fg[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \restart_fg[7]_i_8 
       (.I0(\rdata_reg_n_0_[0] ),
        .I1(\rdata_reg_n_0_[3] ),
        .I2(\rdata_reg_n_0_[1] ),
        .I3(\rdata_reg_n_0_[2] ),
        .O(\restart_fg[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \restart_fg[7]_i_9 
       (.I0(\rdata_reg_n_0_[4] ),
        .I1(\rdata_reg_n_0_[5] ),
        .I2(\rdata_reg_n_0_[6] ),
        .I3(\rdata_reg_n_0_[7] ),
        .O(\restart_fg[7]_i_9_n_0 ));
  FDRE \restart_fg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[0]_i_1_n_0 ),
        .Q(p_2_in[0]),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[1]_i_1_n_0 ),
        .Q(p_2_in[1]),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[2]_i_1_n_0 ),
        .Q(p_2_in[2]),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[3]_i_1_n_0 ),
        .Q(p_2_in[3]),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[4]_i_1_n_0 ),
        .Q(\restart_fg_reg_n_0_[4] ),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[5]_i_1_n_0 ),
        .Q(\restart_fg_reg_n_0_[5] ),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[6]_i_1_n_0 ),
        .Q(\restart_fg_reg_n_0_[6] ),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[7]_i_1_n_0 ),
        .Q(\restart_fg_reg_n_0_[7] ),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    \slice_enables_adc0[0]_i_1 
       (.I0(\slice_enables_adc0_reg[3] ),
        .I1(\const_operation_reg[5]_0 [1]),
        .I2(\const_operation_reg[5]_0 [0]),
        .I3(adc0_operation[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    \slice_enables_adc0[1]_i_1 
       (.I0(\slice_enables_adc0_reg[3] ),
        .I1(\const_operation_reg[5]_0 [1]),
        .I2(\const_operation_reg[5]_0 [0]),
        .I3(adc0_operation[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \slice_enables_adc0[2]_i_1 
       (.I0(\slice_enables_adc0_reg[3] ),
        .I1(adc0_operation[2]),
        .I2(\const_operation_reg[5]_0 [1]),
        .I3(\const_operation_reg[5]_0 [0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \slice_enables_adc0[3]_i_2 
       (.I0(\slice_enables_adc0_reg[3] ),
        .I1(adc0_operation[3]),
        .I2(\const_operation_reg[5]_0 [1]),
        .I3(\const_operation_reg[5]_0 [0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    sm_reset_pulse_i_1
       (.I0(dest_out),
        .I1(adc0_sm_reset_i_0),
        .I2(sm_reset_pulse_reg),
        .I3(sm_reset_r),
        .O(sm_reset_pulse0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    sm_reset_r_i_1
       (.I0(sm_reset_pulse_reg),
        .I1(adc0_sm_reset_i_0),
        .I2(dest_out),
        .O(adc0_sm_reset_i));
  FDRE status_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_status_gnt),
        .Q(status_gnt_r),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \status_timer_count[0]_i_1 
       (.I0(\status_timer_count[0]_i_3_n_0 ),
        .I1(\status_timer_count[0]_i_4_n_0 ),
        .I2(status_timer_count_reg[0]),
        .I3(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I4(\status_timer_count[0]_i_5_n_0 ),
        .O(\status_timer_count[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[0]_i_10 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[3]),
        .O(\status_timer_count[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_11 
       (.I0(status_timer_count_reg[2]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_12 
       (.I0(status_timer_count_reg[1]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_13 
       (.I0(status_timer_count_reg[0]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[0]_i_14 
       (.I0(status_timer_count_reg[7]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_15 
       (.I0(status_timer_count_reg[6]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_16 
       (.I0(status_timer_count_reg[5]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_17 
       (.I0(status_timer_count_reg[4]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[0]_i_18 
       (.I0(status_timer_count_reg[3]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_19 
       (.I0(status_timer_count_reg[2]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_20 
       (.I0(status_timer_count_reg[1]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_21 
       (.I0(status_timer_count_reg[0]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_22 
       (.I0(status_timer_count_reg[16]),
        .I1(status_timer_count_reg[12]),
        .I2(status_timer_count_reg[17]),
        .I3(status_timer_count_reg[15]),
        .O(\status_timer_count[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_23 
       (.I0(status_timer_count_reg[22]),
        .I1(status_timer_count_reg[20]),
        .I2(status_timer_count_reg[23]),
        .I3(status_timer_count_reg[21]),
        .O(\status_timer_count[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_24 
       (.I0(status_timer_count_reg[9]),
        .I1(status_timer_count_reg[2]),
        .I2(status_timer_count_reg[11]),
        .I3(status_timer_count_reg[4]),
        .O(\status_timer_count[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \status_timer_count[0]_i_3 
       (.I0(status_timer_count_reg[13]),
        .I1(status_timer_count_reg[14]),
        .I2(status_timer_count_reg[18]),
        .I3(status_timer_count_reg[19]),
        .I4(\status_timer_count[0]_i_22_n_0 ),
        .I5(\status_timer_count[0]_i_23_n_0 ),
        .O(\status_timer_count[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \status_timer_count[0]_i_4 
       (.I0(status_timer_count_reg[6]),
        .I1(status_timer_count_reg[7]),
        .I2(status_timer_count_reg[1]),
        .O(\status_timer_count[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \status_timer_count[0]_i_5 
       (.I0(status_timer_count_reg[3]),
        .I1(status_timer_count_reg[8]),
        .I2(status_timer_count_reg[5]),
        .I3(status_timer_count_reg[10]),
        .I4(\status_timer_count[0]_i_24_n_0 ),
        .O(\status_timer_count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[0]_i_6 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[7]),
        .O(\status_timer_count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_7 
       (.I0(status_timer_count_reg[6]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_8 
       (.I0(status_timer_count_reg[5]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_9 
       (.I0(status_timer_count_reg[4]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_10 
       (.I0(status_timer_count_reg[22]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_11 
       (.I0(status_timer_count_reg[21]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_12 
       (.I0(status_timer_count_reg[20]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_13 
       (.I0(status_timer_count_reg[19]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_14 
       (.I0(status_timer_count_reg[18]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_15 
       (.I0(status_timer_count_reg[17]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_16 
       (.I0(status_timer_count_reg[16]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_2 
       (.I0(status_timer_count_reg[22]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_3 
       (.I0(status_timer_count_reg[21]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_4 
       (.I0(status_timer_count_reg[20]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_5 
       (.I0(status_timer_count_reg[19]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_6 
       (.I0(status_timer_count_reg[18]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_7 
       (.I0(status_timer_count_reg[17]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_8 
       (.I0(status_timer_count_reg[16]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_9 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[23]),
        .O(\status_timer_count[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_10 
       (.I0(status_timer_count_reg[15]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_11 
       (.I0(status_timer_count_reg[14]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_12 
       (.I0(status_timer_count_reg[13]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_13 
       (.I0(status_timer_count_reg[12]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_14 
       (.I0(status_timer_count_reg[11]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_15 
       (.I0(status_timer_count_reg[10]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_16 
       (.I0(status_timer_count_reg[9]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_17 
       (.I0(status_timer_count_reg[8]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_2 
       (.I0(status_timer_count_reg[15]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_3 
       (.I0(status_timer_count_reg[14]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_4 
       (.I0(status_timer_count_reg[13]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_5 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[12]),
        .O(\status_timer_count[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_6 
       (.I0(status_timer_count_reg[11]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_7 
       (.I0(status_timer_count_reg[10]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_8 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[9]),
        .O(\status_timer_count[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_9 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[8]),
        .O(\status_timer_count[8]_i_9_n_0 ));
  FDRE \status_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_15 ),
        .Q(status_timer_count_reg[0]),
        .R(adc0_reset_i));
  CARRY8 \status_timer_count_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\status_timer_count_reg[0]_i_2_n_0 ,\status_timer_count_reg[0]_i_2_n_1 ,\status_timer_count_reg[0]_i_2_n_2 ,\status_timer_count_reg[0]_i_2_n_3 ,\status_timer_count_reg[0]_i_2_n_4 ,\status_timer_count_reg[0]_i_2_n_5 ,\status_timer_count_reg[0]_i_2_n_6 ,\status_timer_count_reg[0]_i_2_n_7 }),
        .DI({\status_timer_count[0]_i_6_n_0 ,\status_timer_count[0]_i_7_n_0 ,\status_timer_count[0]_i_8_n_0 ,\status_timer_count[0]_i_9_n_0 ,\status_timer_count[0]_i_10_n_0 ,\status_timer_count[0]_i_11_n_0 ,\status_timer_count[0]_i_12_n_0 ,\status_timer_count[0]_i_13_n_0 }),
        .O({\status_timer_count_reg[0]_i_2_n_8 ,\status_timer_count_reg[0]_i_2_n_9 ,\status_timer_count_reg[0]_i_2_n_10 ,\status_timer_count_reg[0]_i_2_n_11 ,\status_timer_count_reg[0]_i_2_n_12 ,\status_timer_count_reg[0]_i_2_n_13 ,\status_timer_count_reg[0]_i_2_n_14 ,\status_timer_count_reg[0]_i_2_n_15 }),
        .S({\status_timer_count[0]_i_14_n_0 ,\status_timer_count[0]_i_15_n_0 ,\status_timer_count[0]_i_16_n_0 ,\status_timer_count[0]_i_17_n_0 ,\status_timer_count[0]_i_18_n_0 ,\status_timer_count[0]_i_19_n_0 ,\status_timer_count[0]_i_20_n_0 ,\status_timer_count[0]_i_21_n_0 }));
  FDRE \status_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_13 ),
        .Q(status_timer_count_reg[10]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_12 ),
        .Q(status_timer_count_reg[11]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_11 ),
        .Q(status_timer_count_reg[12]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_10 ),
        .Q(status_timer_count_reg[13]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_9 ),
        .Q(status_timer_count_reg[14]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_8 ),
        .Q(status_timer_count_reg[15]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_15 ),
        .Q(status_timer_count_reg[16]),
        .R(adc0_reset_i));
  CARRY8 \status_timer_count_reg[16]_i_1 
       (.CI(\status_timer_count_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_status_timer_count_reg[16]_i_1_CO_UNCONNECTED [7],\status_timer_count_reg[16]_i_1_n_1 ,\status_timer_count_reg[16]_i_1_n_2 ,\status_timer_count_reg[16]_i_1_n_3 ,\status_timer_count_reg[16]_i_1_n_4 ,\status_timer_count_reg[16]_i_1_n_5 ,\status_timer_count_reg[16]_i_1_n_6 ,\status_timer_count_reg[16]_i_1_n_7 }),
        .DI({1'b0,\status_timer_count[16]_i_2_n_0 ,\status_timer_count[16]_i_3_n_0 ,\status_timer_count[16]_i_4_n_0 ,\status_timer_count[16]_i_5_n_0 ,\status_timer_count[16]_i_6_n_0 ,\status_timer_count[16]_i_7_n_0 ,\status_timer_count[16]_i_8_n_0 }),
        .O({\status_timer_count_reg[16]_i_1_n_8 ,\status_timer_count_reg[16]_i_1_n_9 ,\status_timer_count_reg[16]_i_1_n_10 ,\status_timer_count_reg[16]_i_1_n_11 ,\status_timer_count_reg[16]_i_1_n_12 ,\status_timer_count_reg[16]_i_1_n_13 ,\status_timer_count_reg[16]_i_1_n_14 ,\status_timer_count_reg[16]_i_1_n_15 }),
        .S({\status_timer_count[16]_i_9_n_0 ,\status_timer_count[16]_i_10_n_0 ,\status_timer_count[16]_i_11_n_0 ,\status_timer_count[16]_i_12_n_0 ,\status_timer_count[16]_i_13_n_0 ,\status_timer_count[16]_i_14_n_0 ,\status_timer_count[16]_i_15_n_0 ,\status_timer_count[16]_i_16_n_0 }));
  FDRE \status_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_14 ),
        .Q(status_timer_count_reg[17]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_13 ),
        .Q(status_timer_count_reg[18]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_12 ),
        .Q(status_timer_count_reg[19]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_14 ),
        .Q(status_timer_count_reg[1]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_11 ),
        .Q(status_timer_count_reg[20]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_10 ),
        .Q(status_timer_count_reg[21]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_9 ),
        .Q(status_timer_count_reg[22]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_8 ),
        .Q(status_timer_count_reg[23]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_13 ),
        .Q(status_timer_count_reg[2]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_12 ),
        .Q(status_timer_count_reg[3]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_11 ),
        .Q(status_timer_count_reg[4]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_10 ),
        .Q(status_timer_count_reg[5]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_9 ),
        .Q(status_timer_count_reg[6]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_8 ),
        .Q(status_timer_count_reg[7]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_15 ),
        .Q(status_timer_count_reg[8]),
        .R(adc0_reset_i));
  CARRY8 \status_timer_count_reg[8]_i_1 
       (.CI(\status_timer_count_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\status_timer_count_reg[8]_i_1_n_0 ,\status_timer_count_reg[8]_i_1_n_1 ,\status_timer_count_reg[8]_i_1_n_2 ,\status_timer_count_reg[8]_i_1_n_3 ,\status_timer_count_reg[8]_i_1_n_4 ,\status_timer_count_reg[8]_i_1_n_5 ,\status_timer_count_reg[8]_i_1_n_6 ,\status_timer_count_reg[8]_i_1_n_7 }),
        .DI({\status_timer_count[8]_i_2_n_0 ,\status_timer_count[8]_i_3_n_0 ,\status_timer_count[8]_i_4_n_0 ,\status_timer_count[8]_i_5_n_0 ,\status_timer_count[8]_i_6_n_0 ,\status_timer_count[8]_i_7_n_0 ,\status_timer_count[8]_i_8_n_0 ,\status_timer_count[8]_i_9_n_0 }),
        .O({\status_timer_count_reg[8]_i_1_n_8 ,\status_timer_count_reg[8]_i_1_n_9 ,\status_timer_count_reg[8]_i_1_n_10 ,\status_timer_count_reg[8]_i_1_n_11 ,\status_timer_count_reg[8]_i_1_n_12 ,\status_timer_count_reg[8]_i_1_n_13 ,\status_timer_count_reg[8]_i_1_n_14 ,\status_timer_count_reg[8]_i_1_n_15 }),
        .S({\status_timer_count[8]_i_10_n_0 ,\status_timer_count[8]_i_11_n_0 ,\status_timer_count[8]_i_12_n_0 ,\status_timer_count[8]_i_13_n_0 ,\status_timer_count[8]_i_14_n_0 ,\status_timer_count[8]_i_15_n_0 ,\status_timer_count[8]_i_16_n_0 ,\status_timer_count[8]_i_17_n_0 }));
  FDRE \status_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_14 ),
        .Q(status_timer_count_reg[9]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h000000002EEE0000)) 
    wait_event_i_1
       (.I0(wait_event_i_2_n_0),
        .I1(mem_data_adc0[25]),
        .I2(wait_event_i_3_n_0),
        .I3(wait_event_i_4_n_0),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I5(adc0_reset_i),
        .O(wait_event_i_1_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    wait_event_i_10
       (.I0(adc1_status_0_falling_edge_seen_reg_n_0),
        .I1(\cal_enables_reg_n_0_[1] ),
        .I2(adc2_status_0_falling_edge_seen_reg_n_0),
        .I3(\cal_enables_reg_n_0_[2] ),
        .O(wait_event_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wait_event_i_11
       (.I0(mem_data_adc0[24]),
        .I1(mem_data_adc0[23]),
        .O(wait_event_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFEAFAEAAFEAAAEA)) 
    wait_event_i_2
       (.I0(wait_event_i_5_n_0),
        .I1(dest_out),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[23]),
        .I4(bgt_sm_done_adc),
        .I5(clocks_ok_r_reg_0),
        .O(wait_event_i_2_n_0));
  LUT6 #(
    .INIT(64'h5FF35FF35F035FF3)) 
    wait_event_i_3
       (.I0(wait_event_reg_0),
        .I1(pll_ok),
        .I2(mem_data_adc0[23]),
        .I3(mem_data_adc0[24]),
        .I4(adc0_cal_done),
        .I5(cal_const_done_r),
        .O(wait_event_i_3_n_0));
  LUT6 #(
    .INIT(64'hFBFBFBFFFBFBFBAA)) 
    wait_event_i_4
       (.I0(\restart_fg[6]_i_3_n_0 ),
        .I1(adc0_cal_done),
        .I2(cal_const_done_r),
        .I3(bg_cal_en_reg_n_0),
        .I4(fg_cal_en_reg_n_0),
        .I5(wait_event_i_6_n_0),
        .O(wait_event_i_4_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    wait_event_i_5
       (.I0(wait_event_i_7_n_0),
        .I1(wait_event_i_8_n_0),
        .I2(por_timer_count_reg[22]),
        .I3(por_timer_count_reg[21]),
        .I4(wait_event_i_9_n_0),
        .I5(por_timer_count_reg[0]),
        .O(wait_event_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    wait_event_i_6
       (.I0(\cal_enables_reg_n_0_[3] ),
        .I1(adc3_status_0_falling_edge_seen_reg_n_0),
        .I2(\cal_enables_reg_n_0_[0] ),
        .I3(adc0_status_0_falling_edge_seen_reg_n_0),
        .I4(wait_event_i_10_n_0),
        .O(wait_event_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    wait_event_i_7
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_count_reg[13]),
        .I2(por_timer_count_reg[20]),
        .I3(por_timer_count_reg[23]),
        .I4(\por_timer_count[0]_i_24_n_0 ),
        .O(wait_event_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    wait_event_i_8
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_count_reg[11]),
        .I2(por_timer_count_reg[9]),
        .I3(por_timer_count_reg[10]),
        .I4(por_timer_count_reg[15]),
        .I5(por_timer_count_reg[12]),
        .O(wait_event_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    wait_event_i_9
       (.I0(por_timer_count_reg[2]),
        .I1(por_timer_count_reg[3]),
        .I2(\por_timer_count[0]_i_23_n_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(por_timer_count_reg[1]),
        .I5(wait_event_i_11_n_0),
        .O(wait_event_i_9_n_0));
  FDRE wait_event_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wait_event_i_1_n_0),
        .Q(wait_event_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_por_fsm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm__parameterized0
   (p_8_in,
    dac0_drpen_por,
    dac0_drpwe_por,
    cleared_r_reg_0,
    interrupt_reg_0,
    done_reg_0,
    dac0_por_req,
    bgt_sm_start_dac,
    dac0_powerup_state,
    \mem_addr_reg[3]_0 ,
    \mem_addr_reg[0]_0 ,
    \mem_addr_reg[1]_0 ,
    D,
    dac0_bgt_reset_i,
    por_req_reg_0,
    \FSM_onehot_por_sm_state_reg[7]_0 ,
    dac0_status,
    \FSM_onehot_por_sm_state_reg[12]_0 ,
    \drpaddr_por_reg[10]_0 ,
    \drpdi_por_reg[15]_0 ,
    s_axi_aclk,
    dac0_por_gnt,
    dac0_drprdy_por,
    power_ok_r_reg_0,
    dac0_powerup_state_INST_0_0,
    mem_data_dac0,
    Q,
    \por_timer_start_val_reg[7]_0 ,
    trim_code,
    clock_en_reg_0,
    clock_en_reg_1,
    dac_bgt_req,
    bank2_read,
    \FSM_sequential_fsm_cs[2]_i_2__3 ,
    bank2_write,
    p_0_in,
    tile_config_done,
    bgt_sm_done_dac,
    \FSM_onehot_por_sm_state_reg[1]_0 ,
    \FSM_onehot_por_sm_state_reg[12]_1 ,
    E,
    dac0_do_mon);
  output p_8_in;
  output dac0_drpen_por;
  output dac0_drpwe_por;
  output cleared_r_reg_0;
  output interrupt_reg_0;
  output done_reg_0;
  output dac0_por_req;
  output bgt_sm_start_dac;
  output dac0_powerup_state;
  output [3:0]\mem_addr_reg[3]_0 ;
  output \mem_addr_reg[0]_0 ;
  output \mem_addr_reg[1]_0 ;
  output [0:0]D;
  output dac0_bgt_reset_i;
  output por_req_reg_0;
  output [0:0]\FSM_onehot_por_sm_state_reg[7]_0 ;
  output [2:0]dac0_status;
  output \FSM_onehot_por_sm_state_reg[12]_0 ;
  output [4:0]\drpaddr_por_reg[10]_0 ;
  output [15:0]\drpdi_por_reg[15]_0 ;
  input s_axi_aclk;
  input dac0_por_gnt;
  input dac0_drprdy_por;
  input power_ok_r_reg_0;
  input [0:0]dac0_powerup_state_INST_0_0;
  input [13:0]mem_data_dac0;
  input [0:0]Q;
  input [0:0]\por_timer_start_val_reg[7]_0 ;
  input [5:0]trim_code;
  input clock_en_reg_0;
  input [0:0]clock_en_reg_1;
  input dac_bgt_req;
  input bank2_read;
  input [1:0]\FSM_sequential_fsm_cs[2]_i_2__3 ;
  input bank2_write;
  input p_0_in;
  input tile_config_done;
  input bgt_sm_done_dac;
  input [3:0]\FSM_onehot_por_sm_state_reg[1]_0 ;
  input [3:0]\FSM_onehot_por_sm_state_reg[12]_1 ;
  input [0:0]E;
  input [15:0]dac0_do_mon;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_por_sm_state[0]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[0]_i_2_n_0 ;
  wire \FSM_onehot_por_sm_state[10]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[10]_i_2__0_n_0 ;
  wire \FSM_onehot_por_sm_state[12]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[12]_i_2__0_n_0 ;
  wire \FSM_onehot_por_sm_state[12]_i_3__0_n_0 ;
  wire \FSM_onehot_por_sm_state[13]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[13]_i_2__0_n_0 ;
  wire \FSM_onehot_por_sm_state[13]_i_3__0_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_2__0_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_3__0_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_4__0_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_5__0_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_6__0_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_7__0_n_0 ;
  wire \FSM_onehot_por_sm_state[1]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__3_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_2__0_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_3__0_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_4__0_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_5_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_6__0_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_7__0_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__3_n_0 ;
  wire \FSM_onehot_por_sm_state[5]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[8]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state_reg[12]_0 ;
  wire [3:0]\FSM_onehot_por_sm_state_reg[12]_1 ;
  wire [3:0]\FSM_onehot_por_sm_state_reg[1]_0 ;
  wire [0:0]\FSM_onehot_por_sm_state_reg[7]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[14] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [1:0]\FSM_sequential_fsm_cs[2]_i_2__3 ;
  wire [0:0]Q;
  wire adc0_status_sync;
  wire adc1_status_0_falling_edge_seen_i_1__0_n_0;
  wire adc1_status_0_falling_edge_seen_reg_n_0;
  wire adc1_status_0_r;
  wire adc1_status_0_r_reg_n_0;
  wire adc1_status_sync;
  wire adc2_status_sync;
  wire adc3_status_sync;
  wire bank2_read;
  wire bank2_write;
  wire bg_cal_en;
  wire bg_cal_en_reg_n_0;
  wire bgt_sm_done_dac;
  wire bgt_sm_start_dac;
  wire bgt_sm_start_i_1__0_n_0;
  wire \cal_enables[1]_i_1_n_0 ;
  wire \cal_enables_reg_n_0_[1] ;
  wire clear_interrupt;
  wire clear_interrupt_i_1_n_0;
  wire clear_interrupt_reg_n_0;
  wire cleared_i_1__0_n_0;
  wire cleared_r_reg_0;
  wire cleared_reg_n_0;
  wire \clock_en_count[5]_i_1__3_n_0 ;
  wire [5:0]clock_en_count_reg__0;
  wire clock_en_i_1__3_n_0;
  wire clock_en_i_2__3_n_0;
  wire clock_en_reg_0;
  wire [0:0]clock_en_reg_1;
  wire clock_en_reg_n_0;
  wire dac0_bgt_reset_i;
  wire [15:0]dac0_do_mon;
  wire dac0_drpen_por;
  wire dac0_drprdy_por;
  wire dac0_drpwe_por;
  wire dac0_por_gnt;
  wire dac0_por_req;
  wire dac0_powerup_state;
  wire [0:0]dac0_powerup_state_INST_0_0;
  wire [2:0]dac0_status;
  wire \dac0_status[2]_INST_0_i_2_n_0 ;
  wire dac_bgt_req;
  wire done_i_2__0_n_0;
  wire done_reg_0;
  wire \drpaddr_por[10]_i_1__3_n_0 ;
  wire \drpaddr_por[10]_i_2_n_0 ;
  wire \drpaddr_por[2]_i_1__0_n_0 ;
  wire \drpaddr_por[3]_i_1_n_0 ;
  wire \drpaddr_por[8]_i_1__1_n_0 ;
  wire \drpaddr_por[9]_i_1__0_n_0 ;
  wire [4:0]\drpaddr_por_reg[10]_0 ;
  wire \drpdi_por[0]_i_1__0_n_0 ;
  wire \drpdi_por[10]_i_1_n_0 ;
  wire \drpdi_por[14]_i_1__0_n_0 ;
  wire \drpdi_por[15]_i_1__3_n_0 ;
  wire \drpdi_por[15]_i_2__0_n_0 ;
  wire \drpdi_por[15]_i_3__0_n_0 ;
  wire \drpdi_por[15]_i_4_n_0 ;
  wire \drpdi_por[1]_i_1__1_n_0 ;
  wire \drpdi_por[2]_i_1__0_n_0 ;
  wire \drpdi_por[3]_i_1__0_n_0 ;
  wire \drpdi_por[4]_i_1__1_n_0 ;
  wire \drpdi_por[5]_i_1__1_n_0 ;
  wire \drpdi_por[6]_i_1__1_n_0 ;
  wire \drpdi_por[7]_i_1__0_n_0 ;
  wire \drpdi_por[8]_i_1__0_n_0 ;
  wire \drpdi_por[9]_i_1__0_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1__3_n_0;
  wire drprdy_por_r;
  wire enable_clock_en_i_1__3_n_0;
  wire enable_clock_en_i_2__0_n_0;
  wire enable_clock_en_reg_n_0;
  wire fg_cal_en_i_1__0_n_0;
  wire fg_cal_en_i_2__0_n_0;
  wire fg_cal_en_reg_n_0;
  wire interrupt0;
  wire interrupt_i_1__0_n_0;
  wire interrupt_reg_0;
  wire \mem_addr[0]_i_1__0_n_0 ;
  wire \mem_addr[1]_i_1__0_n_0 ;
  wire \mem_addr[2]_i_1__0_n_0 ;
  wire \mem_addr[2]_i_2__0_n_0 ;
  wire \mem_addr[2]_i_3__0_n_0 ;
  wire \mem_addr[3]_i_1__0_n_0 ;
  wire \mem_addr[3]_i_2__1_n_0 ;
  wire \mem_addr[3]_i_3__0_n_0 ;
  wire \mem_addr[3]_i_4_n_0 ;
  wire \mem_addr[3]_i_5_n_0 ;
  wire \mem_addr[3]_i_6_n_0 ;
  wire \mem_addr_reg[0]_0 ;
  wire \mem_addr_reg[1]_0 ;
  wire [3:0]\mem_addr_reg[3]_0 ;
  wire [13:0]mem_data_dac0;
  wire no_pll_restart_i_1__0_n_0;
  wire no_pll_restart_i_2__0_n_0;
  wire no_pll_restart_i_3__0_n_0;
  wire no_pll_restart_reg_n_0;
  wire p_0_in;
  wire [5:0]p_0_in_0;
  wire p_1_in;
  wire p_8_in;
  wire por_gnt_r;
  wire por_req_i_1__3_n_0;
  wire por_req_reg_0;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__3_n_0 ;
  wire \por_timer_count[0]_i_11__3_n_0 ;
  wire \por_timer_count[0]_i_12__3_n_0 ;
  wire \por_timer_count[0]_i_13__4_n_0 ;
  wire \por_timer_count[0]_i_14__3_n_0 ;
  wire \por_timer_count[0]_i_15__3_n_0 ;
  wire \por_timer_count[0]_i_16__3_n_0 ;
  wire \por_timer_count[0]_i_17__3_n_0 ;
  wire \por_timer_count[0]_i_18__3_n_0 ;
  wire \por_timer_count[0]_i_19__3_n_0 ;
  wire \por_timer_count[0]_i_1__3_n_0 ;
  wire \por_timer_count[0]_i_20__3_n_0 ;
  wire \por_timer_count[0]_i_21__2_n_0 ;
  wire \por_timer_count[0]_i_22__3_n_0 ;
  wire \por_timer_count[0]_i_23__3_n_0 ;
  wire \por_timer_count[0]_i_3__3_n_0 ;
  wire \por_timer_count[0]_i_4__3_n_0 ;
  wire \por_timer_count[0]_i_5__3_n_0 ;
  wire \por_timer_count[0]_i_6__3_n_0 ;
  wire \por_timer_count[0]_i_7__3_n_0 ;
  wire \por_timer_count[0]_i_8__3_n_0 ;
  wire \por_timer_count[0]_i_9__3_n_0 ;
  wire \por_timer_count[16]_i_10__3_n_0 ;
  wire \por_timer_count[16]_i_11__3_n_0 ;
  wire \por_timer_count[16]_i_12__3_n_0 ;
  wire \por_timer_count[16]_i_13__3_n_0 ;
  wire \por_timer_count[16]_i_14__3_n_0 ;
  wire \por_timer_count[16]_i_15__3_n_0 ;
  wire \por_timer_count[16]_i_16__3_n_0 ;
  wire \por_timer_count[16]_i_2__3_n_0 ;
  wire \por_timer_count[16]_i_3__3_n_0 ;
  wire \por_timer_count[16]_i_4__3_n_0 ;
  wire \por_timer_count[16]_i_5__3_n_0 ;
  wire \por_timer_count[16]_i_6__3_n_0 ;
  wire \por_timer_count[16]_i_7__3_n_0 ;
  wire \por_timer_count[16]_i_8__3_n_0 ;
  wire \por_timer_count[16]_i_9__3_n_0 ;
  wire \por_timer_count[8]_i_10__3_n_0 ;
  wire \por_timer_count[8]_i_11__3_n_0 ;
  wire \por_timer_count[8]_i_12__4_n_0 ;
  wire \por_timer_count[8]_i_13__3_n_0 ;
  wire \por_timer_count[8]_i_14__3_n_0 ;
  wire \por_timer_count[8]_i_15__3_n_0 ;
  wire \por_timer_count[8]_i_16__3_n_0 ;
  wire \por_timer_count[8]_i_17__3_n_0 ;
  wire \por_timer_count[8]_i_2__3_n_0 ;
  wire \por_timer_count[8]_i_3__3_n_0 ;
  wire \por_timer_count[8]_i_4__4_n_0 ;
  wire \por_timer_count[8]_i_5__3_n_0 ;
  wire \por_timer_count[8]_i_6__3_n_0 ;
  wire \por_timer_count[8]_i_7__3_n_0 ;
  wire \por_timer_count[8]_i_8__3_n_0 ;
  wire \por_timer_count[8]_i_9__3_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__3_n_0 ;
  wire \por_timer_count_reg[0]_i_2__3_n_1 ;
  wire \por_timer_count_reg[0]_i_2__3_n_10 ;
  wire \por_timer_count_reg[0]_i_2__3_n_11 ;
  wire \por_timer_count_reg[0]_i_2__3_n_12 ;
  wire \por_timer_count_reg[0]_i_2__3_n_13 ;
  wire \por_timer_count_reg[0]_i_2__3_n_14 ;
  wire \por_timer_count_reg[0]_i_2__3_n_15 ;
  wire \por_timer_count_reg[0]_i_2__3_n_2 ;
  wire \por_timer_count_reg[0]_i_2__3_n_3 ;
  wire \por_timer_count_reg[0]_i_2__3_n_4 ;
  wire \por_timer_count_reg[0]_i_2__3_n_5 ;
  wire \por_timer_count_reg[0]_i_2__3_n_6 ;
  wire \por_timer_count_reg[0]_i_2__3_n_7 ;
  wire \por_timer_count_reg[0]_i_2__3_n_8 ;
  wire \por_timer_count_reg[0]_i_2__3_n_9 ;
  wire \por_timer_count_reg[16]_i_1__3_n_1 ;
  wire \por_timer_count_reg[16]_i_1__3_n_10 ;
  wire \por_timer_count_reg[16]_i_1__3_n_11 ;
  wire \por_timer_count_reg[16]_i_1__3_n_12 ;
  wire \por_timer_count_reg[16]_i_1__3_n_13 ;
  wire \por_timer_count_reg[16]_i_1__3_n_14 ;
  wire \por_timer_count_reg[16]_i_1__3_n_15 ;
  wire \por_timer_count_reg[16]_i_1__3_n_2 ;
  wire \por_timer_count_reg[16]_i_1__3_n_3 ;
  wire \por_timer_count_reg[16]_i_1__3_n_4 ;
  wire \por_timer_count_reg[16]_i_1__3_n_5 ;
  wire \por_timer_count_reg[16]_i_1__3_n_6 ;
  wire \por_timer_count_reg[16]_i_1__3_n_7 ;
  wire \por_timer_count_reg[16]_i_1__3_n_8 ;
  wire \por_timer_count_reg[16]_i_1__3_n_9 ;
  wire \por_timer_count_reg[8]_i_1__3_n_0 ;
  wire \por_timer_count_reg[8]_i_1__3_n_1 ;
  wire \por_timer_count_reg[8]_i_1__3_n_10 ;
  wire \por_timer_count_reg[8]_i_1__3_n_11 ;
  wire \por_timer_count_reg[8]_i_1__3_n_12 ;
  wire \por_timer_count_reg[8]_i_1__3_n_13 ;
  wire \por_timer_count_reg[8]_i_1__3_n_14 ;
  wire \por_timer_count_reg[8]_i_1__3_n_15 ;
  wire \por_timer_count_reg[8]_i_1__3_n_2 ;
  wire \por_timer_count_reg[8]_i_1__3_n_3 ;
  wire \por_timer_count_reg[8]_i_1__3_n_4 ;
  wire \por_timer_count_reg[8]_i_1__3_n_5 ;
  wire \por_timer_count_reg[8]_i_1__3_n_6 ;
  wire \por_timer_count_reg[8]_i_1__3_n_7 ;
  wire \por_timer_count_reg[8]_i_1__3_n_8 ;
  wire \por_timer_count_reg[8]_i_1__3_n_9 ;
  wire por_timer_start;
  wire por_timer_start_i_1__3_n_0;
  wire por_timer_start_reg_n_0;
  wire [21:0]por_timer_start_val;
  wire \por_timer_start_val[0]_i_1__0_n_0 ;
  wire \por_timer_start_val[15]_i_1__0_n_0 ;
  wire \por_timer_start_val[15]_i_2__0_n_0 ;
  wire \por_timer_start_val[1]_i_1__1_n_0 ;
  wire \por_timer_start_val[21]_i_1__0_n_0 ;
  wire \por_timer_start_val[2]_i_1__1_n_0 ;
  wire \por_timer_start_val[4]_i_1__1_n_0 ;
  wire \por_timer_start_val[6]_i_1__0_n_0 ;
  wire \por_timer_start_val[7]_i_1__0_n_0 ;
  wire [0:0]\por_timer_start_val_reg[7]_0 ;
  wire power_ok_r;
  wire power_ok_r_reg_0;
  wire \rdata_reg_n_0_[0] ;
  wire \rdata_reg_n_0_[10] ;
  wire \rdata_reg_n_0_[11] ;
  wire \rdata_reg_n_0_[12] ;
  wire \rdata_reg_n_0_[13] ;
  wire \rdata_reg_n_0_[14] ;
  wire \rdata_reg_n_0_[15] ;
  wire \rdata_reg_n_0_[1] ;
  wire \rdata_reg_n_0_[2] ;
  wire \rdata_reg_n_0_[3] ;
  wire \rdata_reg_n_0_[4] ;
  wire \rdata_reg_n_0_[5] ;
  wire \rdata_reg_n_0_[6] ;
  wire \rdata_reg_n_0_[7] ;
  wire \rdata_reg_n_0_[8] ;
  wire s_axi_aclk;
  wire signal_lost_r;
  wire tile_config_done;
  wire [5:0]trim_code;
  wire wait_event_i_1__0_n_0;
  wire wait_event_i_2__0_n_0;
  wire wait_event_i_3__0_n_0;
  wire wait_event_i_4__0_n_0;
  wire wait_event_i_5__0_n_0;
  wire wait_event_reg_n_0;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__3_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_por_sm_state[0]_i_1__0 
       (.I0(cleared_reg_n_0),
        .I1(signal_lost_r),
        .I2(\FSM_onehot_por_sm_state[0]_i_2_n_0 ),
        .O(\FSM_onehot_por_sm_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h00002AA2)) 
    \FSM_onehot_por_sm_state[0]_i_2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state[3]_i_7__0_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg[1]_0 [3]),
        .I3(Q),
        .I4(interrupt_reg_0),
        .O(\FSM_onehot_por_sm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFAAAAAAAA)) 
    \FSM_onehot_por_sm_state[10]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state[10]_i_2__0_n_0 ),
        .I2(mem_data_dac0[7]),
        .I3(mem_data_dac0[6]),
        .I4(mem_data_dac0[5]),
        .I5(\FSM_onehot_por_sm_state_reg[7]_0 ),
        .O(\FSM_onehot_por_sm_state[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_por_sm_state[10]_i_2__0 
       (.I0(mem_data_dac0[9]),
        .I1(mem_data_dac0[8]),
        .O(\FSM_onehot_por_sm_state[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_por_sm_state[12]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state[12]_i_2__0_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_por_sm_state[12]_i_3__0_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_por_sm_state[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \FSM_onehot_por_sm_state[12]_i_2__0 
       (.I0(mem_data_dac0[11]),
        .I1(mem_data_dac0[10]),
        .I2(\FSM_onehot_por_sm_state[13]_i_2__0_n_0 ),
        .I3(cleared_reg_n_0),
        .O(\FSM_onehot_por_sm_state[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_por_sm_state[12]_i_3__0 
       (.I0(cleared_reg_n_0),
        .I1(\FSM_onehot_por_sm_state_reg[12]_1 [1]),
        .I2(\FSM_onehot_por_sm_state_reg[12]_1 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[12]_1 [2]),
        .I4(\FSM_onehot_por_sm_state_reg[12]_1 [3]),
        .O(\FSM_onehot_por_sm_state[12]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \FSM_onehot_por_sm_state[13]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state[13]_i_2__0_n_0 ),
        .I1(cleared_reg_n_0),
        .I2(mem_data_dac0[10]),
        .I3(mem_data_dac0[11]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_por_sm_state[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF7E)) 
    \FSM_onehot_por_sm_state[13]_i_2__0 
       (.I0(\FSM_onehot_por_sm_state_reg[12]_1 [3]),
        .I1(\FSM_onehot_por_sm_state_reg[12]_1 [2]),
        .I2(Q),
        .I3(\FSM_onehot_por_sm_state[13]_i_3__0_n_0 ),
        .O(\FSM_onehot_por_sm_state[13]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \FSM_onehot_por_sm_state[13]_i_3__0 
       (.I0(\FSM_onehot_por_sm_state_reg[12]_1 [0]),
        .I1(mem_data_dac0[12]),
        .I2(\FSM_onehot_por_sm_state_reg[12]_1 [1]),
        .I3(mem_data_dac0[13]),
        .O(\FSM_onehot_por_sm_state[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF700)) 
    \FSM_onehot_por_sm_state[14]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state[14]_i_3__0_n_0 ),
        .I1(p_0_in),
        .I2(tile_config_done),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_por_sm_state[14]_i_4__0_n_0 ),
        .I5(\FSM_onehot_por_sm_state[14]_i_5__0_n_0 ),
        .O(por_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \FSM_onehot_por_sm_state[14]_i_2__0 
       (.I0(por_timer_start),
        .I1(mem_data_dac0[2]),
        .I2(mem_data_dac0[8]),
        .I3(mem_data_dac0[9]),
        .I4(mem_data_dac0[7]),
        .O(\FSM_onehot_por_sm_state[14]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_por_sm_state[14]_i_3__0 
       (.I0(\FSM_onehot_por_sm_state_reg[12]_1 [3]),
        .I1(\FSM_onehot_por_sm_state_reg[12]_1 [2]),
        .I2(\FSM_onehot_por_sm_state_reg[12]_1 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[12]_1 [1]),
        .O(\FSM_onehot_por_sm_state[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    \FSM_onehot_por_sm_state[14]_i_4__0 
       (.I0(\FSM_onehot_por_sm_state[14]_i_6__0_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(drprdy_por_r),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(\FSM_onehot_por_sm_state_reg[7]_0 ),
        .I5(dac0_drprdy_por),
        .O(\FSM_onehot_por_sm_state[14]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_por_sm_state[14]_i_5__0 
       (.I0(\FSM_onehot_por_sm_state[14]_i_7__0_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I4(por_timer_start),
        .I5(\drpaddr_por[10]_i_1__3_n_0 ),
        .O(\FSM_onehot_por_sm_state[14]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hF3A0)) 
    \FSM_onehot_por_sm_state[14]_i_6__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I1(cleared_reg_n_0),
        .I2(interrupt_reg_0),
        .I3(signal_lost_r),
        .O(\FSM_onehot_por_sm_state[14]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[14]_i_7__0 
       (.I0(por_gnt_r),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(dac0_por_gnt),
        .I3(wait_event_reg_n_0),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[14]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_por_sm_state[1]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg[1]_0 [0]),
        .I2(\FSM_onehot_por_sm_state_reg[1]_0 [1]),
        .I3(\FSM_onehot_por_sm_state_reg[1]_0 [2]),
        .I4(\FSM_onehot_por_sm_state_reg[1]_0 [3]),
        .O(\FSM_onehot_por_sm_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF44444444444)) 
    \FSM_onehot_por_sm_state[2]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state[2]_i_2__0_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I2(signal_lost_r),
        .I3(cleared_reg_n_0),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I5(interrupt_reg_0),
        .O(\FSM_onehot_por_sm_state[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_por_sm_state[2]_i_2__0 
       (.I0(\FSM_onehot_por_sm_state_reg[1]_0 [3]),
        .I1(\FSM_onehot_por_sm_state_reg[1]_0 [2]),
        .I2(\FSM_onehot_por_sm_state_reg[1]_0 [1]),
        .I3(\FSM_onehot_por_sm_state_reg[1]_0 [0]),
        .O(\FSM_onehot_por_sm_state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_por_sm_state[3]_i_1 
       (.I0(clear_interrupt),
        .I1(\FSM_onehot_por_sm_state[3]_i_3__0_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(\FSM_onehot_por_sm_state[3]_i_4__0_n_0 ),
        .I4(\FSM_onehot_por_sm_state[3]_i_5_n_0 ),
        .I5(\FSM_onehot_por_sm_state[3]_i_6__0_n_0 ),
        .O(\FSM_onehot_por_sm_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hAAAA8008)) 
    \FSM_onehot_por_sm_state[3]_i_2__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state[3]_i_7__0_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg[1]_0 [3]),
        .I3(Q),
        .I4(interrupt_reg_0),
        .O(clear_interrupt));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_onehot_por_sm_state[3]_i_3__0 
       (.I0(cleared_reg_n_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I2(mem_data_dac0[11]),
        .I3(mem_data_dac0[10]),
        .O(\FSM_onehot_por_sm_state[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_por_sm_state[3]_i_4__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I1(interrupt_reg_0),
        .O(\FSM_onehot_por_sm_state[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_por_sm_state[3]_i_5 
       (.I0(interrupt_reg_0),
        .I1(signal_lost_r),
        .I2(cleared_reg_n_0),
        .O(\FSM_onehot_por_sm_state[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \FSM_onehot_por_sm_state[3]_i_6__0 
       (.I0(por_timer_start),
        .I1(mem_data_dac0[2]),
        .I2(mem_data_dac0[8]),
        .I3(mem_data_dac0[9]),
        .I4(mem_data_dac0[7]),
        .O(\FSM_onehot_por_sm_state[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_por_sm_state[3]_i_7__0 
       (.I0(Q),
        .I1(\FSM_onehot_por_sm_state_reg[1]_0 [2]),
        .I2(mem_data_dac0[13]),
        .I3(\FSM_onehot_por_sm_state_reg[1]_0 [1]),
        .I4(\FSM_onehot_por_sm_state_reg[1]_0 [0]),
        .I5(mem_data_dac0[12]),
        .O(\FSM_onehot_por_sm_state[3]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_por_sm_state[4]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_por_sm_state[12]_i_3__0_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hD00D0000)) 
    \FSM_onehot_por_sm_state[5]_i_1__0 
       (.I0(cleared_reg_n_0),
        .I1(\FSM_onehot_por_sm_state[13]_i_2__0_n_0 ),
        .I2(mem_data_dac0[11]),
        .I3(mem_data_dac0[10]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_por_sm_state[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \FSM_onehot_por_sm_state[8]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg[7]_0 ),
        .I1(mem_data_dac0[5]),
        .I2(mem_data_dac0[6]),
        .I3(mem_data_dac0[7]),
        .I4(mem_data_dac0[9]),
        .I5(mem_data_dac0[8]),
        .O(\FSM_onehot_por_sm_state[8]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[10]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[12] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[12]_i_1__0_n_0 ),
        .Q(signal_lost_r),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[13] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[13]_i_1__0_n_0 ),
        .Q(por_timer_start),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[14] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[14]_i_2__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__3_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__3_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[5]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg[7]_0 ),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[8]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_8_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_8_in));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_bgt_sm_state[4]_i_1__0 
       (.I0(clock_en_reg_0),
        .I1(clock_en_reg_1),
        .I2(power_ok_r_reg_0),
        .I3(interrupt_reg_0),
        .O(dac0_bgt_reset_i));
  LUT6 #(
    .INIT(64'hEEFFFFFFEEFEFEFE)) 
    \FSM_sequential_fsm_cs[2]_i_3__0 
       (.I0(dac0_por_req),
        .I1(dac_bgt_req),
        .I2(bank2_read),
        .I3(\FSM_sequential_fsm_cs[2]_i_2__3 [1]),
        .I4(\FSM_sequential_fsm_cs[2]_i_2__3 [0]),
        .I5(bank2_write),
        .O(por_req_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    adc1_status_0_falling_edge_seen_i_1__0
       (.I0(adc1_status_sync),
        .I1(adc1_status_0_r_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(adc1_status_0_falling_edge_seen_reg_n_0),
        .O(adc1_status_0_falling_edge_seen_i_1__0_n_0));
  FDRE adc1_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_falling_edge_seen_i_1__0_n_0),
        .Q(adc1_status_0_falling_edge_seen_reg_n_0),
        .R(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc1_status_0_r_i_1__0
       (.I0(adc1_status_sync),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .O(adc1_status_0_r));
  FDRE adc1_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_r),
        .Q(adc1_status_0_r_reg_n_0),
        .R(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h80)) 
    bg_cal_en_i_1__0
       (.I0(mem_data_dac0[0]),
        .I1(por_timer_start),
        .I2(mem_data_dac0[1]),
        .O(bg_cal_en));
  FDRE bg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1__0_n_0),
        .D(bg_cal_en),
        .Q(bg_cal_en_reg_n_0),
        .R(p_8_in));
  LUT6 #(
    .INIT(64'hDDDDDDDD888C8888)) 
    bgt_sm_start_i_1__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I1(por_timer_start),
        .I2(mem_data_dac0[8]),
        .I3(mem_data_dac0[9]),
        .I4(mem_data_dac0[7]),
        .I5(bgt_sm_start_dac),
        .O(bgt_sm_start_i_1__0_n_0));
  FDRE bgt_sm_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_sm_start_i_1__0_n_0),
        .Q(bgt_sm_start_dac),
        .R(p_8_in));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \cal_enables[1]_i_1 
       (.I0(mem_data_dac0[1]),
        .I1(mem_data_dac0[2]),
        .I2(por_timer_start),
        .I3(mem_data_dac0[7]),
        .I4(\FSM_onehot_por_sm_state[10]_i_2__0_n_0 ),
        .I5(\cal_enables_reg_n_0_[1] ),
        .O(\cal_enables[1]_i_1_n_0 ));
  FDRE \cal_enables_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cal_enables[1]_i_1_n_0 ),
        .Q(\cal_enables_reg_n_0_[1] ),
        .R(p_8_in));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32 cdc_adc0_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33 cdc_adc1_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc1_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34 cdc_adc2_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc2_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35 cdc_adc3_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc3_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    clear_interrupt_i_1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(clear_interrupt),
        .I2(clear_interrupt_reg_n_0),
        .O(clear_interrupt_i_1_n_0));
  FDRE clear_interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clear_interrupt_i_1_n_0),
        .Q(clear_interrupt_reg_n_0),
        .R(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h3F4C)) 
    cleared_i_1__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I1(cleared_reg_n_0),
        .I2(interrupt_reg_0),
        .I3(signal_lost_r),
        .O(cleared_i_1__0_n_0));
  FDRE cleared_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_reg_n_0),
        .Q(cleared_r_reg_0),
        .R(p_8_in));
  FDRE cleared_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_i_1__0_n_0),
        .Q(cleared_reg_n_0),
        .R(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__3 
       (.I0(clock_en_count_reg__0[0]),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__3 
       (.I0(clock_en_count_reg__0[0]),
        .I1(clock_en_count_reg__0[1]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \clock_en_count[2]_i_1__3 
       (.I0(clock_en_count_reg__0[2]),
        .I1(clock_en_count_reg__0[0]),
        .I2(clock_en_count_reg__0[1]),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_en_count[3]_i_1__3 
       (.I0(clock_en_count_reg__0[1]),
        .I1(clock_en_count_reg__0[0]),
        .I2(clock_en_count_reg__0[2]),
        .I3(clock_en_count_reg__0[3]),
        .O(p_0_in_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__3 
       (.I0(clock_en_count_reg__0[4]),
        .I1(clock_en_count_reg__0[1]),
        .I2(clock_en_count_reg__0[0]),
        .I3(clock_en_count_reg__0[2]),
        .I4(clock_en_count_reg__0[3]),
        .O(p_0_in_0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__3 
       (.I0(clock_en_reg_0),
        .I1(clock_en_reg_1),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__3 
       (.I0(clock_en_count_reg__0[5]),
        .I1(clock_en_count_reg__0[3]),
        .I2(clock_en_count_reg__0[2]),
        .I3(clock_en_count_reg__0[0]),
        .I4(clock_en_count_reg__0[1]),
        .I5(clock_en_count_reg__0[4]),
        .O(p_0_in_0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0[0]),
        .Q(clock_en_count_reg__0[0]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0[1]),
        .Q(clock_en_count_reg__0[1]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0[2]),
        .Q(clock_en_count_reg__0[2]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0[3]),
        .Q(clock_en_count_reg__0[3]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0[4]),
        .Q(clock_en_count_reg__0[4]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0[5]),
        .Q(clock_en_count_reg__0[5]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFDFDFDFDFDFD)) 
    clock_en_i_1__3
       (.I0(enable_clock_en_reg_n_0),
        .I1(clock_en_reg_1),
        .I2(clock_en_reg_0),
        .I3(clock_en_count_reg__0[4]),
        .I4(clock_en_i_2__3_n_0),
        .I5(clock_en_count_reg__0[5]),
        .O(clock_en_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    clock_en_i_2__3
       (.I0(clock_en_count_reg__0[3]),
        .I1(clock_en_count_reg__0[2]),
        .I2(clock_en_count_reg__0[0]),
        .I3(clock_en_count_reg__0[1]),
        .O(clock_en_i_2__3_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__3_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    dac0_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(dac0_powerup_state_INST_0_0),
        .O(dac0_powerup_state));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dac0_status[0]_INST_0 
       (.I0(\FSM_onehot_por_sm_state_reg[12]_0 ),
        .I1(cleared_r_reg_0),
        .I2(mem_data_dac0[12]),
        .O(dac0_status[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dac0_status[1]_INST_0 
       (.I0(\FSM_onehot_por_sm_state_reg[12]_0 ),
        .I1(cleared_r_reg_0),
        .I2(mem_data_dac0[13]),
        .O(dac0_status[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dac0_status[2]_INST_0 
       (.I0(\FSM_onehot_por_sm_state_reg[12]_0 ),
        .I1(cleared_r_reg_0),
        .I2(Q),
        .O(dac0_status[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dac0_status[2]_INST_0_i_1 
       (.I0(\dac0_status[2]_INST_0_i_2_n_0 ),
        .I1(signal_lost_r),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I4(drpen_por_i_1__3_n_0),
        .O(\FSM_onehot_por_sm_state_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFA8)) 
    \dac0_status[2]_INST_0_i_2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg[7]_0 ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(por_timer_start),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .O(\dac0_status[2]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    done_i_1__5
       (.I0(clock_en_reg_1),
        .I1(clock_en_reg_0),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    done_i_2__0
       (.I0(interrupt_reg_0),
        .I1(cleared_reg_n_0),
        .I2(signal_lost_r),
        .I3(done_reg_0),
        .O(done_i_2__0_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_2__0_n_0),
        .Q(done_reg_0),
        .R(p_8_in));
  LUT3 #(
    .INIT(8'hFE)) 
    \drpaddr_por[10]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[10]_i_2 
       (.I0(mem_data_dac0[9]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[2]_i_1__0 
       (.I0(mem_data_dac0[6]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[3]_i_1 
       (.I0(mem_data_dac0[5]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drpaddr_por[8]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(mem_data_dac0[7]),
        .O(\drpaddr_por[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[9]_i_1__0 
       (.I0(mem_data_dac0[8]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[9]_i_1__0_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__3_n_0 ),
        .D(\drpaddr_por[10]_i_2_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [4]),
        .R(p_8_in));
  FDRE \drpaddr_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__3_n_0 ),
        .D(\drpaddr_por[2]_i_1__0_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [0]),
        .R(p_8_in));
  FDRE \drpaddr_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__3_n_0 ),
        .D(\drpaddr_por[3]_i_1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [1]),
        .R(p_8_in));
  FDRE \drpaddr_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__3_n_0 ),
        .D(\drpaddr_por[8]_i_1__1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [2]),
        .R(p_8_in));
  FDRE \drpaddr_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__3_n_0 ),
        .D(\drpaddr_por[9]_i_1__0_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [3]),
        .R(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hAAAA80AA)) 
    \drpdi_por[0]_i_1__0 
       (.I0(\rdata_reg_n_0_[0] ),
        .I1(mem_data_dac0[11]),
        .I2(mem_data_dac0[10]),
        .I3(cleared_reg_n_0),
        .I4(\drpdi_por[15]_i_4_n_0 ),
        .O(\drpdi_por[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h3FAFC000)) 
    \drpdi_por[10]_i_1 
       (.I0(\drpdi_por[15]_i_3__0_n_0 ),
        .I1(\drpdi_por[15]_i_4_n_0 ),
        .I2(mem_data_dac0[2]),
        .I3(\drpdi_por[15]_i_2__0_n_0 ),
        .I4(\rdata_reg_n_0_[10] ),
        .O(\drpdi_por[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7388FB00)) 
    \drpdi_por[14]_i_1__0 
       (.I0(\drpdi_por[15]_i_2__0_n_0 ),
        .I1(mem_data_dac0[3]),
        .I2(\drpdi_por[15]_i_3__0_n_0 ),
        .I3(\rdata_reg_n_0_[14] ),
        .I4(\drpdi_por[15]_i_4_n_0 ),
        .O(\drpdi_por[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7388FB00)) 
    \drpdi_por[15]_i_1__3 
       (.I0(\drpdi_por[15]_i_2__0_n_0 ),
        .I1(mem_data_dac0[4]),
        .I2(\drpdi_por[15]_i_3__0_n_0 ),
        .I3(\rdata_reg_n_0_[15] ),
        .I4(\drpdi_por[15]_i_4_n_0 ),
        .O(\drpdi_por[15]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \drpdi_por[15]_i_2__0 
       (.I0(cleared_reg_n_0),
        .I1(mem_data_dac0[10]),
        .I2(mem_data_dac0[11]),
        .O(\drpdi_por[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpdi_por[15]_i_3__0 
       (.I0(Q),
        .I1(mem_data_dac0[12]),
        .I2(mem_data_dac0[13]),
        .O(\drpdi_por[15]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \drpdi_por[15]_i_4 
       (.I0(mem_data_dac0[5]),
        .I1(mem_data_dac0[6]),
        .I2(mem_data_dac0[9]),
        .I3(mem_data_dac0[8]),
        .I4(mem_data_dac0[7]),
        .O(\drpdi_por[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4FE040E0EF40EF40)) 
    \drpdi_por[1]_i_1__1 
       (.I0(\drpdi_por[15]_i_4_n_0 ),
        .I1(trim_code[0]),
        .I2(\drpdi_por[15]_i_2__0_n_0 ),
        .I3(\rdata_reg_n_0_[1] ),
        .I4(\drpdi_por[15]_i_3__0_n_0 ),
        .I5(mem_data_dac0[1]),
        .O(\drpdi_por[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \drpdi_por[2]_i_1__0 
       (.I0(\rdata_reg_n_0_[2] ),
        .I1(\drpdi_por[15]_i_4_n_0 ),
        .I2(\drpdi_por[15]_i_2__0_n_0 ),
        .I3(trim_code[1]),
        .O(\drpdi_por[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \drpdi_por[3]_i_1__0 
       (.I0(\rdata_reg_n_0_[3] ),
        .I1(\drpdi_por[15]_i_4_n_0 ),
        .I2(\drpdi_por[15]_i_2__0_n_0 ),
        .I3(trim_code[2]),
        .O(\drpdi_por[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4FE040E0EF40EF40)) 
    \drpdi_por[4]_i_1__1 
       (.I0(\drpdi_por[15]_i_4_n_0 ),
        .I1(trim_code[3]),
        .I2(\drpdi_por[15]_i_2__0_n_0 ),
        .I3(\rdata_reg_n_0_[4] ),
        .I4(\drpdi_por[15]_i_3__0_n_0 ),
        .I5(mem_data_dac0[0]),
        .O(\drpdi_por[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4FE040E0EF40EF40)) 
    \drpdi_por[5]_i_1__1 
       (.I0(\drpdi_por[15]_i_4_n_0 ),
        .I1(trim_code[4]),
        .I2(\drpdi_por[15]_i_2__0_n_0 ),
        .I3(\rdata_reg_n_0_[5] ),
        .I4(\drpdi_por[15]_i_3__0_n_0 ),
        .I5(mem_data_dac0[1]),
        .O(\drpdi_por[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4FE040E0EF40EF40)) 
    \drpdi_por[6]_i_1__1 
       (.I0(\drpdi_por[15]_i_4_n_0 ),
        .I1(trim_code[5]),
        .I2(\drpdi_por[15]_i_2__0_n_0 ),
        .I3(\rdata_reg_n_0_[6] ),
        .I4(\drpdi_por[15]_i_3__0_n_0 ),
        .I5(mem_data_dac0[2]),
        .O(\drpdi_por[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAFA000)) 
    \drpdi_por[7]_i_1__0 
       (.I0(\drpdi_por[15]_i_4_n_0 ),
        .I1(\drpdi_por[15]_i_3__0_n_0 ),
        .I2(\drpdi_por[15]_i_2__0_n_0 ),
        .I3(mem_data_dac0[2]),
        .I4(\rdata_reg_n_0_[7] ),
        .O(\drpdi_por[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0CAFA000)) 
    \drpdi_por[8]_i_1__0 
       (.I0(\drpdi_por[15]_i_4_n_0 ),
        .I1(\drpdi_por[15]_i_3__0_n_0 ),
        .I2(\drpdi_por[15]_i_2__0_n_0 ),
        .I3(mem_data_dac0[2]),
        .I4(\rdata_reg_n_0_[8] ),
        .O(\drpdi_por[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h3FAFC000)) 
    \drpdi_por[9]_i_1__0 
       (.I0(\drpdi_por[15]_i_3__0_n_0 ),
        .I1(\drpdi_por[15]_i_4_n_0 ),
        .I2(mem_data_dac0[2]),
        .I3(\drpdi_por[15]_i_2__0_n_0 ),
        .I4(p_1_in),
        .O(\drpdi_por[9]_i_1__0_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[0]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[10]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\rdata_reg_n_0_[11] ),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\rdata_reg_n_0_[12] ),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\rdata_reg_n_0_[13] ),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[14]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[15]_i_1__3_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[1]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[2]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[3]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[4]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[5]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[6]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[7]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[8]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_8_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[9]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_8_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__3
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_por_sm_state_reg[7]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_1__3_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__3_n_0),
        .D(\drpaddr_por[10]_i_1__3_n_0 ),
        .Q(dac0_drpen_por),
        .R(p_8_in));
  FDRE drprdy_por_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_drprdy_por),
        .Q(drprdy_por_r),
        .R(p_8_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__3_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(dac0_drpwe_por),
        .R(p_8_in));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    enable_clock_en_i_1__3
       (.I0(mem_data_dac0[8]),
        .I1(mem_data_dac0[9]),
        .I2(mem_data_dac0[7]),
        .I3(enable_clock_en_i_2__0_n_0),
        .I4(por_timer_start),
        .I5(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    enable_clock_en_i_2__0
       (.I0(Q),
        .I1(mem_data_dac0[13]),
        .I2(mem_data_dac0[12]),
        .O(enable_clock_en_i_2__0_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__3_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_8_in));
  LUT6 #(
    .INIT(64'hC8C8C8C8C8C8FFC8)) 
    fg_cal_en_i_1__0
       (.I0(interrupt_reg_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I2(wait_event_reg_n_0),
        .I3(por_timer_start),
        .I4(mem_data_dac0[7]),
        .I5(\FSM_onehot_por_sm_state[10]_i_2__0_n_0 ),
        .O(fg_cal_en_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h40)) 
    fg_cal_en_i_2__0
       (.I0(mem_data_dac0[0]),
        .I1(por_timer_start),
        .I2(mem_data_dac0[1]),
        .O(fg_cal_en_i_2__0_n_0));
  FDRE fg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1__0_n_0),
        .D(fg_cal_en_i_2__0_n_0),
        .Q(fg_cal_en_reg_n_0),
        .R(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    interrupt_i_1__0
       (.I0(clear_interrupt_reg_n_0),
        .I1(interrupt0),
        .I2(interrupt_reg_0),
        .O(interrupt_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h44444000)) 
    interrupt_i_2__0
       (.I0(power_ok_r_reg_0),
        .I1(power_ok_r),
        .I2(mem_data_dac0[13]),
        .I3(mem_data_dac0[12]),
        .I4(Q),
        .O(interrupt0));
  FDRE interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(interrupt_i_1__0_n_0),
        .Q(interrupt_reg_0),
        .R(p_8_in));
  LUT6 #(
    .INIT(64'h5455545454545454)) 
    \mem_addr[0]_i_1__0 
       (.I0(\mem_addr_reg[3]_0 [0]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(\mem_addr[2]_i_3__0_n_0 ),
        .I3(interrupt_reg_0),
        .I4(signal_lost_r),
        .I5(cleared_reg_n_0),
        .O(\mem_addr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hBEBEBE82)) 
    \mem_addr[1]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state[3]_i_5_n_0 ),
        .I1(\mem_addr_reg[3]_0 [0]),
        .I2(\mem_addr_reg[3]_0 [1]),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(\mem_addr[2]_i_3__0_n_0 ),
        .O(\mem_addr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEEAAFAEEEEAAA)) 
    \mem_addr[2]_i_1__0 
       (.I0(\mem_addr[2]_i_2__0_n_0 ),
        .I1(\mem_addr[2]_i_3__0_n_0 ),
        .I2(\mem_addr_reg[3]_0 [0]),
        .I3(\mem_addr_reg[3]_0 [1]),
        .I4(\mem_addr_reg[3]_0 [2]),
        .I5(\FSM_onehot_por_sm_state[3]_i_5_n_0 ),
        .O(\mem_addr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h82222888)) 
    \mem_addr[2]_i_2__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\mem_addr_reg[3]_0 [2]),
        .I2(\mem_addr_reg[3]_0 [1]),
        .I3(\mem_addr_reg[3]_0 [0]),
        .I4(no_pll_restart_reg_n_0),
        .O(\mem_addr[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    \mem_addr[2]_i_3__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(por_timer_start),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(interrupt_reg_0),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\mem_addr[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_addr[3]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state[0]_i_2_n_0 ),
        .I1(\FSM_onehot_por_sm_state[3]_i_3__0_n_0 ),
        .I2(\mem_addr[3]_i_3__0_n_0 ),
        .I3(\mem_addr[3]_i_4_n_0 ),
        .I4(\FSM_onehot_por_sm_state[3]_i_6__0_n_0 ),
        .O(\mem_addr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF366C0000)) 
    \mem_addr[3]_i_2__1 
       (.I0(no_pll_restart_reg_n_0),
        .I1(\mem_addr_reg[3]_0 [3]),
        .I2(\mem_addr_reg[3]_0 [2]),
        .I3(\mem_addr[3]_i_5_n_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I5(\mem_addr[3]_i_6_n_0 ),
        .O(\mem_addr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    \mem_addr[3]_i_3__0 
       (.I0(interrupt_reg_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I2(wait_event_reg_n_0),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(dac0_drprdy_por),
        .O(\mem_addr[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \mem_addr[3]_i_4 
       (.I0(signal_lost_r),
        .I1(interrupt_reg_0),
        .I2(cleared_reg_n_0),
        .O(\mem_addr[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[3]_i_5 
       (.I0(\mem_addr_reg[3]_0 [0]),
        .I1(\mem_addr_reg[3]_0 [1]),
        .O(\mem_addr[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hACE0E0E0E0E0E0CA)) 
    \mem_addr[3]_i_6 
       (.I0(\FSM_onehot_por_sm_state[3]_i_5_n_0 ),
        .I1(\mem_addr[2]_i_3__0_n_0 ),
        .I2(\mem_addr_reg[3]_0 [3]),
        .I3(\mem_addr_reg[3]_0 [2]),
        .I4(\mem_addr_reg[3]_0 [0]),
        .I5(\mem_addr_reg[3]_0 [1]),
        .O(\mem_addr[3]_i_6_n_0 ));
  FDRE \mem_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[3]_i_1__0_n_0 ),
        .D(\mem_addr[0]_i_1__0_n_0 ),
        .Q(\mem_addr_reg[3]_0 [0]),
        .R(p_8_in));
  FDRE \mem_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[3]_i_1__0_n_0 ),
        .D(\mem_addr[1]_i_1__0_n_0 ),
        .Q(\mem_addr_reg[3]_0 [1]),
        .R(p_8_in));
  FDRE \mem_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[3]_i_1__0_n_0 ),
        .D(\mem_addr[2]_i_1__0_n_0 ),
        .Q(\mem_addr_reg[3]_0 [2]),
        .R(p_8_in));
  FDRE \mem_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[3]_i_1__0_n_0 ),
        .D(\mem_addr[3]_i_2__1_n_0 ),
        .Q(\mem_addr_reg[3]_0 [3]),
        .R(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \mem_data_dac0[15]_i_1 
       (.I0(\mem_addr_reg[3]_0 [1]),
        .I1(\mem_addr_reg[3]_0 [2]),
        .I2(\mem_addr_reg[3]_0 [0]),
        .O(\mem_addr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mem_data_dac0[26]_i_1 
       (.I0(\mem_addr_reg[3]_0 [0]),
        .I1(\mem_addr_reg[3]_0 [1]),
        .O(\mem_addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_dac0[5]_i_1 
       (.I0(\mem_addr_reg[3]_0 [3]),
        .I1(\mem_addr_reg[3]_0 [0]),
        .O(D));
  LUT6 #(
    .INIT(64'h80FF80FF80000000)) 
    no_pll_restart_i_1__0
       (.I0(no_pll_restart_i_2__0_n_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(cleared_reg_n_0),
        .I3(\mem_addr[3]_i_3__0_n_0 ),
        .I4(no_pll_restart_i_3__0_n_0),
        .I5(no_pll_restart_reg_n_0),
        .O(no_pll_restart_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    no_pll_restart_i_2__0
       (.I0(\rdata_reg_n_0_[3] ),
        .I1(\rdata_reg_n_0_[1] ),
        .I2(\rdata_reg_n_0_[4] ),
        .I3(\rdata_reg_n_0_[0] ),
        .I4(\rdata_reg_n_0_[2] ),
        .O(no_pll_restart_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    no_pll_restart_i_3__0
       (.I0(wait_event_reg_n_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I2(interrupt_reg_0),
        .O(no_pll_restart_i_3__0_n_0));
  FDRE no_pll_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(no_pll_restart_i_1__0_n_0),
        .Q(no_pll_restart_reg_n_0),
        .R(p_8_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_por_gnt),
        .Q(por_gnt_r),
        .R(p_8_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__3
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(dac0_drprdy_por),
        .I3(dac0_por_req),
        .O(por_req_i_1__3_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__3_n_0),
        .Q(dac0_por_req),
        .R(p_8_in));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_10__3 
       (.I0(por_timer_start_val[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_10__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_11__3 
       (.I0(por_timer_start_val[1]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_11__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_12__3 
       (.I0(por_timer_start_val[0]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_12__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_13__4 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_start_val[7]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_13__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_14__3 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_val[6]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_15__3 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_val[5]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_16__3 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_val[4]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_17__3 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_18__3 
       (.I0(por_timer_count_reg[2]),
        .I1(por_timer_start_val[2]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_19__3 
       (.I0(por_timer_count_reg[1]),
        .I1(por_timer_start_val[1]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \por_timer_count[0]_i_1__3 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3__3_n_0 ),
        .I2(\por_timer_count[0]_i_4__3_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(por_timer_count_reg[1]),
        .I5(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_20__3 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_start_val[0]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_21__2 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_count_reg[8]),
        .I2(por_timer_count_reg[10]),
        .I3(por_timer_count_reg[9]),
        .O(\por_timer_count[0]_i_21__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22__3 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_count_reg[18]),
        .I2(por_timer_count_reg[16]),
        .I3(por_timer_count_reg[19]),
        .I4(\por_timer_count[0]_i_23__3_n_0 ),
        .O(\por_timer_count[0]_i_22__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__3 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_count_reg[21]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[20]),
        .O(\por_timer_count[0]_i_23__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[0]_i_3__3 
       (.I0(\por_timer_count[0]_i_21__2_n_0 ),
        .I1(por_timer_count_reg[15]),
        .I2(por_timer_count_reg[12]),
        .I3(por_timer_count_reg[14]),
        .I4(por_timer_count_reg[13]),
        .I5(\por_timer_count[0]_i_22__3_n_0 ),
        .O(\por_timer_count[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_count[0]_i_4__3 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_count_reg[2]),
        .I2(por_timer_count_reg[4]),
        .I3(por_timer_count_reg[7]),
        .I4(por_timer_count_reg[5]),
        .I5(por_timer_count_reg[6]),
        .O(\por_timer_count[0]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_5__3 
       (.I0(por_timer_start_val[7]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_6__3 
       (.I0(por_timer_start_val[6]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[6]),
        .O(\por_timer_count[0]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_7__3 
       (.I0(por_timer_start_val[5]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[5]),
        .O(\por_timer_count[0]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_8__3 
       (.I0(por_timer_start_val[4]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_9__3 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_9__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__3 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_11__3 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_val[21]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__3 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_13__3 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_val[19]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_14__3 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_val[18]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_15__3 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_val[19]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_16__3 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_val[21]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__3 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_3__3 
       (.I0(por_timer_start_val[21]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[21]),
        .O(\por_timer_count[16]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__3 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_5__3 
       (.I0(por_timer_start_val[19]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[19]),
        .O(\por_timer_count[16]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_6__3 
       (.I0(por_timer_start_val[18]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[18]),
        .O(\por_timer_count[16]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_7__3 
       (.I0(por_timer_start_val[19]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[17]),
        .O(\por_timer_count[16]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_8__3 
       (.I0(por_timer_start_val[21]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[16]),
        .O(\por_timer_count[16]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__3 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_9__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_10__3 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_start_val[15]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_11__3 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_val[14]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__4 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_13__3 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_start_val[2]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_14__3 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_start_val[2]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_15__3 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_val[6]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_16__3 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_val[6]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_17__3 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_val[6]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_2__3 
       (.I0(por_timer_start_val[15]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_3__3 
       (.I0(por_timer_start_val[14]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[14]),
        .O(\por_timer_count[8]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__4 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_5__3 
       (.I0(por_timer_start_val[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_6__3 
       (.I0(por_timer_start_val[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_7__3 
       (.I0(por_timer_start_val[6]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[10]),
        .O(\por_timer_count[8]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_8__3 
       (.I0(por_timer_start_val[6]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[9]),
        .O(\por_timer_count[8]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_9__3 
       (.I0(por_timer_start_val[6]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[8]),
        .O(\por_timer_count[8]_i_9__3_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_8_in));
  CARRY8 \por_timer_count_reg[0]_i_2__3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__3_n_0 ,\por_timer_count_reg[0]_i_2__3_n_1 ,\por_timer_count_reg[0]_i_2__3_n_2 ,\por_timer_count_reg[0]_i_2__3_n_3 ,\por_timer_count_reg[0]_i_2__3_n_4 ,\por_timer_count_reg[0]_i_2__3_n_5 ,\por_timer_count_reg[0]_i_2__3_n_6 ,\por_timer_count_reg[0]_i_2__3_n_7 }),
        .DI({\por_timer_count[0]_i_5__3_n_0 ,\por_timer_count[0]_i_6__3_n_0 ,\por_timer_count[0]_i_7__3_n_0 ,\por_timer_count[0]_i_8__3_n_0 ,\por_timer_count[0]_i_9__3_n_0 ,\por_timer_count[0]_i_10__3_n_0 ,\por_timer_count[0]_i_11__3_n_0 ,\por_timer_count[0]_i_12__3_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__3_n_8 ,\por_timer_count_reg[0]_i_2__3_n_9 ,\por_timer_count_reg[0]_i_2__3_n_10 ,\por_timer_count_reg[0]_i_2__3_n_11 ,\por_timer_count_reg[0]_i_2__3_n_12 ,\por_timer_count_reg[0]_i_2__3_n_13 ,\por_timer_count_reg[0]_i_2__3_n_14 ,\por_timer_count_reg[0]_i_2__3_n_15 }),
        .S({\por_timer_count[0]_i_13__4_n_0 ,\por_timer_count[0]_i_14__3_n_0 ,\por_timer_count[0]_i_15__3_n_0 ,\por_timer_count[0]_i_16__3_n_0 ,\por_timer_count[0]_i_17__3_n_0 ,\por_timer_count[0]_i_18__3_n_0 ,\por_timer_count[0]_i_19__3_n_0 ,\por_timer_count[0]_i_20__3_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_8_in));
  CARRY8 \por_timer_count_reg[16]_i_1__3 
       (.CI(\por_timer_count_reg[8]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__3_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__3_n_1 ,\por_timer_count_reg[16]_i_1__3_n_2 ,\por_timer_count_reg[16]_i_1__3_n_3 ,\por_timer_count_reg[16]_i_1__3_n_4 ,\por_timer_count_reg[16]_i_1__3_n_5 ,\por_timer_count_reg[16]_i_1__3_n_6 ,\por_timer_count_reg[16]_i_1__3_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__3_n_0 ,\por_timer_count[16]_i_3__3_n_0 ,\por_timer_count[16]_i_4__3_n_0 ,\por_timer_count[16]_i_5__3_n_0 ,\por_timer_count[16]_i_6__3_n_0 ,\por_timer_count[16]_i_7__3_n_0 ,\por_timer_count[16]_i_8__3_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__3_n_8 ,\por_timer_count_reg[16]_i_1__3_n_9 ,\por_timer_count_reg[16]_i_1__3_n_10 ,\por_timer_count_reg[16]_i_1__3_n_11 ,\por_timer_count_reg[16]_i_1__3_n_12 ,\por_timer_count_reg[16]_i_1__3_n_13 ,\por_timer_count_reg[16]_i_1__3_n_14 ,\por_timer_count_reg[16]_i_1__3_n_15 }),
        .S({\por_timer_count[16]_i_9__3_n_0 ,\por_timer_count[16]_i_10__3_n_0 ,\por_timer_count[16]_i_11__3_n_0 ,\por_timer_count[16]_i_12__3_n_0 ,\por_timer_count[16]_i_13__3_n_0 ,\por_timer_count[16]_i_14__3_n_0 ,\por_timer_count[16]_i_15__3_n_0 ,\por_timer_count[16]_i_16__3_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_8_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_8_in));
  CARRY8 \por_timer_count_reg[8]_i_1__3 
       (.CI(\por_timer_count_reg[0]_i_2__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__3_n_0 ,\por_timer_count_reg[8]_i_1__3_n_1 ,\por_timer_count_reg[8]_i_1__3_n_2 ,\por_timer_count_reg[8]_i_1__3_n_3 ,\por_timer_count_reg[8]_i_1__3_n_4 ,\por_timer_count_reg[8]_i_1__3_n_5 ,\por_timer_count_reg[8]_i_1__3_n_6 ,\por_timer_count_reg[8]_i_1__3_n_7 }),
        .DI({\por_timer_count[8]_i_2__3_n_0 ,\por_timer_count[8]_i_3__3_n_0 ,\por_timer_count[8]_i_4__4_n_0 ,\por_timer_count[8]_i_5__3_n_0 ,\por_timer_count[8]_i_6__3_n_0 ,\por_timer_count[8]_i_7__3_n_0 ,\por_timer_count[8]_i_8__3_n_0 ,\por_timer_count[8]_i_9__3_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__3_n_8 ,\por_timer_count_reg[8]_i_1__3_n_9 ,\por_timer_count_reg[8]_i_1__3_n_10 ,\por_timer_count_reg[8]_i_1__3_n_11 ,\por_timer_count_reg[8]_i_1__3_n_12 ,\por_timer_count_reg[8]_i_1__3_n_13 ,\por_timer_count_reg[8]_i_1__3_n_14 ,\por_timer_count_reg[8]_i_1__3_n_15 }),
        .S({\por_timer_count[8]_i_10__3_n_0 ,\por_timer_count[8]_i_11__3_n_0 ,\por_timer_count[8]_i_12__4_n_0 ,\por_timer_count[8]_i_13__3_n_0 ,\por_timer_count[8]_i_14__3_n_0 ,\por_timer_count[8]_i_15__3_n_0 ,\por_timer_count[8]_i_16__3_n_0 ,\por_timer_count[8]_i_17__3_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_8_in));
  LUT6 #(
    .INIT(64'hDDDDDDDD8888888C)) 
    por_timer_start_i_1__3
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I1(por_timer_start),
        .I2(mem_data_dac0[8]),
        .I3(mem_data_dac0[9]),
        .I4(mem_data_dac0[7]),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__3_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__3_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \por_timer_start_val[0]_i_1__0 
       (.I0(mem_data_dac0[12]),
        .I1(mem_data_dac0[13]),
        .I2(Q),
        .O(\por_timer_start_val[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \por_timer_start_val[15]_i_1__0 
       (.I0(por_timer_start),
        .I1(mem_data_dac0[8]),
        .I2(mem_data_dac0[9]),
        .I3(mem_data_dac0[7]),
        .I4(clock_en_reg_0),
        .I5(clock_en_reg_1),
        .O(\por_timer_start_val[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hAA8AAABA)) 
    \por_timer_start_val[15]_i_2__0 
       (.I0(mem_data_dac0[4]),
        .I1(Q),
        .I2(mem_data_dac0[13]),
        .I3(mem_data_dac0[12]),
        .I4(\por_timer_start_val_reg[7]_0 ),
        .O(\por_timer_start_val[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \por_timer_start_val[1]_i_1__1 
       (.I0(mem_data_dac0[1]),
        .I1(mem_data_dac0[12]),
        .I2(mem_data_dac0[13]),
        .I3(Q),
        .O(\por_timer_start_val[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \por_timer_start_val[21]_i_1__0 
       (.I0(\por_timer_start_val[15]_i_1__0_n_0 ),
        .I1(mem_data_dac0[12]),
        .I2(mem_data_dac0[13]),
        .I3(Q),
        .O(\por_timer_start_val[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \por_timer_start_val[2]_i_1__1 
       (.I0(\por_timer_start_val_reg[7]_0 ),
        .I1(mem_data_dac0[12]),
        .I2(mem_data_dac0[13]),
        .I3(Q),
        .O(\por_timer_start_val[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \por_timer_start_val[4]_i_1__1 
       (.I0(mem_data_dac0[0]),
        .I1(mem_data_dac0[12]),
        .I2(mem_data_dac0[13]),
        .I3(Q),
        .O(\por_timer_start_val[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \por_timer_start_val[6]_i_1__0 
       (.I0(mem_data_dac0[12]),
        .I1(mem_data_dac0[13]),
        .I2(Q),
        .I3(mem_data_dac0[2]),
        .O(\por_timer_start_val[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hF0D0F0F2)) 
    \por_timer_start_val[7]_i_1__0 
       (.I0(mem_data_dac0[13]),
        .I1(mem_data_dac0[12]),
        .I2(mem_data_dac0[2]),
        .I3(Q),
        .I4(\por_timer_start_val_reg[7]_0 ),
        .O(\por_timer_start_val[7]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1__0_n_0 ),
        .D(\por_timer_start_val[0]_i_1__0_n_0 ),
        .Q(por_timer_start_val[0]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1__0_n_0 ),
        .D(mem_data_dac0[3]),
        .Q(por_timer_start_val[14]),
        .R(\por_timer_start_val[21]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1__0_n_0 ),
        .D(\por_timer_start_val[15]_i_2__0_n_0 ),
        .Q(por_timer_start_val[15]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1__0_n_0 ),
        .D(mem_data_dac0[6]),
        .Q(por_timer_start_val[18]),
        .R(\por_timer_start_val[21]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1__0_n_0 ),
        .D(mem_data_dac0[5]),
        .Q(por_timer_start_val[19]),
        .R(\por_timer_start_val[21]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1__0_n_0 ),
        .D(\por_timer_start_val[1]_i_1__1_n_0 ),
        .Q(por_timer_start_val[1]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1__0_n_0 ),
        .D(mem_data_dac0[9]),
        .Q(por_timer_start_val[21]),
        .R(\por_timer_start_val[21]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1__0_n_0 ),
        .D(\por_timer_start_val[2]_i_1__1_n_0 ),
        .Q(por_timer_start_val[2]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1__0_n_0 ),
        .D(\por_timer_start_val[4]_i_1__1_n_0 ),
        .Q(por_timer_start_val[4]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1__0_n_0 ),
        .D(mem_data_dac0[1]),
        .Q(por_timer_start_val[5]),
        .R(\por_timer_start_val[21]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1__0_n_0 ),
        .D(\por_timer_start_val[6]_i_1__0_n_0 ),
        .Q(por_timer_start_val[6]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1__0_n_0 ),
        .D(\por_timer_start_val[7]_i_1__0_n_0 ),
        .Q(por_timer_start_val[7]),
        .R(1'b0));
  FDRE power_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(power_ok_r_reg_0),
        .Q(power_ok_r),
        .R(p_8_in));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[0]),
        .Q(\rdata_reg_n_0_[0] ),
        .R(p_8_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[10]),
        .Q(\rdata_reg_n_0_[10] ),
        .R(p_8_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[11]),
        .Q(\rdata_reg_n_0_[11] ),
        .R(p_8_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[12]),
        .Q(\rdata_reg_n_0_[12] ),
        .R(p_8_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[13]),
        .Q(\rdata_reg_n_0_[13] ),
        .R(p_8_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[14]),
        .Q(\rdata_reg_n_0_[14] ),
        .R(p_8_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[15]),
        .Q(\rdata_reg_n_0_[15] ),
        .R(p_8_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[1]),
        .Q(\rdata_reg_n_0_[1] ),
        .R(p_8_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[2]),
        .Q(\rdata_reg_n_0_[2] ),
        .R(p_8_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[3]),
        .Q(\rdata_reg_n_0_[3] ),
        .R(p_8_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[4]),
        .Q(\rdata_reg_n_0_[4] ),
        .R(p_8_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[5]),
        .Q(\rdata_reg_n_0_[5] ),
        .R(p_8_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[6]),
        .Q(\rdata_reg_n_0_[6] ),
        .R(p_8_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[7]),
        .Q(\rdata_reg_n_0_[7] ),
        .R(p_8_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[8]),
        .Q(\rdata_reg_n_0_[8] ),
        .R(p_8_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac0_do_mon[9]),
        .Q(p_1_in),
        .R(p_8_in));
  LUT5 #(
    .INIT(32'h000000E0)) 
    wait_event_i_1__0
       (.I0(wait_event_i_2__0_n_0),
        .I1(wait_event_i_3__0_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(clock_en_reg_1),
        .I4(clock_en_reg_0),
        .O(wait_event_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h51513000)) 
    wait_event_i_2__0
       (.I0(wait_event_i_4__0_n_0),
        .I1(mem_data_dac0[7]),
        .I2(mem_data_dac0[8]),
        .I3(power_ok_r_reg_0),
        .I4(mem_data_dac0[9]),
        .O(wait_event_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h1111001000100010)) 
    wait_event_i_3__0
       (.I0(mem_data_dac0[8]),
        .I1(mem_data_dac0[9]),
        .I2(\por_timer_count[0]_i_3__3_n_0 ),
        .I3(wait_event_i_5__0_n_0),
        .I4(mem_data_dac0[7]),
        .I5(bgt_sm_done_dac),
        .O(wait_event_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00000000EEFE0000)) 
    wait_event_i_4__0
       (.I0(fg_cal_en_reg_n_0),
        .I1(bg_cal_en_reg_n_0),
        .I2(\cal_enables_reg_n_0_[1] ),
        .I3(adc1_status_0_falling_edge_seen_reg_n_0),
        .I4(mem_data_dac0[8]),
        .I5(mem_data_dac0[7]),
        .O(wait_event_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    wait_event_i_5__0
       (.I0(\por_timer_count[0]_i_4__3_n_0 ),
        .I1(mem_data_dac0[7]),
        .I2(por_timer_count_reg[0]),
        .I3(por_timer_start_reg_n_0),
        .I4(por_timer_count_reg[1]),
        .O(wait_event_i_5__0_n_0));
  FDRE wait_event_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wait_event_i_1__0_n_0),
        .Q(wait_event_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_por_fsm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm__parameterized1
   (p_9_in,
    dac1_drpen_por,
    dac1_drpwe_por,
    done_reg_0,
    dac1_drpen_status,
    dac1_status_req,
    dac1_por_req,
    \pll_state_machine.status_req_reg_0 ,
    \dac1_end_stage_reg[3] ,
    \dac1_end_stage_reg[2] ,
    \dac1_end_stage_reg[1] ,
    sm_reset_pulse0_0,
    dac1_sm_reset_i,
    dac1_powerup_state,
    dac1_done_i,
    Q,
    \FSM_onehot_por_sm_state_reg[11]_0 ,
    \mem_data_dac1_reg[31] ,
    \mem_data_dac1_reg[16] ,
    \mem_data_dac1_reg[16]_0 ,
    \mem_data_dac1_reg[19] ,
    \mem_data_dac1_reg[31]_0 ,
    \rdata_reg[10]_0 ,
    \mem_addr_reg[1]_0 ,
    \rdata_reg[9]_0 ,
    dac1_status,
    \pll_state_machine.drpaddr_status_reg[10]_0 ,
    \drpaddr_por_reg[10]_0 ,
    \drpdi_por_reg[15]_0 ,
    s_axi_aclk,
    dac1_por_gnt,
    dac1_drprdy_por,
    powerup_state_r_reg_0,
    clocks_ok_r_reg_0,
    dac1_status_gnt,
    power_ok_r_reg_0,
    tc_req_dac1,
    dac1_done_i_reg,
    bank3_read,
    mem_data_dac1,
    sm_reset_r_1,
    dac1_powerup_state_INST_0_0,
    dac1_done_i_reg_0,
    dac1_fifo_disable,
    \por_timer_start_val_reg[2]_0 ,
    \drpdi_por_reg[8]_0 ,
    \drpdi_por_reg[3]_0 ,
    \drpdi_por_reg[1]_0 ,
    cleared_r_reg_0,
    cleared_r_reg_1,
    dac1_drprdy_status,
    dac1_tile_config_done,
    tile_config_done,
    \FSM_onehot_por_sm_state_reg[0]_0 ,
    pll_ok_r_reg_0,
    bgt_sm_done_dac,
    \mem_addr_reg[5]_0 ,
    done_reg_1,
    \por_timer_start_val_reg[20]_0 ,
    \FSM_onehot_por_sm_state_reg[1]_0 ,
    \mem_addr_reg[1]_1 ,
    \mem_addr_reg[3]_0 ,
    \drpdi_por_reg[10]_0 ,
    trim_code,
    \drpdi_por_reg[7]_0 ,
    \drpdi_por_reg[5]_0 ,
    \drpdi_por_reg[6]_0 ,
    \drpdi_por_reg[9]_0 ,
    \drpdi_por_reg[4]_0 ,
    dac1_do_mon,
    E);
  output p_9_in;
  output dac1_drpen_por;
  output dac1_drpwe_por;
  output done_reg_0;
  output dac1_drpen_status;
  output dac1_status_req;
  output dac1_por_req;
  output \pll_state_machine.status_req_reg_0 ;
  output \dac1_end_stage_reg[3] ;
  output \dac1_end_stage_reg[2] ;
  output \dac1_end_stage_reg[1] ;
  output sm_reset_pulse0_0;
  output dac1_sm_reset_i;
  output dac1_powerup_state;
  output dac1_done_i;
  output [5:0]Q;
  output [1:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  output \mem_data_dac1_reg[31] ;
  output \mem_data_dac1_reg[16] ;
  output \mem_data_dac1_reg[16]_0 ;
  output \mem_data_dac1_reg[19] ;
  output \mem_data_dac1_reg[31]_0 ;
  output [5:0]\rdata_reg[10]_0 ;
  output \mem_addr_reg[1]_0 ;
  output \rdata_reg[9]_0 ;
  output [3:0]dac1_status;
  output [2:0]\pll_state_machine.drpaddr_status_reg[10]_0 ;
  output [9:0]\drpaddr_por_reg[10]_0 ;
  output [15:0]\drpdi_por_reg[15]_0 ;
  input s_axi_aclk;
  input dac1_por_gnt;
  input dac1_drprdy_por;
  input powerup_state_r_reg_0;
  input clocks_ok_r_reg_0;
  input dac1_status_gnt;
  input power_ok_r_reg_0;
  input tc_req_dac1;
  input [2:0]dac1_done_i_reg;
  input [1:0]bank3_read;
  input [31:0]mem_data_dac1;
  input sm_reset_r_1;
  input [0:0]dac1_powerup_state_INST_0_0;
  input dac1_done_i_reg_0;
  input [0:0]dac1_fifo_disable;
  input [0:0]\por_timer_start_val_reg[2]_0 ;
  input \drpdi_por_reg[8]_0 ;
  input \drpdi_por_reg[3]_0 ;
  input \drpdi_por_reg[1]_0 ;
  input [0:0]cleared_r_reg_0;
  input cleared_r_reg_1;
  input dac1_drprdy_status;
  input dac1_tile_config_done;
  input tile_config_done;
  input \FSM_onehot_por_sm_state_reg[0]_0 ;
  input pll_ok_r_reg_0;
  input bgt_sm_done_dac;
  input \mem_addr_reg[5]_0 ;
  input [3:0]done_reg_1;
  input [15:0]\por_timer_start_val_reg[20]_0 ;
  input [3:0]\FSM_onehot_por_sm_state_reg[1]_0 ;
  input \mem_addr_reg[1]_1 ;
  input \mem_addr_reg[3]_0 ;
  input \drpdi_por_reg[10]_0 ;
  input [4:0]trim_code;
  input \drpdi_por_reg[7]_0 ;
  input \drpdi_por_reg[5]_0 ;
  input \drpdi_por_reg[6]_0 ;
  input \drpdi_por_reg[9]_0 ;
  input \drpdi_por_reg[4]_0 ;
  input [15:0]dac1_do_mon;
  input [0:0]E;

  wire [0:0]E;
  wire \FSM_onehot_por_sm_state[0]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[0]_i_2__0_n_0 ;
  wire \FSM_onehot_por_sm_state[0]_i_3_n_0 ;
  wire \FSM_onehot_por_sm_state[10]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[10]_i_2__1_n_0 ;
  wire \FSM_onehot_por_sm_state[10]_i_3_n_0 ;
  wire \FSM_onehot_por_sm_state[10]_i_4_n_0 ;
  wire \FSM_onehot_por_sm_state[12]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[12]_i_2__1_n_0 ;
  wire \FSM_onehot_por_sm_state[12]_i_3__1_n_0 ;
  wire \FSM_onehot_por_sm_state[13]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[13]_i_2__1_n_0 ;
  wire \FSM_onehot_por_sm_state[13]_i_3__1_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_2__1_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_3__1_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_4__1_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_5__1_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_6__1_n_0 ;
  wire \FSM_onehot_por_sm_state[14]_i_7__1_n_0 ;
  wire \FSM_onehot_por_sm_state[1]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__4_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_2__1_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_3__1_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_4__1_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_5__0_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_6__1_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__4_n_0 ;
  wire \FSM_onehot_por_sm_state[5]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[8]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  wire [3:0]\FSM_onehot_por_sm_state_reg[1]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[14] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[2]_i_2__0_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__0_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__0_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ;
  wire [5:0]Q;
  wire adc0_status_0_falling_edge_seen_i_1__0_n_0;
  wire adc0_status_0_falling_edge_seen_reg_n_0;
  wire adc0_status_0_r;
  wire adc0_status_0_r_reg_n_0;
  wire adc0_status_sync;
  wire adc1_status_0_falling_edge_seen_i_1__1_n_0;
  wire adc1_status_0_falling_edge_seen_reg_n_0;
  wire adc1_status_0_r;
  wire adc1_status_0_r_reg_n_0;
  wire adc1_status_sync;
  wire adc2_status_0_falling_edge_seen_i_1__0_n_0;
  wire adc2_status_0_falling_edge_seen_reg_n_0;
  wire adc2_status_0_r;
  wire adc2_status_0_r_reg_n_0;
  wire adc2_status_sync;
  wire adc3_status_0_falling_edge_seen_i_1__0_n_0;
  wire adc3_status_0_falling_edge_seen_reg_n_0;
  wire adc3_status_0_r;
  wire adc3_status_0_r_reg_n_0;
  wire adc3_status_sync;
  wire [1:0]bank3_read;
  wire bg_cal_en;
  wire bg_cal_en_reg_n_0;
  wire bgt_sm_done_dac;
  wire \cal_enables[3]_i_1__0_n_0 ;
  wire \cal_enables_reg_n_0_[0] ;
  wire \cal_enables_reg_n_0_[1] ;
  wire \cal_enables_reg_n_0_[3] ;
  wire clear_interrupt;
  wire clear_interrupt_i_1__0_n_0;
  wire clear_interrupt_reg_n_0;
  wire cleared_i_1__1_n_0;
  wire cleared_r;
  wire [0:0]cleared_r_reg_0;
  wire cleared_r_reg_1;
  wire cleared_reg_n_0;
  wire \clock_en_count[5]_i_1__4_n_0 ;
  wire [5:0]clock_en_count_reg__0;
  wire clock_en_i_1__4_n_0;
  wire clock_en_i_2__4_n_0;
  wire clock_en_reg_n_0;
  wire clocks_ok_r;
  wire clocks_ok_r_reg_0;
  wire [15:0]dac1_do_mon;
  wire dac1_done_i;
  wire [2:0]dac1_done_i_reg;
  wire dac1_done_i_reg_0;
  wire dac1_drpen_por;
  wire dac1_drpen_status;
  wire dac1_drprdy_por;
  wire dac1_drprdy_status;
  wire dac1_drpwe_por;
  wire \dac1_end_stage_reg[1] ;
  wire \dac1_end_stage_reg[2] ;
  wire \dac1_end_stage_reg[3] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_por_gnt;
  wire dac1_por_req;
  wire dac1_powerup_state;
  wire [0:0]dac1_powerup_state_INST_0_0;
  wire dac1_sm_reset_i;
  wire dac1_sm_reset_i_1;
  wire [3:0]dac1_status;
  wire \dac1_status[0]_INST_0_i_1_n_0 ;
  wire \dac1_status[0]_INST_0_i_2_n_0 ;
  wire \dac1_status[0]_INST_0_i_3_n_0 ;
  wire \dac1_status[3]_INST_0_i_1_n_0 ;
  wire dac1_status_gnt;
  wire dac1_status_req;
  wire dac1_tile_config_done;
  wire done_i_2__1_n_0;
  wire done_i_3_n_0;
  wire done_reg_0;
  wire [3:0]done_reg_1;
  wire \drpaddr_por[0]_i_1__0_n_0 ;
  wire \drpaddr_por[10]_i_1__4_n_0 ;
  wire \drpaddr_por[10]_i_2__0_n_0 ;
  wire \drpaddr_por[1]_i_1__0_n_0 ;
  wire \drpaddr_por[2]_i_1__1_n_0 ;
  wire \drpaddr_por[3]_i_1__1_n_0 ;
  wire \drpaddr_por[4]_i_1__0_n_0 ;
  wire \drpaddr_por[5]_i_1__0_n_0 ;
  wire \drpaddr_por[6]_i_1_n_0 ;
  wire \drpaddr_por[8]_i_1_n_0 ;
  wire \drpaddr_por[9]_i_1__1_n_0 ;
  wire [9:0]\drpaddr_por_reg[10]_0 ;
  wire \drpdi_por[0]_i_1__1_n_0 ;
  wire \drpdi_por[0]_i_2__0_n_0 ;
  wire \drpdi_por[10]_i_1__1_n_0 ;
  wire \drpdi_por[10]_i_2_n_0 ;
  wire \drpdi_por[10]_i_3__0_n_0 ;
  wire \drpdi_por[11]_i_1_n_0 ;
  wire \drpdi_por[11]_i_2__0_n_0 ;
  wire \drpdi_por[11]_i_3__0_n_0 ;
  wire \drpdi_por[11]_i_4__0_n_0 ;
  wire \drpdi_por[12]_i_1__0_n_0 ;
  wire \drpdi_por[12]_i_2_n_0 ;
  wire \drpdi_por[12]_i_3_n_0 ;
  wire \drpdi_por[13]_i_1__0_n_0 ;
  wire \drpdi_por[13]_i_2_n_0 ;
  wire \drpdi_por[13]_i_3_n_0 ;
  wire \drpdi_por[14]_i_1__1_n_0 ;
  wire \drpdi_por[14]_i_2_n_0 ;
  wire \drpdi_por[14]_i_3_n_0 ;
  wire \drpdi_por[15]_i_10_n_0 ;
  wire \drpdi_por[15]_i_11_n_0 ;
  wire \drpdi_por[15]_i_12_n_0 ;
  wire \drpdi_por[15]_i_1__4_n_0 ;
  wire \drpdi_por[15]_i_3__1_n_0 ;
  wire \drpdi_por[15]_i_4__0_n_0 ;
  wire \drpdi_por[15]_i_5_n_0 ;
  wire \drpdi_por[15]_i_9_n_0 ;
  wire \drpdi_por[1]_i_1__0_n_0 ;
  wire \drpdi_por[1]_i_2__0_n_0 ;
  wire \drpdi_por[2]_i_1__1_n_0 ;
  wire \drpdi_por[2]_i_2_n_0 ;
  wire \drpdi_por[3]_i_1__1_n_0 ;
  wire \drpdi_por[3]_i_2__0_n_0 ;
  wire \drpdi_por[4]_i_1__0_n_0 ;
  wire \drpdi_por[4]_i_2__0_n_0 ;
  wire \drpdi_por[5]_i_1_n_0 ;
  wire \drpdi_por[5]_i_2__0_n_0 ;
  wire \drpdi_por[6]_i_1__0_n_0 ;
  wire \drpdi_por[6]_i_2__0_n_0 ;
  wire \drpdi_por[6]_i_3__0_n_0 ;
  wire \drpdi_por[6]_i_4__0_n_0 ;
  wire \drpdi_por[7]_i_1__1_n_0 ;
  wire \drpdi_por[7]_i_2__0_n_0 ;
  wire \drpdi_por[7]_i_3__0_n_0 ;
  wire \drpdi_por[7]_i_4__0_n_0 ;
  wire \drpdi_por[7]_i_5__0_n_0 ;
  wire \drpdi_por[8]_i_1__1_n_0 ;
  wire \drpdi_por[8]_i_2__0_n_0 ;
  wire \drpdi_por[8]_i_3_n_0 ;
  wire \drpdi_por[8]_i_4__0_n_0 ;
  wire \drpdi_por[9]_i_1__1_n_0 ;
  wire \drpdi_por[9]_i_2__0_n_0 ;
  wire \drpdi_por_reg[10]_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire \drpdi_por_reg[1]_0 ;
  wire \drpdi_por_reg[3]_0 ;
  wire \drpdi_por_reg[4]_0 ;
  wire \drpdi_por_reg[5]_0 ;
  wire \drpdi_por_reg[6]_0 ;
  wire \drpdi_por_reg[7]_0 ;
  wire \drpdi_por_reg[8]_0 ;
  wire \drpdi_por_reg[9]_0 ;
  wire drprdy_por_r;
  wire enable_clock_en_i_1__4_n_0;
  wire enable_clock_en_i_2__1_n_0;
  wire enable_clock_en_reg_n_0;
  wire fg_cal_en_i_1__1_n_0;
  wire fg_cal_en_i_2__1_n_0;
  wire fg_cal_en_i_3__0_n_0;
  wire fg_cal_en_reg_n_0;
  wire interrupt0;
  wire interrupt_i_1__1_n_0;
  wire interrupt_i_3__0_n_0;
  wire interrupt_i_4__0_n_0;
  wire interrupt_i_5__0_n_0;
  wire \mem_addr[0]_i_1__1_n_0 ;
  wire \mem_addr[1]_i_1__1_n_0 ;
  wire \mem_addr[2]_i_1__1_n_0 ;
  wire \mem_addr[2]_i_2__1_n_0 ;
  wire \mem_addr[3]_i_1__1_n_0 ;
  wire \mem_addr[3]_i_3__1_n_0 ;
  wire \mem_addr[4]_i_1__0_n_0 ;
  wire \mem_addr[4]_i_2__0_n_0 ;
  wire \mem_addr[4]_i_3__0_n_0 ;
  wire \mem_addr[4]_i_4__0_n_0 ;
  wire \mem_addr[5]_i_1__0_n_0 ;
  wire \mem_addr[5]_i_2_n_0 ;
  wire \mem_addr[5]_i_3_n_0 ;
  wire \mem_addr[5]_i_5__0_n_0 ;
  wire \mem_addr[5]_i_6_n_0 ;
  wire \mem_addr[5]_i_7_n_0 ;
  wire \mem_addr[5]_i_8_n_0 ;
  wire \mem_addr_reg[1]_0 ;
  wire \mem_addr_reg[1]_1 ;
  wire \mem_addr_reg[3]_0 ;
  wire \mem_addr_reg[5]_0 ;
  wire [31:0]mem_data_dac1;
  wire \mem_data_dac1_reg[16] ;
  wire \mem_data_dac1_reg[16]_0 ;
  wire \mem_data_dac1_reg[19] ;
  wire \mem_data_dac1_reg[31] ;
  wire \mem_data_dac1_reg[31]_0 ;
  wire no_pll_restart_i_1__1_n_0;
  wire no_pll_restart_i_2__1_n_0;
  wire no_pll_restart_i_3__1_n_0;
  wire no_pll_restart_i_4__0_n_0;
  wire no_pll_restart_i_5__0_n_0;
  wire no_pll_restart_i_6_n_0;
  wire no_pll_restart_reg_n_0;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire p_9_in;
  wire pll_ok;
  wire pll_ok_r;
  wire pll_ok_r_reg_0;
  wire \pll_state_machine.drpaddr_status[10]_i_1__0_n_0 ;
  wire \pll_state_machine.drpaddr_status[5]_i_1__0_n_0 ;
  wire [2:0]\pll_state_machine.drpaddr_status_reg[10]_0 ;
  wire \pll_state_machine.drpen_status_i_1__0_n_0 ;
  wire \pll_state_machine.pll_on_i_1__0_n_0 ;
  wire \pll_state_machine.pll_on_reg_n_0 ;
  wire \pll_state_machine.status_req_i_1__0_n_0 ;
  wire \pll_state_machine.status_req_reg_0 ;
  wire \pll_state_machine.status_timer_start_i_1__0_n_0 ;
  wire \pll_state_machine.status_timer_start_reg_n_0 ;
  wire por_gnt_r;
  wire por_req_i_1__4_n_0;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__4_n_0 ;
  wire \por_timer_count[0]_i_11__4_n_0 ;
  wire \por_timer_count[0]_i_12__4_n_0 ;
  wire \por_timer_count[0]_i_13__0_n_0 ;
  wire \por_timer_count[0]_i_14__4_n_0 ;
  wire \por_timer_count[0]_i_15__4_n_0 ;
  wire \por_timer_count[0]_i_16__4_n_0 ;
  wire \por_timer_count[0]_i_17__4_n_0 ;
  wire \por_timer_count[0]_i_18__4_n_0 ;
  wire \por_timer_count[0]_i_19__4_n_0 ;
  wire \por_timer_count[0]_i_1__4_n_0 ;
  wire \por_timer_count[0]_i_20__4_n_0 ;
  wire \por_timer_count[0]_i_21__4_n_0 ;
  wire \por_timer_count[0]_i_22__4_n_0 ;
  wire \por_timer_count[0]_i_23__4_n_0 ;
  wire \por_timer_count[0]_i_24__3_n_0 ;
  wire \por_timer_count[0]_i_3__4_n_0 ;
  wire \por_timer_count[0]_i_4__4_n_0 ;
  wire \por_timer_count[0]_i_5__4_n_0 ;
  wire \por_timer_count[0]_i_6__4_n_0 ;
  wire \por_timer_count[0]_i_7__4_n_0 ;
  wire \por_timer_count[0]_i_8__4_n_0 ;
  wire \por_timer_count[0]_i_9__4_n_0 ;
  wire \por_timer_count[16]_i_10__4_n_0 ;
  wire \por_timer_count[16]_i_11__4_n_0 ;
  wire \por_timer_count[16]_i_12__4_n_0 ;
  wire \por_timer_count[16]_i_13__4_n_0 ;
  wire \por_timer_count[16]_i_14__4_n_0 ;
  wire \por_timer_count[16]_i_15__4_n_0 ;
  wire \por_timer_count[16]_i_16__4_n_0 ;
  wire \por_timer_count[16]_i_2__4_n_0 ;
  wire \por_timer_count[16]_i_3__4_n_0 ;
  wire \por_timer_count[16]_i_4__4_n_0 ;
  wire \por_timer_count[16]_i_5__4_n_0 ;
  wire \por_timer_count[16]_i_6__4_n_0 ;
  wire \por_timer_count[16]_i_7__4_n_0 ;
  wire \por_timer_count[16]_i_8__4_n_0 ;
  wire \por_timer_count[16]_i_9__4_n_0 ;
  wire \por_timer_count[8]_i_10__4_n_0 ;
  wire \por_timer_count[8]_i_11__4_n_0 ;
  wire \por_timer_count[8]_i_12__3_n_0 ;
  wire \por_timer_count[8]_i_13__4_n_0 ;
  wire \por_timer_count[8]_i_14__4_n_0 ;
  wire \por_timer_count[8]_i_15__4_n_0 ;
  wire \por_timer_count[8]_i_16__4_n_0 ;
  wire \por_timer_count[8]_i_17__4_n_0 ;
  wire \por_timer_count[8]_i_2__4_n_0 ;
  wire \por_timer_count[8]_i_3__4_n_0 ;
  wire \por_timer_count[8]_i_4__3_n_0 ;
  wire \por_timer_count[8]_i_5__4_n_0 ;
  wire \por_timer_count[8]_i_6__4_n_0 ;
  wire \por_timer_count[8]_i_7__4_n_0 ;
  wire \por_timer_count[8]_i_8__4_n_0 ;
  wire \por_timer_count[8]_i_9__4_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__4_n_0 ;
  wire \por_timer_count_reg[0]_i_2__4_n_1 ;
  wire \por_timer_count_reg[0]_i_2__4_n_10 ;
  wire \por_timer_count_reg[0]_i_2__4_n_11 ;
  wire \por_timer_count_reg[0]_i_2__4_n_12 ;
  wire \por_timer_count_reg[0]_i_2__4_n_13 ;
  wire \por_timer_count_reg[0]_i_2__4_n_14 ;
  wire \por_timer_count_reg[0]_i_2__4_n_15 ;
  wire \por_timer_count_reg[0]_i_2__4_n_2 ;
  wire \por_timer_count_reg[0]_i_2__4_n_3 ;
  wire \por_timer_count_reg[0]_i_2__4_n_4 ;
  wire \por_timer_count_reg[0]_i_2__4_n_5 ;
  wire \por_timer_count_reg[0]_i_2__4_n_6 ;
  wire \por_timer_count_reg[0]_i_2__4_n_7 ;
  wire \por_timer_count_reg[0]_i_2__4_n_8 ;
  wire \por_timer_count_reg[0]_i_2__4_n_9 ;
  wire \por_timer_count_reg[16]_i_1__4_n_1 ;
  wire \por_timer_count_reg[16]_i_1__4_n_10 ;
  wire \por_timer_count_reg[16]_i_1__4_n_11 ;
  wire \por_timer_count_reg[16]_i_1__4_n_12 ;
  wire \por_timer_count_reg[16]_i_1__4_n_13 ;
  wire \por_timer_count_reg[16]_i_1__4_n_14 ;
  wire \por_timer_count_reg[16]_i_1__4_n_15 ;
  wire \por_timer_count_reg[16]_i_1__4_n_2 ;
  wire \por_timer_count_reg[16]_i_1__4_n_3 ;
  wire \por_timer_count_reg[16]_i_1__4_n_4 ;
  wire \por_timer_count_reg[16]_i_1__4_n_5 ;
  wire \por_timer_count_reg[16]_i_1__4_n_6 ;
  wire \por_timer_count_reg[16]_i_1__4_n_7 ;
  wire \por_timer_count_reg[16]_i_1__4_n_8 ;
  wire \por_timer_count_reg[16]_i_1__4_n_9 ;
  wire \por_timer_count_reg[8]_i_1__4_n_0 ;
  wire \por_timer_count_reg[8]_i_1__4_n_1 ;
  wire \por_timer_count_reg[8]_i_1__4_n_10 ;
  wire \por_timer_count_reg[8]_i_1__4_n_11 ;
  wire \por_timer_count_reg[8]_i_1__4_n_12 ;
  wire \por_timer_count_reg[8]_i_1__4_n_13 ;
  wire \por_timer_count_reg[8]_i_1__4_n_14 ;
  wire \por_timer_count_reg[8]_i_1__4_n_15 ;
  wire \por_timer_count_reg[8]_i_1__4_n_2 ;
  wire \por_timer_count_reg[8]_i_1__4_n_3 ;
  wire \por_timer_count_reg[8]_i_1__4_n_4 ;
  wire \por_timer_count_reg[8]_i_1__4_n_5 ;
  wire \por_timer_count_reg[8]_i_1__4_n_6 ;
  wire \por_timer_count_reg[8]_i_1__4_n_7 ;
  wire \por_timer_count_reg[8]_i_1__4_n_8 ;
  wire \por_timer_count_reg[8]_i_1__4_n_9 ;
  wire por_timer_start;
  wire por_timer_start_i_1__4_n_0;
  wire por_timer_start_reg_n_0;
  wire [22:0]por_timer_start_val;
  wire \por_timer_start_val[0]_i_1__1_n_0 ;
  wire \por_timer_start_val[10]_i_1__0_n_0 ;
  wire \por_timer_start_val[10]_i_2_n_0 ;
  wire \por_timer_start_val[11]_i_1__0_n_0 ;
  wire \por_timer_start_val[11]_i_2_n_0 ;
  wire \por_timer_start_val[11]_i_3_n_0 ;
  wire \por_timer_start_val[12]_i_1__0_n_0 ;
  wire \por_timer_start_val[12]_i_2__0_n_0 ;
  wire \por_timer_start_val[12]_i_3_n_0 ;
  wire \por_timer_start_val[13]_i_1__0_n_0 ;
  wire \por_timer_start_val[14]_i_1__0_n_0 ;
  wire \por_timer_start_val[15]_i_1__1_n_0 ;
  wire \por_timer_start_val[15]_i_2__1_n_0 ;
  wire \por_timer_start_val[15]_i_3__0_n_0 ;
  wire \por_timer_start_val[15]_i_4__0_n_0 ;
  wire \por_timer_start_val[16]_i_1_n_0 ;
  wire \por_timer_start_val[17]_i_1_n_0 ;
  wire \por_timer_start_val[18]_i_1_n_0 ;
  wire \por_timer_start_val[19]_i_1_n_0 ;
  wire \por_timer_start_val[1]_i_1__0_n_0 ;
  wire \por_timer_start_val[20]_i_1_n_0 ;
  wire \por_timer_start_val[21]_i_1_n_0 ;
  wire \por_timer_start_val[22]_i_1_n_0 ;
  wire \por_timer_start_val[22]_i_2_n_0 ;
  wire \por_timer_start_val[2]_i_1__0_n_0 ;
  wire \por_timer_start_val[3]_i_1__0_n_0 ;
  wire \por_timer_start_val[4]_i_1__0_n_0 ;
  wire \por_timer_start_val[5]_i_1__0_n_0 ;
  wire \por_timer_start_val[5]_i_2_n_0 ;
  wire \por_timer_start_val[6]_i_1__1_n_0 ;
  wire \por_timer_start_val[7]_i_1__1_n_0 ;
  wire \por_timer_start_val[8]_i_1__0_n_0 ;
  wire \por_timer_start_val[9]_i_1__0_n_0 ;
  wire [15:0]\por_timer_start_val_reg[20]_0 ;
  wire [0:0]\por_timer_start_val_reg[2]_0 ;
  wire power_ok_r;
  wire power_ok_r_reg_0;
  wire powerup_state_r;
  wire powerup_state_r_reg_0;
  wire [5:0]\rdata_reg[10]_0 ;
  wire \rdata_reg[9]_0 ;
  wire \rdata_reg_n_0_[0] ;
  wire \rdata_reg_n_0_[11] ;
  wire \rdata_reg_n_0_[12] ;
  wire \rdata_reg_n_0_[13] ;
  wire \rdata_reg_n_0_[14] ;
  wire \rdata_reg_n_0_[15] ;
  wire \rdata_reg_n_0_[2] ;
  wire \rdata_reg_n_0_[5] ;
  wire \rdata_reg_n_0_[6] ;
  wire \rdata_reg_n_0_[8] ;
  wire s_axi_aclk;
  wire signal_lost_r;
  wire sm_reset_pulse0_0;
  wire sm_reset_r_1;
  wire status_gnt_r;
  wire status_sm_state;
  wire [2:1]status_sm_state__0;
  wire \status_timer_count[0]_i_10__0_n_0 ;
  wire \status_timer_count[0]_i_11__0_n_0 ;
  wire \status_timer_count[0]_i_12__0_n_0 ;
  wire \status_timer_count[0]_i_13__0_n_0 ;
  wire \status_timer_count[0]_i_14__0_n_0 ;
  wire \status_timer_count[0]_i_15__0_n_0 ;
  wire \status_timer_count[0]_i_16__0_n_0 ;
  wire \status_timer_count[0]_i_17__0_n_0 ;
  wire \status_timer_count[0]_i_18__0_n_0 ;
  wire \status_timer_count[0]_i_19__0_n_0 ;
  wire \status_timer_count[0]_i_1__0_n_0 ;
  wire \status_timer_count[0]_i_20__0_n_0 ;
  wire \status_timer_count[0]_i_21__0_n_0 ;
  wire \status_timer_count[0]_i_22__0_n_0 ;
  wire \status_timer_count[0]_i_23__0_n_0 ;
  wire \status_timer_count[0]_i_24__0_n_0 ;
  wire \status_timer_count[0]_i_3__0_n_0 ;
  wire \status_timer_count[0]_i_4__0_n_0 ;
  wire \status_timer_count[0]_i_5__0_n_0 ;
  wire \status_timer_count[0]_i_6__0_n_0 ;
  wire \status_timer_count[0]_i_7__0_n_0 ;
  wire \status_timer_count[0]_i_8__0_n_0 ;
  wire \status_timer_count[0]_i_9__0_n_0 ;
  wire \status_timer_count[16]_i_10__0_n_0 ;
  wire \status_timer_count[16]_i_11__0_n_0 ;
  wire \status_timer_count[16]_i_12__0_n_0 ;
  wire \status_timer_count[16]_i_13__0_n_0 ;
  wire \status_timer_count[16]_i_14__0_n_0 ;
  wire \status_timer_count[16]_i_15__0_n_0 ;
  wire \status_timer_count[16]_i_16__0_n_0 ;
  wire \status_timer_count[16]_i_2__0_n_0 ;
  wire \status_timer_count[16]_i_3__0_n_0 ;
  wire \status_timer_count[16]_i_4__0_n_0 ;
  wire \status_timer_count[16]_i_5__0_n_0 ;
  wire \status_timer_count[16]_i_6__0_n_0 ;
  wire \status_timer_count[16]_i_7__0_n_0 ;
  wire \status_timer_count[16]_i_8__0_n_0 ;
  wire \status_timer_count[16]_i_9__0_n_0 ;
  wire \status_timer_count[8]_i_10__0_n_0 ;
  wire \status_timer_count[8]_i_11__0_n_0 ;
  wire \status_timer_count[8]_i_12__0_n_0 ;
  wire \status_timer_count[8]_i_13__0_n_0 ;
  wire \status_timer_count[8]_i_14__0_n_0 ;
  wire \status_timer_count[8]_i_15__0_n_0 ;
  wire \status_timer_count[8]_i_16__0_n_0 ;
  wire \status_timer_count[8]_i_17__0_n_0 ;
  wire \status_timer_count[8]_i_2__0_n_0 ;
  wire \status_timer_count[8]_i_3__0_n_0 ;
  wire \status_timer_count[8]_i_4__0_n_0 ;
  wire \status_timer_count[8]_i_5__0_n_0 ;
  wire \status_timer_count[8]_i_6__0_n_0 ;
  wire \status_timer_count[8]_i_7__0_n_0 ;
  wire \status_timer_count[8]_i_8__0_n_0 ;
  wire \status_timer_count[8]_i_9__0_n_0 ;
  wire [23:0]status_timer_count_reg;
  wire \status_timer_count_reg[0]_i_2__0_n_0 ;
  wire \status_timer_count_reg[0]_i_2__0_n_1 ;
  wire \status_timer_count_reg[0]_i_2__0_n_10 ;
  wire \status_timer_count_reg[0]_i_2__0_n_11 ;
  wire \status_timer_count_reg[0]_i_2__0_n_12 ;
  wire \status_timer_count_reg[0]_i_2__0_n_13 ;
  wire \status_timer_count_reg[0]_i_2__0_n_14 ;
  wire \status_timer_count_reg[0]_i_2__0_n_15 ;
  wire \status_timer_count_reg[0]_i_2__0_n_2 ;
  wire \status_timer_count_reg[0]_i_2__0_n_3 ;
  wire \status_timer_count_reg[0]_i_2__0_n_4 ;
  wire \status_timer_count_reg[0]_i_2__0_n_5 ;
  wire \status_timer_count_reg[0]_i_2__0_n_6 ;
  wire \status_timer_count_reg[0]_i_2__0_n_7 ;
  wire \status_timer_count_reg[0]_i_2__0_n_8 ;
  wire \status_timer_count_reg[0]_i_2__0_n_9 ;
  wire \status_timer_count_reg[16]_i_1__0_n_1 ;
  wire \status_timer_count_reg[16]_i_1__0_n_10 ;
  wire \status_timer_count_reg[16]_i_1__0_n_11 ;
  wire \status_timer_count_reg[16]_i_1__0_n_12 ;
  wire \status_timer_count_reg[16]_i_1__0_n_13 ;
  wire \status_timer_count_reg[16]_i_1__0_n_14 ;
  wire \status_timer_count_reg[16]_i_1__0_n_15 ;
  wire \status_timer_count_reg[16]_i_1__0_n_2 ;
  wire \status_timer_count_reg[16]_i_1__0_n_3 ;
  wire \status_timer_count_reg[16]_i_1__0_n_4 ;
  wire \status_timer_count_reg[16]_i_1__0_n_5 ;
  wire \status_timer_count_reg[16]_i_1__0_n_6 ;
  wire \status_timer_count_reg[16]_i_1__0_n_7 ;
  wire \status_timer_count_reg[16]_i_1__0_n_8 ;
  wire \status_timer_count_reg[16]_i_1__0_n_9 ;
  wire \status_timer_count_reg[8]_i_1__0_n_0 ;
  wire \status_timer_count_reg[8]_i_1__0_n_1 ;
  wire \status_timer_count_reg[8]_i_1__0_n_10 ;
  wire \status_timer_count_reg[8]_i_1__0_n_11 ;
  wire \status_timer_count_reg[8]_i_1__0_n_12 ;
  wire \status_timer_count_reg[8]_i_1__0_n_13 ;
  wire \status_timer_count_reg[8]_i_1__0_n_14 ;
  wire \status_timer_count_reg[8]_i_1__0_n_15 ;
  wire \status_timer_count_reg[8]_i_1__0_n_2 ;
  wire \status_timer_count_reg[8]_i_1__0_n_3 ;
  wire \status_timer_count_reg[8]_i_1__0_n_4 ;
  wire \status_timer_count_reg[8]_i_1__0_n_5 ;
  wire \status_timer_count_reg[8]_i_1__0_n_6 ;
  wire \status_timer_count_reg[8]_i_1__0_n_7 ;
  wire \status_timer_count_reg[8]_i_1__0_n_8 ;
  wire \status_timer_count_reg[8]_i_1__0_n_9 ;
  wire tc_req_dac1;
  wire tile_config_done;
  wire [4:0]trim_code;
  wire wait_event_i_1__1_n_0;
  wire wait_event_i_2__1_n_0;
  wire wait_event_i_3__1_n_0;
  wire wait_event_i_4__1_n_0;
  wire wait_event_i_5__1_n_0;
  wire wait_event_i_6__0_n_0;
  wire wait_event_i_7__0_n_0;
  wire wait_event_i_8__0_n_0;
  wire wait_event_reg_n_0;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__4_CO_UNCONNECTED ;
  wire [7:7]\NLW_status_timer_count_reg[16]_i_1__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_por_sm_state[0]_i_1__1 
       (.I0(cleared_reg_n_0),
        .I1(signal_lost_r),
        .I2(\FSM_onehot_por_sm_state[0]_i_2__0_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\FSM_onehot_por_sm_state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007DFFFF7D)) 
    \FSM_onehot_por_sm_state[0]_i_2__0 
       (.I0(\FSM_onehot_por_sm_state[0]_i_3_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[1]_0 [3]),
        .I2(mem_data_dac1[31]),
        .I3(\FSM_onehot_por_sm_state_reg[1]_0 [1]),
        .I4(mem_data_dac1[29]),
        .I5(dac1_sm_reset_i_1),
        .O(\FSM_onehot_por_sm_state[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_onehot_por_sm_state[0]_i_3 
       (.I0(\FSM_onehot_por_sm_state_reg[1]_0 [0]),
        .I1(mem_data_dac1[28]),
        .I2(\FSM_onehot_por_sm_state_reg[1]_0 [2]),
        .I3(mem_data_dac1[30]),
        .O(\FSM_onehot_por_sm_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_por_sm_state[10]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state[10]_i_2__1_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .O(\FSM_onehot_por_sm_state[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \FSM_onehot_por_sm_state[10]_i_2__1 
       (.I0(\FSM_onehot_por_sm_state[10]_i_3_n_0 ),
        .I1(mem_data_dac1[16]),
        .I2(mem_data_dac1[19]),
        .I3(mem_data_dac1[20]),
        .I4(mem_data_dac1[17]),
        .I5(\FSM_onehot_por_sm_state[10]_i_4_n_0 ),
        .O(\FSM_onehot_por_sm_state[10]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_por_sm_state[10]_i_3 
       (.I0(mem_data_dac1[25]),
        .I1(mem_data_dac1[24]),
        .O(\FSM_onehot_por_sm_state[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_onehot_por_sm_state[10]_i_4 
       (.I0(mem_data_dac1[21]),
        .I1(mem_data_dac1[22]),
        .I2(mem_data_dac1[18]),
        .I3(mem_data_dac1[23]),
        .O(\FSM_onehot_por_sm_state[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_por_sm_state[12]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state[12]_i_2__1_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_por_sm_state[12]_i_3__1_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_por_sm_state[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \FSM_onehot_por_sm_state[12]_i_2__1 
       (.I0(mem_data_dac1[27]),
        .I1(mem_data_dac1[26]),
        .I2(\FSM_onehot_por_sm_state[13]_i_2__1_n_0 ),
        .I3(cleared_reg_n_0),
        .O(\FSM_onehot_por_sm_state[12]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_por_sm_state[12]_i_3__1 
       (.I0(cleared_reg_n_0),
        .I1(done_reg_1[1]),
        .I2(done_reg_1[0]),
        .I3(done_reg_1[2]),
        .I4(done_reg_1[3]),
        .O(\FSM_onehot_por_sm_state[12]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \FSM_onehot_por_sm_state[13]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state[13]_i_2__1_n_0 ),
        .I1(cleared_reg_n_0),
        .I2(mem_data_dac1[26]),
        .I3(mem_data_dac1[27]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_por_sm_state[13]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \FSM_onehot_por_sm_state[13]_i_2__1 
       (.I0(mem_data_dac1[31]),
        .I1(done_reg_1[3]),
        .I2(mem_data_dac1[30]),
        .I3(done_reg_1[2]),
        .I4(\FSM_onehot_por_sm_state[13]_i_3__1_n_0 ),
        .O(\FSM_onehot_por_sm_state[13]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \FSM_onehot_por_sm_state[13]_i_3__1 
       (.I0(done_reg_1[1]),
        .I1(mem_data_dac1[29]),
        .I2(done_reg_1[0]),
        .I3(mem_data_dac1[28]),
        .O(\FSM_onehot_por_sm_state[13]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFEFEFEFEFEFE)) 
    \FSM_onehot_por_sm_state[14]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state[14]_i_3__1_n_0 ),
        .I1(\FSM_onehot_por_sm_state[14]_i_4__1_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I3(tile_config_done),
        .I4(\FSM_onehot_por_sm_state_reg[0]_0 ),
        .I5(\FSM_onehot_por_sm_state[14]_i_5__1_n_0 ),
        .O(por_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \FSM_onehot_por_sm_state[14]_i_2__1 
       (.I0(por_timer_start),
        .I1(mem_data_dac1[23]),
        .I2(mem_data_dac1[24]),
        .I3(mem_data_dac1[25]),
        .I4(mem_data_dac1[6]),
        .O(\FSM_onehot_por_sm_state[14]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \FSM_onehot_por_sm_state[14]_i_3__1 
       (.I0(cleared_reg_n_0),
        .I1(dac1_sm_reset_i_1),
        .I2(done_i_3_n_0),
        .I3(signal_lost_r),
        .O(\FSM_onehot_por_sm_state[14]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEFEEE)) 
    \FSM_onehot_por_sm_state[14]_i_4__1 
       (.I0(\drpaddr_por[10]_i_1__4_n_0 ),
        .I1(fg_cal_en_i_3__0_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I3(dac1_por_gnt),
        .I4(por_gnt_r),
        .I5(\FSM_onehot_por_sm_state[14]_i_6__1_n_0 ),
        .O(\FSM_onehot_por_sm_state[14]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_por_sm_state[14]_i_5__1 
       (.I0(done_reg_1[3]),
        .I1(done_reg_1[2]),
        .I2(done_reg_1[0]),
        .I3(done_reg_1[1]),
        .O(\FSM_onehot_por_sm_state[14]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF20000)) 
    \FSM_onehot_por_sm_state[14]_i_6__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(drprdy_por_r),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I4(dac1_drprdy_por),
        .I5(\FSM_onehot_por_sm_state[14]_i_7__1_n_0 ),
        .O(\FSM_onehot_por_sm_state[14]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_por_sm_state[14]_i_7__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(por_timer_start),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[14]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_por_sm_state[1]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg[1]_0 [1]),
        .I2(\FSM_onehot_por_sm_state_reg[1]_0 [2]),
        .I3(\FSM_onehot_por_sm_state_reg[1]_0 [0]),
        .I4(\FSM_onehot_por_sm_state_reg[1]_0 [3]),
        .O(\FSM_onehot_por_sm_state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F444444444)) 
    \FSM_onehot_por_sm_state[2]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state[2]_i_2__1_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(cleared_reg_n_0),
        .I4(signal_lost_r),
        .I5(dac1_sm_reset_i_1),
        .O(\FSM_onehot_por_sm_state[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_por_sm_state[2]_i_2__1 
       (.I0(\FSM_onehot_por_sm_state_reg[1]_0 [3]),
        .I1(\FSM_onehot_por_sm_state_reg[1]_0 [0]),
        .I2(\FSM_onehot_por_sm_state_reg[1]_0 [2]),
        .I3(\FSM_onehot_por_sm_state_reg[1]_0 [1]),
        .O(\FSM_onehot_por_sm_state[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_por_sm_state[3]_i_1__0 
       (.I0(clear_interrupt),
        .I1(\FSM_onehot_por_sm_state[3]_i_3__1_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I3(\FSM_onehot_por_sm_state[3]_i_4__1_n_0 ),
        .I4(\FSM_onehot_por_sm_state[3]_i_5__0_n_0 ),
        .I5(\FSM_onehot_por_sm_state[3]_i_6__1_n_0 ),
        .O(\FSM_onehot_por_sm_state[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_por_sm_state[3]_i_2__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state[0]_i_2__0_n_0 ),
        .O(clear_interrupt));
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_onehot_por_sm_state[3]_i_3__1 
       (.I0(cleared_reg_n_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I2(mem_data_dac1[27]),
        .I3(mem_data_dac1[26]),
        .O(\FSM_onehot_por_sm_state[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_por_sm_state[3]_i_4__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I1(dac1_sm_reset_i_1),
        .O(\FSM_onehot_por_sm_state[3]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_onehot_por_sm_state[3]_i_5__0 
       (.I0(signal_lost_r),
        .I1(dac1_sm_reset_i_1),
        .I2(cleared_reg_n_0),
        .O(\FSM_onehot_por_sm_state[3]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \FSM_onehot_por_sm_state[3]_i_6__1 
       (.I0(mem_data_dac1[6]),
        .I1(por_timer_start),
        .I2(mem_data_dac1[23]),
        .I3(mem_data_dac1[24]),
        .I4(mem_data_dac1[25]),
        .O(\FSM_onehot_por_sm_state[3]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_por_sm_state[4]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_por_sm_state[12]_i_3__1_n_0 ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hD00D0000)) 
    \FSM_onehot_por_sm_state[5]_i_1__1 
       (.I0(cleared_reg_n_0),
        .I1(\FSM_onehot_por_sm_state[13]_i_2__1_n_0 ),
        .I2(mem_data_dac1[27]),
        .I3(mem_data_dac1[26]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_por_sm_state[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_por_sm_state[8]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I1(\FSM_onehot_por_sm_state[10]_i_2__1_n_0 ),
        .O(\FSM_onehot_por_sm_state[8]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[0]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[10]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[12] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[12]_i_1__1_n_0 ),
        .Q(signal_lost_r),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[13] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[13]_i_1__1_n_0 ),
        .Q(por_timer_start),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[14] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[14]_i_2__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[1]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__4_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__4_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[5]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[8]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_9_in));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_fsm_cs[2]_i_2__4 
       (.I0(dac1_status_req),
        .I1(tc_req_dac1),
        .O(\pll_state_machine.status_req_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__0 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__0 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF700A200)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_1 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I1(status_sm_state__0[1]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__0_n_0 ),
        .I3(status_sm_state__0[2]),
        .I4(dac1_drprdy_status),
        .I5(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__0_n_0 ),
        .O(status_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_2__0 
       (.I0(status_sm_state__0[1]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(status_sm_state__0[2]),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__0 
       (.I0(\status_timer_count[0]_i_3__0_n_0 ),
        .I1(status_timer_count_reg[7]),
        .I2(status_timer_count_reg[6]),
        .I3(status_timer_count_reg[0]),
        .I4(status_timer_count_reg[1]),
        .I5(\status_timer_count[0]_i_5__0_n_0 ),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4FF04F)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__0 
       (.I0(status_gnt_r),
        .I1(dac1_status_gnt),
        .I2(status_sm_state__0[1]),
        .I3(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I4(dac1_tile_config_done),
        .I5(status_sm_state__0[2]),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__0_n_0 ));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(\FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__0_n_0 ),
        .Q(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(\FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__0_n_0 ),
        .Q(status_sm_state__0[1]),
        .R(p_9_in));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_2__0_n_0 ),
        .Q(status_sm_state__0[2]),
        .R(p_9_in));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \IP2Bus_Data[1]_i_48 
       (.I0(dac1_done_i_reg[0]),
        .I1(bank3_read[0]),
        .I2(bank3_read[1]),
        .I3(mem_data_dac1[29]),
        .I4(cleared_r),
        .I5(\dac1_status[3]_INST_0_i_1_n_0 ),
        .O(\dac1_end_stage_reg[1] ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \IP2Bus_Data[2]_i_47 
       (.I0(dac1_done_i_reg[1]),
        .I1(bank3_read[0]),
        .I2(bank3_read[1]),
        .I3(mem_data_dac1[30]),
        .I4(cleared_r),
        .I5(\dac1_status[3]_INST_0_i_1_n_0 ),
        .O(\dac1_end_stage_reg[2] ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \IP2Bus_Data[3]_i_51 
       (.I0(dac1_done_i_reg[2]),
        .I1(bank3_read[0]),
        .I2(bank3_read[1]),
        .I3(mem_data_dac1[31]),
        .I4(cleared_r),
        .I5(\dac1_status[3]_INST_0_i_1_n_0 ),
        .O(\dac1_end_stage_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    adc0_status_0_falling_edge_seen_i_1__0
       (.I0(adc0_status_sync),
        .I1(adc0_status_0_r_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(adc0_status_0_falling_edge_seen_reg_n_0),
        .O(adc0_status_0_falling_edge_seen_i_1__0_n_0));
  FDRE adc0_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_status_0_falling_edge_seen_i_1__0_n_0),
        .Q(adc0_status_0_falling_edge_seen_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc0_status_0_r_i_1__0
       (.I0(adc0_status_sync),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .O(adc0_status_0_r));
  FDRE adc0_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_status_0_r),
        .Q(adc0_status_0_r_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    adc1_status_0_falling_edge_seen_i_1__1
       (.I0(adc1_status_sync),
        .I1(adc1_status_0_r_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(adc1_status_0_falling_edge_seen_reg_n_0),
        .O(adc1_status_0_falling_edge_seen_i_1__1_n_0));
  FDRE adc1_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_falling_edge_seen_i_1__1_n_0),
        .Q(adc1_status_0_falling_edge_seen_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc1_status_0_r_i_1__1
       (.I0(adc1_status_sync),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .O(adc1_status_0_r));
  FDRE adc1_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_r),
        .Q(adc1_status_0_r_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    adc2_status_0_falling_edge_seen_i_1__0
       (.I0(adc2_status_sync),
        .I1(adc2_status_0_r_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(adc2_status_0_falling_edge_seen_reg_n_0),
        .O(adc2_status_0_falling_edge_seen_i_1__0_n_0));
  FDRE adc2_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_status_0_falling_edge_seen_i_1__0_n_0),
        .Q(adc2_status_0_falling_edge_seen_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc2_status_0_r_i_1__0
       (.I0(adc2_status_sync),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .O(adc2_status_0_r));
  FDRE adc2_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_status_0_r),
        .Q(adc2_status_0_r_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    adc3_status_0_falling_edge_seen_i_1__0
       (.I0(adc3_status_sync),
        .I1(adc3_status_0_r_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(adc3_status_0_falling_edge_seen_reg_n_0),
        .O(adc3_status_0_falling_edge_seen_i_1__0_n_0));
  FDRE adc3_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_status_0_falling_edge_seen_i_1__0_n_0),
        .Q(adc3_status_0_falling_edge_seen_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc3_status_0_r_i_1__0
       (.I0(adc3_status_sync),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .O(adc3_status_0_r));
  FDRE adc3_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_status_0_r),
        .Q(adc3_status_0_r_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h80)) 
    bg_cal_en_i_1__1
       (.I0(mem_data_dac1[4]),
        .I1(por_timer_start),
        .I2(mem_data_dac1[5]),
        .O(bg_cal_en));
  FDRE bg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1__1_n_0),
        .D(bg_cal_en),
        .Q(bg_cal_en_reg_n_0),
        .R(p_9_in));
  LUT5 #(
    .INIT(32'h04000000)) 
    \cal_enables[3]_i_1__0 
       (.I0(mem_data_dac1[6]),
        .I1(por_timer_start),
        .I2(mem_data_dac1[23]),
        .I3(mem_data_dac1[24]),
        .I4(mem_data_dac1[25]),
        .O(\cal_enables[3]_i_1__0_n_0 ));
  FDRE \cal_enables_reg[0] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1__0_n_0 ),
        .D(mem_data_dac1[0]),
        .Q(\cal_enables_reg_n_0_[0] ),
        .R(p_9_in));
  FDRE \cal_enables_reg[1] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1__0_n_0 ),
        .D(mem_data_dac1[1]),
        .Q(\cal_enables_reg_n_0_[1] ),
        .R(p_9_in));
  FDRE \cal_enables_reg[2] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1__0_n_0 ),
        .D(mem_data_dac1[2]),
        .Q(p_1_in),
        .R(p_9_in));
  FDRE \cal_enables_reg[3] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1__0_n_0 ),
        .D(mem_data_dac1[3]),
        .Q(\cal_enables_reg_n_0_[3] ),
        .R(p_9_in));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28 cdc_adc0_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29 cdc_adc1_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc1_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30 cdc_adc2_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc2_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31 cdc_adc3_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc3_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    clear_interrupt_i_1__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(clear_interrupt),
        .I2(clear_interrupt_reg_n_0),
        .O(clear_interrupt_i_1__0_n_0));
  FDRE clear_interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clear_interrupt_i_1__0_n_0),
        .Q(clear_interrupt_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h46EE)) 
    cleared_i_1__1
       (.I0(cleared_reg_n_0),
        .I1(signal_lost_r),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(dac1_sm_reset_i_1),
        .O(cleared_i_1__1_n_0));
  FDRE cleared_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_reg_n_0),
        .Q(cleared_r),
        .R(p_9_in));
  FDRE cleared_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_i_1__1_n_0),
        .Q(cleared_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__4 
       (.I0(clock_en_count_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__4 
       (.I0(clock_en_count_reg__0[0]),
        .I1(clock_en_count_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \clock_en_count[2]_i_1__4 
       (.I0(clock_en_count_reg__0[2]),
        .I1(clock_en_count_reg__0[1]),
        .I2(clock_en_count_reg__0[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__4 
       (.I0(clock_en_count_reg__0[3]),
        .I1(clock_en_count_reg__0[0]),
        .I2(clock_en_count_reg__0[1]),
        .I3(clock_en_count_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__4 
       (.I0(clock_en_count_reg__0[4]),
        .I1(clock_en_count_reg__0[2]),
        .I2(clock_en_count_reg__0[1]),
        .I3(clock_en_count_reg__0[0]),
        .I4(clock_en_count_reg__0[3]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \clock_en_count[5]_i_1__4 
       (.I0(p_9_in),
        .I1(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__4 
       (.I0(clock_en_count_reg__0[5]),
        .I1(clock_en_count_reg__0[3]),
        .I2(clock_en_count_reg__0[0]),
        .I3(clock_en_count_reg__0[1]),
        .I4(clock_en_count_reg__0[2]),
        .I5(clock_en_count_reg__0[4]),
        .O(p_0_in[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(clock_en_count_reg__0[0]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(clock_en_count_reg__0[1]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(clock_en_count_reg__0[2]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(clock_en_count_reg__0[3]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(clock_en_count_reg__0[4]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(clock_en_count_reg__0[5]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFDDD)) 
    clock_en_i_1__4
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_9_in),
        .I2(clock_en_i_2__4_n_0),
        .I3(clock_en_count_reg__0[5]),
        .O(clock_en_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    clock_en_i_2__4
       (.I0(clock_en_count_reg__0[4]),
        .I1(clock_en_count_reg__0[2]),
        .I2(clock_en_count_reg__0[1]),
        .I3(clock_en_count_reg__0[0]),
        .I4(clock_en_count_reg__0[3]),
        .O(clock_en_i_2__4_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__4_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  FDRE clocks_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clocks_ok_r_reg_0),
        .Q(clocks_ok_r),
        .R(p_9_in));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    dac1_done_i_i_1
       (.I0(dac1_done_i_reg[1]),
        .I1(dac1_done_i_reg[0]),
        .I2(dac1_done_i_reg[2]),
        .I3(dac1_done_i_reg_0),
        .I4(dac1_fifo_disable),
        .I5(done_reg_0),
        .O(dac1_done_i));
  LUT2 #(
    .INIT(4'h8)) 
    dac1_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(dac1_powerup_state_INST_0_0),
        .O(dac1_powerup_state));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \dac1_status[0]_INST_0 
       (.I0(\dac1_status[0]_INST_0_i_1_n_0 ),
        .I1(\dac1_status[0]_INST_0_i_2_n_0 ),
        .I2(\dac1_status[0]_INST_0_i_3_n_0 ),
        .I3(cleared_r),
        .I4(mem_data_dac1[28]),
        .O(dac1_status[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dac1_status[0]_INST_0_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I1(signal_lost_r),
        .I2(por_timer_start),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(\dac1_status[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hFAF8)) 
    \dac1_status[0]_INST_0_i_2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .O(\dac1_status[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dac1_status[0]_INST_0_i_3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I5(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .O(\dac1_status[0]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dac1_status[1]_INST_0 
       (.I0(\dac1_status[3]_INST_0_i_1_n_0 ),
        .I1(cleared_r),
        .I2(mem_data_dac1[29]),
        .O(dac1_status[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dac1_status[2]_INST_0 
       (.I0(\dac1_status[3]_INST_0_i_1_n_0 ),
        .I1(cleared_r),
        .I2(mem_data_dac1[30]),
        .O(dac1_status[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \dac1_status[3]_INST_0 
       (.I0(\dac1_status[3]_INST_0_i_1_n_0 ),
        .I1(cleared_r),
        .I2(mem_data_dac1[31]),
        .O(dac1_status[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEEFFEA)) 
    \dac1_status[3]_INST_0_i_1 
       (.I0(\dac1_status[0]_INST_0_i_3_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\dac1_status[0]_INST_0_i_1_n_0 ),
        .O(\dac1_status[3]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    done_i_1__6
       (.I0(cleared_r_reg_0),
        .I1(cleared_r_reg_1),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    done_i_2__1
       (.I0(cleared_reg_n_0),
        .I1(done_i_3_n_0),
        .I2(dac1_sm_reset_i_1),
        .I3(signal_lost_r),
        .I4(done_reg_0),
        .O(done_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    done_i_3
       (.I0(done_reg_1[0]),
        .I1(done_reg_1[2]),
        .I2(done_reg_1[3]),
        .I3(done_reg_1[1]),
        .I4(dac1_done_i_reg_0),
        .O(done_i_3_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_2__1_n_0),
        .Q(done_reg_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[0]_i_1__0 
       (.I0(mem_data_dac1[16]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \drpaddr_por[10]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[10]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[10]_i_2__0 
       (.I0(mem_data_dac1[25]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drpaddr_por[1]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(mem_data_dac1[17]),
        .O(\drpaddr_por[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[2]_i_1__1 
       (.I0(mem_data_dac1[18]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drpaddr_por[3]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(mem_data_dac1[19]),
        .O(\drpaddr_por[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drpaddr_por[4]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(mem_data_dac1[20]),
        .O(\drpaddr_por[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[5]_i_1__0 
       (.I0(mem_data_dac1[21]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[6]_i_1 
       (.I0(mem_data_dac1[22]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[8]_i_1 
       (.I0(mem_data_dac1[23]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpaddr_por[9]_i_1__1 
       (.I0(mem_data_dac1[24]),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpaddr_por[9]_i_1__1_n_0 ));
  FDRE \drpaddr_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(\drpaddr_por[0]_i_1__0_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [0]),
        .R(p_9_in));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(\drpaddr_por[10]_i_2__0_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [9]),
        .R(p_9_in));
  FDRE \drpaddr_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(\drpaddr_por[1]_i_1__0_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [1]),
        .R(p_9_in));
  FDRE \drpaddr_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(\drpaddr_por[2]_i_1__1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [2]),
        .R(p_9_in));
  FDRE \drpaddr_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(\drpaddr_por[3]_i_1__1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [3]),
        .R(p_9_in));
  FDRE \drpaddr_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(\drpaddr_por[4]_i_1__0_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [4]),
        .R(p_9_in));
  FDRE \drpaddr_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(\drpaddr_por[5]_i_1__0_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [5]),
        .R(p_9_in));
  FDRE \drpaddr_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(\drpaddr_por[6]_i_1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [6]),
        .R(p_9_in));
  FDRE \drpaddr_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(\drpaddr_por[8]_i_1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [7]),
        .R(p_9_in));
  FDRE \drpaddr_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(\drpaddr_por[9]_i_1__1_n_0 ),
        .Q(\drpaddr_por_reg[10]_0 [8]),
        .R(p_9_in));
  LUT5 #(
    .INIT(32'h28F82838)) 
    \drpdi_por[0]_i_1__1 
       (.I0(\drpdi_por[0]_i_2__0_n_0 ),
        .I1(mem_data_dac1[0]),
        .I2(\rdata_reg_n_0_[0] ),
        .I3(\drpdi_por[6]_i_3__0_n_0 ),
        .I4(\drpdi_por[6]_i_4__0_n_0 ),
        .O(\drpdi_por[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \drpdi_por[0]_i_2__0 
       (.I0(mem_data_dac1[27]),
        .I1(mem_data_dac1[26]),
        .I2(cleared_reg_n_0),
        .I3(\mem_data_dac1_reg[31]_0 ),
        .O(\drpdi_por[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00AE)) 
    \drpdi_por[10]_i_1__1 
       (.I0(\drpdi_por[10]_i_2_n_0 ),
        .I1(\rdata_reg[10]_0 [5]),
        .I2(mem_data_dac1[10]),
        .I3(\drpdi_por[15]_i_3__1_n_0 ),
        .I4(\drpdi_por[10]_i_3__0_n_0 ),
        .O(\drpdi_por[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080808000)) 
    \drpdi_por[10]_i_2 
       (.I0(\rdata_reg[10]_0 [5]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[31]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .I5(\drpdi_por[15]_i_9_n_0 ),
        .O(\drpdi_por[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3C005555)) 
    \drpdi_por[10]_i_3__0 
       (.I0(\drpdi_por_reg[10]_0 ),
        .I1(mem_data_dac1[10]),
        .I2(\rdata_reg[10]_0 [5]),
        .I3(\pll_state_machine.pll_on_reg_n_0 ),
        .I4(\mem_data_dac1_reg[31] ),
        .O(\drpdi_por[10]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00AE)) 
    \drpdi_por[11]_i_1 
       (.I0(\drpdi_por[11]_i_2__0_n_0 ),
        .I1(\rdata_reg_n_0_[11] ),
        .I2(mem_data_dac1[11]),
        .I3(\drpdi_por[15]_i_3__1_n_0 ),
        .I4(\drpdi_por[11]_i_3__0_n_0 ),
        .O(\drpdi_por[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080808000)) 
    \drpdi_por[11]_i_2__0 
       (.I0(\rdata_reg_n_0_[11] ),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[31]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .I5(\drpdi_por[15]_i_9_n_0 ),
        .O(\drpdi_por[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h3C005555)) 
    \drpdi_por[11]_i_3__0 
       (.I0(\drpdi_por[11]_i_4__0_n_0 ),
        .I1(\rdata_reg_n_0_[11] ),
        .I2(mem_data_dac1[11]),
        .I3(\pll_state_machine.pll_on_reg_n_0 ),
        .I4(\mem_data_dac1_reg[31] ),
        .O(\drpdi_por[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h780F480C780F7B3F)) 
    \drpdi_por[11]_i_4__0 
       (.I0(\mem_data_dac1_reg[19] ),
        .I1(\mem_data_dac1_reg[16]_0 ),
        .I2(\rdata_reg_n_0_[11] ),
        .I3(mem_data_dac1[11]),
        .I4(\mem_data_dac1_reg[16] ),
        .I5(trim_code[1]),
        .O(\drpdi_por[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h660F660F000FFF0F)) 
    \drpdi_por[12]_i_1__0 
       (.I0(\rdata_reg_n_0_[12] ),
        .I1(mem_data_dac1[12]),
        .I2(\drpdi_por[12]_i_2_n_0 ),
        .I3(\drpdi_por[15]_i_3__1_n_0 ),
        .I4(\drpdi_por[12]_i_3_n_0 ),
        .I5(\mem_data_dac1_reg[31] ),
        .O(\drpdi_por[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8AFF)) 
    \drpdi_por[12]_i_2 
       (.I0(mem_data_dac1[12]),
        .I1(\drpdi_por[15]_i_9_n_0 ),
        .I2(\drpdi_por[6]_i_4__0_n_0 ),
        .I3(\rdata_reg_n_0_[12] ),
        .O(\drpdi_por[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h780F480C780F7B3F)) 
    \drpdi_por[12]_i_3 
       (.I0(\mem_data_dac1_reg[19] ),
        .I1(\mem_data_dac1_reg[16]_0 ),
        .I2(\rdata_reg_n_0_[12] ),
        .I3(mem_data_dac1[12]),
        .I4(\mem_data_dac1_reg[16] ),
        .I5(trim_code[2]),
        .O(\drpdi_por[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h660F660F000FFF0F)) 
    \drpdi_por[13]_i_1__0 
       (.I0(\rdata_reg_n_0_[13] ),
        .I1(mem_data_dac1[13]),
        .I2(\drpdi_por[13]_i_2_n_0 ),
        .I3(\drpdi_por[15]_i_3__1_n_0 ),
        .I4(\drpdi_por[13]_i_3_n_0 ),
        .I5(\mem_data_dac1_reg[31] ),
        .O(\drpdi_por[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8AFF)) 
    \drpdi_por[13]_i_2 
       (.I0(mem_data_dac1[13]),
        .I1(\drpdi_por[15]_i_9_n_0 ),
        .I2(\drpdi_por[6]_i_4__0_n_0 ),
        .I3(\rdata_reg_n_0_[13] ),
        .O(\drpdi_por[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h780F480C780F7B3F)) 
    \drpdi_por[13]_i_3 
       (.I0(\mem_data_dac1_reg[19] ),
        .I1(\mem_data_dac1_reg[16]_0 ),
        .I2(\rdata_reg_n_0_[13] ),
        .I3(mem_data_dac1[13]),
        .I4(\mem_data_dac1_reg[16] ),
        .I5(trim_code[3]),
        .O(\drpdi_por[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h660F660F000FFF0F)) 
    \drpdi_por[14]_i_1__1 
       (.I0(\rdata_reg_n_0_[14] ),
        .I1(mem_data_dac1[14]),
        .I2(\drpdi_por[14]_i_2_n_0 ),
        .I3(\drpdi_por[15]_i_3__1_n_0 ),
        .I4(\drpdi_por[14]_i_3_n_0 ),
        .I5(\mem_data_dac1_reg[31] ),
        .O(\drpdi_por[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hB0FF)) 
    \drpdi_por[14]_i_2 
       (.I0(\drpdi_por[7]_i_3__0_n_0 ),
        .I1(\drpdi_por[6]_i_4__0_n_0 ),
        .I2(mem_data_dac1[14]),
        .I3(\rdata_reg_n_0_[14] ),
        .O(\drpdi_por[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h780F480C780F7B3F)) 
    \drpdi_por[14]_i_3 
       (.I0(\mem_data_dac1_reg[19] ),
        .I1(\mem_data_dac1_reg[16]_0 ),
        .I2(\rdata_reg_n_0_[14] ),
        .I3(mem_data_dac1[14]),
        .I4(\mem_data_dac1_reg[16] ),
        .I5(trim_code[4]),
        .O(\drpdi_por[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drpdi_por[14]_i_4 
       (.I0(mem_data_dac1[30]),
        .I1(mem_data_dac1[28]),
        .I2(mem_data_dac1[31]),
        .O(\mem_data_dac1_reg[31] ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \drpdi_por[15]_i_10 
       (.I0(mem_data_dac1[25]),
        .I1(mem_data_dac1[20]),
        .I2(mem_data_dac1[22]),
        .I3(mem_data_dac1[21]),
        .I4(mem_data_dac1[24]),
        .I5(mem_data_dac1[23]),
        .O(\drpdi_por[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \drpdi_por[15]_i_11 
       (.I0(mem_data_dac1[18]),
        .I1(mem_data_dac1[17]),
        .O(\drpdi_por[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \drpdi_por[15]_i_12 
       (.I0(mem_data_dac1[25]),
        .I1(mem_data_dac1[20]),
        .I2(mem_data_dac1[17]),
        .I3(mem_data_dac1[24]),
        .I4(mem_data_dac1[16]),
        .I5(mem_data_dac1[19]),
        .O(\drpdi_por[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF14FF)) 
    \drpdi_por[15]_i_1__4 
       (.I0(\mem_data_dac1_reg[31]_0 ),
        .I1(\rdata_reg_n_0_[15] ),
        .I2(mem_data_dac1[15]),
        .I3(\drpdi_por[15]_i_3__1_n_0 ),
        .I4(\drpdi_por[15]_i_4__0_n_0 ),
        .I5(\drpdi_por[15]_i_5_n_0 ),
        .O(\drpdi_por[15]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hF7000000)) 
    \drpdi_por[15]_i_2__1 
       (.I0(mem_data_dac1[30]),
        .I1(mem_data_dac1[28]),
        .I2(mem_data_dac1[31]),
        .I3(\mem_data_dac1_reg[16]_0 ),
        .I4(mem_data_dac1[19]),
        .O(\mem_data_dac1_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \drpdi_por[15]_i_3__1 
       (.I0(cleared_reg_n_0),
        .I1(mem_data_dac1[26]),
        .I2(mem_data_dac1[27]),
        .O(\drpdi_por[15]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h51010101)) 
    \drpdi_por[15]_i_4__0 
       (.I0(\mem_data_dac1_reg[31] ),
        .I1(\mem_data_dac1_reg[16] ),
        .I2(\mem_data_dac1_reg[16]_0 ),
        .I3(\mem_data_dac1_reg[19] ),
        .I4(\rdata_reg_n_0_[15] ),
        .O(\drpdi_por[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h45450545FFFFFFFF)) 
    \drpdi_por[15]_i_5 
       (.I0(\drpdi_por[15]_i_3__1_n_0 ),
        .I1(mem_data_dac1[15]),
        .I2(\rdata_reg_n_0_[15] ),
        .I3(\drpdi_por[6]_i_4__0_n_0 ),
        .I4(\drpdi_por[15]_i_9_n_0 ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(\drpdi_por[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \drpdi_por[15]_i_6 
       (.I0(\drpdi_por[15]_i_10_n_0 ),
        .I1(mem_data_dac1[16]),
        .I2(mem_data_dac1[18]),
        .I3(mem_data_dac1[17]),
        .O(\mem_data_dac1_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \drpdi_por[15]_i_7 
       (.I0(\drpdi_por[15]_i_11_n_0 ),
        .I1(mem_data_dac1[16]),
        .I2(mem_data_dac1[19]),
        .I3(mem_data_dac1[21]),
        .I4(mem_data_dac1[22]),
        .I5(mem_data_dac1[20]),
        .O(\mem_data_dac1_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \drpdi_por[15]_i_8 
       (.I0(mem_data_dac1[19]),
        .I1(mem_data_dac1[16]),
        .I2(mem_data_dac1[17]),
        .O(\mem_data_dac1_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \drpdi_por[15]_i_9 
       (.I0(mem_data_dac1[23]),
        .I1(mem_data_dac1[18]),
        .I2(mem_data_dac1[22]),
        .I3(mem_data_dac1[21]),
        .I4(\drpdi_por[15]_i_12_n_0 ),
        .O(\drpdi_por[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF101)) 
    \drpdi_por[1]_i_1__0 
       (.I0(\drpdi_por[1]_i_2__0_n_0 ),
        .I1(\drpdi_por[7]_i_3__0_n_0 ),
        .I2(\drpdi_por[15]_i_3__1_n_0 ),
        .I3(\drpdi_por_reg[1]_0 ),
        .O(\drpdi_por[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5DDD5DDD5DDDDDDD)) 
    \drpdi_por[1]_i_2__0 
       (.I0(\rdata_reg[10]_0 [0]),
        .I1(mem_data_dac1[1]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[31]),
        .I4(mem_data_dac1[29]),
        .I5(mem_data_dac1[28]),
        .O(\drpdi_por[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hBABAAABA)) 
    \drpdi_por[2]_i_1__1 
       (.I0(\drpdi_por[2]_i_2_n_0 ),
        .I1(\drpdi_por[6]_i_3__0_n_0 ),
        .I2(\rdata_reg_n_0_[2] ),
        .I3(mem_data_dac1[2]),
        .I4(\drpdi_por[6]_i_4__0_n_0 ),
        .O(\drpdi_por[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF0600060)) 
    \drpdi_por[2]_i_2 
       (.I0(\rdata_reg_n_0_[2] ),
        .I1(mem_data_dac1[2]),
        .I2(\drpdi_por[15]_i_3__1_n_0 ),
        .I3(\mem_data_dac1_reg[31]_0 ),
        .I4(trim_code[0]),
        .O(\drpdi_por[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF101)) 
    \drpdi_por[3]_i_1__1 
       (.I0(\drpdi_por[3]_i_2__0_n_0 ),
        .I1(\drpdi_por[7]_i_3__0_n_0 ),
        .I2(\drpdi_por[15]_i_3__1_n_0 ),
        .I3(\drpdi_por_reg[3]_0 ),
        .O(\drpdi_por[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5DDD5DDD5DDDDDDD)) 
    \drpdi_por[3]_i_2__0 
       (.I0(\rdata_reg[10]_0 [1]),
        .I1(mem_data_dac1[3]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[31]),
        .I4(mem_data_dac1[29]),
        .I5(mem_data_dac1[28]),
        .O(\drpdi_por[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h01F1)) 
    \drpdi_por[4]_i_1__0 
       (.I0(\drpdi_por[4]_i_2__0_n_0 ),
        .I1(\drpdi_por[7]_i_3__0_n_0 ),
        .I2(\drpdi_por[15]_i_3__1_n_0 ),
        .I3(\drpdi_por_reg[4]_0 ),
        .O(\drpdi_por[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5DDD5DDD5DDDDDDD)) 
    \drpdi_por[4]_i_2__0 
       (.I0(\rdata_reg[10]_0 [2]),
        .I1(mem_data_dac1[4]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[31]),
        .I4(mem_data_dac1[29]),
        .I5(mem_data_dac1[28]),
        .O(\drpdi_por[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \drpdi_por[5]_i_1 
       (.I0(\drpdi_por[5]_i_2__0_n_0 ),
        .I1(\drpdi_por[6]_i_3__0_n_0 ),
        .I2(\drpdi_por[6]_i_4__0_n_0 ),
        .I3(mem_data_dac1[5]),
        .I4(\rdata_reg_n_0_[5] ),
        .O(\drpdi_por[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0600060)) 
    \drpdi_por[5]_i_2__0 
       (.I0(mem_data_dac1[5]),
        .I1(\rdata_reg_n_0_[5] ),
        .I2(\drpdi_por[15]_i_3__1_n_0 ),
        .I3(\drpdi_por[8]_i_4__0_n_0 ),
        .I4(\drpdi_por_reg[5]_0 ),
        .O(\drpdi_por[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \drpdi_por[6]_i_1__0 
       (.I0(\drpdi_por[6]_i_2__0_n_0 ),
        .I1(\drpdi_por[6]_i_3__0_n_0 ),
        .I2(\drpdi_por[6]_i_4__0_n_0 ),
        .I3(mem_data_dac1[6]),
        .I4(\rdata_reg_n_0_[6] ),
        .O(\drpdi_por[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0600060)) 
    \drpdi_por[6]_i_2__0 
       (.I0(mem_data_dac1[6]),
        .I1(\rdata_reg_n_0_[6] ),
        .I2(\drpdi_por[15]_i_3__1_n_0 ),
        .I3(\drpdi_por[8]_i_4__0_n_0 ),
        .I4(\drpdi_por_reg[6]_0 ),
        .O(\drpdi_por[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \drpdi_por[6]_i_3__0 
       (.I0(mem_data_dac1[27]),
        .I1(mem_data_dac1[26]),
        .I2(cleared_reg_n_0),
        .I3(\drpdi_por[15]_i_9_n_0 ),
        .O(\drpdi_por[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \drpdi_por[6]_i_4__0 
       (.I0(mem_data_dac1[30]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[28]),
        .O(\drpdi_por[6]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h01F1)) 
    \drpdi_por[7]_i_1__1 
       (.I0(\drpdi_por[7]_i_2__0_n_0 ),
        .I1(\drpdi_por[7]_i_3__0_n_0 ),
        .I2(\drpdi_por[15]_i_3__1_n_0 ),
        .I3(\drpdi_por[7]_i_4__0_n_0 ),
        .O(\drpdi_por[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h777F0000FFFFFFFF)) 
    \drpdi_por[7]_i_2__0 
       (.I0(mem_data_dac1[30]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[28]),
        .I4(mem_data_dac1[7]),
        .I5(\rdata_reg[10]_0 [3]),
        .O(\drpdi_por[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \drpdi_por[7]_i_3__0 
       (.I0(\drpdi_por[7]_i_5__0_n_0 ),
        .I1(mem_data_dac1[20]),
        .I2(mem_data_dac1[22]),
        .I3(mem_data_dac1[17]),
        .I4(\FSM_onehot_por_sm_state[10]_i_3_n_0 ),
        .I5(mem_data_dac1[16]),
        .O(\drpdi_por[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h9FFF9F00)) 
    \drpdi_por[7]_i_4__0 
       (.I0(mem_data_dac1[7]),
        .I1(\rdata_reg[10]_0 [3]),
        .I2(\pll_state_machine.pll_on_reg_n_0 ),
        .I3(\mem_data_dac1_reg[31] ),
        .I4(\drpdi_por_reg[7]_0 ),
        .O(\drpdi_por[7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \drpdi_por[7]_i_5__0 
       (.I0(mem_data_dac1[18]),
        .I1(mem_data_dac1[21]),
        .I2(mem_data_dac1[19]),
        .I3(mem_data_dac1[23]),
        .O(\drpdi_por[7]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hEEE222E2)) 
    \drpdi_por[8]_i_1__1 
       (.I0(\drpdi_por[8]_i_2__0_n_0 ),
        .I1(\drpdi_por[15]_i_3__1_n_0 ),
        .I2(\drpdi_por[8]_i_3_n_0 ),
        .I3(\drpdi_por[8]_i_4__0_n_0 ),
        .I4(\drpdi_por_reg[8]_0 ),
        .O(\drpdi_por[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h44C4)) 
    \drpdi_por[8]_i_2__0 
       (.I0(mem_data_dac1[8]),
        .I1(\rdata_reg_n_0_[8] ),
        .I2(\drpdi_por[6]_i_4__0_n_0 ),
        .I3(\drpdi_por[15]_i_9_n_0 ),
        .O(\drpdi_por[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFF7FFF70000)) 
    \drpdi_por[8]_i_3 
       (.I0(mem_data_dac1[30]),
        .I1(mem_data_dac1[28]),
        .I2(mem_data_dac1[31]),
        .I3(\pll_state_machine.pll_on_reg_n_0 ),
        .I4(mem_data_dac1[8]),
        .I5(\rdata_reg_n_0_[8] ),
        .O(\drpdi_por[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \drpdi_por[8]_i_4__0 
       (.I0(\mem_data_dac1_reg[16]_0 ),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[28]),
        .I3(mem_data_dac1[30]),
        .O(\drpdi_por[8]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    \drpdi_por[9]_i_1__1 
       (.I0(\drpdi_por[9]_i_2__0_n_0 ),
        .I1(mem_data_dac1[9]),
        .I2(\rdata_reg[10]_0 [4]),
        .I3(\drpdi_por[15]_i_3__1_n_0 ),
        .I4(\drpdi_por_reg[9]_0 ),
        .O(\drpdi_por[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080808000)) 
    \drpdi_por[9]_i_2__0 
       (.I0(\rdata_reg[10]_0 [4]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[31]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .I5(\drpdi_por[15]_i_9_n_0 ),
        .O(\drpdi_por[9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \drpdi_por[9]_i_5 
       (.I0(\rdata_reg[10]_0 [4]),
        .I1(mem_data_dac1[9]),
        .O(\rdata_reg[9]_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[0]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[10]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[11]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[12]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[13]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[14]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[15]_i_1__4_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[1]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[2]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[3]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[4]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[5]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[6]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[7]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[8]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_9_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .D(\drpdi_por[9]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_9_in));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(\dac1_status[0]_INST_0_i_3_n_0 ),
        .D(\drpaddr_por[10]_i_1__4_n_0 ),
        .Q(dac1_drpen_por),
        .R(p_9_in));
  FDRE drprdy_por_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_drprdy_por),
        .Q(drprdy_por_r),
        .R(p_9_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(\dac1_status[0]_INST_0_i_3_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(dac1_drpwe_por),
        .R(p_9_in));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    enable_clock_en_i_1__4
       (.I0(mem_data_dac1[25]),
        .I1(mem_data_dac1[24]),
        .I2(mem_data_dac1[23]),
        .I3(enable_clock_en_i_2__1_n_0),
        .I4(por_timer_start),
        .I5(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h0410)) 
    enable_clock_en_i_2__1
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[28]),
        .O(enable_clock_en_i_2__1_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__4_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_9_in));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    fg_cal_en_i_1__1
       (.I0(fg_cal_en_i_3__0_n_0),
        .I1(por_timer_start),
        .I2(mem_data_dac1[23]),
        .I3(mem_data_dac1[24]),
        .I4(mem_data_dac1[25]),
        .O(fg_cal_en_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h40)) 
    fg_cal_en_i_2__1
       (.I0(mem_data_dac1[4]),
        .I1(por_timer_start),
        .I2(mem_data_dac1[5]),
        .O(fg_cal_en_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    fg_cal_en_i_3__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I1(dac1_sm_reset_i_1),
        .I2(wait_event_reg_n_0),
        .O(fg_cal_en_i_3__0_n_0));
  FDRE fg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1__1_n_0),
        .D(fg_cal_en_i_2__1_n_0),
        .Q(fg_cal_en_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    interrupt_i_1__1
       (.I0(clear_interrupt_reg_n_0),
        .I1(interrupt0),
        .I2(dac1_sm_reset_i_1),
        .O(interrupt_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hDDCCDDCCFFFCDDCC)) 
    interrupt_i_2__1
       (.I0(interrupt_i_3__0_n_0),
        .I1(interrupt_i_4__0_n_0),
        .I2(interrupt_i_5__0_n_0),
        .I3(mem_data_dac1[31]),
        .I4(clocks_ok_r),
        .I5(clocks_ok_r_reg_0),
        .O(interrupt0));
  LUT6 #(
    .INIT(64'hDF00DFDFDFDFDFDF)) 
    interrupt_i_3__0
       (.I0(powerup_state_r),
        .I1(powerup_state_r_reg_0),
        .I2(interrupt_i_5__0_n_0),
        .I3(pll_ok_r_reg_0),
        .I4(\pll_state_machine.pll_on_reg_n_0 ),
        .I5(pll_ok_r),
        .O(interrupt_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FEEE0000)) 
    interrupt_i_4__0
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[28]),
        .I4(power_ok_r),
        .I5(power_ok_r_reg_0),
        .O(interrupt_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h80)) 
    interrupt_i_5__0
       (.I0(mem_data_dac1[30]),
        .I1(mem_data_dac1[28]),
        .I2(mem_data_dac1[29]),
        .O(interrupt_i_5__0_n_0));
  FDRE interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(interrupt_i_1__1_n_0),
        .Q(dac1_sm_reset_i_1),
        .R(p_9_in));
  LUT6 #(
    .INIT(64'h4545554545454545)) 
    \mem_addr[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I2(\mem_addr[5]_i_7_n_0 ),
        .I3(signal_lost_r),
        .I4(dac1_sm_reset_i_1),
        .I5(cleared_reg_n_0),
        .O(\mem_addr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF200020FF20FF20)) 
    \mem_addr[1]_i_1__1 
       (.I0(signal_lost_r),
        .I1(dac1_sm_reset_i_1),
        .I2(cleared_reg_n_0),
        .I3(\mem_addr_reg[1]_1 ),
        .I4(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I5(\mem_addr[5]_i_7_n_0 ),
        .O(\mem_addr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF84488FF8)) 
    \mem_addr[2]_i_1__1 
       (.I0(no_pll_restart_reg_n_0),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I2(\mem_addr_reg[3]_0 ),
        .I3(Q[2]),
        .I4(\mem_addr[5]_i_7_n_0 ),
        .I5(\mem_addr[2]_i_2__1_n_0 ),
        .O(\mem_addr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000000020)) 
    \mem_addr[2]_i_2__1 
       (.I0(cleared_reg_n_0),
        .I1(dac1_sm_reset_i_1),
        .I2(signal_lost_r),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\mem_addr[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF366C0000)) 
    \mem_addr[3]_i_1__1 
       (.I0(no_pll_restart_reg_n_0),
        .I1(Q[3]),
        .I2(\mem_addr_reg[3]_0 ),
        .I3(Q[2]),
        .I4(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I5(\mem_addr[3]_i_3__1_n_0 ),
        .O(\mem_addr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDCCCCCC714444444)) 
    \mem_addr[3]_i_3__1 
       (.I0(\mem_addr[5]_i_7_n_0 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\FSM_onehot_por_sm_state[3]_i_5__0_n_0 ),
        .O(\mem_addr[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hABABFFABFFABABAB)) 
    \mem_addr[4]_i_1__0 
       (.I0(\mem_addr[4]_i_2__0_n_0 ),
        .I1(\mem_addr[5]_i_7_n_0 ),
        .I2(\mem_addr[4]_i_3__0_n_0 ),
        .I3(\FSM_onehot_por_sm_state[3]_i_5__0_n_0 ),
        .I4(\mem_addr[4]_i_4__0_n_0 ),
        .I5(Q[4]),
        .O(\mem_addr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h222A88802AAA8000)) 
    \mem_addr[4]_i_2__0 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I1(Q[3]),
        .I2(\mem_addr_reg[3]_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(no_pll_restart_reg_n_0),
        .O(\mem_addr[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \mem_addr[4]_i_3__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\mem_addr[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_addr[4]_i_4__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\mem_addr[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_addr[5]_i_1__0 
       (.I0(\mem_addr[5]_i_3_n_0 ),
        .I1(\FSM_onehot_por_sm_state[3]_i_6__1_n_0 ),
        .I2(fg_cal_en_i_3__0_n_0),
        .I3(\mem_addr_reg[5]_0 ),
        .I4(\FSM_onehot_por_sm_state[3]_i_3__1_n_0 ),
        .I5(\FSM_onehot_por_sm_state[14]_i_3__1_n_0 ),
        .O(\mem_addr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \mem_addr[5]_i_2 
       (.I0(\mem_addr[5]_i_5__0_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I2(\mem_addr[5]_i_6_n_0 ),
        .I3(\mem_addr[5]_i_7_n_0 ),
        .I4(\FSM_onehot_por_sm_state[3]_i_5__0_n_0 ),
        .I5(\mem_addr[5]_i_8_n_0 ),
        .O(\mem_addr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[5]_i_3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state[0]_i_2__0_n_0 ),
        .O(\mem_addr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3CCC6CCC6CCCCCCC)) 
    \mem_addr[5]_i_5__0 
       (.I0(no_pll_restart_reg_n_0),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\mem_addr_reg[3]_0 ),
        .I5(Q[2]),
        .O(\mem_addr[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mem_addr[5]_i_6 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\mem_addr[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h01010001)) 
    \mem_addr[5]_i_7 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(por_timer_start),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I4(dac1_sm_reset_i_1),
        .O(\mem_addr[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \mem_addr[5]_i_8 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\mem_addr[5]_i_8_n_0 ));
  FDRE \mem_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1__0_n_0 ),
        .D(\mem_addr[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(p_9_in));
  FDRE \mem_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1__0_n_0 ),
        .D(\mem_addr[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(p_9_in));
  FDRE \mem_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1__0_n_0 ),
        .D(\mem_addr[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(p_9_in));
  FDRE \mem_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1__0_n_0 ),
        .D(\mem_addr[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(p_9_in));
  FDRE \mem_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1__0_n_0 ),
        .D(\mem_addr[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(p_9_in));
  FDRE \mem_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1__0_n_0 ),
        .D(\mem_addr[5]_i_2_n_0 ),
        .Q(Q[5]),
        .R(p_9_in));
  LUT4 #(
    .INIT(16'hE000)) 
    \mem_data_dac1[32]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\mem_addr_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    no_pll_restart_i_1__1
       (.I0(no_pll_restart_i_2__1_n_0),
        .I1(cleared_reg_n_0),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I3(no_pll_restart_i_3__1_n_0),
        .I4(no_pll_restart_reg_n_0),
        .O(no_pll_restart_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    no_pll_restart_i_2__1
       (.I0(\rdata_reg_n_0_[0] ),
        .I1(\rdata_reg[10]_0 [1]),
        .I2(\rdata_reg_n_0_[2] ),
        .I3(\rdata_reg[10]_0 [2]),
        .I4(\rdata_reg[10]_0 [0]),
        .O(no_pll_restart_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    no_pll_restart_i_3__1
       (.I0(no_pll_restart_i_4__0_n_0),
        .I1(no_pll_restart_i_5__0_n_0),
        .I2(no_pll_restart_i_6_n_0),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I4(mem_data_dac1[22]),
        .I5(mem_data_dac1[21]),
        .O(no_pll_restart_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFE0E0E0E0E0E0E0)) 
    no_pll_restart_i_4__0
       (.I0(wait_event_reg_n_0),
        .I1(dac1_sm_reset_i_1),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I3(no_pll_restart_reg_n_0),
        .I4(dac1_drprdy_por),
        .I5(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .O(no_pll_restart_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    no_pll_restart_i_5__0
       (.I0(mem_data_dac1[20]),
        .I1(mem_data_dac1[17]),
        .I2(mem_data_dac1[25]),
        .I3(mem_data_dac1[18]),
        .O(no_pll_restart_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    no_pll_restart_i_6
       (.I0(mem_data_dac1[23]),
        .I1(mem_data_dac1[24]),
        .I2(mem_data_dac1[19]),
        .I3(mem_data_dac1[16]),
        .O(no_pll_restart_i_6_n_0));
  FDRE no_pll_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(no_pll_restart_i_1__1_n_0),
        .Q(no_pll_restart_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pll_ok_r_i_1__0
       (.I0(pll_ok_r_reg_0),
        .I1(\pll_state_machine.pll_on_reg_n_0 ),
        .O(pll_ok));
  FDRE pll_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pll_ok),
        .Q(pll_ok_r),
        .R(p_9_in));
  LUT3 #(
    .INIT(8'h60)) 
    \pll_state_machine.drpaddr_status[10]_i_1__0 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(\pll_state_machine.drpaddr_status[10]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pll_state_machine.drpaddr_status[5]_i_1__0 
       (.I0(status_sm_state__0[2]),
        .O(\pll_state_machine.drpaddr_status[5]_i_1__0_n_0 ));
  FDRE \pll_state_machine.drpaddr_status_reg[10] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1__0_n_0 ),
        .D(1'b1),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [2]),
        .R(p_9_in));
  FDRE \pll_state_machine.drpaddr_status_reg[5] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1__0_n_0 ),
        .D(\pll_state_machine.drpaddr_status[5]_i_1__0_n_0 ),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [0]),
        .R(p_9_in));
  FDRE \pll_state_machine.drpaddr_status_reg[6] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1__0_n_0 ),
        .D(status_sm_state__0[2]),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [1]),
        .R(p_9_in));
  LUT4 #(
    .INIT(16'hF260)) 
    \pll_state_machine.drpen_status_i_1__0 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I3(dac1_drpen_status),
        .O(\pll_state_machine.drpen_status_i_1__0_n_0 ));
  FDRE \pll_state_machine.drpen_status_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.drpen_status_i_1__0_n_0 ),
        .Q(dac1_drpen_status),
        .R(p_9_in));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \pll_state_machine.pll_on_i_1__0 
       (.I0(dac1_do_mon[0]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(dac1_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(status_sm_state__0[1]),
        .I5(\pll_state_machine.pll_on_reg_n_0 ),
        .O(\pll_state_machine.pll_on_i_1__0_n_0 ));
  FDRE \pll_state_machine.pll_on_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.pll_on_i_1__0_n_0 ),
        .Q(\pll_state_machine.pll_on_reg_n_0 ),
        .R(p_9_in));
  LUT5 #(
    .INIT(32'hBFEE0044)) 
    \pll_state_machine.status_req_i_1__0 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I1(status_sm_state__0[1]),
        .I2(dac1_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(dac1_status_req),
        .O(\pll_state_machine.status_req_i_1__0_n_0 ));
  FDRE \pll_state_machine.status_req_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.status_req_i_1__0_n_0 ),
        .Q(dac1_status_req),
        .R(p_9_in));
  LUT5 #(
    .INIT(32'h77FF2000)) 
    \pll_state_machine.status_timer_start_i_1__0 
       (.I0(status_sm_state__0[1]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(dac1_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\pll_state_machine.status_timer_start_i_1__0_n_0 ));
  FDRE \pll_state_machine.status_timer_start_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.status_timer_start_i_1__0_n_0 ),
        .Q(\pll_state_machine.status_timer_start_reg_n_0 ),
        .R(p_9_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_por_gnt),
        .Q(por_gnt_r),
        .R(p_9_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__4
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I2(dac1_drprdy_por),
        .I3(dac1_por_req),
        .O(por_req_i_1__4_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__4_n_0),
        .Q(dac1_por_req),
        .R(p_9_in));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_10__4 
       (.I0(por_timer_start_val[3]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[3]),
        .O(\por_timer_count[0]_i_10__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_11__4 
       (.I0(por_timer_start_val[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_11__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_12__4 
       (.I0(por_timer_start_val[1]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_12__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_13__0 
       (.I0(por_timer_start_val[0]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_14__4 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_start_val[7]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_15__4 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_val[6]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_16__4 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_val[5]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_17__4 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_val[4]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_18__4 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_val[3]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_19__4 
       (.I0(por_timer_count_reg[2]),
        .I1(por_timer_start_val[2]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \por_timer_count[0]_i_1__4 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3__4_n_0 ),
        .I2(\por_timer_count[0]_i_4__4_n_0 ),
        .I3(\por_timer_count[0]_i_5__4_n_0 ),
        .I4(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_20__4 
       (.I0(por_timer_count_reg[1]),
        .I1(por_timer_start_val[1]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_21__4 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_start_val[0]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_21__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_22__4 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_count_reg[20]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[22]),
        .O(\por_timer_count[0]_i_22__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__4 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_count_reg[5]),
        .I2(por_timer_count_reg[7]),
        .I3(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_23__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__3 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_count_reg[15]),
        .I3(por_timer_count_reg[14]),
        .O(\por_timer_count[0]_i_24__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \por_timer_count[0]_i_3__4 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_count_reg[19]),
        .I2(por_timer_count_reg[17]),
        .I3(por_timer_count_reg[18]),
        .I4(\por_timer_count[0]_i_22__4_n_0 ),
        .O(\por_timer_count[0]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_4__4 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_count_reg[1]),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_count_reg[3]),
        .I4(\por_timer_count[0]_i_23__4_n_0 ),
        .O(\por_timer_count[0]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_5__4 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_count_reg[11]),
        .I2(por_timer_count_reg[9]),
        .I3(por_timer_count_reg[10]),
        .I4(\por_timer_count[0]_i_24__3_n_0 ),
        .O(\por_timer_count[0]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_6__4 
       (.I0(por_timer_start_val[7]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_6__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_7__4 
       (.I0(por_timer_start_val[6]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[6]),
        .O(\por_timer_count[0]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_8__4 
       (.I0(por_timer_start_val[5]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[5]),
        .O(\por_timer_count[0]_i_8__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_9__4 
       (.I0(por_timer_start_val[4]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_9__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_10__4 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_val[22]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_11__4 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_val[21]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_12__4 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_val[20]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_13__4 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_val[19]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_14__4 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_val[18]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_15__4 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_val[17]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_16__4 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_val[16]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_2__4 
       (.I0(por_timer_start_val[22]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[22]),
        .O(\por_timer_count[16]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_3__4 
       (.I0(por_timer_start_val[21]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[21]),
        .O(\por_timer_count[16]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_4__4 
       (.I0(por_timer_start_val[20]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[20]),
        .O(\por_timer_count[16]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_5__4 
       (.I0(por_timer_start_val[19]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[19]),
        .O(\por_timer_count[16]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_6__4 
       (.I0(por_timer_start_val[18]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[18]),
        .O(\por_timer_count[16]_i_6__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_7__4 
       (.I0(por_timer_start_val[17]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[17]),
        .O(\por_timer_count[16]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_8__4 
       (.I0(por_timer_start_val[16]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[16]),
        .O(\por_timer_count[16]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__4 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_9__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_10__4 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_start_val[15]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_11__4 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_val[14]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_12__3 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_val[13]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_13__4 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_start_val[12]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_14__4 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_start_val[11]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_15__4 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_val[10]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_16__4 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_val[9]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_17__4 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_val[8]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_2__4 
       (.I0(por_timer_start_val[15]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_3__4 
       (.I0(por_timer_start_val[14]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[14]),
        .O(\por_timer_count[8]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_4__3 
       (.I0(por_timer_start_val[13]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[13]),
        .O(\por_timer_count[8]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_5__4 
       (.I0(por_timer_start_val[12]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_6__4 
       (.I0(por_timer_start_val[11]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_7__4 
       (.I0(por_timer_start_val[10]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[10]),
        .O(\por_timer_count[8]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_8__4 
       (.I0(por_timer_start_val[9]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[9]),
        .O(\por_timer_count[8]_i_8__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_9__4 
       (.I0(por_timer_start_val[8]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[8]),
        .O(\por_timer_count[8]_i_9__4_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_9_in));
  CARRY8 \por_timer_count_reg[0]_i_2__4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__4_n_0 ,\por_timer_count_reg[0]_i_2__4_n_1 ,\por_timer_count_reg[0]_i_2__4_n_2 ,\por_timer_count_reg[0]_i_2__4_n_3 ,\por_timer_count_reg[0]_i_2__4_n_4 ,\por_timer_count_reg[0]_i_2__4_n_5 ,\por_timer_count_reg[0]_i_2__4_n_6 ,\por_timer_count_reg[0]_i_2__4_n_7 }),
        .DI({\por_timer_count[0]_i_6__4_n_0 ,\por_timer_count[0]_i_7__4_n_0 ,\por_timer_count[0]_i_8__4_n_0 ,\por_timer_count[0]_i_9__4_n_0 ,\por_timer_count[0]_i_10__4_n_0 ,\por_timer_count[0]_i_11__4_n_0 ,\por_timer_count[0]_i_12__4_n_0 ,\por_timer_count[0]_i_13__0_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__4_n_8 ,\por_timer_count_reg[0]_i_2__4_n_9 ,\por_timer_count_reg[0]_i_2__4_n_10 ,\por_timer_count_reg[0]_i_2__4_n_11 ,\por_timer_count_reg[0]_i_2__4_n_12 ,\por_timer_count_reg[0]_i_2__4_n_13 ,\por_timer_count_reg[0]_i_2__4_n_14 ,\por_timer_count_reg[0]_i_2__4_n_15 }),
        .S({\por_timer_count[0]_i_14__4_n_0 ,\por_timer_count[0]_i_15__4_n_0 ,\por_timer_count[0]_i_16__4_n_0 ,\por_timer_count[0]_i_17__4_n_0 ,\por_timer_count[0]_i_18__4_n_0 ,\por_timer_count[0]_i_19__4_n_0 ,\por_timer_count[0]_i_20__4_n_0 ,\por_timer_count[0]_i_21__4_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_9_in));
  CARRY8 \por_timer_count_reg[16]_i_1__4 
       (.CI(\por_timer_count_reg[8]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__4_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__4_n_1 ,\por_timer_count_reg[16]_i_1__4_n_2 ,\por_timer_count_reg[16]_i_1__4_n_3 ,\por_timer_count_reg[16]_i_1__4_n_4 ,\por_timer_count_reg[16]_i_1__4_n_5 ,\por_timer_count_reg[16]_i_1__4_n_6 ,\por_timer_count_reg[16]_i_1__4_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__4_n_0 ,\por_timer_count[16]_i_3__4_n_0 ,\por_timer_count[16]_i_4__4_n_0 ,\por_timer_count[16]_i_5__4_n_0 ,\por_timer_count[16]_i_6__4_n_0 ,\por_timer_count[16]_i_7__4_n_0 ,\por_timer_count[16]_i_8__4_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__4_n_8 ,\por_timer_count_reg[16]_i_1__4_n_9 ,\por_timer_count_reg[16]_i_1__4_n_10 ,\por_timer_count_reg[16]_i_1__4_n_11 ,\por_timer_count_reg[16]_i_1__4_n_12 ,\por_timer_count_reg[16]_i_1__4_n_13 ,\por_timer_count_reg[16]_i_1__4_n_14 ,\por_timer_count_reg[16]_i_1__4_n_15 }),
        .S({\por_timer_count[16]_i_9__4_n_0 ,\por_timer_count[16]_i_10__4_n_0 ,\por_timer_count[16]_i_11__4_n_0 ,\por_timer_count[16]_i_12__4_n_0 ,\por_timer_count[16]_i_13__4_n_0 ,\por_timer_count[16]_i_14__4_n_0 ,\por_timer_count[16]_i_15__4_n_0 ,\por_timer_count[16]_i_16__4_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_9_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_9_in));
  CARRY8 \por_timer_count_reg[8]_i_1__4 
       (.CI(\por_timer_count_reg[0]_i_2__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__4_n_0 ,\por_timer_count_reg[8]_i_1__4_n_1 ,\por_timer_count_reg[8]_i_1__4_n_2 ,\por_timer_count_reg[8]_i_1__4_n_3 ,\por_timer_count_reg[8]_i_1__4_n_4 ,\por_timer_count_reg[8]_i_1__4_n_5 ,\por_timer_count_reg[8]_i_1__4_n_6 ,\por_timer_count_reg[8]_i_1__4_n_7 }),
        .DI({\por_timer_count[8]_i_2__4_n_0 ,\por_timer_count[8]_i_3__4_n_0 ,\por_timer_count[8]_i_4__3_n_0 ,\por_timer_count[8]_i_5__4_n_0 ,\por_timer_count[8]_i_6__4_n_0 ,\por_timer_count[8]_i_7__4_n_0 ,\por_timer_count[8]_i_8__4_n_0 ,\por_timer_count[8]_i_9__4_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__4_n_8 ,\por_timer_count_reg[8]_i_1__4_n_9 ,\por_timer_count_reg[8]_i_1__4_n_10 ,\por_timer_count_reg[8]_i_1__4_n_11 ,\por_timer_count_reg[8]_i_1__4_n_12 ,\por_timer_count_reg[8]_i_1__4_n_13 ,\por_timer_count_reg[8]_i_1__4_n_14 ,\por_timer_count_reg[8]_i_1__4_n_15 }),
        .S({\por_timer_count[8]_i_10__4_n_0 ,\por_timer_count[8]_i_11__4_n_0 ,\por_timer_count[8]_i_12__3_n_0 ,\por_timer_count[8]_i_13__4_n_0 ,\por_timer_count[8]_i_14__4_n_0 ,\por_timer_count[8]_i_15__4_n_0 ,\por_timer_count[8]_i_16__4_n_0 ,\por_timer_count[8]_i_17__4_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_9_in));
  LUT6 #(
    .INIT(64'hF5F5F5F5A0A0A0B0)) 
    por_timer_start_i_1__4
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I1(mem_data_dac1[25]),
        .I2(por_timer_start),
        .I3(mem_data_dac1[24]),
        .I4(mem_data_dac1[23]),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__4_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__4_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFFFD0410)) 
    \por_timer_start_val[0]_i_1__1 
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[28]),
        .I4(mem_data_dac1[0]),
        .O(\por_timer_start_val[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \por_timer_start_val[10]_i_1__0 
       (.I0(\por_timer_start_val[10]_i_2_n_0 ),
        .I1(\por_timer_start_val_reg[20]_0 [5]),
        .I2(\por_timer_start_val[15]_i_4__0_n_0 ),
        .I3(mem_data_dac1[10]),
        .I4(\por_timer_start_val[15]_i_3__0_n_0 ),
        .O(\por_timer_start_val[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2202202222322022)) 
    \por_timer_start_val[10]_i_2 
       (.I0(mem_data_dac1[10]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[28]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[30]),
        .I5(\por_timer_start_val_reg[2]_0 ),
        .O(\por_timer_start_val[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \por_timer_start_val[11]_i_1__0 
       (.I0(\por_timer_start_val[11]_i_2_n_0 ),
        .I1(mem_data_dac1[11]),
        .I2(\por_timer_start_val[11]_i_3_n_0 ),
        .I3(\por_timer_start_val_reg[20]_0 [6]),
        .I4(\por_timer_start_val[15]_i_4__0_n_0 ),
        .O(\por_timer_start_val[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h0412)) 
    \por_timer_start_val[11]_i_2 
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[28]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[30]),
        .O(\por_timer_start_val[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00100100)) 
    \por_timer_start_val[11]_i_3 
       (.I0(mem_data_dac1[31]),
        .I1(\por_timer_start_val_reg[2]_0 ),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .O(\por_timer_start_val[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCFC88F8FFFF88F8)) 
    \por_timer_start_val[12]_i_1__0 
       (.I0(\por_timer_start_val[12]_i_2__0_n_0 ),
        .I1(\por_timer_start_val[12]_i_3_n_0 ),
        .I2(\por_timer_start_val_reg[20]_0 [7]),
        .I3(\por_timer_start_val[15]_i_4__0_n_0 ),
        .I4(mem_data_dac1[12]),
        .I5(\por_timer_start_val[15]_i_3__0_n_0 ),
        .O(\por_timer_start_val[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \por_timer_start_val[12]_i_2__0 
       (.I0(mem_data_dac1[30]),
        .I1(mem_data_dac1[29]),
        .I2(mem_data_dac1[28]),
        .O(\por_timer_start_val[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h55055155)) 
    \por_timer_start_val[12]_i_3 
       (.I0(mem_data_dac1[31]),
        .I1(\por_timer_start_val_reg[2]_0 ),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .O(\por_timer_start_val[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AA8AEAA8AA8A2)) 
    \por_timer_start_val[13]_i_1__0 
       (.I0(mem_data_dac1[13]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .I5(\por_timer_start_val_reg[20]_0 [8]),
        .O(\por_timer_start_val[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AA8AEAA8AA8A2)) 
    \por_timer_start_val[14]_i_1__0 
       (.I0(mem_data_dac1[14]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .I5(\por_timer_start_val_reg[20]_0 [9]),
        .O(\por_timer_start_val[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \por_timer_start_val[15]_i_1__1 
       (.I0(\por_timer_start_val[15]_i_2__1_n_0 ),
        .I1(mem_data_dac1[15]),
        .I2(\por_timer_start_val[15]_i_3__0_n_0 ),
        .I3(\por_timer_start_val_reg[20]_0 [10]),
        .I4(\por_timer_start_val[15]_i_4__0_n_0 ),
        .O(\por_timer_start_val[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4404404444044544)) 
    \por_timer_start_val[15]_i_2__1 
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[15]),
        .I2(mem_data_dac1[28]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[30]),
        .I5(\por_timer_start_val_reg[2]_0 ),
        .O(\por_timer_start_val[15]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \por_timer_start_val[15]_i_3__0 
       (.I0(mem_data_dac1[30]),
        .I1(mem_data_dac1[29]),
        .I2(mem_data_dac1[28]),
        .I3(mem_data_dac1[31]),
        .O(\por_timer_start_val[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \por_timer_start_val[15]_i_4__0 
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[28]),
        .O(\por_timer_start_val[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AA8AEAA8AA8A2)) 
    \por_timer_start_val[16]_i_1 
       (.I0(mem_data_dac1[16]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .I5(\por_timer_start_val_reg[20]_0 [11]),
        .O(\por_timer_start_val[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AA8AEAA8AA8A2)) 
    \por_timer_start_val[17]_i_1 
       (.I0(mem_data_dac1[17]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .I5(\por_timer_start_val_reg[20]_0 [12]),
        .O(\por_timer_start_val[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AA8AEAA8AA8A2)) 
    \por_timer_start_val[18]_i_1 
       (.I0(mem_data_dac1[18]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .I5(\por_timer_start_val_reg[20]_0 [13]),
        .O(\por_timer_start_val[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFCFB00000008)) 
    \por_timer_start_val[19]_i_1 
       (.I0(\por_timer_start_val_reg[20]_0 [14]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[28]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[30]),
        .I5(mem_data_dac1[19]),
        .O(\por_timer_start_val[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hFFFD0410)) 
    \por_timer_start_val[1]_i_1__0 
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[28]),
        .I4(mem_data_dac1[1]),
        .O(\por_timer_start_val[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AA8AEAA8AA8A2)) 
    \por_timer_start_val[20]_i_1 
       (.I0(mem_data_dac1[20]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .I5(\por_timer_start_val_reg[20]_0 [15]),
        .O(\por_timer_start_val[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hAAA8A28A)) 
    \por_timer_start_val[21]_i_1 
       (.I0(mem_data_dac1[21]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[28]),
        .I4(mem_data_dac1[31]),
        .O(\por_timer_start_val[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \por_timer_start_val[22]_i_1 
       (.I0(mem_data_dac1[25]),
        .I1(por_timer_start),
        .I2(mem_data_dac1[24]),
        .I3(mem_data_dac1[23]),
        .I4(p_9_in),
        .O(\por_timer_start_val[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hAAA8A28A)) 
    \por_timer_start_val[22]_i_2 
       (.I0(mem_data_dac1[22]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[28]),
        .I4(mem_data_dac1[31]),
        .O(\por_timer_start_val[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFDF300100100)) 
    \por_timer_start_val[2]_i_1__0 
       (.I0(\por_timer_start_val_reg[2]_0 ),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[28]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[30]),
        .I5(mem_data_dac1[2]),
        .O(\por_timer_start_val[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hAAA8A28A)) 
    \por_timer_start_val[3]_i_1__0 
       (.I0(mem_data_dac1[3]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[28]),
        .I4(mem_data_dac1[31]),
        .O(\por_timer_start_val[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hFFFD0410)) 
    \por_timer_start_val[4]_i_1__0 
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[28]),
        .I4(mem_data_dac1[4]),
        .O(\por_timer_start_val[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \por_timer_start_val[5]_i_1__0 
       (.I0(\por_timer_start_val[5]_i_2_n_0 ),
        .I1(\por_timer_start_val_reg[20]_0 [0]),
        .I2(\por_timer_start_val[15]_i_4__0_n_0 ),
        .I3(mem_data_dac1[5]),
        .I4(\por_timer_start_val[15]_i_3__0_n_0 ),
        .O(\por_timer_start_val[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2202202222322022)) 
    \por_timer_start_val[5]_i_2 
       (.I0(mem_data_dac1[5]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[28]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[30]),
        .I5(\por_timer_start_val_reg[2]_0 ),
        .O(\por_timer_start_val[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AA8AEAA8AA8A2)) 
    \por_timer_start_val[6]_i_1__1 
       (.I0(mem_data_dac1[6]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .I5(\por_timer_start_val_reg[20]_0 [1]),
        .O(\por_timer_start_val[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hC8F8C8F8FFFFC8F8)) 
    \por_timer_start_val[7]_i_1__1 
       (.I0(\por_timer_start_val[12]_i_2__0_n_0 ),
        .I1(\por_timer_start_val[12]_i_3_n_0 ),
        .I2(mem_data_dac1[7]),
        .I3(\por_timer_start_val[15]_i_3__0_n_0 ),
        .I4(\por_timer_start_val_reg[20]_0 [2]),
        .I5(\por_timer_start_val[15]_i_4__0_n_0 ),
        .O(\por_timer_start_val[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AA8AEAA8AA8A2)) 
    \por_timer_start_val[8]_i_1__0 
       (.I0(mem_data_dac1[8]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .I5(\por_timer_start_val_reg[20]_0 [3]),
        .O(\por_timer_start_val[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AA8AEAA8AA8A2)) 
    \por_timer_start_val[9]_i_1__0 
       (.I0(mem_data_dac1[9]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .I5(\por_timer_start_val_reg[20]_0 [4]),
        .O(\por_timer_start_val[9]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[0]_i_1__1_n_0 ),
        .Q(por_timer_start_val[0]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[10]_i_1__0_n_0 ),
        .Q(por_timer_start_val[10]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[11]_i_1__0_n_0 ),
        .Q(por_timer_start_val[11]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[12]_i_1__0_n_0 ),
        .Q(por_timer_start_val[12]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[13]_i_1__0_n_0 ),
        .Q(por_timer_start_val[13]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[14]_i_1__0_n_0 ),
        .Q(por_timer_start_val[14]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[15]_i_1__1_n_0 ),
        .Q(por_timer_start_val[15]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[16]_i_1_n_0 ),
        .Q(por_timer_start_val[16]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[17]_i_1_n_0 ),
        .Q(por_timer_start_val[17]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[18]_i_1_n_0 ),
        .Q(por_timer_start_val[18]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[19]_i_1_n_0 ),
        .Q(por_timer_start_val[19]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[1]_i_1__0_n_0 ),
        .Q(por_timer_start_val[1]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[20]_i_1_n_0 ),
        .Q(por_timer_start_val[20]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[21]_i_1_n_0 ),
        .Q(por_timer_start_val[21]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[22]_i_2_n_0 ),
        .Q(por_timer_start_val[22]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[2]_i_1__0_n_0 ),
        .Q(por_timer_start_val[2]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[3]_i_1__0_n_0 ),
        .Q(por_timer_start_val[3]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[4]_i_1__0_n_0 ),
        .Q(por_timer_start_val[4]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[5]_i_1__0_n_0 ),
        .Q(por_timer_start_val[5]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[6]_i_1__1_n_0 ),
        .Q(por_timer_start_val[6]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[7]_i_1__1_n_0 ),
        .Q(por_timer_start_val[7]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[8]_i_1__0_n_0 ),
        .Q(por_timer_start_val[8]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[22]_i_1_n_0 ),
        .D(\por_timer_start_val[9]_i_1__0_n_0 ),
        .Q(por_timer_start_val[9]),
        .R(1'b0));
  FDRE power_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(power_ok_r_reg_0),
        .Q(power_ok_r),
        .R(p_9_in));
  FDRE powerup_state_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(powerup_state_r_reg_0),
        .Q(powerup_state_r),
        .R(p_9_in));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[0]),
        .Q(\rdata_reg_n_0_[0] ),
        .R(p_9_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[10]),
        .Q(\rdata_reg[10]_0 [5]),
        .R(p_9_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[11]),
        .Q(\rdata_reg_n_0_[11] ),
        .R(p_9_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[12]),
        .Q(\rdata_reg_n_0_[12] ),
        .R(p_9_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[13]),
        .Q(\rdata_reg_n_0_[13] ),
        .R(p_9_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[14]),
        .Q(\rdata_reg_n_0_[14] ),
        .R(p_9_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[15]),
        .Q(\rdata_reg_n_0_[15] ),
        .R(p_9_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[1]),
        .Q(\rdata_reg[10]_0 [0]),
        .R(p_9_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[2]),
        .Q(\rdata_reg_n_0_[2] ),
        .R(p_9_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[3]),
        .Q(\rdata_reg[10]_0 [1]),
        .R(p_9_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[4]),
        .Q(\rdata_reg[10]_0 [2]),
        .R(p_9_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[5]),
        .Q(\rdata_reg_n_0_[5] ),
        .R(p_9_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[6]),
        .Q(\rdata_reg_n_0_[6] ),
        .R(p_9_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[7]),
        .Q(\rdata_reg[10]_0 [3]),
        .R(p_9_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[8]),
        .Q(\rdata_reg_n_0_[8] ),
        .R(p_9_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dac1_do_mon[9]),
        .Q(\rdata_reg[10]_0 [4]),
        .R(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    sm_reset_pulse_i_1__0
       (.I0(power_ok_r_reg_0),
        .I1(dac1_sm_reset_i_1),
        .I2(done_reg_0),
        .I3(sm_reset_r_1),
        .O(sm_reset_pulse0_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    sm_reset_r_i_1__0
       (.I0(done_reg_0),
        .I1(dac1_sm_reset_i_1),
        .I2(power_ok_r_reg_0),
        .O(dac1_sm_reset_i));
  FDRE status_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_status_gnt),
        .Q(status_gnt_r),
        .R(p_9_in));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[0]_i_10__0 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[3]),
        .O(\status_timer_count[0]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_11__0 
       (.I0(status_timer_count_reg[2]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_12__0 
       (.I0(status_timer_count_reg[1]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_13__0 
       (.I0(status_timer_count_reg[0]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[0]_i_14__0 
       (.I0(status_timer_count_reg[7]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_15__0 
       (.I0(status_timer_count_reg[6]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_16__0 
       (.I0(status_timer_count_reg[5]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_17__0 
       (.I0(status_timer_count_reg[4]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[0]_i_18__0 
       (.I0(status_timer_count_reg[3]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_19__0 
       (.I0(status_timer_count_reg[2]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \status_timer_count[0]_i_1__0 
       (.I0(\status_timer_count[0]_i_3__0_n_0 ),
        .I1(\status_timer_count[0]_i_4__0_n_0 ),
        .I2(status_timer_count_reg[1]),
        .I3(status_timer_count_reg[0]),
        .I4(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I5(\status_timer_count[0]_i_5__0_n_0 ),
        .O(\status_timer_count[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_20__0 
       (.I0(status_timer_count_reg[1]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_21__0 
       (.I0(status_timer_count_reg[0]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_22__0 
       (.I0(status_timer_count_reg[21]),
        .I1(status_timer_count_reg[17]),
        .I2(status_timer_count_reg[20]),
        .I3(status_timer_count_reg[16]),
        .O(\status_timer_count[0]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_23__0 
       (.I0(status_timer_count_reg[19]),
        .I1(status_timer_count_reg[18]),
        .I2(status_timer_count_reg[22]),
        .I3(status_timer_count_reg[13]),
        .O(\status_timer_count[0]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_24__0 
       (.I0(status_timer_count_reg[4]),
        .I1(status_timer_count_reg[2]),
        .I2(status_timer_count_reg[8]),
        .I3(status_timer_count_reg[3]),
        .O(\status_timer_count[0]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \status_timer_count[0]_i_3__0 
       (.I0(status_timer_count_reg[14]),
        .I1(status_timer_count_reg[23]),
        .I2(status_timer_count_reg[12]),
        .I3(status_timer_count_reg[15]),
        .I4(\status_timer_count[0]_i_22__0_n_0 ),
        .I5(\status_timer_count[0]_i_23__0_n_0 ),
        .O(\status_timer_count[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[0]_i_4__0 
       (.I0(status_timer_count_reg[6]),
        .I1(status_timer_count_reg[7]),
        .O(\status_timer_count[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \status_timer_count[0]_i_5__0 
       (.I0(status_timer_count_reg[5]),
        .I1(status_timer_count_reg[9]),
        .I2(status_timer_count_reg[10]),
        .I3(status_timer_count_reg[11]),
        .I4(\status_timer_count[0]_i_24__0_n_0 ),
        .O(\status_timer_count[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[0]_i_6__0 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[7]),
        .O(\status_timer_count[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_7__0 
       (.I0(status_timer_count_reg[6]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_8__0 
       (.I0(status_timer_count_reg[5]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_9__0 
       (.I0(status_timer_count_reg[4]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_10__0 
       (.I0(status_timer_count_reg[22]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_11__0 
       (.I0(status_timer_count_reg[21]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_12__0 
       (.I0(status_timer_count_reg[20]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_13__0 
       (.I0(status_timer_count_reg[19]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_14__0 
       (.I0(status_timer_count_reg[18]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_15__0 
       (.I0(status_timer_count_reg[17]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_16__0 
       (.I0(status_timer_count_reg[16]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_2__0 
       (.I0(status_timer_count_reg[22]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_3__0 
       (.I0(status_timer_count_reg[21]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_4__0 
       (.I0(status_timer_count_reg[20]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_5__0 
       (.I0(status_timer_count_reg[19]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_6__0 
       (.I0(status_timer_count_reg[18]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_7__0 
       (.I0(status_timer_count_reg[17]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_8__0 
       (.I0(status_timer_count_reg[16]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_9__0 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[23]),
        .O(\status_timer_count[16]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_10__0 
       (.I0(status_timer_count_reg[15]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_11__0 
       (.I0(status_timer_count_reg[14]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_12__0 
       (.I0(status_timer_count_reg[13]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_13__0 
       (.I0(status_timer_count_reg[12]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_14__0 
       (.I0(status_timer_count_reg[11]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_15__0 
       (.I0(status_timer_count_reg[10]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_16__0 
       (.I0(status_timer_count_reg[9]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_17__0 
       (.I0(status_timer_count_reg[8]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_2__0 
       (.I0(status_timer_count_reg[15]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_3__0 
       (.I0(status_timer_count_reg[14]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_4__0 
       (.I0(status_timer_count_reg[13]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_5__0 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[12]),
        .O(\status_timer_count[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_6__0 
       (.I0(status_timer_count_reg[11]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_7__0 
       (.I0(status_timer_count_reg[10]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_8__0 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[9]),
        .O(\status_timer_count[8]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_9__0 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[8]),
        .O(\status_timer_count[8]_i_9__0_n_0 ));
  FDRE \status_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_15 ),
        .Q(status_timer_count_reg[0]),
        .R(p_9_in));
  CARRY8 \status_timer_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\status_timer_count_reg[0]_i_2__0_n_0 ,\status_timer_count_reg[0]_i_2__0_n_1 ,\status_timer_count_reg[0]_i_2__0_n_2 ,\status_timer_count_reg[0]_i_2__0_n_3 ,\status_timer_count_reg[0]_i_2__0_n_4 ,\status_timer_count_reg[0]_i_2__0_n_5 ,\status_timer_count_reg[0]_i_2__0_n_6 ,\status_timer_count_reg[0]_i_2__0_n_7 }),
        .DI({\status_timer_count[0]_i_6__0_n_0 ,\status_timer_count[0]_i_7__0_n_0 ,\status_timer_count[0]_i_8__0_n_0 ,\status_timer_count[0]_i_9__0_n_0 ,\status_timer_count[0]_i_10__0_n_0 ,\status_timer_count[0]_i_11__0_n_0 ,\status_timer_count[0]_i_12__0_n_0 ,\status_timer_count[0]_i_13__0_n_0 }),
        .O({\status_timer_count_reg[0]_i_2__0_n_8 ,\status_timer_count_reg[0]_i_2__0_n_9 ,\status_timer_count_reg[0]_i_2__0_n_10 ,\status_timer_count_reg[0]_i_2__0_n_11 ,\status_timer_count_reg[0]_i_2__0_n_12 ,\status_timer_count_reg[0]_i_2__0_n_13 ,\status_timer_count_reg[0]_i_2__0_n_14 ,\status_timer_count_reg[0]_i_2__0_n_15 }),
        .S({\status_timer_count[0]_i_14__0_n_0 ,\status_timer_count[0]_i_15__0_n_0 ,\status_timer_count[0]_i_16__0_n_0 ,\status_timer_count[0]_i_17__0_n_0 ,\status_timer_count[0]_i_18__0_n_0 ,\status_timer_count[0]_i_19__0_n_0 ,\status_timer_count[0]_i_20__0_n_0 ,\status_timer_count[0]_i_21__0_n_0 }));
  FDRE \status_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_13 ),
        .Q(status_timer_count_reg[10]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_12 ),
        .Q(status_timer_count_reg[11]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_11 ),
        .Q(status_timer_count_reg[12]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_10 ),
        .Q(status_timer_count_reg[13]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_9 ),
        .Q(status_timer_count_reg[14]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_8 ),
        .Q(status_timer_count_reg[15]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_15 ),
        .Q(status_timer_count_reg[16]),
        .R(p_9_in));
  CARRY8 \status_timer_count_reg[16]_i_1__0 
       (.CI(\status_timer_count_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_status_timer_count_reg[16]_i_1__0_CO_UNCONNECTED [7],\status_timer_count_reg[16]_i_1__0_n_1 ,\status_timer_count_reg[16]_i_1__0_n_2 ,\status_timer_count_reg[16]_i_1__0_n_3 ,\status_timer_count_reg[16]_i_1__0_n_4 ,\status_timer_count_reg[16]_i_1__0_n_5 ,\status_timer_count_reg[16]_i_1__0_n_6 ,\status_timer_count_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,\status_timer_count[16]_i_2__0_n_0 ,\status_timer_count[16]_i_3__0_n_0 ,\status_timer_count[16]_i_4__0_n_0 ,\status_timer_count[16]_i_5__0_n_0 ,\status_timer_count[16]_i_6__0_n_0 ,\status_timer_count[16]_i_7__0_n_0 ,\status_timer_count[16]_i_8__0_n_0 }),
        .O({\status_timer_count_reg[16]_i_1__0_n_8 ,\status_timer_count_reg[16]_i_1__0_n_9 ,\status_timer_count_reg[16]_i_1__0_n_10 ,\status_timer_count_reg[16]_i_1__0_n_11 ,\status_timer_count_reg[16]_i_1__0_n_12 ,\status_timer_count_reg[16]_i_1__0_n_13 ,\status_timer_count_reg[16]_i_1__0_n_14 ,\status_timer_count_reg[16]_i_1__0_n_15 }),
        .S({\status_timer_count[16]_i_9__0_n_0 ,\status_timer_count[16]_i_10__0_n_0 ,\status_timer_count[16]_i_11__0_n_0 ,\status_timer_count[16]_i_12__0_n_0 ,\status_timer_count[16]_i_13__0_n_0 ,\status_timer_count[16]_i_14__0_n_0 ,\status_timer_count[16]_i_15__0_n_0 ,\status_timer_count[16]_i_16__0_n_0 }));
  FDRE \status_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_14 ),
        .Q(status_timer_count_reg[17]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_13 ),
        .Q(status_timer_count_reg[18]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_12 ),
        .Q(status_timer_count_reg[19]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_14 ),
        .Q(status_timer_count_reg[1]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_11 ),
        .Q(status_timer_count_reg[20]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_10 ),
        .Q(status_timer_count_reg[21]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_9 ),
        .Q(status_timer_count_reg[22]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_8 ),
        .Q(status_timer_count_reg[23]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_13 ),
        .Q(status_timer_count_reg[2]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_12 ),
        .Q(status_timer_count_reg[3]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_11 ),
        .Q(status_timer_count_reg[4]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_10 ),
        .Q(status_timer_count_reg[5]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_9 ),
        .Q(status_timer_count_reg[6]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_8 ),
        .Q(status_timer_count_reg[7]),
        .R(p_9_in));
  FDRE \status_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_15 ),
        .Q(status_timer_count_reg[8]),
        .R(p_9_in));
  CARRY8 \status_timer_count_reg[8]_i_1__0 
       (.CI(\status_timer_count_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\status_timer_count_reg[8]_i_1__0_n_0 ,\status_timer_count_reg[8]_i_1__0_n_1 ,\status_timer_count_reg[8]_i_1__0_n_2 ,\status_timer_count_reg[8]_i_1__0_n_3 ,\status_timer_count_reg[8]_i_1__0_n_4 ,\status_timer_count_reg[8]_i_1__0_n_5 ,\status_timer_count_reg[8]_i_1__0_n_6 ,\status_timer_count_reg[8]_i_1__0_n_7 }),
        .DI({\status_timer_count[8]_i_2__0_n_0 ,\status_timer_count[8]_i_3__0_n_0 ,\status_timer_count[8]_i_4__0_n_0 ,\status_timer_count[8]_i_5__0_n_0 ,\status_timer_count[8]_i_6__0_n_0 ,\status_timer_count[8]_i_7__0_n_0 ,\status_timer_count[8]_i_8__0_n_0 ,\status_timer_count[8]_i_9__0_n_0 }),
        .O({\status_timer_count_reg[8]_i_1__0_n_8 ,\status_timer_count_reg[8]_i_1__0_n_9 ,\status_timer_count_reg[8]_i_1__0_n_10 ,\status_timer_count_reg[8]_i_1__0_n_11 ,\status_timer_count_reg[8]_i_1__0_n_12 ,\status_timer_count_reg[8]_i_1__0_n_13 ,\status_timer_count_reg[8]_i_1__0_n_14 ,\status_timer_count_reg[8]_i_1__0_n_15 }),
        .S({\status_timer_count[8]_i_10__0_n_0 ,\status_timer_count[8]_i_11__0_n_0 ,\status_timer_count[8]_i_12__0_n_0 ,\status_timer_count[8]_i_13__0_n_0 ,\status_timer_count[8]_i_14__0_n_0 ,\status_timer_count[8]_i_15__0_n_0 ,\status_timer_count[8]_i_16__0_n_0 ,\status_timer_count[8]_i_17__0_n_0 }));
  FDRE \status_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_14 ),
        .Q(status_timer_count_reg[9]),
        .R(p_9_in));
  LUT5 #(
    .INIT(32'h0000E200)) 
    wait_event_i_1__1
       (.I0(wait_event_i_2__1_n_0),
        .I1(mem_data_dac1[25]),
        .I2(wait_event_i_3__1_n_0),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[14] ),
        .I4(p_9_in),
        .O(wait_event_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAFAFAFA0CFC0CFC0)) 
    wait_event_i_2__1
       (.I0(clocks_ok_r_reg_0),
        .I1(power_ok_r_reg_0),
        .I2(mem_data_dac1[24]),
        .I3(wait_event_i_4__1_n_0),
        .I4(bgt_sm_done_dac),
        .I5(mem_data_dac1[23]),
        .O(wait_event_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    wait_event_i_3__1
       (.I0(wait_event_i_5__1_n_0),
        .I1(mem_data_dac1[24]),
        .I2(\pll_state_machine.pll_on_reg_n_0 ),
        .I3(pll_ok_r_reg_0),
        .I4(mem_data_dac1[23]),
        .O(wait_event_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    wait_event_i_4__1
       (.I0(\por_timer_count[0]_i_5__4_n_0 ),
        .I1(\por_timer_count[0]_i_3__4_n_0 ),
        .I2(por_timer_count_reg[3]),
        .I3(por_timer_count_reg[2]),
        .I4(\por_timer_count[0]_i_23__4_n_0 ),
        .I5(wait_event_i_6__0_n_0),
        .O(wait_event_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h888888888888888B)) 
    wait_event_i_5__1
       (.I0(dac1_done_i_reg_0),
        .I1(mem_data_dac1[23]),
        .I2(bg_cal_en_reg_n_0),
        .I3(fg_cal_en_reg_n_0),
        .I4(wait_event_i_7__0_n_0),
        .I5(wait_event_i_8__0_n_0),
        .O(wait_event_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    wait_event_i_6__0
       (.I0(por_timer_count_reg[1]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[0]),
        .I3(mem_data_dac1[23]),
        .O(wait_event_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    wait_event_i_7__0
       (.I0(adc0_status_0_falling_edge_seen_reg_n_0),
        .I1(\cal_enables_reg_n_0_[0] ),
        .I2(adc3_status_0_falling_edge_seen_reg_n_0),
        .I3(\cal_enables_reg_n_0_[3] ),
        .O(wait_event_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    wait_event_i_8__0
       (.I0(adc2_status_0_falling_edge_seen_reg_n_0),
        .I1(p_1_in),
        .I2(adc1_status_0_falling_edge_seen_reg_n_0),
        .I3(\cal_enables_reg_n_0_[1] ),
        .O(wait_event_i_8__0_n_0));
  FDRE wait_event_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wait_event_i_1__1_n_0),
        .Q(wait_event_reg_n_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm_disabled
   (adc1_drpen_por,
    p_4_in,
    adc1_drpwe_por,
    adc1_por_req,
    done_reg_0,
    adc1_powerup_state,
    \FSM_onehot_por_sm_state_reg[6]_0 ,
    adc1_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    status,
    s_axi_aclk,
    adc1_por_gnt,
    adc1_powerup_state_INST_0_0,
    \por_timer_count_reg[7]_0 ,
    Q,
    \clock_en_count_reg[0]_0 ,
    tile_config_done,
    adc1_drprdy_por,
    done_reg_1,
    E,
    adc1_do_mon);
  output adc1_drpen_por;
  output p_4_in;
  output adc1_drpwe_por;
  output adc1_por_req;
  output done_reg_0;
  output adc1_powerup_state;
  output [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  output [0:0]adc1_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]status;
  input s_axi_aclk;
  input adc1_por_gnt;
  input [0:0]adc1_powerup_state_INST_0_0;
  input [1:0]\por_timer_count_reg[7]_0 ;
  input [0:0]Q;
  input \clock_en_count_reg[0]_0 ;
  input tile_config_done;
  input adc1_drprdy_por;
  input done_reg_1;
  input [0:0]E;
  input [15:0]adc1_do_mon;

  wire [0:0]E;
  wire \FSM_onehot_por_sm_state[11]_i_2_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_3_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__0_n_0 ;
  wire [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [15:0]adc1_do_mon;
  wire [0:0]adc1_drpaddr_por;
  wire adc1_drpen_por;
  wire adc1_drprdy_por;
  wire adc1_drpwe_por;
  wire adc1_por_gnt;
  wire adc1_por_req;
  wire adc1_powerup_state;
  wire [0:0]adc1_powerup_state_INST_0_0;
  wire \clock_en_count[5]_i_1__0_n_0 ;
  wire \clock_en_count_reg[0]_0 ;
  wire [5:0]clock_en_count_reg__0__0;
  wire clock_en_i_1__0_n_0;
  wire clock_en_i_2__0_n_0;
  wire clock_en_reg_n_0;
  wire done_i_1__1_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__0_n_0 ;
  wire \drpdi_por[15]_i_1__0_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1__0_n_0;
  wire drpen_por_i_2_n_0;
  wire enable_clock_en_i_1__0_n_0;
  wire enable_clock_en_reg_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_4_in;
  wire por_gnt_r;
  wire por_req_i_1__0_n_0;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__0_n_0 ;
  wire \por_timer_count[0]_i_11__0_n_0 ;
  wire \por_timer_count[0]_i_12__0_n_0 ;
  wire \por_timer_count[0]_i_13__1_n_0 ;
  wire \por_timer_count[0]_i_14__0_n_0 ;
  wire \por_timer_count[0]_i_15__0_n_0 ;
  wire \por_timer_count[0]_i_16__0_n_0 ;
  wire \por_timer_count[0]_i_17__0_n_0 ;
  wire \por_timer_count[0]_i_18__0_n_0 ;
  wire \por_timer_count[0]_i_19__0_n_0 ;
  wire \por_timer_count[0]_i_1__0_n_0 ;
  wire \por_timer_count[0]_i_20__0_n_0 ;
  wire \por_timer_count[0]_i_21_n_0 ;
  wire \por_timer_count[0]_i_22__0_n_0 ;
  wire \por_timer_count[0]_i_23__0_n_0 ;
  wire \por_timer_count[0]_i_24__0_n_0 ;
  wire \por_timer_count[0]_i_3__0_n_0 ;
  wire \por_timer_count[0]_i_4__0_n_0 ;
  wire \por_timer_count[0]_i_5__0_n_0 ;
  wire \por_timer_count[0]_i_6__0_n_0 ;
  wire \por_timer_count[0]_i_7__0_n_0 ;
  wire \por_timer_count[0]_i_8__0_n_0 ;
  wire \por_timer_count[0]_i_9__0_n_0 ;
  wire \por_timer_count[16]_i_10__0_n_0 ;
  wire \por_timer_count[16]_i_11__0_n_0 ;
  wire \por_timer_count[16]_i_12__0_n_0 ;
  wire \por_timer_count[16]_i_13__0_n_0 ;
  wire \por_timer_count[16]_i_14__0_n_0 ;
  wire \por_timer_count[16]_i_15__0_n_0 ;
  wire \por_timer_count[16]_i_16__0_n_0 ;
  wire \por_timer_count[16]_i_2__0_n_0 ;
  wire \por_timer_count[16]_i_3__0_n_0 ;
  wire \por_timer_count[16]_i_4__0_n_0 ;
  wire \por_timer_count[16]_i_5__0_n_0 ;
  wire \por_timer_count[16]_i_6__0_n_0 ;
  wire \por_timer_count[16]_i_7__0_n_0 ;
  wire \por_timer_count[16]_i_8__0_n_0 ;
  wire \por_timer_count[16]_i_9__0_n_0 ;
  wire \por_timer_count[8]_i_10__0_n_0 ;
  wire \por_timer_count[8]_i_11__0_n_0 ;
  wire \por_timer_count[8]_i_12__0_n_0 ;
  wire \por_timer_count[8]_i_13__0_n_0 ;
  wire \por_timer_count[8]_i_14__0_n_0 ;
  wire \por_timer_count[8]_i_15__0_n_0 ;
  wire \por_timer_count[8]_i_16__0_n_0 ;
  wire \por_timer_count[8]_i_17__0_n_0 ;
  wire \por_timer_count[8]_i_2__0_n_0 ;
  wire \por_timer_count[8]_i_3__0_n_0 ;
  wire \por_timer_count[8]_i_4__0_n_0 ;
  wire \por_timer_count[8]_i_5__0_n_0 ;
  wire \por_timer_count[8]_i_6__0_n_0 ;
  wire \por_timer_count[8]_i_7__0_n_0 ;
  wire \por_timer_count[8]_i_8__0_n_0 ;
  wire \por_timer_count[8]_i_9__0_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__0_n_0 ;
  wire \por_timer_count_reg[0]_i_2__0_n_1 ;
  wire \por_timer_count_reg[0]_i_2__0_n_10 ;
  wire \por_timer_count_reg[0]_i_2__0_n_11 ;
  wire \por_timer_count_reg[0]_i_2__0_n_12 ;
  wire \por_timer_count_reg[0]_i_2__0_n_13 ;
  wire \por_timer_count_reg[0]_i_2__0_n_14 ;
  wire \por_timer_count_reg[0]_i_2__0_n_15 ;
  wire \por_timer_count_reg[0]_i_2__0_n_2 ;
  wire \por_timer_count_reg[0]_i_2__0_n_3 ;
  wire \por_timer_count_reg[0]_i_2__0_n_4 ;
  wire \por_timer_count_reg[0]_i_2__0_n_5 ;
  wire \por_timer_count_reg[0]_i_2__0_n_6 ;
  wire \por_timer_count_reg[0]_i_2__0_n_7 ;
  wire \por_timer_count_reg[0]_i_2__0_n_8 ;
  wire \por_timer_count_reg[0]_i_2__0_n_9 ;
  wire \por_timer_count_reg[16]_i_1__0_n_1 ;
  wire \por_timer_count_reg[16]_i_1__0_n_10 ;
  wire \por_timer_count_reg[16]_i_1__0_n_11 ;
  wire \por_timer_count_reg[16]_i_1__0_n_12 ;
  wire \por_timer_count_reg[16]_i_1__0_n_13 ;
  wire \por_timer_count_reg[16]_i_1__0_n_14 ;
  wire \por_timer_count_reg[16]_i_1__0_n_15 ;
  wire \por_timer_count_reg[16]_i_1__0_n_2 ;
  wire \por_timer_count_reg[16]_i_1__0_n_3 ;
  wire \por_timer_count_reg[16]_i_1__0_n_4 ;
  wire \por_timer_count_reg[16]_i_1__0_n_5 ;
  wire \por_timer_count_reg[16]_i_1__0_n_6 ;
  wire \por_timer_count_reg[16]_i_1__0_n_7 ;
  wire \por_timer_count_reg[16]_i_1__0_n_8 ;
  wire \por_timer_count_reg[16]_i_1__0_n_9 ;
  wire [1:0]\por_timer_count_reg[7]_0 ;
  wire \por_timer_count_reg[8]_i_1__0_n_0 ;
  wire \por_timer_count_reg[8]_i_1__0_n_1 ;
  wire \por_timer_count_reg[8]_i_1__0_n_10 ;
  wire \por_timer_count_reg[8]_i_1__0_n_11 ;
  wire \por_timer_count_reg[8]_i_1__0_n_12 ;
  wire \por_timer_count_reg[8]_i_1__0_n_13 ;
  wire \por_timer_count_reg[8]_i_1__0_n_14 ;
  wire \por_timer_count_reg[8]_i_1__0_n_15 ;
  wire \por_timer_count_reg[8]_i_1__0_n_2 ;
  wire \por_timer_count_reg[8]_i_1__0_n_3 ;
  wire \por_timer_count_reg[8]_i_1__0_n_4 ;
  wire \por_timer_count_reg[8]_i_1__0_n_5 ;
  wire \por_timer_count_reg[8]_i_1__0_n_6 ;
  wire \por_timer_count_reg[8]_i_1__0_n_7 ;
  wire \por_timer_count_reg[8]_i_1__0_n_8 ;
  wire \por_timer_count_reg[8]_i_1__0_n_9 ;
  wire por_timer_start_i_1__0_n_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire s_axi_aclk;
  wire [1:0]status;
  wire \status[1]_i_1_n_0 ;
  wire \status[3]_i_2_n_0 ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_1 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_3_n_0 ),
        .I2(adc1_drprdy_por),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[0]_i_4__0_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(por_timer_count_reg[0]),
        .I5(\por_timer_count[0]_i_3__0_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_por_sm_state[11]_i_3 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .I3(done_reg_1),
        .I4(drpen_por_i_2_n_0),
        .O(\FSM_onehot_por_sm_state[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_4 
       (.I0(por_gnt_r),
        .I1(adc1_por_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(tile_config_done),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_por_sm_state[4]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc1_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(adc1_powerup_state_INST_0_0),
        .O(adc1_powerup_state));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__0 
       (.I0(clock_en_count_reg__0__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__0 
       (.I0(clock_en_count_reg__0__0[0]),
        .I1(clock_en_count_reg__0__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__0 
       (.I0(clock_en_count_reg__0__0[0]),
        .I1(clock_en_count_reg__0__0[1]),
        .I2(clock_en_count_reg__0__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__0 
       (.I0(clock_en_count_reg__0__0[3]),
        .I1(clock_en_count_reg__0__0[0]),
        .I2(clock_en_count_reg__0__0[1]),
        .I3(clock_en_count_reg__0__0[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__0 
       (.I0(clock_en_count_reg__0__0[4]),
        .I1(clock_en_count_reg__0__0[2]),
        .I2(clock_en_count_reg__0__0[1]),
        .I3(clock_en_count_reg__0__0[0]),
        .I4(clock_en_count_reg__0__0[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__0 
       (.I0(\clock_en_count_reg[0]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__0 
       (.I0(clock_en_count_reg__0__0[5]),
        .I1(clock_en_count_reg__0__0[3]),
        .I2(clock_en_count_reg__0__0[0]),
        .I3(clock_en_count_reg__0__0[1]),
        .I4(clock_en_count_reg__0__0[2]),
        .I5(clock_en_count_reg__0__0[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg__0__0[0]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg__0__0[1]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg__0__0[2]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg__0__0[3]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg__0__0[4]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg__0__0[5]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1__0
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_4_in),
        .I2(clock_en_count_reg__0__0[4]),
        .I3(clock_en_i_2__0_n_0),
        .I4(clock_en_count_reg__0__0[3]),
        .I5(clock_en_count_reg__0__0[5]),
        .O(clock_en_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2__0
       (.I0(clock_en_count_reg__0__0[2]),
        .I1(clock_en_count_reg__0__0[1]),
        .I2(clock_en_count_reg__0__0[0]),
        .O(clock_en_i_2__0_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__0_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__1
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1__1_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__1_n_0),
        .Q(done_reg_0),
        .R(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(adc1_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__0_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__0_n_0 ),
        .Q(adc1_drpaddr_por),
        .R(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__0 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1__0_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_4_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(drpen_por_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__0_n_0),
        .D(drpen_por_i_2_n_0),
        .Q(adc1_drpen_por),
        .R(p_4_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__0_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(adc1_drpwe_por),
        .R(p_4_in));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__0
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_2_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__0_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__0_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_4_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_por_gnt),
        .Q(por_gnt_r),
        .R(p_4_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc1_drprdy_por),
        .I3(adc1_por_req),
        .O(por_req_i_1__0_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__0_n_0),
        .Q(adc1_por_req),
        .R(p_4_in));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_10__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_11__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_12__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_13__1 
       (.I0(por_timer_count_reg[7]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14__0 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_15__0 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_16__0 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_17__0 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_18__0 
       (.I0(por_timer_count_reg[2]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_19__0 
       (.I0(por_timer_count_reg[1]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \por_timer_count[0]_i_1__0 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3__0_n_0 ),
        .I2(\por_timer_count[0]_i_4__0_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_20__0 
       (.I0(por_timer_count_reg[0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_21 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_count_reg[20]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[21]),
        .O(\por_timer_count[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22__0 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[11]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24__0_n_0 ),
        .O(\por_timer_count[0]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__0 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[7]),
        .I2(por_timer_count_reg[3]),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__0 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[13]),
        .O(\por_timer_count[0]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[0]_i_3__0 
       (.I0(\por_timer_count[0]_i_21_n_0 ),
        .I1(por_timer_count_reg[19]),
        .I2(por_timer_count_reg[16]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[17]),
        .I5(\por_timer_count[0]_i_22__0_n_0 ),
        .O(\por_timer_count[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_4__0 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_count_reg[6]),
        .I2(por_timer_count_reg[2]),
        .I3(\por_timer_count[0]_i_23__0_n_0 ),
        .O(\por_timer_count[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_5__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6__0 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_7__0 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_8__0 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_9__0 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__0 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11__0 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__0 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13__0 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14__0 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15__0 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16__0 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__0 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3__0 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__0 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5__0 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6__0 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7__0 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8__0 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__0 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_10__0 
       (.I0(por_timer_count_reg[15]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11__0 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__0 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_13__0 
       (.I0(por_timer_count_reg[12]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_14__0 
       (.I0(por_timer_count_reg[11]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15__0 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16__0 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17__0 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_2__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3__0 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__0 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_5__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_6__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7__0 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8__0 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9__0 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_9__0_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_4_in));
  CARRY8 \por_timer_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__0_n_0 ,\por_timer_count_reg[0]_i_2__0_n_1 ,\por_timer_count_reg[0]_i_2__0_n_2 ,\por_timer_count_reg[0]_i_2__0_n_3 ,\por_timer_count_reg[0]_i_2__0_n_4 ,\por_timer_count_reg[0]_i_2__0_n_5 ,\por_timer_count_reg[0]_i_2__0_n_6 ,\por_timer_count_reg[0]_i_2__0_n_7 }),
        .DI({\por_timer_count[0]_i_5__0_n_0 ,\por_timer_count[0]_i_6__0_n_0 ,\por_timer_count[0]_i_7__0_n_0 ,\por_timer_count[0]_i_8__0_n_0 ,\por_timer_count[0]_i_9__0_n_0 ,\por_timer_count[0]_i_10__0_n_0 ,\por_timer_count[0]_i_11__0_n_0 ,\por_timer_count[0]_i_12__0_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__0_n_8 ,\por_timer_count_reg[0]_i_2__0_n_9 ,\por_timer_count_reg[0]_i_2__0_n_10 ,\por_timer_count_reg[0]_i_2__0_n_11 ,\por_timer_count_reg[0]_i_2__0_n_12 ,\por_timer_count_reg[0]_i_2__0_n_13 ,\por_timer_count_reg[0]_i_2__0_n_14 ,\por_timer_count_reg[0]_i_2__0_n_15 }),
        .S({\por_timer_count[0]_i_13__1_n_0 ,\por_timer_count[0]_i_14__0_n_0 ,\por_timer_count[0]_i_15__0_n_0 ,\por_timer_count[0]_i_16__0_n_0 ,\por_timer_count[0]_i_17__0_n_0 ,\por_timer_count[0]_i_18__0_n_0 ,\por_timer_count[0]_i_19__0_n_0 ,\por_timer_count[0]_i_20__0_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_4_in));
  CARRY8 \por_timer_count_reg[16]_i_1__0 
       (.CI(\por_timer_count_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__0_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__0_n_1 ,\por_timer_count_reg[16]_i_1__0_n_2 ,\por_timer_count_reg[16]_i_1__0_n_3 ,\por_timer_count_reg[16]_i_1__0_n_4 ,\por_timer_count_reg[16]_i_1__0_n_5 ,\por_timer_count_reg[16]_i_1__0_n_6 ,\por_timer_count_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__0_n_0 ,\por_timer_count[16]_i_3__0_n_0 ,\por_timer_count[16]_i_4__0_n_0 ,\por_timer_count[16]_i_5__0_n_0 ,\por_timer_count[16]_i_6__0_n_0 ,\por_timer_count[16]_i_7__0_n_0 ,\por_timer_count[16]_i_8__0_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__0_n_8 ,\por_timer_count_reg[16]_i_1__0_n_9 ,\por_timer_count_reg[16]_i_1__0_n_10 ,\por_timer_count_reg[16]_i_1__0_n_11 ,\por_timer_count_reg[16]_i_1__0_n_12 ,\por_timer_count_reg[16]_i_1__0_n_13 ,\por_timer_count_reg[16]_i_1__0_n_14 ,\por_timer_count_reg[16]_i_1__0_n_15 }),
        .S({\por_timer_count[16]_i_9__0_n_0 ,\por_timer_count[16]_i_10__0_n_0 ,\por_timer_count[16]_i_11__0_n_0 ,\por_timer_count[16]_i_12__0_n_0 ,\por_timer_count[16]_i_13__0_n_0 ,\por_timer_count[16]_i_14__0_n_0 ,\por_timer_count[16]_i_15__0_n_0 ,\por_timer_count[16]_i_16__0_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_4_in));
  CARRY8 \por_timer_count_reg[8]_i_1__0 
       (.CI(\por_timer_count_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__0_n_0 ,\por_timer_count_reg[8]_i_1__0_n_1 ,\por_timer_count_reg[8]_i_1__0_n_2 ,\por_timer_count_reg[8]_i_1__0_n_3 ,\por_timer_count_reg[8]_i_1__0_n_4 ,\por_timer_count_reg[8]_i_1__0_n_5 ,\por_timer_count_reg[8]_i_1__0_n_6 ,\por_timer_count_reg[8]_i_1__0_n_7 }),
        .DI({\por_timer_count[8]_i_2__0_n_0 ,\por_timer_count[8]_i_3__0_n_0 ,\por_timer_count[8]_i_4__0_n_0 ,\por_timer_count[8]_i_5__0_n_0 ,\por_timer_count[8]_i_6__0_n_0 ,\por_timer_count[8]_i_7__0_n_0 ,\por_timer_count[8]_i_8__0_n_0 ,\por_timer_count[8]_i_9__0_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__0_n_8 ,\por_timer_count_reg[8]_i_1__0_n_9 ,\por_timer_count_reg[8]_i_1__0_n_10 ,\por_timer_count_reg[8]_i_1__0_n_11 ,\por_timer_count_reg[8]_i_1__0_n_12 ,\por_timer_count_reg[8]_i_1__0_n_13 ,\por_timer_count_reg[8]_i_1__0_n_14 ,\por_timer_count_reg[8]_i_1__0_n_15 }),
        .S({\por_timer_count[8]_i_10__0_n_0 ,\por_timer_count[8]_i_11__0_n_0 ,\por_timer_count[8]_i_12__0_n_0 ,\por_timer_count[8]_i_13__0_n_0 ,\por_timer_count[8]_i_14__0_n_0 ,\por_timer_count[8]_i_15__0_n_0 ,\por_timer_count[8]_i_16__0_n_0 ,\por_timer_count[8]_i_17__0_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_4_in));
  LUT4 #(
    .INIT(16'hD5C0)) 
    por_timer_start_i_1__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(done_reg_1),
        .I3(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__0_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__0_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_4_in));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[0]),
        .Q(rdata[0]),
        .R(p_4_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[10]),
        .Q(rdata[10]),
        .R(p_4_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[11]),
        .Q(rdata[11]),
        .R(p_4_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[12]),
        .Q(rdata[12]),
        .R(p_4_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[13]),
        .Q(rdata[13]),
        .R(p_4_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[14]),
        .Q(rdata[14]),
        .R(p_4_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[15]),
        .Q(p_0_in),
        .R(p_4_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[1]),
        .Q(rdata[1]),
        .R(p_4_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[2]),
        .Q(rdata[2]),
        .R(p_4_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[3]),
        .Q(rdata[3]),
        .R(p_4_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[4]),
        .Q(rdata[4]),
        .R(p_4_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[5]),
        .Q(rdata[5]),
        .R(p_4_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[6]),
        .Q(rdata[6]),
        .R(p_4_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[7]),
        .Q(rdata[7]),
        .R(p_4_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[8]),
        .Q(rdata[8]),
        .R(p_4_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[9]),
        .Q(rdata[9]),
        .R(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1 
       (.I0(Q),
        .I1(\clock_en_count_reg[0]_0 ),
        .O(p_4_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FFF8)) 
    \status[3]_i_2 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[3]_i_2_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2_n_0 ),
        .D(\status[1]_i_1_n_0 ),
        .Q(status[0]),
        .R(p_4_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(status[1]),
        .R(p_4_in));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_por_fsm_disabled" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm_disabled_27
   (adc2_drpen_por,
    p_5_in,
    adc2_drpwe_por,
    adc2_por_req,
    done_reg_0,
    adc2_powerup_state,
    \FSM_onehot_por_sm_state_reg[6]_0 ,
    adc2_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    \status_reg[3]_0 ,
    s_axi_aclk,
    adc2_por_gnt,
    adc2_powerup_state_INST_0_0,
    \por_timer_count_reg[7]_0 ,
    Q,
    \clock_en_count_reg[0]_0 ,
    tile_config_done,
    adc2_drprdy_por,
    done_reg_1,
    E,
    adc2_do_mon);
  output adc2_drpen_por;
  output p_5_in;
  output adc2_drpwe_por;
  output adc2_por_req;
  output done_reg_0;
  output adc2_powerup_state;
  output [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  output [0:0]adc2_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]\status_reg[3]_0 ;
  input s_axi_aclk;
  input adc2_por_gnt;
  input [0:0]adc2_powerup_state_INST_0_0;
  input [1:0]\por_timer_count_reg[7]_0 ;
  input [0:0]Q;
  input \clock_en_count_reg[0]_0 ;
  input tile_config_done;
  input adc2_drprdy_por;
  input done_reg_1;
  input [0:0]E;
  input [15:0]adc2_do_mon;

  wire [0:0]E;
  wire \FSM_onehot_por_sm_state[11]_i_2__0_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_3__0_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__0_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__1_n_0 ;
  wire [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [15:0]adc2_do_mon;
  wire [0:0]adc2_drpaddr_por;
  wire adc2_drpen_por;
  wire adc2_drprdy_por;
  wire adc2_drpwe_por;
  wire adc2_por_gnt;
  wire adc2_por_req;
  wire adc2_powerup_state;
  wire [0:0]adc2_powerup_state_INST_0_0;
  wire \clock_en_count[5]_i_1__1_n_0 ;
  wire \clock_en_count_reg[0]_0 ;
  wire [5:0]clock_en_count_reg__0;
  wire clock_en_i_1__1_n_0;
  wire clock_en_i_2__1_n_0;
  wire clock_en_reg_n_0;
  wire done_i_1__2_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__1_n_0 ;
  wire \drpdi_por[15]_i_1__1_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1__1_n_0;
  wire drpen_por_i_2__0_n_0;
  wire enable_clock_en_i_1__1_n_0;
  wire enable_clock_en_reg_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_5_in;
  wire por_gnt_r;
  wire por_req_i_1__1_n_0;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__1_n_0 ;
  wire \por_timer_count[0]_i_11__1_n_0 ;
  wire \por_timer_count[0]_i_12__1_n_0 ;
  wire \por_timer_count[0]_i_13__2_n_0 ;
  wire \por_timer_count[0]_i_14__1_n_0 ;
  wire \por_timer_count[0]_i_15__1_n_0 ;
  wire \por_timer_count[0]_i_16__1_n_0 ;
  wire \por_timer_count[0]_i_17__1_n_0 ;
  wire \por_timer_count[0]_i_18__1_n_0 ;
  wire \por_timer_count[0]_i_19__1_n_0 ;
  wire \por_timer_count[0]_i_1__1_n_0 ;
  wire \por_timer_count[0]_i_20__1_n_0 ;
  wire \por_timer_count[0]_i_21__0_n_0 ;
  wire \por_timer_count[0]_i_22__1_n_0 ;
  wire \por_timer_count[0]_i_23__1_n_0 ;
  wire \por_timer_count[0]_i_24__1_n_0 ;
  wire \por_timer_count[0]_i_3__1_n_0 ;
  wire \por_timer_count[0]_i_4__1_n_0 ;
  wire \por_timer_count[0]_i_5__1_n_0 ;
  wire \por_timer_count[0]_i_6__1_n_0 ;
  wire \por_timer_count[0]_i_7__1_n_0 ;
  wire \por_timer_count[0]_i_8__1_n_0 ;
  wire \por_timer_count[0]_i_9__1_n_0 ;
  wire \por_timer_count[16]_i_10__1_n_0 ;
  wire \por_timer_count[16]_i_11__1_n_0 ;
  wire \por_timer_count[16]_i_12__1_n_0 ;
  wire \por_timer_count[16]_i_13__1_n_0 ;
  wire \por_timer_count[16]_i_14__1_n_0 ;
  wire \por_timer_count[16]_i_15__1_n_0 ;
  wire \por_timer_count[16]_i_16__1_n_0 ;
  wire \por_timer_count[16]_i_2__1_n_0 ;
  wire \por_timer_count[16]_i_3__1_n_0 ;
  wire \por_timer_count[16]_i_4__1_n_0 ;
  wire \por_timer_count[16]_i_5__1_n_0 ;
  wire \por_timer_count[16]_i_6__1_n_0 ;
  wire \por_timer_count[16]_i_7__1_n_0 ;
  wire \por_timer_count[16]_i_8__1_n_0 ;
  wire \por_timer_count[16]_i_9__1_n_0 ;
  wire \por_timer_count[8]_i_10__1_n_0 ;
  wire \por_timer_count[8]_i_11__1_n_0 ;
  wire \por_timer_count[8]_i_12__1_n_0 ;
  wire \por_timer_count[8]_i_13__1_n_0 ;
  wire \por_timer_count[8]_i_14__1_n_0 ;
  wire \por_timer_count[8]_i_15__1_n_0 ;
  wire \por_timer_count[8]_i_16__1_n_0 ;
  wire \por_timer_count[8]_i_17__1_n_0 ;
  wire \por_timer_count[8]_i_2__1_n_0 ;
  wire \por_timer_count[8]_i_3__1_n_0 ;
  wire \por_timer_count[8]_i_4__1_n_0 ;
  wire \por_timer_count[8]_i_5__1_n_0 ;
  wire \por_timer_count[8]_i_6__1_n_0 ;
  wire \por_timer_count[8]_i_7__1_n_0 ;
  wire \por_timer_count[8]_i_8__1_n_0 ;
  wire \por_timer_count[8]_i_9__1_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__1_n_0 ;
  wire \por_timer_count_reg[0]_i_2__1_n_1 ;
  wire \por_timer_count_reg[0]_i_2__1_n_10 ;
  wire \por_timer_count_reg[0]_i_2__1_n_11 ;
  wire \por_timer_count_reg[0]_i_2__1_n_12 ;
  wire \por_timer_count_reg[0]_i_2__1_n_13 ;
  wire \por_timer_count_reg[0]_i_2__1_n_14 ;
  wire \por_timer_count_reg[0]_i_2__1_n_15 ;
  wire \por_timer_count_reg[0]_i_2__1_n_2 ;
  wire \por_timer_count_reg[0]_i_2__1_n_3 ;
  wire \por_timer_count_reg[0]_i_2__1_n_4 ;
  wire \por_timer_count_reg[0]_i_2__1_n_5 ;
  wire \por_timer_count_reg[0]_i_2__1_n_6 ;
  wire \por_timer_count_reg[0]_i_2__1_n_7 ;
  wire \por_timer_count_reg[0]_i_2__1_n_8 ;
  wire \por_timer_count_reg[0]_i_2__1_n_9 ;
  wire \por_timer_count_reg[16]_i_1__1_n_1 ;
  wire \por_timer_count_reg[16]_i_1__1_n_10 ;
  wire \por_timer_count_reg[16]_i_1__1_n_11 ;
  wire \por_timer_count_reg[16]_i_1__1_n_12 ;
  wire \por_timer_count_reg[16]_i_1__1_n_13 ;
  wire \por_timer_count_reg[16]_i_1__1_n_14 ;
  wire \por_timer_count_reg[16]_i_1__1_n_15 ;
  wire \por_timer_count_reg[16]_i_1__1_n_2 ;
  wire \por_timer_count_reg[16]_i_1__1_n_3 ;
  wire \por_timer_count_reg[16]_i_1__1_n_4 ;
  wire \por_timer_count_reg[16]_i_1__1_n_5 ;
  wire \por_timer_count_reg[16]_i_1__1_n_6 ;
  wire \por_timer_count_reg[16]_i_1__1_n_7 ;
  wire \por_timer_count_reg[16]_i_1__1_n_8 ;
  wire \por_timer_count_reg[16]_i_1__1_n_9 ;
  wire [1:0]\por_timer_count_reg[7]_0 ;
  wire \por_timer_count_reg[8]_i_1__1_n_0 ;
  wire \por_timer_count_reg[8]_i_1__1_n_1 ;
  wire \por_timer_count_reg[8]_i_1__1_n_10 ;
  wire \por_timer_count_reg[8]_i_1__1_n_11 ;
  wire \por_timer_count_reg[8]_i_1__1_n_12 ;
  wire \por_timer_count_reg[8]_i_1__1_n_13 ;
  wire \por_timer_count_reg[8]_i_1__1_n_14 ;
  wire \por_timer_count_reg[8]_i_1__1_n_15 ;
  wire \por_timer_count_reg[8]_i_1__1_n_2 ;
  wire \por_timer_count_reg[8]_i_1__1_n_3 ;
  wire \por_timer_count_reg[8]_i_1__1_n_4 ;
  wire \por_timer_count_reg[8]_i_1__1_n_5 ;
  wire \por_timer_count_reg[8]_i_1__1_n_6 ;
  wire \por_timer_count_reg[8]_i_1__1_n_7 ;
  wire \por_timer_count_reg[8]_i_1__1_n_8 ;
  wire \por_timer_count_reg[8]_i_1__1_n_9 ;
  wire por_timer_start_i_1__1_n_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire s_axi_aclk;
  wire \status[1]_i_1__0_n_0 ;
  wire \status[3]_i_2__0_n_0 ;
  wire [1:0]\status_reg[3]_0 ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2__0_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_3__0_n_0 ),
        .I2(adc2_drprdy_por),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_2__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[0]_i_4__1_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(por_timer_count_reg[0]),
        .I5(\por_timer_count[0]_i_3__1_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_por_sm_state[11]_i_3__0 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__0_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .I3(done_reg_1),
        .I4(drpen_por_i_2__0_n_0),
        .O(\FSM_onehot_por_sm_state[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_4__0 
       (.I0(por_gnt_r),
        .I1(adc2_por_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(tile_config_done),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_por_sm_state[4]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc2_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(adc2_powerup_state_INST_0_0),
        .O(adc2_powerup_state));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__1 
       (.I0(clock_en_count_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__1 
       (.I0(clock_en_count_reg__0[0]),
        .I1(clock_en_count_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__1 
       (.I0(clock_en_count_reg__0[0]),
        .I1(clock_en_count_reg__0[1]),
        .I2(clock_en_count_reg__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__1 
       (.I0(clock_en_count_reg__0[3]),
        .I1(clock_en_count_reg__0[0]),
        .I2(clock_en_count_reg__0[1]),
        .I3(clock_en_count_reg__0[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__1 
       (.I0(clock_en_count_reg__0[4]),
        .I1(clock_en_count_reg__0[2]),
        .I2(clock_en_count_reg__0[1]),
        .I3(clock_en_count_reg__0[0]),
        .I4(clock_en_count_reg__0[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__1 
       (.I0(\clock_en_count_reg[0]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__1 
       (.I0(clock_en_count_reg__0[5]),
        .I1(clock_en_count_reg__0[3]),
        .I2(clock_en_count_reg__0[0]),
        .I3(clock_en_count_reg__0[1]),
        .I4(clock_en_count_reg__0[2]),
        .I5(clock_en_count_reg__0[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg__0[0]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg__0[1]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg__0[2]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg__0[3]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg__0[4]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg__0[5]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1__1
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_5_in),
        .I2(clock_en_count_reg__0[4]),
        .I3(clock_en_i_2__1_n_0),
        .I4(clock_en_count_reg__0[3]),
        .I5(clock_en_count_reg__0[5]),
        .O(clock_en_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2__1
       (.I0(clock_en_count_reg__0[2]),
        .I1(clock_en_count_reg__0[1]),
        .I2(clock_en_count_reg__0[0]),
        .O(clock_en_i_2__1_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__1_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__2
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1__2_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__2_n_0),
        .Q(done_reg_0),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(adc2_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__1_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__1_n_0 ),
        .Q(adc2_drpaddr_por),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__1 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1__1_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(drpen_por_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2__0_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__1_n_0),
        .D(drpen_por_i_2__0_n_0),
        .Q(adc2_drpen_por),
        .R(p_5_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__1_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(adc2_drpwe_por),
        .R(p_5_in));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__1
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_2__0_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__1_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__1_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_5_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_por_gnt),
        .Q(por_gnt_r),
        .R(p_5_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc2_drprdy_por),
        .I3(adc2_por_req),
        .O(por_req_i_1__1_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__1_n_0),
        .Q(adc2_por_req),
        .R(p_5_in));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_10__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_11__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_12__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_13__2 
       (.I0(por_timer_count_reg[7]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14__1 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_15__1 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_16__1 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_17__1 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_18__1 
       (.I0(por_timer_count_reg[2]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_19__1 
       (.I0(por_timer_count_reg[1]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \por_timer_count[0]_i_1__1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3__1_n_0 ),
        .I2(\por_timer_count[0]_i_4__1_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_20__1 
       (.I0(por_timer_count_reg[0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_21__0 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_count_reg[20]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[21]),
        .O(\por_timer_count[0]_i_21__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22__1 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[11]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24__1_n_0 ),
        .O(\por_timer_count[0]_i_22__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__1 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[7]),
        .I2(por_timer_count_reg[3]),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_23__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__1 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[13]),
        .O(\por_timer_count[0]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[0]_i_3__1 
       (.I0(\por_timer_count[0]_i_21__0_n_0 ),
        .I1(por_timer_count_reg[19]),
        .I2(por_timer_count_reg[16]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[17]),
        .I5(\por_timer_count[0]_i_22__1_n_0 ),
        .O(\por_timer_count[0]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_4__1 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_count_reg[6]),
        .I2(por_timer_count_reg[2]),
        .I3(\por_timer_count[0]_i_23__1_n_0 ),
        .O(\por_timer_count[0]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_5__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6__1 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_7__1 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_8__1 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_9__1 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__1 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11__1 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__1 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13__1 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14__1 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15__1 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16__1 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__1 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3__1 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__1 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5__1 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6__1 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7__1 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8__1 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__1 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_10__1 
       (.I0(por_timer_count_reg[15]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11__1 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__1 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_13__1 
       (.I0(por_timer_count_reg[12]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_14__1 
       (.I0(por_timer_count_reg[11]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15__1 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16__1 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17__1 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_2__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3__1 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__1 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_5__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_6__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7__1 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8__1 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9__1 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_9__1_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_5_in));
  CARRY8 \por_timer_count_reg[0]_i_2__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__1_n_0 ,\por_timer_count_reg[0]_i_2__1_n_1 ,\por_timer_count_reg[0]_i_2__1_n_2 ,\por_timer_count_reg[0]_i_2__1_n_3 ,\por_timer_count_reg[0]_i_2__1_n_4 ,\por_timer_count_reg[0]_i_2__1_n_5 ,\por_timer_count_reg[0]_i_2__1_n_6 ,\por_timer_count_reg[0]_i_2__1_n_7 }),
        .DI({\por_timer_count[0]_i_5__1_n_0 ,\por_timer_count[0]_i_6__1_n_0 ,\por_timer_count[0]_i_7__1_n_0 ,\por_timer_count[0]_i_8__1_n_0 ,\por_timer_count[0]_i_9__1_n_0 ,\por_timer_count[0]_i_10__1_n_0 ,\por_timer_count[0]_i_11__1_n_0 ,\por_timer_count[0]_i_12__1_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__1_n_8 ,\por_timer_count_reg[0]_i_2__1_n_9 ,\por_timer_count_reg[0]_i_2__1_n_10 ,\por_timer_count_reg[0]_i_2__1_n_11 ,\por_timer_count_reg[0]_i_2__1_n_12 ,\por_timer_count_reg[0]_i_2__1_n_13 ,\por_timer_count_reg[0]_i_2__1_n_14 ,\por_timer_count_reg[0]_i_2__1_n_15 }),
        .S({\por_timer_count[0]_i_13__2_n_0 ,\por_timer_count[0]_i_14__1_n_0 ,\por_timer_count[0]_i_15__1_n_0 ,\por_timer_count[0]_i_16__1_n_0 ,\por_timer_count[0]_i_17__1_n_0 ,\por_timer_count[0]_i_18__1_n_0 ,\por_timer_count[0]_i_19__1_n_0 ,\por_timer_count[0]_i_20__1_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_5_in));
  CARRY8 \por_timer_count_reg[16]_i_1__1 
       (.CI(\por_timer_count_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__1_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__1_n_1 ,\por_timer_count_reg[16]_i_1__1_n_2 ,\por_timer_count_reg[16]_i_1__1_n_3 ,\por_timer_count_reg[16]_i_1__1_n_4 ,\por_timer_count_reg[16]_i_1__1_n_5 ,\por_timer_count_reg[16]_i_1__1_n_6 ,\por_timer_count_reg[16]_i_1__1_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__1_n_0 ,\por_timer_count[16]_i_3__1_n_0 ,\por_timer_count[16]_i_4__1_n_0 ,\por_timer_count[16]_i_5__1_n_0 ,\por_timer_count[16]_i_6__1_n_0 ,\por_timer_count[16]_i_7__1_n_0 ,\por_timer_count[16]_i_8__1_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__1_n_8 ,\por_timer_count_reg[16]_i_1__1_n_9 ,\por_timer_count_reg[16]_i_1__1_n_10 ,\por_timer_count_reg[16]_i_1__1_n_11 ,\por_timer_count_reg[16]_i_1__1_n_12 ,\por_timer_count_reg[16]_i_1__1_n_13 ,\por_timer_count_reg[16]_i_1__1_n_14 ,\por_timer_count_reg[16]_i_1__1_n_15 }),
        .S({\por_timer_count[16]_i_9__1_n_0 ,\por_timer_count[16]_i_10__1_n_0 ,\por_timer_count[16]_i_11__1_n_0 ,\por_timer_count[16]_i_12__1_n_0 ,\por_timer_count[16]_i_13__1_n_0 ,\por_timer_count[16]_i_14__1_n_0 ,\por_timer_count[16]_i_15__1_n_0 ,\por_timer_count[16]_i_16__1_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_5_in));
  CARRY8 \por_timer_count_reg[8]_i_1__1 
       (.CI(\por_timer_count_reg[0]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__1_n_0 ,\por_timer_count_reg[8]_i_1__1_n_1 ,\por_timer_count_reg[8]_i_1__1_n_2 ,\por_timer_count_reg[8]_i_1__1_n_3 ,\por_timer_count_reg[8]_i_1__1_n_4 ,\por_timer_count_reg[8]_i_1__1_n_5 ,\por_timer_count_reg[8]_i_1__1_n_6 ,\por_timer_count_reg[8]_i_1__1_n_7 }),
        .DI({\por_timer_count[8]_i_2__1_n_0 ,\por_timer_count[8]_i_3__1_n_0 ,\por_timer_count[8]_i_4__1_n_0 ,\por_timer_count[8]_i_5__1_n_0 ,\por_timer_count[8]_i_6__1_n_0 ,\por_timer_count[8]_i_7__1_n_0 ,\por_timer_count[8]_i_8__1_n_0 ,\por_timer_count[8]_i_9__1_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__1_n_8 ,\por_timer_count_reg[8]_i_1__1_n_9 ,\por_timer_count_reg[8]_i_1__1_n_10 ,\por_timer_count_reg[8]_i_1__1_n_11 ,\por_timer_count_reg[8]_i_1__1_n_12 ,\por_timer_count_reg[8]_i_1__1_n_13 ,\por_timer_count_reg[8]_i_1__1_n_14 ,\por_timer_count_reg[8]_i_1__1_n_15 }),
        .S({\por_timer_count[8]_i_10__1_n_0 ,\por_timer_count[8]_i_11__1_n_0 ,\por_timer_count[8]_i_12__1_n_0 ,\por_timer_count[8]_i_13__1_n_0 ,\por_timer_count[8]_i_14__1_n_0 ,\por_timer_count[8]_i_15__1_n_0 ,\por_timer_count[8]_i_16__1_n_0 ,\por_timer_count[8]_i_17__1_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_5_in));
  LUT4 #(
    .INIT(16'hD5C0)) 
    por_timer_start_i_1__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(done_reg_1),
        .I3(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__1_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__1_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_5_in));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[0]),
        .Q(rdata[0]),
        .R(p_5_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[10]),
        .Q(rdata[10]),
        .R(p_5_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[11]),
        .Q(rdata[11]),
        .R(p_5_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[12]),
        .Q(rdata[12]),
        .R(p_5_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[13]),
        .Q(rdata[13]),
        .R(p_5_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[14]),
        .Q(rdata[14]),
        .R(p_5_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[15]),
        .Q(p_0_in),
        .R(p_5_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[1]),
        .Q(rdata[1]),
        .R(p_5_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[2]),
        .Q(rdata[2]),
        .R(p_5_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[3]),
        .Q(rdata[3]),
        .R(p_5_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[4]),
        .Q(rdata[4]),
        .R(p_5_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[5]),
        .Q(rdata[5]),
        .R(p_5_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[6]),
        .Q(rdata[6]),
        .R(p_5_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[7]),
        .Q(rdata[7]),
        .R(p_5_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[8]),
        .Q(rdata[8]),
        .R(p_5_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[9]),
        .Q(rdata[9]),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1__0 
       (.I0(Q),
        .I1(\clock_en_count_reg[0]_0 ),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FFF8)) 
    \status[3]_i_2__0 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[3]_i_2__0_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__0_n_0 ),
        .D(\status[1]_i_1__0_n_0 ),
        .Q(\status_reg[3]_0 [0]),
        .R(p_5_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__0_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(\status_reg[3]_0 [1]),
        .R(p_5_in));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_por_fsm_disabled" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm_disabled_28
   (adc3_drpen_por,
    p_6_in,
    adc3_drpwe_por,
    adc3_por_req,
    done_reg_0,
    adc3_powerup_state,
    \FSM_onehot_por_sm_state_reg[6]_0 ,
    adc3_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    adc3_status,
    s_axi_aclk,
    adc3_por_gnt,
    adc3_powerup_state_INST_0_0,
    \por_timer_count_reg[7]_0 ,
    Q,
    \clock_en_count_reg[0]_0 ,
    tile_config_done,
    adc3_drprdy_por,
    done_reg_1,
    E,
    adc3_do_mon);
  output adc3_drpen_por;
  output p_6_in;
  output adc3_drpwe_por;
  output adc3_por_req;
  output done_reg_0;
  output adc3_powerup_state;
  output [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  output [0:0]adc3_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]adc3_status;
  input s_axi_aclk;
  input adc3_por_gnt;
  input [0:0]adc3_powerup_state_INST_0_0;
  input [1:0]\por_timer_count_reg[7]_0 ;
  input [0:0]Q;
  input \clock_en_count_reg[0]_0 ;
  input tile_config_done;
  input adc3_drprdy_por;
  input done_reg_1;
  input [0:0]E;
  input [15:0]adc3_do_mon;

  wire [0:0]E;
  wire \FSM_onehot_por_sm_state[11]_i_2__1_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_3__1_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__1_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__2_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__2_n_0 ;
  wire [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [15:0]adc3_do_mon;
  wire [0:0]adc3_drpaddr_por;
  wire adc3_drpen_por;
  wire adc3_drprdy_por;
  wire adc3_drpwe_por;
  wire adc3_por_gnt;
  wire adc3_por_req;
  wire adc3_powerup_state;
  wire [0:0]adc3_powerup_state_INST_0_0;
  wire [1:0]adc3_status;
  wire \clock_en_count[5]_i_1__2_n_0 ;
  wire \clock_en_count_reg[0]_0 ;
  wire [5:0]clock_en_count_reg__0;
  wire clock_en_i_1__2_n_0;
  wire clock_en_i_2__2_n_0;
  wire clock_en_reg_n_0;
  wire done_i_1__3_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__2_n_0 ;
  wire \drpdi_por[15]_i_1__2_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1__2_n_0;
  wire drpen_por_i_2__1_n_0;
  wire enable_clock_en_i_1__2_n_0;
  wire enable_clock_en_reg_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_6_in;
  wire por_gnt_r;
  wire por_req_i_1__2_n_0;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__2_n_0 ;
  wire \por_timer_count[0]_i_11__2_n_0 ;
  wire \por_timer_count[0]_i_12__2_n_0 ;
  wire \por_timer_count[0]_i_13__3_n_0 ;
  wire \por_timer_count[0]_i_14__2_n_0 ;
  wire \por_timer_count[0]_i_15__2_n_0 ;
  wire \por_timer_count[0]_i_16__2_n_0 ;
  wire \por_timer_count[0]_i_17__2_n_0 ;
  wire \por_timer_count[0]_i_18__2_n_0 ;
  wire \por_timer_count[0]_i_19__2_n_0 ;
  wire \por_timer_count[0]_i_1__2_n_0 ;
  wire \por_timer_count[0]_i_20__2_n_0 ;
  wire \por_timer_count[0]_i_21__1_n_0 ;
  wire \por_timer_count[0]_i_22__2_n_0 ;
  wire \por_timer_count[0]_i_23__2_n_0 ;
  wire \por_timer_count[0]_i_24__2_n_0 ;
  wire \por_timer_count[0]_i_3__2_n_0 ;
  wire \por_timer_count[0]_i_4__2_n_0 ;
  wire \por_timer_count[0]_i_5__2_n_0 ;
  wire \por_timer_count[0]_i_6__2_n_0 ;
  wire \por_timer_count[0]_i_7__2_n_0 ;
  wire \por_timer_count[0]_i_8__2_n_0 ;
  wire \por_timer_count[0]_i_9__2_n_0 ;
  wire \por_timer_count[16]_i_10__2_n_0 ;
  wire \por_timer_count[16]_i_11__2_n_0 ;
  wire \por_timer_count[16]_i_12__2_n_0 ;
  wire \por_timer_count[16]_i_13__2_n_0 ;
  wire \por_timer_count[16]_i_14__2_n_0 ;
  wire \por_timer_count[16]_i_15__2_n_0 ;
  wire \por_timer_count[16]_i_16__2_n_0 ;
  wire \por_timer_count[16]_i_2__2_n_0 ;
  wire \por_timer_count[16]_i_3__2_n_0 ;
  wire \por_timer_count[16]_i_4__2_n_0 ;
  wire \por_timer_count[16]_i_5__2_n_0 ;
  wire \por_timer_count[16]_i_6__2_n_0 ;
  wire \por_timer_count[16]_i_7__2_n_0 ;
  wire \por_timer_count[16]_i_8__2_n_0 ;
  wire \por_timer_count[16]_i_9__2_n_0 ;
  wire \por_timer_count[8]_i_10__2_n_0 ;
  wire \por_timer_count[8]_i_11__2_n_0 ;
  wire \por_timer_count[8]_i_12__2_n_0 ;
  wire \por_timer_count[8]_i_13__2_n_0 ;
  wire \por_timer_count[8]_i_14__2_n_0 ;
  wire \por_timer_count[8]_i_15__2_n_0 ;
  wire \por_timer_count[8]_i_16__2_n_0 ;
  wire \por_timer_count[8]_i_17__2_n_0 ;
  wire \por_timer_count[8]_i_2__2_n_0 ;
  wire \por_timer_count[8]_i_3__2_n_0 ;
  wire \por_timer_count[8]_i_4__2_n_0 ;
  wire \por_timer_count[8]_i_5__2_n_0 ;
  wire \por_timer_count[8]_i_6__2_n_0 ;
  wire \por_timer_count[8]_i_7__2_n_0 ;
  wire \por_timer_count[8]_i_8__2_n_0 ;
  wire \por_timer_count[8]_i_9__2_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__2_n_0 ;
  wire \por_timer_count_reg[0]_i_2__2_n_1 ;
  wire \por_timer_count_reg[0]_i_2__2_n_10 ;
  wire \por_timer_count_reg[0]_i_2__2_n_11 ;
  wire \por_timer_count_reg[0]_i_2__2_n_12 ;
  wire \por_timer_count_reg[0]_i_2__2_n_13 ;
  wire \por_timer_count_reg[0]_i_2__2_n_14 ;
  wire \por_timer_count_reg[0]_i_2__2_n_15 ;
  wire \por_timer_count_reg[0]_i_2__2_n_2 ;
  wire \por_timer_count_reg[0]_i_2__2_n_3 ;
  wire \por_timer_count_reg[0]_i_2__2_n_4 ;
  wire \por_timer_count_reg[0]_i_2__2_n_5 ;
  wire \por_timer_count_reg[0]_i_2__2_n_6 ;
  wire \por_timer_count_reg[0]_i_2__2_n_7 ;
  wire \por_timer_count_reg[0]_i_2__2_n_8 ;
  wire \por_timer_count_reg[0]_i_2__2_n_9 ;
  wire \por_timer_count_reg[16]_i_1__2_n_1 ;
  wire \por_timer_count_reg[16]_i_1__2_n_10 ;
  wire \por_timer_count_reg[16]_i_1__2_n_11 ;
  wire \por_timer_count_reg[16]_i_1__2_n_12 ;
  wire \por_timer_count_reg[16]_i_1__2_n_13 ;
  wire \por_timer_count_reg[16]_i_1__2_n_14 ;
  wire \por_timer_count_reg[16]_i_1__2_n_15 ;
  wire \por_timer_count_reg[16]_i_1__2_n_2 ;
  wire \por_timer_count_reg[16]_i_1__2_n_3 ;
  wire \por_timer_count_reg[16]_i_1__2_n_4 ;
  wire \por_timer_count_reg[16]_i_1__2_n_5 ;
  wire \por_timer_count_reg[16]_i_1__2_n_6 ;
  wire \por_timer_count_reg[16]_i_1__2_n_7 ;
  wire \por_timer_count_reg[16]_i_1__2_n_8 ;
  wire \por_timer_count_reg[16]_i_1__2_n_9 ;
  wire [1:0]\por_timer_count_reg[7]_0 ;
  wire \por_timer_count_reg[8]_i_1__2_n_0 ;
  wire \por_timer_count_reg[8]_i_1__2_n_1 ;
  wire \por_timer_count_reg[8]_i_1__2_n_10 ;
  wire \por_timer_count_reg[8]_i_1__2_n_11 ;
  wire \por_timer_count_reg[8]_i_1__2_n_12 ;
  wire \por_timer_count_reg[8]_i_1__2_n_13 ;
  wire \por_timer_count_reg[8]_i_1__2_n_14 ;
  wire \por_timer_count_reg[8]_i_1__2_n_15 ;
  wire \por_timer_count_reg[8]_i_1__2_n_2 ;
  wire \por_timer_count_reg[8]_i_1__2_n_3 ;
  wire \por_timer_count_reg[8]_i_1__2_n_4 ;
  wire \por_timer_count_reg[8]_i_1__2_n_5 ;
  wire \por_timer_count_reg[8]_i_1__2_n_6 ;
  wire \por_timer_count_reg[8]_i_1__2_n_7 ;
  wire \por_timer_count_reg[8]_i_1__2_n_8 ;
  wire \por_timer_count_reg[8]_i_1__2_n_9 ;
  wire por_timer_start_i_1__2_n_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire s_axi_aclk;
  wire \status[1]_i_1__1_n_0 ;
  wire \status[3]_i_2__1_n_0 ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2__1_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_3__1_n_0 ),
        .I2(adc3_drprdy_por),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_2__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[0]_i_4__2_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(por_timer_count_reg[0]),
        .I5(\por_timer_count[0]_i_3__2_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_por_sm_state[11]_i_3__1 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__1_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .I3(done_reg_1),
        .I4(drpen_por_i_2__1_n_0),
        .O(\FSM_onehot_por_sm_state[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_4__1 
       (.I0(por_gnt_r),
        .I1(adc3_por_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(tile_config_done),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_por_sm_state[4]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__2_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_6_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_6_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_6_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_6_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__2_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_6_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_6_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__2_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_6_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_6_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .R(p_6_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_6_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_6_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_6_in));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc3_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(adc3_powerup_state_INST_0_0),
        .O(adc3_powerup_state));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__2 
       (.I0(clock_en_count_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__2 
       (.I0(clock_en_count_reg__0[0]),
        .I1(clock_en_count_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__2 
       (.I0(clock_en_count_reg__0[0]),
        .I1(clock_en_count_reg__0[1]),
        .I2(clock_en_count_reg__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__2 
       (.I0(clock_en_count_reg__0[3]),
        .I1(clock_en_count_reg__0[0]),
        .I2(clock_en_count_reg__0[1]),
        .I3(clock_en_count_reg__0[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__2 
       (.I0(clock_en_count_reg__0[4]),
        .I1(clock_en_count_reg__0[2]),
        .I2(clock_en_count_reg__0[1]),
        .I3(clock_en_count_reg__0[0]),
        .I4(clock_en_count_reg__0[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__2 
       (.I0(\clock_en_count_reg[0]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__2 
       (.I0(clock_en_count_reg__0[5]),
        .I1(clock_en_count_reg__0[3]),
        .I2(clock_en_count_reg__0[0]),
        .I3(clock_en_count_reg__0[1]),
        .I4(clock_en_count_reg__0[2]),
        .I5(clock_en_count_reg__0[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg__0[0]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg__0[1]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg__0[2]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg__0[3]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg__0[4]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg__0[5]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1__2
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_6_in),
        .I2(clock_en_count_reg__0[4]),
        .I3(clock_en_i_2__2_n_0),
        .I4(clock_en_count_reg__0[3]),
        .I5(clock_en_count_reg__0[5]),
        .O(clock_en_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2__2
       (.I0(clock_en_count_reg__0[2]),
        .I1(clock_en_count_reg__0[1]),
        .I2(clock_en_count_reg__0[0]),
        .O(clock_en_i_2__2_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__2_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__3
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1__3_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__3_n_0),
        .Q(done_reg_0),
        .R(p_6_in));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(adc3_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__2_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__2_n_0 ),
        .Q(adc3_drpaddr_por),
        .R(p_6_in));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__2 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1__2_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__2_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_6_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_6_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(drpen_por_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2__1_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__2_n_0),
        .D(drpen_por_i_2__1_n_0),
        .Q(adc3_drpen_por),
        .R(p_6_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__2_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(adc3_drpwe_por),
        .R(p_6_in));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__2
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_2__1_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__2_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__2_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_6_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_por_gnt),
        .Q(por_gnt_r),
        .R(p_6_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc3_drprdy_por),
        .I3(adc3_por_req),
        .O(por_req_i_1__2_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__2_n_0),
        .Q(adc3_por_req),
        .R(p_6_in));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_10__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_11__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_12__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_12__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_13__3 
       (.I0(por_timer_count_reg[7]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_13__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14__2 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_15__2 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_16__2 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_17__2 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_18__2 
       (.I0(por_timer_count_reg[2]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_19__2 
       (.I0(por_timer_count_reg[1]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \por_timer_count[0]_i_1__2 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3__2_n_0 ),
        .I2(\por_timer_count[0]_i_4__2_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_20__2 
       (.I0(por_timer_count_reg[0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_21__1 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_count_reg[20]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[21]),
        .O(\por_timer_count[0]_i_21__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22__2 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[11]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24__2_n_0 ),
        .O(\por_timer_count[0]_i_22__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__2 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[7]),
        .I2(por_timer_count_reg[3]),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_23__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__2 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[13]),
        .O(\por_timer_count[0]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[0]_i_3__2 
       (.I0(\por_timer_count[0]_i_21__1_n_0 ),
        .I1(por_timer_count_reg[19]),
        .I2(por_timer_count_reg[16]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[17]),
        .I5(\por_timer_count[0]_i_22__2_n_0 ),
        .O(\por_timer_count[0]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_4__2 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_count_reg[6]),
        .I2(por_timer_count_reg[2]),
        .I3(\por_timer_count[0]_i_23__2_n_0 ),
        .O(\por_timer_count[0]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_5__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6__2 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_7__2 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_8__2 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_9__2 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__2 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11__2 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__2 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13__2 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14__2 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15__2 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16__2 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__2 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3__2 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__2 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5__2 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6__2 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7__2 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8__2 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__2 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_9__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_10__2 
       (.I0(por_timer_count_reg[15]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11__2 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__2 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_13__2 
       (.I0(por_timer_count_reg[12]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_14__2 
       (.I0(por_timer_count_reg[11]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15__2 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16__2 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17__2 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_2__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3__2 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__2 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_5__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_6__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7__2 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8__2 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9__2 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_9__2_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_6_in));
  CARRY8 \por_timer_count_reg[0]_i_2__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__2_n_0 ,\por_timer_count_reg[0]_i_2__2_n_1 ,\por_timer_count_reg[0]_i_2__2_n_2 ,\por_timer_count_reg[0]_i_2__2_n_3 ,\por_timer_count_reg[0]_i_2__2_n_4 ,\por_timer_count_reg[0]_i_2__2_n_5 ,\por_timer_count_reg[0]_i_2__2_n_6 ,\por_timer_count_reg[0]_i_2__2_n_7 }),
        .DI({\por_timer_count[0]_i_5__2_n_0 ,\por_timer_count[0]_i_6__2_n_0 ,\por_timer_count[0]_i_7__2_n_0 ,\por_timer_count[0]_i_8__2_n_0 ,\por_timer_count[0]_i_9__2_n_0 ,\por_timer_count[0]_i_10__2_n_0 ,\por_timer_count[0]_i_11__2_n_0 ,\por_timer_count[0]_i_12__2_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__2_n_8 ,\por_timer_count_reg[0]_i_2__2_n_9 ,\por_timer_count_reg[0]_i_2__2_n_10 ,\por_timer_count_reg[0]_i_2__2_n_11 ,\por_timer_count_reg[0]_i_2__2_n_12 ,\por_timer_count_reg[0]_i_2__2_n_13 ,\por_timer_count_reg[0]_i_2__2_n_14 ,\por_timer_count_reg[0]_i_2__2_n_15 }),
        .S({\por_timer_count[0]_i_13__3_n_0 ,\por_timer_count[0]_i_14__2_n_0 ,\por_timer_count[0]_i_15__2_n_0 ,\por_timer_count[0]_i_16__2_n_0 ,\por_timer_count[0]_i_17__2_n_0 ,\por_timer_count[0]_i_18__2_n_0 ,\por_timer_count[0]_i_19__2_n_0 ,\por_timer_count[0]_i_20__2_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_6_in));
  CARRY8 \por_timer_count_reg[16]_i_1__2 
       (.CI(\por_timer_count_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__2_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__2_n_1 ,\por_timer_count_reg[16]_i_1__2_n_2 ,\por_timer_count_reg[16]_i_1__2_n_3 ,\por_timer_count_reg[16]_i_1__2_n_4 ,\por_timer_count_reg[16]_i_1__2_n_5 ,\por_timer_count_reg[16]_i_1__2_n_6 ,\por_timer_count_reg[16]_i_1__2_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__2_n_0 ,\por_timer_count[16]_i_3__2_n_0 ,\por_timer_count[16]_i_4__2_n_0 ,\por_timer_count[16]_i_5__2_n_0 ,\por_timer_count[16]_i_6__2_n_0 ,\por_timer_count[16]_i_7__2_n_0 ,\por_timer_count[16]_i_8__2_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__2_n_8 ,\por_timer_count_reg[16]_i_1__2_n_9 ,\por_timer_count_reg[16]_i_1__2_n_10 ,\por_timer_count_reg[16]_i_1__2_n_11 ,\por_timer_count_reg[16]_i_1__2_n_12 ,\por_timer_count_reg[16]_i_1__2_n_13 ,\por_timer_count_reg[16]_i_1__2_n_14 ,\por_timer_count_reg[16]_i_1__2_n_15 }),
        .S({\por_timer_count[16]_i_9__2_n_0 ,\por_timer_count[16]_i_10__2_n_0 ,\por_timer_count[16]_i_11__2_n_0 ,\por_timer_count[16]_i_12__2_n_0 ,\por_timer_count[16]_i_13__2_n_0 ,\por_timer_count[16]_i_14__2_n_0 ,\por_timer_count[16]_i_15__2_n_0 ,\por_timer_count[16]_i_16__2_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_6_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_6_in));
  CARRY8 \por_timer_count_reg[8]_i_1__2 
       (.CI(\por_timer_count_reg[0]_i_2__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__2_n_0 ,\por_timer_count_reg[8]_i_1__2_n_1 ,\por_timer_count_reg[8]_i_1__2_n_2 ,\por_timer_count_reg[8]_i_1__2_n_3 ,\por_timer_count_reg[8]_i_1__2_n_4 ,\por_timer_count_reg[8]_i_1__2_n_5 ,\por_timer_count_reg[8]_i_1__2_n_6 ,\por_timer_count_reg[8]_i_1__2_n_7 }),
        .DI({\por_timer_count[8]_i_2__2_n_0 ,\por_timer_count[8]_i_3__2_n_0 ,\por_timer_count[8]_i_4__2_n_0 ,\por_timer_count[8]_i_5__2_n_0 ,\por_timer_count[8]_i_6__2_n_0 ,\por_timer_count[8]_i_7__2_n_0 ,\por_timer_count[8]_i_8__2_n_0 ,\por_timer_count[8]_i_9__2_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__2_n_8 ,\por_timer_count_reg[8]_i_1__2_n_9 ,\por_timer_count_reg[8]_i_1__2_n_10 ,\por_timer_count_reg[8]_i_1__2_n_11 ,\por_timer_count_reg[8]_i_1__2_n_12 ,\por_timer_count_reg[8]_i_1__2_n_13 ,\por_timer_count_reg[8]_i_1__2_n_14 ,\por_timer_count_reg[8]_i_1__2_n_15 }),
        .S({\por_timer_count[8]_i_10__2_n_0 ,\por_timer_count[8]_i_11__2_n_0 ,\por_timer_count[8]_i_12__2_n_0 ,\por_timer_count[8]_i_13__2_n_0 ,\por_timer_count[8]_i_14__2_n_0 ,\por_timer_count[8]_i_15__2_n_0 ,\por_timer_count[8]_i_16__2_n_0 ,\por_timer_count[8]_i_17__2_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_6_in));
  LUT4 #(
    .INIT(16'hD5C0)) 
    por_timer_start_i_1__2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(done_reg_1),
        .I3(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__2_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__2_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_6_in));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[0]),
        .Q(rdata[0]),
        .R(p_6_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[10]),
        .Q(rdata[10]),
        .R(p_6_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[11]),
        .Q(rdata[11]),
        .R(p_6_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[12]),
        .Q(rdata[12]),
        .R(p_6_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[13]),
        .Q(rdata[13]),
        .R(p_6_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[14]),
        .Q(rdata[14]),
        .R(p_6_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[15]),
        .Q(p_0_in),
        .R(p_6_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[1]),
        .Q(rdata[1]),
        .R(p_6_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[2]),
        .Q(rdata[2]),
        .R(p_6_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[3]),
        .Q(rdata[3]),
        .R(p_6_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[4]),
        .Q(rdata[4]),
        .R(p_6_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[5]),
        .Q(rdata[5]),
        .R(p_6_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[6]),
        .Q(rdata[6]),
        .R(p_6_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[7]),
        .Q(rdata[7]),
        .R(p_6_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[8]),
        .Q(rdata[8]),
        .R(p_6_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[9]),
        .Q(rdata[9]),
        .R(p_6_in));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[1]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1__1 
       (.I0(Q),
        .I1(\clock_en_count_reg[0]_0 ),
        .O(p_6_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FFF8)) 
    \status[3]_i_2__1 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[3]_i_2__1_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__1_n_0 ),
        .D(\status[1]_i_1__1_n_0 ),
        .Q(adc3_status[0]),
        .R(p_6_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__1_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(adc3_status[1]),
        .R(p_6_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm_top
   (user_drp_drdy_reg,
    adc1_drp_rdy,
    adc2_drp_rdy,
    adc3_drp_rdy,
    dac1_drp_rdy,
    dac1_dgnt_mon,
    adc0_done_reg_0,
    \FSM_sequential_fsm_cs_reg[0] ,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    Q,
    drp_req_adc0_reg,
    por_req_reg,
    adc0_daddr_mon,
    adc0_di_mon,
    \FSM_sequential_fsm_cs_reg[1] ,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    adc1_dwe_mon,
    adc1_daddr_mon,
    adc1_den_mon,
    adc1_di_mon,
    \FSM_sequential_fsm_cs_reg[0]_2 ,
    adc2_dwe_mon,
    adc2_den_mon,
    adc2_daddr_mon,
    adc2_di_mon,
    \FSM_sequential_fsm_cs_reg[0]_3 ,
    adc3_dwe_mon,
    adc3_den_mon,
    adc3_daddr_mon,
    adc3_di_mon,
    \FSM_sequential_fsm_cs_reg[0]_4 ,
    drpwe_por_reg,
    dac1_daddr_mon,
    dac1_den_mon,
    dac1_di_mon,
    access_type_reg,
    user_drp_drdy_reg_0,
    D,
    \FSM_sequential_fsm_cs_reg[2] ,
    access_type_reg_0,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    \dac1_end_stage_reg[3] ,
    \dac1_end_stage_reg[2] ,
    \dac1_end_stage_reg[1] ,
    \adc0_end_stage_reg[1] ,
    sm_reset_pulse0,
    adc0_sm_reset_i,
    sm_reset_pulse0_0,
    done_reg,
    dac1_sm_reset_i,
    dac0_powerup_state,
    done_reg_0,
    dac1_powerup_state,
    adc0_powerup_state,
    adc1_powerup_state,
    done_reg_1,
    adc2_powerup_state,
    done_reg_2,
    adc3_powerup_state,
    done_reg_3,
    adc0_done_i,
    dac1_done_i,
    \mem_addr_reg[2] ,
    \mem_data_dac0_reg[32]_0 ,
    \mem_addr_reg[1] ,
    user_drp_drdy_reg_1,
    \FSM_sequential_fsm_cs_reg[0]_5 ,
    dummy_read_den_reg,
    drp_wen_reg,
    dac0_daddr_mon,
    dac0_di_mon,
    adc0_status,
    dac1_status,
    status,
    \status_reg[3] ,
    adc3_status,
    cleared_r_reg,
    dac0_status,
    \FSM_onehot_por_sm_state_reg[12] ,
    s_axi_aclk,
    \FSM_sequential_fsm_cs[0]_i_2 ,
    bank10_write,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    adc0_dreq_mon,
    \FSM_sequential_fsm_cs_reg[0]_6 ,
    bank10_read,
    vout12_n,
    vout12_n_0,
    const_config_drp_drdy_reg,
    bank12_write,
    \FSM_onehot_state_reg[2] ,
    dummy_read_req_reg,
    adc1_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    dummy_read_gnt_held_reg,
    adc2_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    bank14_write,
    \FSM_onehot_state_reg[2]_0 ,
    dummy_read_gnt_held_reg_0,
    adc3_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_3 ,
    bank16_write,
    \FSM_onehot_state_reg[2]_1 ,
    dummy_read_gnt_held_reg_1,
    dac1_dreq_mon,
    dac1_drp_we,
    dummy_read_req_reg_0,
    \FSM_onehot_state_reg[2]_2 ,
    dac1_drdy_mon,
    drp_RdAck_r_reg,
    \FSM_sequential_fsm_cs[2]_i_2__3 ,
    drp_RdAck_r_reg_0,
    \dac1_end_stage_r_reg[3]_0 ,
    bank3_read,
    p_48_in,
    \IP2Bus_Data[1]_i_14 ,
    \IP2Bus_Data[1]_i_14_0 ,
    dest_out,
    sm_reset_r,
    power_ok_r_reg,
    sm_reset_r_1,
    dac0_powerup_state_INST_0,
    dac1_powerup_state_INST_0,
    STATUS_COMMON,
    adc1_powerup_state_INST_0,
    adc2_powerup_state_INST_0,
    adc3_powerup_state_INST_0,
    \por_timer_start_val_reg[11] ,
    adc0_done_i_reg,
    adc0_fifo_disable,
    dac1_done_i_reg,
    dac1_fifo_disable,
    \mem_addr_reg[6] ,
    \por_timer_count_reg[7] ,
    \por_timer_count_reg[7]_0 ,
    \por_timer_count_reg[7]_1 ,
    \por_timer_start_val_reg[7] ,
    user_drp_drdy_reg_2,
    \por_timer_start_val_reg[2] ,
    \tc_enable_reg[1]_0 ,
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 ,
    \tc_enable_reg[2]_0 ,
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 ,
    \tc_enable_reg[3]_0 ,
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 ,
    \dac0_start_stage_r_reg[3]_0 ,
    \dac0_end_stage_r_reg[3]_0 ,
    \dac1_start_stage_r_reg[3]_0 ,
    por_sm_reset,
    E,
    adc1_restart_pending_reg_0,
    adc2_restart_pending_reg_0,
    adc3_restart_pending_reg_0,
    \dac0_end_stage_r_reg[0]_0 ,
    \dac1_end_stage_r_reg[0]_0 ,
    power_ok_r_reg_0,
    drp_RdAck_r_reg_1,
    drp_RdAck_r_reg_2,
    drp_RdAck_r_reg_3,
    drp_RdAck_r_reg_4,
    adc0_do_mon,
    dac0_do_mon,
    dac0_drp_we,
    bank2_write,
    \FSM_sequential_fsm_cs_reg[2]_4 ,
    bank2_read,
    adc00_status,
    adc01_status,
    adc02_status,
    adc03_status,
    clocks_ok_r_reg,
    adc0_pll_lock,
    powerup_state_r_reg,
    \por_timer_start_val_reg[20] ,
    \mem_addr_reg[2]_0 ,
    \mem_addr_reg[3] ,
    \mem_addr_reg[5] ,
    dac1_do_mon,
    clocks_ok_r_reg_0,
    powerup_state_r_reg_0,
    pll_ok_r_reg,
    \mem_addr_reg[3]_0 ,
    adc1_do_mon,
    done_reg_4,
    adc2_do_mon,
    done_reg_5,
    adc3_do_mon,
    done_reg_6);
  output user_drp_drdy_reg;
  output adc1_drp_rdy;
  output adc2_drp_rdy;
  output adc3_drp_rdy;
  output dac1_drp_rdy;
  output dac1_dgnt_mon;
  output adc0_done_reg_0;
  output \FSM_sequential_fsm_cs_reg[0] ;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output [1:0]Q;
  output drp_req_adc0_reg;
  output por_req_reg;
  output [10:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output \FSM_sequential_fsm_cs_reg[1] ;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output adc1_dwe_mon;
  output [10:0]adc1_daddr_mon;
  output adc1_den_mon;
  output [15:0]adc1_di_mon;
  output \FSM_sequential_fsm_cs_reg[0]_2 ;
  output adc2_dwe_mon;
  output adc2_den_mon;
  output [10:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output \FSM_sequential_fsm_cs_reg[0]_3 ;
  output adc3_dwe_mon;
  output adc3_den_mon;
  output [10:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output \FSM_sequential_fsm_cs_reg[0]_4 ;
  output drpwe_por_reg;
  output [10:0]dac1_daddr_mon;
  output dac1_den_mon;
  output [15:0]dac1_di_mon;
  output access_type_reg;
  output user_drp_drdy_reg_0;
  output [0:0]D;
  output [0:0]\FSM_sequential_fsm_cs_reg[2] ;
  output access_type_reg_0;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_3 ;
  output \dac1_end_stage_reg[3] ;
  output \dac1_end_stage_reg[2] ;
  output \dac1_end_stage_reg[1] ;
  output \adc0_end_stage_reg[1] ;
  output sm_reset_pulse0;
  output adc0_sm_reset_i;
  output sm_reset_pulse0_0;
  output done_reg;
  output dac1_sm_reset_i;
  output dac0_powerup_state;
  output done_reg_0;
  output dac1_powerup_state;
  output adc0_powerup_state;
  output adc1_powerup_state;
  output done_reg_1;
  output adc2_powerup_state;
  output done_reg_2;
  output adc3_powerup_state;
  output done_reg_3;
  output adc0_done_i;
  output dac1_done_i;
  output [2:0]\mem_addr_reg[2] ;
  output [0:0]\mem_data_dac0_reg[32]_0 ;
  output [1:0]\mem_addr_reg[1] ;
  output user_drp_drdy_reg_1;
  output \FSM_sequential_fsm_cs_reg[0]_5 ;
  output dummy_read_den_reg;
  output drp_wen_reg;
  output [10:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output [3:0]adc0_status;
  output [3:0]dac1_status;
  output [1:0]status;
  output [1:0]\status_reg[3] ;
  output [1:0]adc3_status;
  output cleared_r_reg;
  output [2:0]dac0_status;
  output \FSM_onehot_por_sm_state_reg[12] ;
  input s_axi_aclk;
  input [3:0]\FSM_sequential_fsm_cs[0]_i_2 ;
  input bank10_write;
  input \FSM_sequential_fsm_cs_reg[1]_0 ;
  input adc0_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[0]_6 ;
  input bank10_read;
  input [10:0]vout12_n;
  input [15:0]vout12_n_0;
  input const_config_drp_drdy_reg;
  input bank12_write;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input dummy_read_req_reg;
  input adc1_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input dummy_read_gnt_held_reg;
  input adc2_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_2 ;
  input bank14_write;
  input [1:0]\FSM_onehot_state_reg[2]_0 ;
  input dummy_read_gnt_held_reg_0;
  input adc3_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_3 ;
  input bank16_write;
  input [1:0]\FSM_onehot_state_reg[2]_1 ;
  input dummy_read_gnt_held_reg_1;
  input dac1_dreq_mon;
  input dac1_drp_we;
  input dummy_read_req_reg_0;
  input [1:0]\FSM_onehot_state_reg[2]_2 ;
  input dac1_drdy_mon;
  input drp_RdAck_r_reg;
  input [3:0]\FSM_sequential_fsm_cs[2]_i_2__3 ;
  input drp_RdAck_r_reg_0;
  input [3:0]\dac1_end_stage_r_reg[3]_0 ;
  input [1:0]bank3_read;
  input [7:0]p_48_in;
  input \IP2Bus_Data[1]_i_14 ;
  input \IP2Bus_Data[1]_i_14_0 ;
  input dest_out;
  input sm_reset_r;
  input power_ok_r_reg;
  input sm_reset_r_1;
  input [0:0]dac0_powerup_state_INST_0;
  input [0:0]dac1_powerup_state_INST_0;
  input [0:0]STATUS_COMMON;
  input [0:0]adc1_powerup_state_INST_0;
  input [0:0]adc2_powerup_state_INST_0;
  input [0:0]adc3_powerup_state_INST_0;
  input [1:0]\por_timer_start_val_reg[11] ;
  input adc0_done_i_reg;
  input [0:0]adc0_fifo_disable;
  input dac1_done_i_reg;
  input [0:0]dac1_fifo_disable;
  input \mem_addr_reg[6] ;
  input [1:0]\por_timer_count_reg[7] ;
  input [1:0]\por_timer_count_reg[7]_0 ;
  input [1:0]\por_timer_count_reg[7]_1 ;
  input [0:0]\por_timer_start_val_reg[7] ;
  input user_drp_drdy_reg_2;
  input [0:0]\por_timer_start_val_reg[2] ;
  input [3:0]\tc_enable_reg[1]_0 ;
  input [3:0]\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 ;
  input [3:0]\tc_enable_reg[2]_0 ;
  input [3:0]\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 ;
  input [3:0]\tc_enable_reg[3]_0 ;
  input [3:0]\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 ;
  input [3:0]\dac0_start_stage_r_reg[3]_0 ;
  input [3:0]\dac0_end_stage_r_reg[3]_0 ;
  input [3:0]\dac1_start_stage_r_reg[3]_0 ;
  input por_sm_reset;
  input [0:0]E;
  input adc1_restart_pending_reg_0;
  input adc2_restart_pending_reg_0;
  input adc3_restart_pending_reg_0;
  input [0:0]\dac0_end_stage_r_reg[0]_0 ;
  input [0:0]\dac1_end_stage_r_reg[0]_0 ;
  input power_ok_r_reg_0;
  input drp_RdAck_r_reg_1;
  input drp_RdAck_r_reg_2;
  input drp_RdAck_r_reg_3;
  input drp_RdAck_r_reg_4;
  input [15:0]adc0_do_mon;
  input [15:0]dac0_do_mon;
  input dac0_drp_we;
  input bank2_write;
  input \FSM_sequential_fsm_cs_reg[2]_4 ;
  input bank2_read;
  input [0:0]adc00_status;
  input [0:0]adc01_status;
  input [0:0]adc02_status;
  input [0:0]adc03_status;
  input clocks_ok_r_reg;
  input adc0_pll_lock;
  input powerup_state_r_reg;
  input [15:0]\por_timer_start_val_reg[20] ;
  input \mem_addr_reg[2]_0 ;
  input \mem_addr_reg[3] ;
  input \mem_addr_reg[5] ;
  input [15:0]dac1_do_mon;
  input clocks_ok_r_reg_0;
  input powerup_state_r_reg_0;
  input pll_ok_r_reg;
  input \mem_addr_reg[3]_0 ;
  input [15:0]adc1_do_mon;
  input done_reg_4;
  input [15:0]adc2_do_mon;
  input done_reg_5;
  input [15:0]adc3_do_mon;
  input done_reg_6;

  wire \/i__n_0 ;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_por_sm_state_reg[12] ;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire [1:0]\FSM_onehot_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_state_reg[2]_2 ;
  wire [3:0]\FSM_sequential_fsm_cs[0]_i_2 ;
  wire [3:0]\FSM_sequential_fsm_cs[2]_i_2__3 ;
  wire \FSM_sequential_fsm_cs_reg[0] ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[0]_2 ;
  wire \FSM_sequential_fsm_cs_reg[0]_3 ;
  wire \FSM_sequential_fsm_cs_reg[0]_4 ;
  wire \FSM_sequential_fsm_cs_reg[0]_5 ;
  wire \FSM_sequential_fsm_cs_reg[0]_6 ;
  wire \FSM_sequential_fsm_cs_reg[1] ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_2 ;
  wire \FSM_sequential_fsm_cs_reg[1]_3 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_3 ;
  wire \FSM_sequential_fsm_cs_reg[2]_4 ;
  wire \IP2Bus_Data[1]_i_14 ;
  wire \IP2Bus_Data[1]_i_14_0 ;
  wire [1:0]Q;
  wire [0:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire [0:0]adc00_status;
  wire [0:0]adc01_status;
  wire [0:0]adc02_status;
  wire [0:0]adc03_status;
  wire adc0_bg_cal_en_written;
  wire adc0_bgt_reset_i;
  wire adc0_cal_done;
  wire adc0_cal_start;
  wire [10:0]adc0_daddr_mon;
  wire [15:0]adc0_di_mon;
  wire [15:0]adc0_do_mon;
  wire adc0_done_i;
  wire adc0_done_i_0;
  wire adc0_done_i_reg;
  wire adc0_done_reg_0;
  wire adc0_dreq_mon;
  wire [10:0]adc0_drpaddr_const;
  wire [10:0]adc0_drpaddr_por;
  wire [10:5]adc0_drpaddr_status;
  wire [15:0]adc0_drpdi_const;
  wire [15:0]adc0_drpdi_por;
  wire adc0_drpen_const;
  wire adc0_drpen_por;
  wire adc0_drpen_status;
  wire adc0_drpen_tc;
  wire adc0_drprdy_const;
  wire adc0_drprdy_por;
  wire adc0_drprdy_status;
  wire adc0_drprdy_tc;
  wire adc0_drpwe_por;
  wire [3:0]adc0_end_stage_r;
  wire \adc0_end_stage_reg[1] ;
  wire [0:0]adc0_fifo_disable;
  wire [5:4]adc0_operation;
  wire adc0_pll_lock;
  wire adc0_por_gnt;
  wire adc0_powerup_state;
  wire adc0_reset_i;
  wire adc0_restart_i_reg_n_0;
  wire adc0_restart_pending;
  wire adc0_sm_reset_i;
  wire adc0_sm_reset_i_0;
  wire [3:0]adc0_start_stage_r;
  wire [3:0]adc0_status;
  wire adc0_status_gnt;
  wire adc0_status_req;
  wire adc0_tile_config_done;
  wire [10:0]adc1_daddr_mon;
  wire adc1_den_mon;
  wire [15:0]adc1_di_mon;
  wire [15:0]adc1_do_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_rdy;
  wire [10:10]adc1_drpaddr_por;
  wire [15:0]adc1_drpdi_por;
  wire adc1_drpen_por;
  wire adc1_drprdy_por;
  wire adc1_drprdy_tc;
  wire adc1_drpwe_por;
  wire adc1_dwe_mon;
  wire adc1_por_gnt;
  wire adc1_por_req;
  wire adc1_powerup_state;
  wire [0:0]adc1_powerup_state_INST_0;
  wire adc1_restart_i_reg_n_0;
  wire adc1_restart_pending;
  wire adc1_restart_pending_reg_0;
  wire [10:0]adc2_daddr_mon;
  wire adc2_den_mon;
  wire [15:0]adc2_di_mon;
  wire [15:0]adc2_do_mon;
  wire adc2_dreq_mon;
  wire adc2_drp_rdy;
  wire [10:10]adc2_drpaddr_por;
  wire [15:0]adc2_drpdi_por;
  wire [15:0]adc2_drpdi_tc;
  wire adc2_drpen_por;
  wire adc2_drprdy_por;
  wire adc2_drprdy_tc;
  wire adc2_drpwe_por;
  wire adc2_dwe_mon;
  wire adc2_por_gnt;
  wire adc2_por_req;
  wire adc2_powerup_state;
  wire [0:0]adc2_powerup_state_INST_0;
  wire adc2_restart_i_reg_n_0;
  wire adc2_restart_pending;
  wire adc2_restart_pending_reg_0;
  wire [10:0]adc3_daddr_mon;
  wire adc3_den_mon;
  wire [15:0]adc3_di_mon;
  wire [15:0]adc3_do_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_rdy;
  wire [10:10]adc3_drpaddr_por;
  wire [10:0]adc3_drpaddr_tc;
  wire [15:0]adc3_drpdi_por;
  wire [15:0]adc3_drpdi_tc;
  wire adc3_drpen_por;
  wire adc3_drprdy_por;
  wire adc3_drprdy_tc;
  wire adc3_drpwe_por;
  wire adc3_dwe_mon;
  wire adc3_por_gnt;
  wire adc3_por_req;
  wire adc3_powerup_state;
  wire [0:0]adc3_powerup_state_INST_0;
  wire adc3_restart_i_reg_n_0;
  wire adc3_restart_pending;
  wire adc3_restart_pending_reg_0;
  wire [1:0]adc3_status;
  wire adc_bgt_gnt;
  wire adc_bgt_req;
  wire [10:5]adc_drp_addr_bgt;
  wire adc_drp_den_bgt;
  wire [15:0]adc_drp_di_bgt;
  wire adc_drp_rdy_bgt;
  wire adc_drp_wen_bgt;
  wire bank10_read;
  wire bank10_write;
  wire bank12_write;
  wire bank14_write;
  wire bank16_write;
  wire bank2_read;
  wire bank2_write;
  wire [1:0]bank3_read;
  wire bgt_fsm_adc_n_0;
  wire bgt_fsm_adc_n_10;
  wire bgt_fsm_adc_n_2;
  wire bgt_fsm_adc_n_3;
  wire bgt_fsm_adc_n_4;
  wire bgt_fsm_adc_n_5;
  wire bgt_fsm_adc_n_6;
  wire bgt_fsm_adc_n_7;
  wire bgt_fsm_adc_n_8;
  wire bgt_fsm_adc_n_9;
  wire bgt_fsm_dac_n_0;
  wire bgt_fsm_dac_n_10;
  wire bgt_fsm_dac_n_11;
  wire bgt_fsm_dac_n_12;
  wire bgt_fsm_dac_n_13;
  wire bgt_fsm_dac_n_14;
  wire bgt_fsm_dac_n_15;
  wire bgt_fsm_dac_n_16;
  wire bgt_fsm_dac_n_2;
  wire bgt_fsm_dac_n_9;
  wire bgt_sm_done_adc;
  wire bgt_sm_done_dac;
  wire bgt_sm_start_adc;
  wire bgt_sm_start_dac;
  wire cleared_r_reg;
  wire clocks_ok_r_reg;
  wire clocks_ok_r_reg_0;
  wire const_config_drp_drdy_reg;
  wire const_gnt_adc0;
  wire [0:0]const_sm_state_adc0;
  wire constants_config_n_4;
  wire dac0_bgt_reset_i;
  wire [10:0]dac0_daddr_mon;
  wire [15:0]dac0_di_mon;
  wire [15:0]dac0_do_mon;
  wire dac0_drp_we;
  wire [10:2]dac0_drpaddr_por;
  wire [6:2]dac0_drpaddr_tc;
  wire [15:0]dac0_drpdi_por;
  wire dac0_drpen_por;
  wire dac0_drprdy_por;
  wire dac0_drprdy_tc;
  wire dac0_drpwe_por;
  wire [3:0]dac0_end_stage_r;
  wire [0:0]\dac0_end_stage_r_reg[0]_0 ;
  wire [3:0]\dac0_end_stage_r_reg[3]_0 ;
  wire dac0_por_gnt;
  wire dac0_por_req;
  wire dac0_powerup_state;
  wire [0:0]dac0_powerup_state_INST_0;
  wire dac0_restart_i_reg_n_0;
  wire dac0_restart_pending;
  wire [3:0]dac0_start_stage_r;
  wire [3:0]\dac0_start_stage_r_reg[3]_0 ;
  wire [2:0]dac0_status;
  wire [10:0]dac1_daddr_mon;
  wire dac1_den_mon;
  wire dac1_dgnt_mon;
  wire [15:0]dac1_di_mon;
  wire [15:0]dac1_do_mon;
  wire dac1_done_i;
  wire dac1_done_i_reg;
  wire dac1_drdy_mon;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire dac1_drp_we;
  wire [10:0]dac1_drpaddr_por;
  wire [10:5]dac1_drpaddr_status;
  wire [4:0]dac1_drpaddr_tc;
  wire [15:0]dac1_drpdi_por;
  wire [15:0]dac1_drpdi_tc;
  wire dac1_drpen_por;
  wire dac1_drpen_status;
  wire dac1_drpen_tc;
  wire dac1_drprdy_por;
  wire dac1_drprdy_status;
  wire dac1_drprdy_tc;
  wire dac1_drpwe_por;
  wire [3:0]dac1_end_stage_r;
  wire [0:0]\dac1_end_stage_r_reg[0]_0 ;
  wire [3:0]\dac1_end_stage_r_reg[3]_0 ;
  wire \dac1_end_stage_reg[1] ;
  wire \dac1_end_stage_reg[2] ;
  wire \dac1_end_stage_reg[3] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_por_gnt;
  wire dac1_por_req;
  wire dac1_powerup_state;
  wire [0:0]dac1_powerup_state_INST_0;
  wire dac1_restart_i_reg_n_0;
  wire dac1_restart_pending;
  wire dac1_sm_reset_i;
  wire [3:0]dac1_start_stage_r;
  wire [3:0]\dac1_start_stage_r_reg[3]_0 ;
  wire [3:0]dac1_status;
  wire dac1_status_gnt;
  wire dac1_status_req;
  wire dac1_tile_config_done;
  wire dac_bgt_gnt;
  wire dac_bgt_req;
  wire [10:5]dac_drp_addr_bgt;
  wire dac_drp_den_bgt;
  wire [15:0]dac_drp_di_bgt;
  wire dac_drp_rdy_bgt;
  wire dac_drp_wen_bgt;
  wire [4:3]data_stop_adc0;
  wire dest_out;
  wire done_reg;
  wire done_reg_0;
  wire done_reg_1;
  wire done_reg_2;
  wire done_reg_3;
  wire done_reg_4;
  wire done_reg_5;
  wire done_reg_6;
  wire [4:4]drp_RdAck;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire drp_RdAck_r_reg_3;
  wire drp_RdAck_r_reg_4;
  wire drp_arbiter_adc0_n_44;
  wire drp_arbiter_adc0_n_48;
  wire drp_arbiter_adc0_n_49;
  wire drp_arbiter_adc0_n_50;
  wire drp_arbiter_adc1_n_17;
  wire drp_arbiter_adc1_n_37;
  wire drp_arbiter_adc1_n_6;
  wire drp_arbiter_adc1_n_9;
  wire drp_arbiter_adc2_n_33;
  wire drp_arbiter_adc2_n_35;
  wire drp_arbiter_adc2_n_36;
  wire drp_arbiter_adc2_n_6;
  wire drp_arbiter_adc3_n_33;
  wire drp_arbiter_adc3_n_35;
  wire drp_arbiter_adc3_n_6;
  wire drp_arbiter_dac0_n_11;
  wire drp_arbiter_dac0_n_41;
  wire drp_arbiter_dac0_n_42;
  wire drp_arbiter_dac0_n_43;
  wire drp_arbiter_dac0_n_44;
  wire drp_arbiter_dac1_n_40;
  wire drp_arbiter_dac1_n_41;
  wire drp_req_adc0_reg;
  wire drp_wen;
  wire drp_wen_reg;
  wire drpwe_por_reg;
  wire dummy_read_den_reg;
  wire dummy_read_gnt_held_reg;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_held_reg_1;
  wire dummy_read_req;
  wire dummy_read_req_reg;
  wire dummy_read_req_reg_0;
  wire [0:0]fsm_cs;
  wire [2:1]fsm_cs_2;
  wire [0:0]fsm_cs_3;
  wire [30:0]instr_adc0__0;
  wire [32:4]instr_dac0;
  wire [31:0]instr_dac1;
  wire \mem_addr[1]_i_2_n_0 ;
  wire [6:3]mem_addr_adc0;
  wire [3:0]mem_addr_dac0;
  wire [5:2]mem_addr_dac1;
  wire [1:0]\mem_addr_reg[1] ;
  wire [2:0]\mem_addr_reg[2] ;
  wire \mem_addr_reg[2]_0 ;
  wire \mem_addr_reg[3] ;
  wire \mem_addr_reg[3]_0 ;
  wire \mem_addr_reg[5] ;
  wire \mem_addr_reg[6] ;
  wire [32:0]mem_data_adc0;
  wire \mem_data_adc0[0]_i_2_n_0 ;
  wire \mem_data_adc0[11]_i_1_n_0 ;
  wire \mem_data_adc0[12]_i_1_n_0 ;
  wire \mem_data_adc0[16]_i_2_n_0 ;
  wire \mem_data_adc0[17]_i_2_n_0 ;
  wire \mem_data_adc0[18]_i_2_n_0 ;
  wire \mem_data_adc0[19]_i_2_n_0 ;
  wire \mem_data_adc0[1]_i_2_n_0 ;
  wire \mem_data_adc0[20]_i_2_n_0 ;
  wire \mem_data_adc0[21]_i_1_n_0 ;
  wire \mem_data_adc0[22]_i_2_n_0 ;
  wire \mem_data_adc0[24]_i_2_n_0 ;
  wire \mem_data_adc0[25]_i_2_n_0 ;
  wire \mem_data_adc0[26]_i_2_n_0 ;
  wire \mem_data_adc0[27]_i_2_n_0 ;
  wire \mem_data_adc0[29]_i_2_n_0 ;
  wire \mem_data_adc0[2]_i_2_n_0 ;
  wire \mem_data_adc0[30]_i_2_n_0 ;
  wire \mem_data_adc0[31]_i_1_n_0 ;
  wire \mem_data_adc0[32]_i_1_n_0 ;
  wire \mem_data_adc0[3]_i_2_n_0 ;
  wire \mem_data_adc0[4]_i_2_n_0 ;
  wire \mem_data_adc0[5]_i_2_n_0 ;
  wire \mem_data_adc0[6]_i_2_n_0 ;
  wire \mem_data_adc0[7]_i_2_n_0 ;
  wire [30:4]mem_data_dac0;
  wire \mem_data_dac0[14]_i_1_n_0 ;
  wire \mem_data_dac0[17]_i_1_n_0 ;
  wire \mem_data_dac0[18]_i_1_n_0 ;
  wire \mem_data_dac0[24]_i_1_n_0 ;
  wire \mem_data_dac0[25]_i_1_n_0 ;
  wire \mem_data_dac0[29]_i_1_n_0 ;
  wire \mem_data_dac0[30]_i_1_n_0 ;
  wire \mem_data_dac0[6]_i_1_n_0 ;
  wire [0:0]\mem_data_dac0_reg[32]_0 ;
  wire [32:0]mem_data_dac1;
  wire \mem_data_dac1[13]_i_1_n_0 ;
  wire \mem_data_dac1[14]_i_1_n_0 ;
  wire \mem_data_dac1[15]_i_1_n_0 ;
  wire \mem_data_dac1[20]_i_1_n_0 ;
  wire \mem_data_dac1[22]_i_1_n_0 ;
  wire [3:1]mu_adc0;
  wire p_0_in;
  wire p_0_in1_in;
  wire [4:1]p_0_in__0;
  wire [2:1]p_1_in;
  wire [0:0]p_1_out;
  wire [0:0]p_1_out_4;
  wire [0:0]p_1_out_5;
  wire [7:0]p_48_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire p_8_in;
  wire p_9_in;
  wire pll_ok_r_reg;
  wire por_fsm_adc0_n_10;
  wire por_fsm_adc0_n_11;
  wire por_fsm_adc0_n_12;
  wire por_fsm_adc0_n_25;
  wire por_fsm_adc0_n_26;
  wire por_fsm_adc0_n_27;
  wire por_fsm_adc0_n_28;
  wire por_fsm_adc0_n_29;
  wire por_fsm_adc0_n_30;
  wire por_fsm_adc0_n_31;
  wire por_fsm_adc0_n_32;
  wire por_fsm_adc0_n_33;
  wire por_fsm_adc0_n_36;
  wire por_fsm_adc0_n_37;
  wire por_fsm_adc0_n_40;
  wire por_fsm_adc0_n_49;
  wire por_fsm_adc0_n_50;
  wire por_fsm_adc0_n_51;
  wire por_fsm_adc0_n_56;
  wire por_fsm_adc1_n_6;
  wire por_fsm_adc2_n_6;
  wire por_fsm_adc3_n_6;
  wire por_fsm_dac0_n_13;
  wire por_fsm_dac0_n_14;
  wire por_fsm_dac0_n_15;
  wire por_fsm_dac0_n_17;
  wire por_fsm_dac0_n_18;
  wire por_fsm_dac0_n_4;
  wire por_fsm_dac1_n_21;
  wire por_fsm_dac1_n_22;
  wire por_fsm_dac1_n_23;
  wire por_fsm_dac1_n_24;
  wire por_fsm_dac1_n_25;
  wire por_fsm_dac1_n_26;
  wire por_fsm_dac1_n_27;
  wire por_fsm_dac1_n_28;
  wire por_fsm_dac1_n_29;
  wire por_fsm_dac1_n_30;
  wire por_fsm_dac1_n_31;
  wire por_fsm_dac1_n_32;
  wire por_fsm_dac1_n_33;
  wire por_fsm_dac1_n_34;
  wire por_fsm_dac1_n_35;
  wire por_fsm_dac1_n_7;
  wire por_req_reg;
  wire por_sm_reset;
  wire [1:0]\por_timer_count_reg[7] ;
  wire [1:0]\por_timer_count_reg[7]_0 ;
  wire [1:0]\por_timer_count_reg[7]_1 ;
  wire [1:0]\por_timer_start_val_reg[11] ;
  wire [15:0]\por_timer_start_val_reg[20] ;
  wire [0:0]\por_timer_start_val_reg[2] ;
  wire [0:0]\por_timer_start_val_reg[7] ;
  wire power_ok_r_reg;
  wire power_ok_r_reg_0;
  wire powerup_state_r_reg;
  wire powerup_state_r_reg_0;
  wire reset_const_i;
  wire s_axi_aclk;
  wire [3:0]slice_enables_adc0;
  wire sm_reset_pulse0;
  wire sm_reset_pulse0_0;
  wire sm_reset_r;
  wire sm_reset_r_1;
  wire [1:0]status;
  wire [1:0]\status_reg[3] ;
  wire tc_enable_reg014_out;
  wire tc_enable_reg017_out;
  wire tc_enable_reg020_out;
  wire tc_enable_reg023_out;
  wire tc_enable_reg026_out;
  wire tc_enable_reg0__0;
  wire [3:0]\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 ;
  wire [3:0]\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 ;
  wire [3:0]\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 ;
  wire tc_enable_reg1;
  wire tc_enable_reg112_in;
  wire tc_enable_reg115_in;
  wire tc_enable_reg118_in;
  wire tc_enable_reg121_in;
  wire tc_enable_reg124_in;
  wire [3:0]\tc_enable_reg[1]_0 ;
  wire [3:0]\tc_enable_reg[2]_0 ;
  wire [3:0]\tc_enable_reg[3]_0 ;
  wire \tc_enable_reg_n_0_[0] ;
  wire \tc_enable_reg_n_0_[1] ;
  wire \tc_enable_reg_n_0_[2] ;
  wire \tc_enable_reg_n_0_[3] ;
  wire \tc_enable_reg_n_0_[5] ;
  wire tc_gnt_adc1;
  wire tc_gnt_adc2;
  wire tc_gnt_adc3;
  wire tc_gnt_dac1;
  wire tc_req_adc0;
  wire tc_req_adc1;
  wire tc_req_adc2;
  wire tc_req_adc3;
  wire tc_req_dac0;
  wire tc_req_dac1;
  wire tile_config_done;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_i_0;
  wire tile_config_drp_arb_gnt_i_1;
  wire tile_config_n_10;
  wire tile_config_n_100;
  wire tile_config_n_101;
  wire tile_config_n_102;
  wire tile_config_n_103;
  wire tile_config_n_104;
  wire tile_config_n_105;
  wire tile_config_n_106;
  wire tile_config_n_107;
  wire tile_config_n_108;
  wire tile_config_n_109;
  wire tile_config_n_11;
  wire tile_config_n_110;
  wire tile_config_n_111;
  wire tile_config_n_112;
  wire tile_config_n_113;
  wire tile_config_n_114;
  wire tile_config_n_115;
  wire tile_config_n_116;
  wire tile_config_n_117;
  wire tile_config_n_118;
  wire tile_config_n_119;
  wire tile_config_n_12;
  wire tile_config_n_120;
  wire tile_config_n_121;
  wire tile_config_n_122;
  wire tile_config_n_123;
  wire tile_config_n_124;
  wire tile_config_n_128;
  wire tile_config_n_129;
  wire tile_config_n_13;
  wire tile_config_n_14;
  wire tile_config_n_15;
  wire tile_config_n_16;
  wire tile_config_n_17;
  wire tile_config_n_18;
  wire tile_config_n_19;
  wire tile_config_n_190;
  wire tile_config_n_191;
  wire tile_config_n_192;
  wire tile_config_n_193;
  wire tile_config_n_194;
  wire tile_config_n_195;
  wire tile_config_n_20;
  wire tile_config_n_21;
  wire tile_config_n_22;
  wire tile_config_n_23;
  wire tile_config_n_24;
  wire tile_config_n_25;
  wire tile_config_n_26;
  wire tile_config_n_27;
  wire tile_config_n_28;
  wire tile_config_n_29;
  wire tile_config_n_30;
  wire tile_config_n_31;
  wire tile_config_n_32;
  wire tile_config_n_33;
  wire tile_config_n_34;
  wire tile_config_n_40;
  wire tile_config_n_42;
  wire tile_config_n_48;
  wire tile_config_n_53;
  wire tile_config_n_54;
  wire tile_config_n_55;
  wire tile_config_n_56;
  wire tile_config_n_57;
  wire tile_config_n_58;
  wire tile_config_n_59;
  wire tile_config_n_60;
  wire tile_config_n_61;
  wire tile_config_n_62;
  wire tile_config_n_63;
  wire tile_config_n_64;
  wire tile_config_n_65;
  wire tile_config_n_66;
  wire tile_config_n_67;
  wire tile_config_n_68;
  wire tile_config_n_69;
  wire tile_config_n_7;
  wire tile_config_n_70;
  wire tile_config_n_71;
  wire tile_config_n_72;
  wire tile_config_n_73;
  wire tile_config_n_74;
  wire tile_config_n_75;
  wire tile_config_n_76;
  wire tile_config_n_77;
  wire tile_config_n_78;
  wire tile_config_n_79;
  wire tile_config_n_80;
  wire tile_config_n_81;
  wire tile_config_n_82;
  wire tile_config_n_83;
  wire tile_config_n_84;
  wire tile_config_n_85;
  wire tile_config_n_86;
  wire tile_config_n_87;
  wire tile_config_n_88;
  wire tile_config_n_89;
  wire tile_config_n_9;
  wire tile_config_n_90;
  wire tile_config_n_91;
  wire tile_config_n_92;
  wire tile_config_n_93;
  wire tile_config_n_96;
  wire tile_config_n_97;
  wire tile_config_n_98;
  wire tile_config_n_99;
  wire [0:0]tile_index;
  wire [0:0]trim_code_adc;
  wire [5:0]trim_code_dac;
  wire user_drp_drdy_reg;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire user_drp_drdy_reg_2;
  wire [10:0]vout12_n;
  wire [15:0]vout12_n_0;

  LUT5 #(
    .INIT(32'hFF7F0000)) 
    \/i_ 
       (.I0(adc0_end_stage_r[3]),
        .I1(adc0_end_stage_r[2]),
        .I2(adc0_end_stage_r[1]),
        .I3(adc0_bg_cal_en_written),
        .I4(adc0_done_i_0),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    adc0_done_i_i_1
       (.I0(p_48_in[2]),
        .I1(p_48_in[1]),
        .I2(p_48_in[3]),
        .I3(adc0_done_i_reg),
        .I4(adc0_fifo_disable),
        .I5(adc0_done_reg_0),
        .O(adc0_done_i));
  FDRE adc0_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\/i__n_0 ),
        .Q(adc0_done_reg_0),
        .R(1'b0));
  FDSE \adc0_end_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_48_in[0]),
        .Q(adc0_end_stage_r[0]),
        .S(p_0_in1_in));
  FDSE \adc0_end_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_48_in[1]),
        .Q(adc0_end_stage_r[1]),
        .S(p_0_in1_in));
  FDSE \adc0_end_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_48_in[2]),
        .Q(adc0_end_stage_r[2]),
        .S(p_0_in1_in));
  FDSE \adc0_end_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_48_in[3]),
        .Q(adc0_end_stage_r[3]),
        .S(p_0_in1_in));
  LUT2 #(
    .INIT(4'h8)) 
    adc0_powerup_state_INST_0
       (.I0(adc0_done_reg_0),
        .I1(STATUS_COMMON),
        .O(adc0_powerup_state));
  FDRE adc0_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_195),
        .Q(adc0_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc0_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_82),
        .Q(adc0_restart_pending),
        .R(por_sm_reset));
  FDRE \adc0_start_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_48_in[4]),
        .Q(adc0_start_stage_r[0]),
        .R(p_0_in1_in));
  FDRE \adc0_start_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_48_in[5]),
        .Q(adc0_start_stage_r[1]),
        .R(p_0_in1_in));
  FDRE \adc0_start_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_48_in[6]),
        .Q(adc0_start_stage_r[2]),
        .R(p_0_in1_in));
  FDRE \adc0_start_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_48_in[7]),
        .Q(adc0_start_stage_r[3]),
        .R(p_0_in1_in));
  FDRE adc1_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_194),
        .Q(adc1_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc1_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_83),
        .Q(adc1_restart_pending),
        .R(por_sm_reset));
  FDRE adc2_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_193),
        .Q(adc2_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc2_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_84),
        .Q(adc2_restart_pending),
        .R(por_sm_reset));
  FDRE adc3_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_192),
        .Q(adc3_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc3_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_85),
        .Q(adc3_restart_pending),
        .R(por_sm_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_bgt_fsm bgt_fsm_adc
       (.Q(p_1_in),
        .adc0_bgt_reset_i(adc0_bgt_reset_i),
        .adc0_do_mon({adc0_do_mon[15:9],adc0_do_mon[0]}),
        .adc0_reset_i(adc0_reset_i),
        .adc0_sm_reset_i_0(adc0_sm_reset_i_0),
        .adc_bgt_gnt(adc_bgt_gnt),
        .adc_bgt_req(adc_bgt_req),
        .adc_drp_rdy_bgt(adc_drp_rdy_bgt),
        .bgt_sm_done_adc(bgt_sm_done_adc),
        .bgt_sm_start_adc(bgt_sm_start_adc),
        .dest_out(dest_out),
        .drp_addr({adc_drp_addr_bgt[10],adc_drp_addr_bgt[6:5]}),
        .drp_den(adc_drp_den_bgt),
        .drp_di(adc_drp_di_bgt),
        .drp_wen(adc_drp_wen_bgt),
        .\drpdi_por_reg[5] (por_fsm_adc0_n_25),
        .\drpdi_por_reg[5]_0 (por_fsm_adc0_n_40),
        .\drpdi_por_reg[5]_1 (por_fsm_adc0_n_51),
        .\drpdi_por_reg[5]_2 (por_fsm_adc0_n_56),
        .\drpdi_por_reg[9] (por_fsm_adc0_n_26),
        .mem_data_adc0({mem_data_adc0[32:31],mem_data_adc0[29],mem_data_adc0[19]}),
        .\mem_data_adc0_reg[19] (bgt_fsm_adc_n_0),
        .\mem_data_adc0_reg[19]_0 (bgt_fsm_adc_n_2),
        .\mem_data_adc0_reg[32] (bgt_fsm_adc_n_7),
        .\rdata_reg[10] (bgt_fsm_adc_n_8),
        .\rdata_reg[9] (bgt_fsm_adc_n_9),
        .s_axi_aclk(s_axi_aclk),
        .trim_code(trim_code_adc),
        .\trim_code_reg[0]_0 (bgt_fsm_adc_n_5),
        .\trim_code_reg[1]_0 (bgt_fsm_adc_n_10),
        .\trim_code_reg[2]_0 (bgt_fsm_adc_n_6),
        .\trim_code_reg[3]_0 (bgt_fsm_adc_n_4),
        .\trim_code_reg[5]_0 (bgt_fsm_adc_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_bgt_fsm_22 bgt_fsm_dac
       (.Q({mem_data_dac1[19],mem_data_dac1[17:16],mem_data_dac1[10],mem_data_dac1[7],mem_data_dac1[4:3],mem_data_dac1[1]}),
        .bgt_sm_done_dac(bgt_sm_done_dac),
        .bgt_sm_start_dac(bgt_sm_start_dac),
        .dac0_bgt_reset_i(dac0_bgt_reset_i),
        .dac0_do_mon({dac0_do_mon[15:9],dac0_do_mon[0]}),
        .dac0_por_req(dac0_por_req),
        .dac_bgt_gnt(dac_bgt_gnt),
        .dac_bgt_req(dac_bgt_req),
        .dac_drp_rdy_bgt(dac_drp_rdy_bgt),
        .drp_addr({dac_drp_addr_bgt[10],dac_drp_addr_bgt[6:5]}),
        .drp_den(dac_drp_den_bgt),
        .drp_di(dac_drp_di_bgt),
        .drp_req_reg_0(bgt_fsm_dac_n_0),
        .drp_wen(dac_drp_wen_bgt),
        .\drpdi_por[10]_i_4_0 ({por_fsm_dac1_n_28,por_fsm_dac1_n_29,por_fsm_dac1_n_30,por_fsm_dac1_n_31,por_fsm_dac1_n_32,por_fsm_dac1_n_33}),
        .\drpdi_por[5]_i_2__0 (por_fsm_dac1_n_26),
        .\drpdi_por_reg[4] (por_fsm_dac1_n_27),
        .\drpdi_por_reg[9] (por_fsm_dac1_n_23),
        .\drpdi_por_reg[9]_0 (por_fsm_dac1_n_25),
        .\drpdi_por_reg[9]_1 (por_fsm_dac1_n_35),
        .\drpdi_por_reg[9]_2 (por_fsm_dac1_n_24),
        .\mem_data_dac1_reg[10] (bgt_fsm_dac_n_9),
        .\mem_data_dac1_reg[17] (bgt_fsm_dac_n_14),
        .\rdata_reg[7] (bgt_fsm_dac_n_10),
        .s_axi_aclk(s_axi_aclk),
        .\timer_125ns_count_reg[0]_0 (por_fsm_dac0_n_4),
        .\timer_125ns_count_reg[0]_1 (power_ok_r_reg_0),
        .\timer_125ns_count_reg[0]_2 (p_0_in1_in),
        .\timer_125ns_count_reg[0]_3 (dac0_restart_i_reg_n_0),
        .trim_code(trim_code_dac),
        .\trim_code_reg[0]_0 (bgt_fsm_dac_n_2),
        .\trim_code_reg[0]_1 (bgt_fsm_dac_n_13),
        .\trim_code_reg[0]_2 (bgt_fsm_dac_n_16),
        .\trim_code_reg[1]_0 (bgt_fsm_dac_n_15),
        .\trim_code_reg[2]_0 (bgt_fsm_dac_n_12),
        .\trim_code_reg[3]_0 (bgt_fsm_dac_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_constants_config constants_config
       (.D(slice_enables_adc0),
        .\FSM_sequential_fsm_cs_reg[1] (por_fsm_adc0_n_12),
        .Q(const_sm_state_adc0),
        .adc0_cal_done(adc0_cal_done),
        .adc0_cal_start(adc0_cal_start),
        .adc0_done_reg_0(adc2_restart_i_reg_n_0),
        .adc0_done_reg_1(adc1_restart_i_reg_n_0),
        .adc0_done_reg_2(adc3_restart_i_reg_n_0),
        .adc0_done_reg_3(p_0_in1_in),
        .adc0_dreq_mon(adc0_dreq_mon),
        .\adc0_drpaddr_reg[10]_0 ({adc0_drpaddr_const[10:8],adc0_drpaddr_const[6:0]}),
        .\adc0_drpdi[10]_i_4_0 (\por_timer_start_val_reg[11] [0]),
        .\adc0_drpdi_reg[15]_0 ({adc0_drpdi_const[15],adc0_drpdi_const[13:0]}),
        .adc0_drpen_const(adc0_drpen_const),
        .adc0_drprdy_const(adc0_drprdy_const),
        .adc0_reset_i(adc0_reset_i),
        .adc0_sm_reset_i_0(adc0_sm_reset_i_0),
        .adc_bgt_req(adc_bgt_req),
        .const_gnt_adc0(const_gnt_adc0),
        .\data_index_adc0_reg[5]_0 (adc0_operation),
        .\data_stop_adc0_reg[4]_0 ({data_stop_adc0,por_fsm_adc0_n_36,por_fsm_adc0_n_37}),
        .drp_req_adc0(tc_req_adc0),
        .drp_req_adc0_reg_0(drp_req_adc0_reg),
        .drp_req_adc0_reg_1(constants_config_n_4),
        .\mu_adc0_reg[3]_0 (mu_adc0),
        .reset_const_i(reset_const_i),
        .s_axi_aclk(s_axi_aclk));
  FDSE \dac0_end_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_end_stage_r_reg[3]_0 [0]),
        .Q(dac0_end_stage_r[0]),
        .S(p_0_in1_in));
  FDSE \dac0_end_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_end_stage_r_reg[3]_0 [1]),
        .Q(dac0_end_stage_r[1]),
        .S(p_0_in1_in));
  FDSE \dac0_end_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_end_stage_r_reg[3]_0 [2]),
        .Q(dac0_end_stage_r[2]),
        .S(p_0_in1_in));
  FDSE \dac0_end_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_end_stage_r_reg[3]_0 [3]),
        .Q(dac0_end_stage_r[3]),
        .S(p_0_in1_in));
  FDRE dac0_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_191),
        .Q(dac0_restart_i_reg_n_0),
        .R(1'b0));
  FDRE dac0_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_86),
        .Q(dac0_restart_pending),
        .R(por_sm_reset));
  FDRE \dac0_start_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_start_stage_r_reg[3]_0 [0]),
        .Q(dac0_start_stage_r[0]),
        .R(p_0_in1_in));
  FDRE \dac0_start_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_start_stage_r_reg[3]_0 [1]),
        .Q(dac0_start_stage_r[1]),
        .R(p_0_in1_in));
  FDRE \dac0_start_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_start_stage_r_reg[3]_0 [2]),
        .Q(dac0_start_stage_r[2]),
        .R(p_0_in1_in));
  FDRE \dac0_start_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_start_stage_r_reg[3]_0 [3]),
        .Q(dac0_start_stage_r[3]),
        .R(p_0_in1_in));
  FDSE \dac1_end_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_end_stage_r_reg[3]_0 [0]),
        .Q(dac1_end_stage_r[0]),
        .S(p_0_in1_in));
  FDSE \dac1_end_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_end_stage_r_reg[3]_0 [1]),
        .Q(dac1_end_stage_r[1]),
        .S(p_0_in1_in));
  FDSE \dac1_end_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_end_stage_r_reg[3]_0 [2]),
        .Q(dac1_end_stage_r[2]),
        .S(p_0_in1_in));
  FDSE \dac1_end_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_end_stage_r_reg[3]_0 [3]),
        .Q(dac1_end_stage_r[3]),
        .S(p_0_in1_in));
  FDRE dac1_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_190),
        .Q(dac1_restart_i_reg_n_0),
        .R(1'b0));
  FDRE dac1_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_87),
        .Q(dac1_restart_pending),
        .R(por_sm_reset));
  FDRE \dac1_start_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_start_stage_r_reg[3]_0 [0]),
        .Q(dac1_start_stage_r[0]),
        .R(p_0_in1_in));
  FDRE \dac1_start_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_start_stage_r_reg[3]_0 [1]),
        .Q(dac1_start_stage_r[1]),
        .R(p_0_in1_in));
  FDRE \dac1_start_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_start_stage_r_reg[3]_0 [2]),
        .Q(dac1_start_stage_r[2]),
        .R(p_0_in1_in));
  FDRE \dac1_start_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_start_stage_r_reg[3]_0 [3]),
        .Q(dac1_start_stage_r[3]),
        .R(p_0_in1_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_arbiter_adc drp_arbiter_adc0
       (.E(drp_arbiter_adc0_n_49),
        .\FSM_onehot_state_reg[2] (\FSM_sequential_fsm_cs[0]_i_2 [1:0]),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0] ),
        .\FSM_sequential_fsm_cs_reg[0]_1 (\FSM_sequential_fsm_cs_reg[0]_0 ),
        .\FSM_sequential_fsm_cs_reg[0]_2 (drp_req_adc0_reg),
        .\FSM_sequential_fsm_cs_reg[0]_3 (\FSM_sequential_fsm_cs_reg[0]_6 ),
        .\FSM_sequential_fsm_cs_reg[0]_4 (por_fsm_adc0_n_11),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (constants_config_n_4),
        .\FSM_sequential_fsm_cs_reg[1]_2 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_0 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (por_fsm_adc0_n_10),
        .\FSM_sequential_tc_sm_state[2]_i_4 (\tc_enable_reg_n_0_[0] ),
        .\FSM_sequential_tc_sm_state[2]_i_4_0 (\tc_enable_reg_n_0_[2] ),
        .\FSM_sequential_tc_sm_state[2]_i_4_1 (\tc_enable_reg_n_0_[1] ),
        .Q({Q,fsm_cs}),
        .access_type_reg(access_type_reg_0),
        .adc0_daddr_mon(adc0_daddr_mon),
        .\adc0_daddr_mon[10]_INST_0_0 ({adc0_drpaddr_por[10:8],adc0_drpaddr_por[6:0]}),
        .\adc0_daddr_mon[10]_INST_0_1 ({adc0_drpaddr_status[10],adc0_drpaddr_status[6:5]}),
        .adc0_di_mon(adc0_di_mon),
        .\adc0_di_mon[15]_INST_0_0 (adc0_drpdi_por),
        .adc0_drpen_const(adc0_drpen_const),
        .adc0_drpen_por(adc0_drpen_por),
        .adc0_drpen_status(adc0_drpen_status),
        .adc0_drpen_tc(adc0_drpen_tc),
        .adc0_drprdy_const(adc0_drprdy_const),
        .adc0_drprdy_por(adc0_drprdy_por),
        .adc0_drprdy_status(adc0_drprdy_status),
        .adc0_drprdy_tc(adc0_drprdy_tc),
        .adc0_drpwe_por(adc0_drpwe_por),
        .adc0_por_gnt(adc0_por_gnt),
        .adc0_reset_i(adc0_reset_i),
        .adc0_status_gnt(adc0_status_gnt),
        .adc0_status_req(adc0_status_req),
        .adc_bgt_gnt(adc_bgt_gnt),
        .adc_bgt_req(adc_bgt_req),
        .adc_drp_rdy_bgt(adc_drp_rdy_bgt),
        .bank10_write(bank10_write),
        .const_config_drp_drdy_reg_0(const_config_drp_drdy_reg),
        .const_gnt_adc0(const_gnt_adc0),
        .drp_RdAck(drp_RdAck),
        .drp_RdAck_r_reg(drp_RdAck_r_reg_0),
        .drp_addr({adc_drp_addr_bgt[10],adc_drp_addr_bgt[6:5]}),
        .drp_den(adc_drp_den_bgt),
        .drp_di(adc_drp_di_bgt),
        .drp_req_adc0(tc_req_adc0),
        .dummy_read_req(dummy_read_req),
        .\m00_axis_tdata[127] (tile_config_n_7),
        .\m00_axis_tdata[127]_0 (vout12_n),
        .\m00_axis_tdata[127]_1 (tile_config_n_9),
        .\m00_axis_tdata[127]_10 (tile_config_n_19),
        .\m00_axis_tdata[127]_11 (vout12_n_0),
        .\m00_axis_tdata[127]_12 (tile_config_n_20),
        .\m00_axis_tdata[127]_13 (tile_config_n_21),
        .\m00_axis_tdata[127]_14 (tile_config_n_22),
        .\m00_axis_tdata[127]_15 (tile_config_n_23),
        .\m00_axis_tdata[127]_16 (tile_config_n_24),
        .\m00_axis_tdata[127]_17 (tile_config_n_25),
        .\m00_axis_tdata[127]_18 (tile_config_n_26),
        .\m00_axis_tdata[127]_19 (tile_config_n_27),
        .\m00_axis_tdata[127]_2 (tile_config_n_10),
        .\m00_axis_tdata[127]_20 (tile_config_n_28),
        .\m00_axis_tdata[127]_21 (tile_config_n_29),
        .\m00_axis_tdata[127]_22 (tile_config_n_30),
        .\m00_axis_tdata[127]_23 (tile_config_n_31),
        .\m00_axis_tdata[127]_24 (tile_config_n_32),
        .\m00_axis_tdata[127]_25 (tile_config_n_33),
        .\m00_axis_tdata[127]_26 (tile_config_n_34),
        .\m00_axis_tdata[127]_3 (tile_config_n_11),
        .\m00_axis_tdata[127]_4 (tile_config_n_12),
        .\m00_axis_tdata[127]_5 (tile_config_n_13),
        .\m00_axis_tdata[127]_6 (tile_config_n_14),
        .\m00_axis_tdata[127]_7 (tile_config_n_15),
        .\m00_axis_tdata[127]_8 (tile_config_n_16),
        .\m00_axis_tdata[127]_9 (tile_config_n_17),
        .\mem_addr_reg[6] ({por_fsm_adc0_n_49,por_fsm_adc0_n_50}),
        .\pll_state_machine.status_req_reg (drp_arbiter_adc0_n_44),
        .por_drp_drdy_reg_0(drp_arbiter_adc0_n_50),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_adc1(tc_gnt_adc1),
        .tc_gnt_adc2(tc_gnt_adc2),
        .tile_config_drp_arb_gnt_reg_0(drp_arbiter_adc0_n_48),
        .user_drp_drdy_reg_0(user_drp_drdy_reg),
        .write_access_reg_0(tile_config_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_arbiter drp_arbiter_adc1
       (.D(p_1_out_5),
        .E(drp_arbiter_adc1_n_37),
        .\FSM_onehot_state_reg[1] (drp_arbiter_adc1_n_6),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2] ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_1 ),
        .\FSM_sequential_fsm_cs_reg[0]_1 (drp_arbiter_adc1_n_17),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_1 ),
        .Q(tile_index),
        .adc1_daddr_mon({adc1_daddr_mon[10:7],adc1_daddr_mon[5],adc1_daddr_mon[2],adc1_daddr_mon[0]}),
        .adc1_den_mon(adc1_den_mon),
        .adc1_di_mon(adc1_di_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_rdy(adc1_drp_rdy),
        .adc1_drpaddr_por(adc1_drpaddr_por),
        .adc1_drpen_por(adc1_drpen_por),
        .adc1_drprdy_por(adc1_drprdy_por),
        .adc1_drprdy_tc(adc1_drprdy_tc),
        .adc1_drpwe_por(adc1_drpwe_por),
        .adc1_dwe_mon(adc1_dwe_mon),
        .adc1_por_gnt(adc1_por_gnt),
        .adc1_por_req(adc1_por_req),
        .bank12_write(bank12_write),
        .drp_RdAck(drp_RdAck),
        .drp_RdAck_r_reg(drp_arbiter_dac0_n_11),
        .drp_RdAck_r_reg_0(drp_arbiter_adc2_n_35),
        .drp_RdAck_r_reg_1(drp_RdAck_r_reg_1),
        .\drp_addr_reg[0] (drp_arbiter_adc1_n_9),
        .drp_wen(drp_wen),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg),
        .dummy_read_req_reg_0(dummy_read_req_reg),
        .p_4_in(p_4_in),
        .por_drp_drdy_reg_0(p_0_in1_in),
        .por_drp_drdy_reg_1(adc1_restart_i_reg_n_0),
        .\rdata_reg[0] (por_fsm_adc1_n_6),
        .\rdata_reg[15] (tile_config_n_121),
        .\rdata_reg[15]_0 (tile_config_n_40),
        .\rdata_reg[15]_1 ({vout12_n[10:7],vout12_n[5],vout12_n[2:0]}),
        .\rdata_reg[15]_10 (tile_config_n_61),
        .\rdata_reg[15]_11 (tile_config_n_62),
        .\rdata_reg[15]_12 (tile_config_n_63),
        .\rdata_reg[15]_13 (tile_config_n_64),
        .\rdata_reg[15]_14 (tile_config_n_65),
        .\rdata_reg[15]_15 (tile_config_n_66),
        .\rdata_reg[15]_16 (tile_config_n_67),
        .\rdata_reg[15]_17 (tile_config_n_68),
        .\rdata_reg[15]_18 (tile_config_n_69),
        .\rdata_reg[15]_19 (tile_config_n_70),
        .\rdata_reg[15]_2 (tile_config_n_122),
        .\rdata_reg[15]_20 (tile_config_n_71),
        .\rdata_reg[15]_21 (tile_config_n_72),
        .\rdata_reg[15]_22 (tile_config_n_73),
        .\rdata_reg[15]_23 (tile_config_n_74),
        .\rdata_reg[15]_24 (tile_config_n_75),
        .\rdata_reg[15]_3 (tile_config_n_123),
        .\rdata_reg[15]_4 (tile_config_n_124),
        .\rdata_reg[15]_5 (tile_config_n_128),
        .\rdata_reg[15]_6 (tile_config_n_129),
        .\rdata_reg[15]_7 (vout12_n_0),
        .\rdata_reg[15]_8 (tile_config_n_60),
        .\rdata_reg[15]_9 (adc1_drpdi_por),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_adc1(tc_gnt_adc1),
        .tc_req_adc1(tc_req_adc1),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i),
        .user_drp_drdy_reg_0(user_drp_drdy_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_arbiter_23 drp_arbiter_adc2
       (.D(p_1_out_4),
        .E(drp_arbiter_adc2_n_36),
        .\FSM_onehot_state_reg[1] (drp_arbiter_adc2_n_6),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_0 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_2 ),
        .\FSM_sequential_fsm_cs_reg[0]_1 (drp_arbiter_adc2_n_33),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_2 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_2 ),
        .Q(adc2_drpdi_por),
        .adc2_daddr_mon({adc2_daddr_mon[10:7],adc2_daddr_mon[5],adc2_daddr_mon[2],adc2_daddr_mon[0]}),
        .adc2_den_mon(adc2_den_mon),
        .adc2_di_mon(adc2_di_mon),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc2_drpaddr_por(adc2_drpaddr_por),
        .adc2_drpdi_tc(adc2_drpdi_tc),
        .adc2_drpen_por(adc2_drpen_por),
        .adc2_drprdy_por(adc2_drprdy_por),
        .adc2_drprdy_tc(adc2_drprdy_tc),
        .adc2_drpwe_por(adc2_drpwe_por),
        .adc2_dwe_mon(adc2_dwe_mon),
        .adc2_por_gnt(adc2_por_gnt),
        .adc2_por_req(adc2_por_req),
        .adc3_drp_rdy(adc3_drp_rdy),
        .bank14_write(bank14_write),
        .drp_RdAck_r_reg(drp_RdAck_r_reg_2),
        .drp_RdAck_r_reg_0(\FSM_sequential_fsm_cs_reg[0]_3 ),
        .drp_RdAck_r_reg_1(drp_RdAck_r_reg_3),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg_0),
        .dummy_read_req_reg_0(dummy_read_req_reg),
        .dummy_read_req_reg_1(drp_arbiter_adc1_n_9),
        .p_5_in(p_5_in),
        .por_drp_drdy_reg_0(p_0_in1_in),
        .por_drp_drdy_reg_1(adc2_restart_i_reg_n_0),
        .\rdata_reg[0] (por_fsm_adc2_n_6),
        .\rdata_reg[15] (tile_config_n_76),
        .\rdata_reg[15]_0 ({vout12_n[10:7],vout12_n[5],vout12_n[2],vout12_n[0]}),
        .\rdata_reg[15]_1 (tile_config_n_77),
        .\rdata_reg[15]_2 (tile_config_n_78),
        .\rdata_reg[15]_3 (tile_config_n_79),
        .\rdata_reg[15]_4 (tile_config_n_80),
        .\rdata_reg[15]_5 (tile_config_n_81),
        .\rdata_reg[15]_6 (vout12_n_0),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_adc2(tc_gnt_adc2),
        .tc_req_adc2(tc_req_adc2),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i_0),
        .user_drp_drdy_reg_0(drp_arbiter_adc2_n_35),
        .write_access_reg_0(tile_config_n_42));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_arbiter_24 drp_arbiter_adc3
       (.D(p_1_out),
        .E(drp_arbiter_adc3_n_35),
        .\FSM_onehot_state_reg[1] (drp_arbiter_adc3_n_6),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_1 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_3 ),
        .\FSM_sequential_fsm_cs_reg[0]_1 (drp_arbiter_adc3_n_33),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_3 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_3 ),
        .Q(adc3_drpdi_por),
        .adc3_daddr_mon({adc3_daddr_mon[10:7],adc3_daddr_mon[5],adc3_daddr_mon[2],adc3_daddr_mon[0]}),
        .adc3_den_mon(adc3_den_mon),
        .adc3_di_mon(adc3_di_mon),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_drpaddr_por(adc3_drpaddr_por),
        .adc3_drpaddr_tc({adc3_drpaddr_tc[10:8],adc3_drpaddr_tc[5],adc3_drpaddr_tc[2],adc3_drpaddr_tc[0]}),
        .adc3_drpdi_tc(adc3_drpdi_tc),
        .adc3_drpen_por(adc3_drpen_por),
        .adc3_drprdy_por(adc3_drprdy_por),
        .adc3_drprdy_tc(adc3_drprdy_tc),
        .adc3_drpwe_por(adc3_drpwe_por),
        .adc3_dwe_mon(adc3_dwe_mon),
        .adc3_por_gnt(adc3_por_gnt),
        .adc3_por_req(adc3_por_req),
        .bank16_write(bank16_write),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg_1),
        .dummy_read_req_reg_0(dummy_read_req_reg),
        .dummy_read_req_reg_1(drp_arbiter_adc1_n_9),
        .p_6_in(p_6_in),
        .por_drp_drdy_reg_0(p_0_in1_in),
        .por_drp_drdy_reg_1(adc3_restart_i_reg_n_0),
        .\rdata_reg[0] (por_fsm_adc3_n_6),
        .\rdata_reg[15] ({vout12_n[10:7],vout12_n[5],vout12_n[2],vout12_n[0]}),
        .\rdata_reg[15]_0 (vout12_n_0),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_adc3(tc_gnt_adc3),
        .tc_req_adc3(tc_req_adc3),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i_1),
        .write_access_reg_0(tile_config_n_48));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_arbiter_25 drp_arbiter_dac0
       (.D(D),
        .E(drp_arbiter_dac0_n_44),
        .\FSM_onehot_state_reg[2] (\FSM_sequential_fsm_cs[2]_i_2__3 [1:0]),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_5 ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (bgt_fsm_dac_n_0),
        .\FSM_sequential_fsm_cs_reg[2]_0 (drp_arbiter_dac0_n_41),
        .\FSM_sequential_fsm_cs_reg[2]_1 (drp_arbiter_dac0_n_42),
        .\FSM_sequential_fsm_cs_reg[2]_2 (\FSM_sequential_fsm_cs_reg[2]_4 ),
        .\FSM_sequential_fsm_cs_reg[2]_3 (por_fsm_dac0_n_17),
        .\FSM_sequential_tc_sm_state[2]_i_4 (\tc_enable_reg_n_0_[5] ),
        .Q(fsm_cs_2),
        .access_type_reg(access_type_reg),
        .bank2_write(bank2_write),
        .dac0_daddr_mon(dac0_daddr_mon),
        .dac0_den_mon_INST_0_0(tile_config_n_97),
        .dac0_di_mon(dac0_di_mon),
        .dac0_drp_we(dac0_drp_we),
        .dac0_drpaddr_tc({dac0_drpaddr_tc[6],dac0_drpaddr_tc[4],dac0_drpaddr_tc[2]}),
        .dac0_drpen_por(dac0_drpen_por),
        .dac0_drprdy_por(dac0_drprdy_por),
        .dac0_drprdy_tc(dac0_drprdy_tc),
        .dac0_por_gnt(dac0_por_gnt),
        .dac0_por_req(dac0_por_req),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac_bgt_gnt(dac_bgt_gnt),
        .dac_bgt_req(dac_bgt_req),
        .dac_drp_rdy_bgt(dac_drp_rdy_bgt),
        .drp_RdAck_r_reg(drp_RdAck_r_reg),
        .drp_RdAck_r_reg_0(\FSM_sequential_fsm_cs_reg[0]_4 ),
        .drp_RdAck_r_reg_1(drp_RdAck_r_reg_4),
        .drp_addr({dac_drp_addr_bgt[10],dac_drp_addr_bgt[6:5]}),
        .drp_den(dac_drp_den_bgt),
        .drp_di(dac_drp_di_bgt),
        .\drp_drdy_r_reg[0]_0 (tile_config_n_96),
        .drp_wen(dac_drp_wen_bgt),
        .drp_wen_reg(drp_wen_reg),
        .dummy_read_den_reg_0(dummy_read_den_reg),
        .dummy_read_req_reg_0(drp_arbiter_adc1_n_9),
        .p_0_in(p_0_in),
        .p_8_in(p_8_in),
        .\rdata_reg[0] (por_fsm_dac0_n_18),
        .\rdata_reg[15] (tile_config_n_98),
        .\rdata_reg[15]_0 ({dac0_drpaddr_por[10:8],dac0_drpaddr_por[3:2]}),
        .\rdata_reg[15]_1 (tile_config_n_99),
        .\rdata_reg[15]_10 (tile_config_n_106),
        .\rdata_reg[15]_11 (tile_config_n_107),
        .\rdata_reg[15]_12 (tile_config_n_108),
        .\rdata_reg[15]_13 (tile_config_n_109),
        .\rdata_reg[15]_14 (tile_config_n_110),
        .\rdata_reg[15]_15 (tile_config_n_111),
        .\rdata_reg[15]_16 (tile_config_n_112),
        .\rdata_reg[15]_17 (tile_config_n_113),
        .\rdata_reg[15]_18 (tile_config_n_114),
        .\rdata_reg[15]_19 (tile_config_n_115),
        .\rdata_reg[15]_2 (vout12_n[7:2]),
        .\rdata_reg[15]_20 (tile_config_n_116),
        .\rdata_reg[15]_21 (tile_config_n_117),
        .\rdata_reg[15]_22 (tile_config_n_118),
        .\rdata_reg[15]_23 (tile_config_n_119),
        .\rdata_reg[15]_24 (tile_config_n_120),
        .\rdata_reg[15]_3 (tile_config_n_100),
        .\rdata_reg[15]_4 (tile_config_n_101),
        .\rdata_reg[15]_5 (tile_config_n_102),
        .\rdata_reg[15]_6 (tile_config_n_103),
        .\rdata_reg[15]_7 (tile_config_n_104),
        .\rdata_reg[15]_8 (dac0_drpdi_por),
        .\rdata_reg[15]_9 (tile_config_n_105),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_dac1(tc_gnt_dac1),
        .tc_req_dac0(tc_req_dac0),
        .tile_config_drp_arb_gnt_reg_0(drp_arbiter_dac0_n_43),
        .user_drp_drdy_reg_0(user_drp_drdy_reg_0),
        .user_drp_drdy_reg_1(drp_arbiter_dac0_n_11),
        .user_drp_drdy_reg_2(dac0_restart_i_reg_n_0),
        .user_drp_drdy_reg_3(p_0_in1_in),
        .user_drp_drdy_reg_4(user_drp_drdy_reg_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_drp_arbiter_26 drp_arbiter_dac1
       (.E(drp_arbiter_dac1_n_40),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_2 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_4 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2] ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (por_fsm_dac1_n_7),
        .Q(fsm_cs_3),
        .dac1_daddr_mon(dac1_daddr_mon),
        .dac1_den_mon(dac1_den_mon),
        .dac1_dgnt_mon(dac1_dgnt_mon),
        .dac1_di_mon(dac1_di_mon),
        .dac1_drdy_mon(dac1_drdy_mon),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_drp_we(dac1_drp_we),
        .dac1_drpaddr_tc({dac1_drpaddr_tc[4:3],dac1_drpaddr_tc[0]}),
        .dac1_drpdi_tc(dac1_drpdi_tc),
        .dac1_drpen_por(dac1_drpen_por),
        .dac1_drpen_status(dac1_drpen_status),
        .dac1_drpen_tc(dac1_drpen_tc),
        .dac1_drprdy_por(dac1_drprdy_por),
        .dac1_drprdy_status(dac1_drprdy_status),
        .dac1_drprdy_tc(dac1_drprdy_tc),
        .dac1_drpwe_por(dac1_drpwe_por),
        .dac1_por_gnt(dac1_por_gnt),
        .dac1_por_req(dac1_por_req),
        .dac1_status_gnt(dac1_status_gnt),
        .dac1_status_req(dac1_status_req),
        .drpwe_por_reg(drpwe_por_reg),
        .dummy_read_req_reg_0(dummy_read_req_reg_0),
        .\mem_addr_reg[5] ({por_fsm_dac1_n_21,por_fsm_dac1_n_22}),
        .p_9_in(p_9_in),
        .por_drp_drdy_reg_0(drp_arbiter_dac1_n_41),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_dac1(tc_gnt_dac1),
        .tc_req_dac1(tc_req_dac1),
        .vout12_n(vout12_n),
        .vout12_n_0(tile_config_n_53),
        .vout12_n_1({dac1_drpaddr_por[10:8],dac1_drpaddr_por[6:0]}),
        .vout12_n_2(tile_config_n_54),
        .vout12_n_3(tile_config_n_55),
        .vout12_n_4(tile_config_n_56),
        .vout12_n_5(tile_config_n_57),
        .vout12_n_6(tile_config_n_58),
        .vout12_n_7(tile_config_n_59),
        .vout12_n_8(vout12_n_0),
        .vout12_n_9(dac1_drpdi_por));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[1]_i_2 
       (.I0(\mem_addr_reg[1] [1]),
        .I1(\mem_addr_reg[1] [0]),
        .O(\mem_addr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7776FFFF77760000)) 
    \mem_data_adc0[0]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[0]_i_2_n_0 ),
        .O(instr_adc0__0[0]));
  LUT6 #(
    .INIT(64'hD500A00000AA902D)) 
    \mem_data_adc0[0]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(\mem_addr_reg[2] [0]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[3]),
        .I4(\mem_addr_reg[2] [1]),
        .I5(\mem_addr_reg[2] [2]),
        .O(\mem_data_adc0[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808000000000004)) 
    \mem_data_adc0[11]_i_1 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(\mem_addr_reg[2] [0]),
        .I5(\mem_addr_reg[2] [2]),
        .O(\mem_data_adc0[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000002004)) 
    \mem_data_adc0[12]_i_1 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(\mem_addr_reg[2] [0]),
        .I5(\mem_addr_reg[2] [2]),
        .O(\mem_data_adc0[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0220FFFF02200000)) 
    \mem_data_adc0[16]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[16]_i_2_n_0 ),
        .O(instr_adc0__0[16]));
  LUT6 #(
    .INIT(64'h2004555801414004)) 
    \mem_data_adc0[16]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(\mem_addr_reg[2] [1]),
        .I5(\mem_addr_reg[2] [0]),
        .O(\mem_data_adc0[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0402FFFF04020000)) 
    \mem_data_adc0[17]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [1]),
        .I3(\mem_addr_reg[2] [0]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[17]_i_2_n_0 ),
        .O(instr_adc0__0[17]));
  LUT6 #(
    .INIT(64'h28A005A020001040)) 
    \mem_data_adc0[17]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[3]),
        .I4(\mem_addr_reg[2] [1]),
        .I5(\mem_addr_reg[2] [0]),
        .O(\mem_data_adc0[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5666FFFF56660000)) 
    \mem_data_adc0[18]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[18]_i_2_n_0 ),
        .O(instr_adc0__0[18]));
  LUT6 #(
    .INIT(64'h120C45421969008C)) 
    \mem_data_adc0[18]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(\mem_addr_reg[2] [1]),
        .I5(\mem_addr_reg[2] [0]),
        .O(\mem_data_adc0[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4406FFFF44060000)) 
    \mem_data_adc0[19]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [1]),
        .I3(\mem_addr_reg[2] [0]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[19]_i_2_n_0 ),
        .O(instr_adc0__0[19]));
  LUT6 #(
    .INIT(64'h0008000000120440)) 
    \mem_data_adc0[19]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(\mem_addr_reg[2] [0]),
        .I5(\mem_addr_reg[2] [1]),
        .O(\mem_data_adc0[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33B4FFFF33B40000)) 
    \mem_data_adc0[1]_i_1 
       (.I0(\mem_addr_reg[2] [1]),
        .I1(mem_addr_adc0[3]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[1]_i_2_n_0 ),
        .O(instr_adc0__0[1]));
  LUT6 #(
    .INIT(64'hF500880001228091)) 
    \mem_data_adc0[1]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(mem_addr_adc0[3]),
        .I4(\mem_addr_reg[2] [1]),
        .I5(\mem_addr_reg[2] [2]),
        .O(\mem_data_adc0[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0220FFFF02200000)) 
    \mem_data_adc0[20]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[20]_i_2_n_0 ),
        .O(instr_adc0__0[20]));
  LUT6 #(
    .INIT(64'h58580850908020A0)) 
    \mem_data_adc0[20]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [0]),
        .I4(\mem_addr_reg[2] [1]),
        .I5(\mem_addr_reg[2] [2]),
        .O(\mem_data_adc0[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h729C557A51E9102C)) 
    \mem_data_adc0[21]_i_1 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(\mem_addr_reg[2] [1]),
        .I5(\mem_addr_reg[2] [0]),
        .O(\mem_data_adc0[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0220FFFF02200000)) 
    \mem_data_adc0[22]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[22]_i_2_n_0 ),
        .O(instr_adc0__0[22]));
  LUT6 #(
    .INIT(64'h5C580810908020A0)) 
    \mem_data_adc0[22]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [0]),
        .I4(\mem_addr_reg[2] [1]),
        .I5(\mem_addr_reg[2] [2]),
        .O(\mem_data_adc0[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7444FFFF74440000)) 
    \mem_data_adc0[24]_i_1 
       (.I0(\mem_addr_reg[2] [0]),
        .I1(mem_addr_adc0[3]),
        .I2(\mem_addr_reg[2] [1]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[24]_i_2_n_0 ),
        .O(instr_adc0__0[24]));
  LUT6 #(
    .INIT(64'h58EE263D775B5DC4)) 
    \mem_data_adc0[24]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(\mem_addr_reg[2] [2]),
        .I3(mem_addr_adc0[3]),
        .I4(\mem_addr_reg[2] [0]),
        .I5(\mem_addr_reg[2] [1]),
        .O(\mem_data_adc0[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A90FFFF0A900000)) 
    \mem_data_adc0[25]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [1]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[25]_i_2_n_0 ),
        .O(instr_adc0__0[25]));
  LUT6 #(
    .INIT(64'h86010D65D5C4D244)) 
    \mem_data_adc0[25]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [0]),
        .I4(\mem_addr_reg[2] [2]),
        .I5(\mem_addr_reg[2] [1]),
        .O(\mem_data_adc0[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A90FFFF0A900000)) 
    \mem_data_adc0[26]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [1]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[26]_i_2_n_0 ),
        .O(instr_adc0__0[26]));
  LUT6 #(
    .INIT(64'h864CD5D20561CC44)) 
    \mem_data_adc0[26]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(\mem_addr_reg[2] [1]),
        .I5(\mem_addr_reg[2] [0]),
        .O(\mem_data_adc0[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h59FFFFFF59FF0000)) 
    \mem_data_adc0[27]_i_1 
       (.I0(\mem_addr_reg[2] [0]),
        .I1(\mem_addr_reg[2] [1]),
        .I2(\mem_addr_reg[2] [2]),
        .I3(mem_addr_adc0[3]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[27]_i_2_n_0 ),
        .O(instr_adc0__0[27]));
  LUT6 #(
    .INIT(64'h8184808B41158513)) 
    \mem_data_adc0[27]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [0]),
        .I4(\mem_addr_reg[2] [1]),
        .I5(\mem_addr_reg[2] [2]),
        .O(\mem_data_adc0[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD4C6FFFFD4C60000)) 
    \mem_data_adc0[28]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(mem_addr_adc0[6]),
        .I5(por_fsm_adc0_n_33),
        .O(instr_adc0__0[28]));
  LUT6 #(
    .INIT(64'h88A8FFFF88A80000)) 
    \mem_data_adc0[29]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [0]),
        .I2(\mem_addr_reg[2] [1]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[29]_i_2_n_0 ),
        .O(instr_adc0__0[29]));
  LUT6 #(
    .INIT(64'h0542075306574E55)) 
    \mem_data_adc0[29]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(\mem_addr_reg[2] [0]),
        .I5(\mem_addr_reg[2] [1]),
        .O(\mem_data_adc0[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5446FFFF54460000)) 
    \mem_data_adc0[2]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[2]_i_2_n_0 ),
        .O(instr_adc0__0[2]));
  LUT6 #(
    .INIT(64'h33000004000C000B)) 
    \mem_data_adc0[2]_i_2 
       (.I0(\mem_addr_reg[2] [0]),
        .I1(mem_addr_adc0[5]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[3]),
        .I4(\mem_addr_reg[2] [1]),
        .I5(\mem_addr_reg[2] [2]),
        .O(\mem_data_adc0[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \mem_data_adc0[30]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(mem_addr_adc0[6]),
        .I3(\mem_data_adc0[30]_i_2_n_0 ),
        .O(instr_adc0__0[30]));
  LUT6 #(
    .INIT(64'h276D257C25786D78)) 
    \mem_data_adc0[30]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(\mem_addr_reg[2] [0]),
        .I5(\mem_addr_reg[2] [1]),
        .O(\mem_data_adc0[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9C9C9CD4D4C4C4C4)) 
    \mem_data_adc0[31]_i_1 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(\mem_addr_reg[2] [0]),
        .I5(\mem_addr_reg[2] [2]),
        .O(\mem_data_adc0[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \mem_data_adc0[32]_i_1 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[3]),
        .I2(\mem_addr_reg[2] [1]),
        .I3(\mem_addr_reg[2] [0]),
        .I4(\mem_addr_reg[2] [2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5446FFFF54460000)) 
    \mem_data_adc0[3]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[3]_i_2_n_0 ),
        .O(instr_adc0__0[3]));
  LUT5 #(
    .INIT(32'h50000201)) 
    \mem_data_adc0[3]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(\mem_addr_reg[2] [2]),
        .O(\mem_data_adc0[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6406FFFF64060000)) 
    \mem_data_adc0[4]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [1]),
        .I3(\mem_addr_reg[2] [0]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[4]_i_2_n_0 ),
        .O(instr_adc0__0[4]));
  LUT6 #(
    .INIT(64'h5100501000800200)) 
    \mem_data_adc0[4]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(\mem_addr_reg[2] [0]),
        .I5(\mem_addr_reg[2] [1]),
        .O(\mem_data_adc0[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6056FFFF60560000)) 
    \mem_data_adc0[5]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[5]_i_2_n_0 ),
        .O(instr_adc0__0[5]));
  LUT6 #(
    .INIT(64'h8082A08005100008)) 
    \mem_data_adc0[5]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(\mem_addr_reg[2] [0]),
        .I2(\mem_addr_reg[2] [2]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(mem_addr_adc0[3]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4406FFFF44060000)) 
    \mem_data_adc0[6]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [1]),
        .I3(\mem_addr_reg[2] [0]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[6]_i_2_n_0 ),
        .O(instr_adc0__0[6]));
  LUT6 #(
    .INIT(64'h1100100040208020)) 
    \mem_data_adc0[6]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[3]),
        .I3(\mem_addr_reg[2] [2]),
        .I4(\mem_addr_reg[2] [0]),
        .I5(\mem_addr_reg[2] [1]),
        .O(\mem_data_adc0[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4056FFFF40560000)) 
    \mem_data_adc0[7]_i_1 
       (.I0(mem_addr_adc0[3]),
        .I1(\mem_addr_reg[2] [2]),
        .I2(\mem_addr_reg[2] [0]),
        .I3(\mem_addr_reg[2] [1]),
        .I4(mem_addr_adc0[6]),
        .I5(\mem_data_adc0[7]_i_2_n_0 ),
        .O(instr_adc0__0[7]));
  LUT6 #(
    .INIT(64'h8004044014000000)) 
    \mem_data_adc0[7]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[4]),
        .I2(\mem_addr_reg[2] [1]),
        .I3(\mem_addr_reg[2] [0]),
        .I4(\mem_addr_reg[2] [2]),
        .I5(mem_addr_adc0[3]),
        .O(\mem_data_adc0[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mem_data_adc0[8]_i_1 
       (.I0(\mem_addr_reg[2] [2]),
        .I1(\mem_addr_reg[2] [0]),
        .I2(\mem_addr_reg[2] [1]),
        .I3(mem_addr_adc0[3]),
        .I4(mem_addr_adc0[6]),
        .I5(por_fsm_adc0_n_29),
        .O(instr_adc0__0[8]));
  FDRE \mem_data_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[0]),
        .Q(mem_data_adc0[0]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_adc0_n_28),
        .Q(mem_data_adc0[10]),
        .R(mem_addr_adc0[6]));
  FDRE \mem_data_adc0_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0[11]_i_1_n_0 ),
        .Q(mem_data_adc0[11]),
        .R(mem_addr_adc0[6]));
  FDRE \mem_data_adc0_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0[12]_i_1_n_0 ),
        .Q(mem_data_adc0[12]),
        .R(mem_addr_adc0[6]));
  FDRE \mem_data_adc0_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_adc0_n_30),
        .Q(mem_data_adc0[13]),
        .R(mem_addr_adc0[6]));
  FDRE \mem_data_adc0_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_adc0_n_31),
        .Q(mem_data_adc0[14]),
        .R(mem_addr_adc0[6]));
  FDRE \mem_data_adc0_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_adc0_n_32),
        .Q(mem_data_adc0[15]),
        .R(mem_addr_adc0[6]));
  FDRE \mem_data_adc0_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[16]),
        .Q(mem_data_adc0[16]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[17]),
        .Q(mem_data_adc0[17]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[18]),
        .Q(mem_data_adc0[18]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[19]),
        .Q(mem_data_adc0[19]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[1]),
        .Q(mem_data_adc0[1]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[20]),
        .Q(mem_data_adc0[20]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0[21]_i_1_n_0 ),
        .Q(mem_data_adc0[21]),
        .R(mem_addr_adc0[6]));
  FDRE \mem_data_adc0_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[22]),
        .Q(mem_data_adc0[22]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[24]),
        .Q(mem_data_adc0[24]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[25]),
        .Q(mem_data_adc0[25]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[26]),
        .Q(mem_data_adc0[26]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[27]),
        .Q(mem_data_adc0[27]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[28]),
        .Q(mem_data_adc0[28]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[29]),
        .Q(mem_data_adc0[29]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[2]),
        .Q(mem_data_adc0[2]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[30]),
        .Q(mem_data_adc0[30]),
        .R(1'b0));
  FDSE \mem_data_adc0_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0[31]_i_1_n_0 ),
        .Q(mem_data_adc0[31]),
        .S(mem_addr_adc0[6]));
  FDSE \mem_data_adc0_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0[32]_i_1_n_0 ),
        .Q(mem_data_adc0[32]),
        .S(mem_addr_adc0[6]));
  FDRE \mem_data_adc0_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[3]),
        .Q(mem_data_adc0[3]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[4]),
        .Q(mem_data_adc0[4]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[5]),
        .Q(mem_data_adc0[5]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[6]),
        .Q(mem_data_adc0[6]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[7]),
        .Q(mem_data_adc0[7]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0__0[8]),
        .Q(mem_data_adc0[8]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_adc0_n_27),
        .Q(mem_data_adc0[9]),
        .R(mem_addr_adc0[6]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mem_data_dac0[14]_i_1 
       (.I0(mem_addr_dac0[2]),
        .I1(mem_addr_dac0[1]),
        .I2(mem_addr_dac0[0]),
        .O(\mem_data_dac0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_data_dac0[17]_i_1 
       (.I0(mem_addr_dac0[2]),
        .I1(mem_addr_dac0[0]),
        .I2(mem_addr_dac0[1]),
        .O(\mem_data_dac0[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h25)) 
    \mem_data_dac0[18]_i_1 
       (.I0(mem_addr_dac0[0]),
        .I1(mem_addr_dac0[2]),
        .I2(mem_addr_dac0[1]),
        .O(\mem_data_dac0[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hE5)) 
    \mem_data_dac0[24]_i_1 
       (.I0(mem_addr_dac0[0]),
        .I1(mem_addr_dac0[2]),
        .I2(mem_addr_dac0[1]),
        .O(\mem_data_dac0[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hA7)) 
    \mem_data_dac0[25]_i_1 
       (.I0(mem_addr_dac0[0]),
        .I1(mem_addr_dac0[2]),
        .I2(mem_addr_dac0[1]),
        .O(\mem_data_dac0[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h3367)) 
    \mem_data_dac0[27]_i_1 
       (.I0(mem_addr_dac0[3]),
        .I1(mem_addr_dac0[0]),
        .I2(mem_addr_dac0[2]),
        .I3(mem_addr_dac0[1]),
        .O(instr_dac0[27]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hAA01)) 
    \mem_data_dac0[28]_i_1 
       (.I0(mem_addr_dac0[3]),
        .I1(mem_addr_dac0[1]),
        .I2(mem_addr_dac0[2]),
        .I3(mem_addr_dac0[0]),
        .O(instr_dac0[28]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \mem_data_dac0[29]_i_1 
       (.I0(mem_addr_dac0[2]),
        .I1(mem_addr_dac0[1]),
        .I2(mem_addr_dac0[0]),
        .O(\mem_data_dac0[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_data_dac0[30]_i_1 
       (.I0(mem_addr_dac0[2]),
        .I1(mem_addr_dac0[0]),
        .I2(mem_addr_dac0[1]),
        .O(\mem_data_dac0[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_data_dac0[32]_i_1 
       (.I0(mem_addr_dac0[3]),
        .I1(mem_addr_dac0[0]),
        .O(instr_dac0[32]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h04AA)) 
    \mem_data_dac0[4]_i_1 
       (.I0(mem_addr_dac0[3]),
        .I1(mem_addr_dac0[2]),
        .I2(mem_addr_dac0[1]),
        .I3(mem_addr_dac0[0]),
        .O(instr_dac0[4]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mem_data_dac0[6]_i_1 
       (.I0(mem_addr_dac0[2]),
        .I1(mem_addr_dac0[1]),
        .I2(mem_addr_dac0[0]),
        .O(\mem_data_dac0[6]_i_1_n_0 ));
  FDRE \mem_data_dac0_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[14]_i_1_n_0 ),
        .Q(mem_data_dac0[14]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_dac0_n_14),
        .Q(mem_data_dac0[15]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[17]_i_1_n_0 ),
        .Q(mem_data_dac0[17]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[18]_i_1_n_0 ),
        .Q(mem_data_dac0[18]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[24]_i_1_n_0 ),
        .Q(mem_data_dac0[24]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[25]_i_1_n_0 ),
        .Q(mem_data_dac0[25]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_dac0_n_13),
        .Q(mem_data_dac0[26]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[27]),
        .Q(mem_data_dac0[27]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[28]),
        .Q(mem_data_dac0[28]),
        .R(1'b0));
  FDSE \mem_data_dac0_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[29]_i_1_n_0 ),
        .Q(mem_data_dac0[29]),
        .S(mem_addr_dac0[3]));
  FDSE \mem_data_dac0_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[30]_i_1_n_0 ),
        .Q(mem_data_dac0[30]),
        .S(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[32]),
        .Q(\mem_data_dac0_reg[32]_0 ),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[4]),
        .Q(mem_data_dac0[4]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_dac0_n_15),
        .Q(mem_data_dac0[5]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[6]_i_1_n_0 ),
        .Q(mem_data_dac0[6]),
        .R(mem_addr_dac0[3]));
  LUT6 #(
    .INIT(64'h2204620010008889)) 
    \mem_data_dac1[0]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[0]));
  LUT6 #(
    .INIT(64'h2000000020104000)) 
    \mem_data_dac1[10]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[2]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[10]));
  LUT6 #(
    .INIT(64'h2000000024000000)) 
    \mem_data_dac1[11]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(\mem_addr_reg[1] [1]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(mem_addr_dac1[2]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[11]));
  LUT6 #(
    .INIT(64'h0000022004000220)) 
    \mem_data_dac1[12]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(\mem_addr_reg[1] [1]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(mem_addr_dac1[2]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[12]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_data_dac1[13]_i_1 
       (.I0(mem_addr_dac1[3]),
        .I1(\mem_addr_reg[1] [1]),
        .I2(\mem_addr_reg[1] [0]),
        .I3(mem_addr_dac1[2]),
        .I4(mem_addr_dac1[4]),
        .O(\mem_data_dac1[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \mem_data_dac1[14]_i_1 
       (.I0(\mem_addr_reg[1] [1]),
        .I1(\mem_addr_reg[1] [0]),
        .I2(mem_addr_dac1[2]),
        .I3(mem_addr_dac1[3]),
        .I4(mem_addr_dac1[4]),
        .O(\mem_data_dac1[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h00220012)) 
    \mem_data_dac1[15]_i_1 
       (.I0(\mem_addr_reg[1] [0]),
        .I1(\mem_addr_reg[1] [1]),
        .I2(mem_addr_dac1[2]),
        .I3(mem_addr_dac1[3]),
        .I4(mem_addr_dac1[4]),
        .O(\mem_data_dac1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1032270140544114)) 
    \mem_data_dac1[16]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(mem_addr_dac1[2]),
        .O(instr_dac1[16]));
  LUT6 #(
    .INIT(64'h02028C0403138800)) 
    \mem_data_dac1[17]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(\mem_addr_reg[1] [0]),
        .I2(\mem_addr_reg[1] [1]),
        .I3(mem_addr_dac1[2]),
        .I4(mem_addr_dac1[3]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[17]));
  LUT6 #(
    .INIT(64'h3200452332728998)) 
    \mem_data_dac1[18]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(\mem_addr_reg[1] [0]),
        .O(instr_dac1[18]));
  LUT6 #(
    .INIT(64'h220000005010888C)) 
    \mem_data_dac1[19]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[19]));
  LUT6 #(
    .INIT(64'h2200620062040001)) 
    \mem_data_dac1[1]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h0004C800)) 
    \mem_data_dac1[20]_i_1 
       (.I0(\mem_addr_reg[1] [1]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(mem_addr_dac1[2]),
        .O(\mem_data_dac1[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h10104476678D239C)) 
    \mem_data_dac1[21]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(mem_addr_dac1[2]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[21]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h0006A000)) 
    \mem_data_dac1[22]_i_1 
       (.I0(mem_addr_dac1[3]),
        .I1(mem_addr_dac1[4]),
        .I2(\mem_addr_reg[1] [0]),
        .I3(\mem_addr_reg[1] [1]),
        .I4(mem_addr_dac1[2]),
        .O(\mem_data_dac1[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1500DDFB1076999C)) 
    \mem_data_dac1[24]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(\mem_addr_reg[1] [0]),
        .O(instr_dac1[24]));
  LUT6 #(
    .INIT(64'h3666FFFB7277BFBF)) 
    \mem_data_dac1[25]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(\mem_addr_reg[1] [0]),
        .O(instr_dac1[25]));
  LUT6 #(
    .INIT(64'h10101076DDFB99DC)) 
    \mem_data_dac1[26]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[26]));
  LUT6 #(
    .INIT(64'h67112701888D4041)) 
    \mem_data_dac1[27]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[27]));
  LUT5 #(
    .INIT(32'hA080A081)) 
    \mem_data_dac1[28]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[2]),
        .I2(\mem_addr_reg[1] [1]),
        .I3(mem_addr_dac1[3]),
        .I4(mem_addr_dac1[4]),
        .O(instr_dac1[28]));
  LUT6 #(
    .INIT(64'hD9DD989855105567)) 
    \mem_data_dac1[29]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(mem_addr_dac1[2]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[29]));
  LUT6 #(
    .INIT(64'h6240000062000001)) 
    \mem_data_dac1[2]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(\mem_addr_reg[1] [0]),
        .O(instr_dac1[2]));
  LUT6 #(
    .INIT(64'hAFEFAFAFAFAFFDF8)) 
    \mem_data_dac1[30]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(\mem_addr_reg[1] [0]),
        .I2(mem_addr_dac1[3]),
        .I3(mem_addr_dac1[4]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(mem_addr_dac1[2]),
        .O(instr_dac1[30]));
  LUT6 #(
    .INIT(64'hC3F083B0C3F0B380)) 
    \mem_data_dac1[31]_i_1 
       (.I0(\mem_addr_reg[1] [0]),
        .I1(mem_addr_dac1[5]),
        .I2(mem_addr_dac1[3]),
        .I3(mem_addr_dac1[4]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(mem_addr_dac1[2]),
        .O(instr_dac1[31]));
  LUT6 #(
    .INIT(64'h2200620000000001)) 
    \mem_data_dac1[3]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[3]));
  LUT6 #(
    .INIT(64'h5808001000040000)) 
    \mem_data_dac1[4]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[2]),
        .I2(mem_addr_dac1[3]),
        .I3(mem_addr_dac1[4]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(\mem_addr_reg[1] [0]),
        .O(instr_dac1[4]));
  LUT6 #(
    .INIT(64'h2200000040040000)) 
    \mem_data_dac1[5]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[5]));
  LUT6 #(
    .INIT(64'h2201000000400000)) 
    \mem_data_dac1[6]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(mem_addr_dac1[2]),
        .O(instr_dac1[6]));
  LUT6 #(
    .INIT(64'h3200111000400000)) 
    \mem_data_dac1[7]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[7]));
  LUT6 #(
    .INIT(64'h0000801001009000)) 
    \mem_data_dac1[8]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(\mem_addr_reg[1] [0]),
        .I2(\mem_addr_reg[1] [1]),
        .I3(mem_addr_dac1[2]),
        .I4(mem_addr_dac1[3]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[8]));
  LUT6 #(
    .INIT(64'h0000800100008400)) 
    \mem_data_dac1[9]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(\mem_addr_reg[1] [1]),
        .I2(\mem_addr_reg[1] [0]),
        .I3(mem_addr_dac1[2]),
        .I4(mem_addr_dac1[3]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[9]));
  FDRE \mem_data_dac1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[0]),
        .Q(mem_data_dac1[0]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[10]),
        .Q(mem_data_dac1[10]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[11]),
        .Q(mem_data_dac1[11]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[12]),
        .Q(mem_data_dac1[12]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac1[13]_i_1_n_0 ),
        .Q(mem_data_dac1[13]),
        .R(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac1[14]_i_1_n_0 ),
        .Q(mem_data_dac1[14]),
        .R(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac1[15]_i_1_n_0 ),
        .Q(mem_data_dac1[15]),
        .R(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[16]),
        .Q(mem_data_dac1[16]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[17]),
        .Q(mem_data_dac1[17]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[18]),
        .Q(mem_data_dac1[18]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[19]),
        .Q(mem_data_dac1[19]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[1]),
        .Q(mem_data_dac1[1]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac1[20]_i_1_n_0 ),
        .Q(mem_data_dac1[20]),
        .R(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[21]),
        .Q(mem_data_dac1[21]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac1[22]_i_1_n_0 ),
        .Q(mem_data_dac1[22]),
        .R(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[24]),
        .Q(mem_data_dac1[24]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[25]),
        .Q(mem_data_dac1[25]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[26]),
        .Q(mem_data_dac1[26]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[27]),
        .Q(mem_data_dac1[27]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[28]),
        .Q(mem_data_dac1[28]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[29]),
        .Q(mem_data_dac1[29]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[2]),
        .Q(mem_data_dac1[2]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[30]),
        .Q(mem_data_dac1[30]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[31]),
        .Q(mem_data_dac1[31]),
        .R(1'b0));
  FDSE \mem_data_dac1_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_dac1_n_34),
        .Q(mem_data_dac1[32]),
        .S(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[3]),
        .Q(mem_data_dac1[3]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[4]),
        .Q(mem_data_dac1[4]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[5]),
        .Q(mem_data_dac1[5]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[6]),
        .Q(mem_data_dac1[6]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[7]),
        .Q(mem_data_dac1[7]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[8]),
        .Q(mem_data_dac1[8]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[9]),
        .Q(mem_data_dac1[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm por_fsm_adc0
       (.D(slice_enables_adc0),
        .E(drp_arbiter_adc0_n_49),
        .\FSM_onehot_por_sm_state_reg[0]_0 (\tc_enable_reg_n_0_[0] ),
        .\FSM_onehot_por_sm_state_reg[11]_0 ({por_fsm_adc0_n_49,por_fsm_adc0_n_50}),
        .\FSM_sequential_fsm_cs[0]_i_2 (\FSM_sequential_fsm_cs[0]_i_2 [3:2]),
        .\FSM_sequential_fsm_cs[1]_i_2 (drp_req_adc0_reg),
        .\FSM_sequential_fsm_cs_reg[2] (drp_arbiter_adc0_n_44),
        .\IP2Bus_Data[1]_i_14 (\IP2Bus_Data[1]_i_14 ),
        .\IP2Bus_Data[1]_i_14_0 (\IP2Bus_Data[1]_i_14_0 ),
        .Q(Q[0]),
        .adc00_status(adc00_status),
        .adc01_status(adc01_status),
        .adc02_status(adc02_status),
        .adc03_status(adc03_status),
        .adc0_bg_cal_en_written(adc0_bg_cal_en_written),
        .adc0_bgt_reset_i(adc0_bgt_reset_i),
        .adc0_cal_done(adc0_cal_done),
        .adc0_cal_start(adc0_cal_start),
        .adc0_do_mon(adc0_do_mon),
        .adc0_done_i_0(adc0_done_i_0),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drpen_por(adc0_drpen_por),
        .adc0_drpen_status(adc0_drpen_status),
        .adc0_drprdy_por(adc0_drprdy_por),
        .adc0_drprdy_status(adc0_drprdy_status),
        .adc0_drpwe_por(adc0_drpwe_por),
        .\adc0_end_stage_reg[1] (\adc0_end_stage_reg[1] ),
        .adc0_pll_lock(adc0_pll_lock),
        .adc0_por_gnt(adc0_por_gnt),
        .adc0_reset_i(adc0_reset_i),
        .adc0_sm_reset_i(adc0_sm_reset_i),
        .adc0_sm_reset_i_0(adc0_sm_reset_i_0),
        .adc0_status(adc0_status),
        .adc0_status_gnt(adc0_status_gnt),
        .adc0_status_req(adc0_status_req),
        .adc0_tile_config_done(adc0_tile_config_done),
        .adc_bgt_req(adc_bgt_req),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bg_cal_en_written_reg_0(p_0_in1_in),
        .bg_cal_en_written_reg_1(adc0_restart_i_reg_n_0),
        .bg_cal_en_written_reg_2(adc0_start_stage_r),
        .bgt_sm_done_adc(bgt_sm_done_adc),
        .bgt_sm_start_adc(bgt_sm_start_adc),
        .clocks_ok_r_reg_0(clocks_ok_r_reg),
        .\const_operation_reg[4]_0 ({data_stop_adc0,por_fsm_adc0_n_36,por_fsm_adc0_n_37}),
        .\const_operation_reg[5]_0 (adc0_operation),
        .\const_operation_reg[9]_0 (mu_adc0),
        .dest_out(dest_out),
        .done_reg_0(adc0_end_stage_r),
        .drp_req_adc0(tc_req_adc0),
        .\drpaddr_por_reg[10]_0 ({adc0_drpaddr_por[10:8],adc0_drpaddr_por[6:0]}),
        .\drpdi_por_reg[10]_0 (bgt_fsm_adc_n_8),
        .\drpdi_por_reg[15]_0 (adc0_drpdi_por),
        .\drpdi_por_reg[1]_0 (bgt_fsm_adc_n_5),
        .\drpdi_por_reg[2]_0 (bgt_fsm_adc_n_2),
        .\drpdi_por_reg[3]_0 (bgt_fsm_adc_n_6),
        .\drpdi_por_reg[4]_0 (bgt_fsm_adc_n_4),
        .\drpdi_por_reg[5]_0 (bgt_fsm_adc_n_3),
        .\drpdi_por_reg[6]_0 (bgt_fsm_adc_n_10),
        .\drpdi_por_reg[7]_0 (bgt_fsm_adc_n_0),
        .\drpdi_por_reg[8]_0 (bgt_fsm_adc_n_7),
        .\drpdi_por_reg[9]_0 (bgt_fsm_adc_n_9),
        .dummy_read_req(dummy_read_req),
        .\mem_addr_reg[0]_0 (por_fsm_adc0_n_32),
        .\mem_addr_reg[1]_0 (por_fsm_adc0_n_27),
        .\mem_addr_reg[1]_1 (por_fsm_adc0_n_28),
        .\mem_addr_reg[1]_2 (por_fsm_adc0_n_30),
        .\mem_addr_reg[2]_0 (\mem_addr_reg[2]_0 ),
        .\mem_addr_reg[3]_0 (por_fsm_adc0_n_29),
        .\mem_addr_reg[3]_1 (\mem_addr_reg[3] ),
        .\mem_addr_reg[4]_0 (por_fsm_adc0_n_31),
        .\mem_addr_reg[4]_1 (por_fsm_adc0_n_33),
        .\mem_addr_reg[5]_0 (\mem_addr_reg[5] ),
        .\mem_addr_reg[6]_0 ({mem_addr_adc0,\mem_addr_reg[2] }),
        .\mem_addr_reg[6]_1 (\mem_addr_reg[6] ),
        .\mem_addr_reg[6]_2 (drp_arbiter_adc0_n_50),
        .mem_data_adc0({mem_data_adc0[32:24],mem_data_adc0[22:0]}),
        .\mem_data_adc0_reg[16] (por_fsm_adc0_n_51),
        .\mem_data_adc0_reg[19] (por_fsm_adc0_n_26),
        .\mem_data_adc0_reg[20] (por_fsm_adc0_n_25),
        .\mem_data_adc0_reg[31] (por_fsm_adc0_n_40),
        .\mem_data_adc0_reg[5] (por_fsm_adc0_n_56),
        .p_48_in(p_48_in[1]),
        .\pll_state_machine.drpaddr_status_reg[10]_0 ({adc0_drpaddr_status[10],adc0_drpaddr_status[6:5]}),
        .\pll_state_machine.status_req_reg_0 (por_fsm_adc0_n_12),
        .por_req_reg_0(por_req_reg),
        .por_req_reg_1(por_fsm_adc0_n_10),
        .por_req_reg_2(por_fsm_adc0_n_11),
        .\por_timer_start_val_reg[11]_0 (\por_timer_start_val_reg[11] ),
        .\por_timer_start_val_reg[15]_0 (\por_timer_start_val_reg[20] ),
        .powerup_state_r_reg_0(powerup_state_r_reg),
        .\rdata_reg[10]_0 (p_1_in),
        .s_axi_aclk(s_axi_aclk),
        .\slice_enables_adc0_reg[3] (const_sm_state_adc0),
        .sm_reset_pulse0(sm_reset_pulse0),
        .sm_reset_pulse_reg(adc0_done_reg_0),
        .sm_reset_r(sm_reset_r),
        .tile_config_done(tile_config_done),
        .trim_code(trim_code_adc),
        .wait_event_reg_0(adc0_done_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm_disabled por_fsm_adc1
       (.E(drp_arbiter_adc1_n_37),
        .\FSM_onehot_por_sm_state_reg[6]_0 (por_fsm_adc1_n_6),
        .Q(p_0_in1_in),
        .adc1_do_mon(adc1_do_mon),
        .adc1_drpaddr_por(adc1_drpaddr_por),
        .adc1_drpen_por(adc1_drpen_por),
        .adc1_drprdy_por(adc1_drprdy_por),
        .adc1_drpwe_por(adc1_drpwe_por),
        .adc1_por_gnt(adc1_por_gnt),
        .adc1_por_req(adc1_por_req),
        .adc1_powerup_state(adc1_powerup_state),
        .adc1_powerup_state_INST_0_0(adc1_powerup_state_INST_0),
        .\clock_en_count_reg[0]_0 (adc1_restart_i_reg_n_0),
        .done_reg_0(done_reg_1),
        .done_reg_1(done_reg_4),
        .\drpdi_por_reg[15]_0 (adc1_drpdi_por),
        .p_4_in(p_4_in),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7] ),
        .s_axi_aclk(s_axi_aclk),
        .status(status),
        .tile_config_done(tile_config_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm_disabled_27 por_fsm_adc2
       (.E(drp_arbiter_adc2_n_36),
        .\FSM_onehot_por_sm_state_reg[6]_0 (por_fsm_adc2_n_6),
        .Q(p_0_in1_in),
        .adc2_do_mon(adc2_do_mon),
        .adc2_drpaddr_por(adc2_drpaddr_por),
        .adc2_drpen_por(adc2_drpen_por),
        .adc2_drprdy_por(adc2_drprdy_por),
        .adc2_drpwe_por(adc2_drpwe_por),
        .adc2_por_gnt(adc2_por_gnt),
        .adc2_por_req(adc2_por_req),
        .adc2_powerup_state(adc2_powerup_state),
        .adc2_powerup_state_INST_0_0(adc2_powerup_state_INST_0),
        .\clock_en_count_reg[0]_0 (adc2_restart_i_reg_n_0),
        .done_reg_0(done_reg_2),
        .done_reg_1(done_reg_5),
        .\drpdi_por_reg[15]_0 (adc2_drpdi_por),
        .p_5_in(p_5_in),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7]_0 ),
        .s_axi_aclk(s_axi_aclk),
        .\status_reg[3]_0 (\status_reg[3] ),
        .tile_config_done(tile_config_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm_disabled_28 por_fsm_adc3
       (.E(drp_arbiter_adc3_n_35),
        .\FSM_onehot_por_sm_state_reg[6]_0 (por_fsm_adc3_n_6),
        .Q(p_0_in1_in),
        .adc3_do_mon(adc3_do_mon),
        .adc3_drpaddr_por(adc3_drpaddr_por),
        .adc3_drpen_por(adc3_drpen_por),
        .adc3_drprdy_por(adc3_drprdy_por),
        .adc3_drpwe_por(adc3_drpwe_por),
        .adc3_por_gnt(adc3_por_gnt),
        .adc3_por_req(adc3_por_req),
        .adc3_powerup_state(adc3_powerup_state),
        .adc3_powerup_state_INST_0_0(adc3_powerup_state_INST_0),
        .adc3_status(adc3_status),
        .\clock_en_count_reg[0]_0 (adc3_restart_i_reg_n_0),
        .done_reg_0(done_reg_3),
        .done_reg_1(done_reg_6),
        .\drpdi_por_reg[15]_0 (adc3_drpdi_por),
        .p_6_in(p_6_in),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7]_1 ),
        .s_axi_aclk(s_axi_aclk),
        .tile_config_done(tile_config_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm__parameterized0 por_fsm_dac0
       (.D(por_fsm_dac0_n_15),
        .E(drp_arbiter_dac0_n_44),
        .\FSM_onehot_por_sm_state_reg[12]_0 (\FSM_onehot_por_sm_state_reg[12] ),
        .\FSM_onehot_por_sm_state_reg[12]_1 (dac0_end_stage_r),
        .\FSM_onehot_por_sm_state_reg[1]_0 (dac0_start_stage_r),
        .\FSM_onehot_por_sm_state_reg[7]_0 (por_fsm_dac0_n_18),
        .\FSM_sequential_fsm_cs[2]_i_2__3 (\FSM_sequential_fsm_cs[2]_i_2__3 [3:2]),
        .Q(\mem_data_dac0_reg[32]_0 ),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .bgt_sm_done_dac(bgt_sm_done_dac),
        .bgt_sm_start_dac(bgt_sm_start_dac),
        .cleared_r_reg_0(cleared_r_reg),
        .clock_en_reg_0(dac0_restart_i_reg_n_0),
        .clock_en_reg_1(p_0_in1_in),
        .dac0_bgt_reset_i(dac0_bgt_reset_i),
        .dac0_do_mon(dac0_do_mon),
        .dac0_drpen_por(dac0_drpen_por),
        .dac0_drprdy_por(dac0_drprdy_por),
        .dac0_drpwe_por(dac0_drpwe_por),
        .dac0_por_gnt(dac0_por_gnt),
        .dac0_por_req(dac0_por_req),
        .dac0_powerup_state(dac0_powerup_state),
        .dac0_powerup_state_INST_0_0(dac0_powerup_state_INST_0),
        .dac0_status(dac0_status),
        .dac_bgt_req(dac_bgt_req),
        .done_reg_0(done_reg_0),
        .\drpaddr_por_reg[10]_0 ({dac0_drpaddr_por[10:8],dac0_drpaddr_por[3:2]}),
        .\drpdi_por_reg[15]_0 (dac0_drpdi_por),
        .interrupt_reg_0(por_fsm_dac0_n_4),
        .\mem_addr_reg[0]_0 (por_fsm_dac0_n_13),
        .\mem_addr_reg[1]_0 (por_fsm_dac0_n_14),
        .\mem_addr_reg[3]_0 (mem_addr_dac0),
        .mem_data_dac0({mem_data_dac0[30:24],mem_data_dac0[18:17],mem_data_dac0[15:14],mem_data_dac0[6:4]}),
        .p_0_in(p_0_in),
        .p_8_in(p_8_in),
        .por_req_reg_0(por_fsm_dac0_n_17),
        .\por_timer_start_val_reg[7]_0 (\por_timer_start_val_reg[7] ),
        .power_ok_r_reg_0(power_ok_r_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .tile_config_done(tile_config_done),
        .trim_code(trim_code_dac));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm__parameterized1 por_fsm_dac1
       (.E(drp_arbiter_dac1_n_40),
        .\FSM_onehot_por_sm_state_reg[0]_0 (\tc_enable_reg_n_0_[5] ),
        .\FSM_onehot_por_sm_state_reg[11]_0 ({por_fsm_dac1_n_21,por_fsm_dac1_n_22}),
        .\FSM_onehot_por_sm_state_reg[1]_0 (dac1_start_stage_r),
        .Q({mem_addr_dac1,\mem_addr_reg[1] }),
        .bank3_read(bank3_read),
        .bgt_sm_done_dac(bgt_sm_done_dac),
        .cleared_r_reg_0(p_0_in1_in),
        .cleared_r_reg_1(dac1_restart_i_reg_n_0),
        .clocks_ok_r_reg_0(clocks_ok_r_reg_0),
        .dac1_do_mon(dac1_do_mon),
        .dac1_done_i(dac1_done_i),
        .dac1_done_i_reg(\dac1_end_stage_r_reg[3]_0 [3:1]),
        .dac1_done_i_reg_0(dac1_done_i_reg),
        .dac1_drpen_por(dac1_drpen_por),
        .dac1_drpen_status(dac1_drpen_status),
        .dac1_drprdy_por(dac1_drprdy_por),
        .dac1_drprdy_status(dac1_drprdy_status),
        .dac1_drpwe_por(dac1_drpwe_por),
        .\dac1_end_stage_reg[1] (\dac1_end_stage_reg[1] ),
        .\dac1_end_stage_reg[2] (\dac1_end_stage_reg[2] ),
        .\dac1_end_stage_reg[3] (\dac1_end_stage_reg[3] ),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_por_gnt(dac1_por_gnt),
        .dac1_por_req(dac1_por_req),
        .dac1_powerup_state(dac1_powerup_state),
        .dac1_powerup_state_INST_0_0(dac1_powerup_state_INST_0),
        .dac1_sm_reset_i(dac1_sm_reset_i),
        .dac1_status(dac1_status),
        .dac1_status_gnt(dac1_status_gnt),
        .dac1_status_req(dac1_status_req),
        .dac1_tile_config_done(dac1_tile_config_done),
        .done_reg_0(done_reg),
        .done_reg_1(dac1_end_stage_r),
        .\drpaddr_por_reg[10]_0 ({dac1_drpaddr_por[10:8],dac1_drpaddr_por[6:0]}),
        .\drpdi_por_reg[10]_0 (bgt_fsm_dac_n_9),
        .\drpdi_por_reg[15]_0 (dac1_drpdi_por),
        .\drpdi_por_reg[1]_0 (bgt_fsm_dac_n_13),
        .\drpdi_por_reg[3]_0 (bgt_fsm_dac_n_12),
        .\drpdi_por_reg[4]_0 (bgt_fsm_dac_n_11),
        .\drpdi_por_reg[5]_0 (bgt_fsm_dac_n_16),
        .\drpdi_por_reg[6]_0 (bgt_fsm_dac_n_15),
        .\drpdi_por_reg[7]_0 (bgt_fsm_dac_n_10),
        .\drpdi_por_reg[8]_0 (bgt_fsm_dac_n_14),
        .\drpdi_por_reg[9]_0 (bgt_fsm_dac_n_2),
        .\mem_addr_reg[1]_0 (por_fsm_dac1_n_34),
        .\mem_addr_reg[1]_1 (\mem_addr[1]_i_2_n_0 ),
        .\mem_addr_reg[3]_0 (\mem_addr_reg[3]_0 ),
        .\mem_addr_reg[5]_0 (drp_arbiter_dac1_n_41),
        .mem_data_dac1({mem_data_dac1[32:24],mem_data_dac1[22:0]}),
        .\mem_data_dac1_reg[16] (por_fsm_dac1_n_24),
        .\mem_data_dac1_reg[16]_0 (por_fsm_dac1_n_25),
        .\mem_data_dac1_reg[19] (por_fsm_dac1_n_26),
        .\mem_data_dac1_reg[31] (por_fsm_dac1_n_23),
        .\mem_data_dac1_reg[31]_0 (por_fsm_dac1_n_27),
        .p_9_in(p_9_in),
        .pll_ok_r_reg_0(pll_ok_r_reg),
        .\pll_state_machine.drpaddr_status_reg[10]_0 ({dac1_drpaddr_status[10],dac1_drpaddr_status[6:5]}),
        .\pll_state_machine.status_req_reg_0 (por_fsm_dac1_n_7),
        .\por_timer_start_val_reg[20]_0 (\por_timer_start_val_reg[20] ),
        .\por_timer_start_val_reg[2]_0 (\por_timer_start_val_reg[2] ),
        .power_ok_r_reg_0(power_ok_r_reg),
        .powerup_state_r_reg_0(powerup_state_r_reg_0),
        .\rdata_reg[10]_0 ({por_fsm_dac1_n_28,por_fsm_dac1_n_29,por_fsm_dac1_n_30,por_fsm_dac1_n_31,por_fsm_dac1_n_32,por_fsm_dac1_n_33}),
        .\rdata_reg[9]_0 (por_fsm_dac1_n_35),
        .s_axi_aclk(s_axi_aclk),
        .sm_reset_pulse0_0(sm_reset_pulse0_0),
        .sm_reset_r_1(sm_reset_r_1),
        .tc_req_dac1(tc_req_dac1),
        .tile_config_done(tile_config_done),
        .trim_code(trim_code_dac[5:1]));
  FDSE \reset_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(p_0_in__0[1]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(p_0_in__0[2]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(p_0_in__0[3]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(p_0_in__0[4]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(p_0_in1_in),
        .S(por_sm_reset));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable[0]_i_2 
       (.I0(p_48_in[5]),
        .I1(p_48_in[4]),
        .I2(p_48_in[6]),
        .I3(p_48_in[7]),
        .I4(tc_enable_reg124_in),
        .O(tc_enable_reg026_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable[0]_i_3 
       (.I0(p_48_in[3]),
        .I1(p_48_in[2]),
        .I2(p_48_in[0]),
        .I3(p_48_in[1]),
        .O(tc_enable_reg124_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2 
       (.I0(\tc_enable_reg[1]_0 [1]),
        .I1(\tc_enable_reg[1]_0 [0]),
        .I2(\tc_enable_reg[1]_0 [2]),
        .I3(\tc_enable_reg[1]_0 [3]),
        .I4(tc_enable_reg121_in),
        .O(tc_enable_reg023_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_3 
       (.I0(\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 [3]),
        .I1(\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 [2]),
        .I2(\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 [0]),
        .I3(\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 [1]),
        .O(tc_enable_reg121_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2 
       (.I0(\tc_enable_reg[2]_0 [1]),
        .I1(\tc_enable_reg[2]_0 [0]),
        .I2(\tc_enable_reg[2]_0 [2]),
        .I3(\tc_enable_reg[2]_0 [3]),
        .I4(tc_enable_reg118_in),
        .O(tc_enable_reg020_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_3 
       (.I0(\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 [3]),
        .I1(\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 [2]),
        .I2(\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 [0]),
        .I3(\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 [1]),
        .O(tc_enable_reg118_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2 
       (.I0(\tc_enable_reg[3]_0 [1]),
        .I1(\tc_enable_reg[3]_0 [0]),
        .I2(\tc_enable_reg[3]_0 [2]),
        .I3(\tc_enable_reg[3]_0 [3]),
        .I4(tc_enable_reg115_in),
        .O(tc_enable_reg017_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_3 
       (.I0(\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 [3]),
        .I1(\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 [2]),
        .I2(\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 [0]),
        .I3(\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 [1]),
        .O(tc_enable_reg115_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__3/tc_enable[4]_i_2 
       (.I0(\dac0_start_stage_r_reg[3]_0 [1]),
        .I1(\dac0_start_stage_r_reg[3]_0 [0]),
        .I2(\dac0_start_stage_r_reg[3]_0 [2]),
        .I3(\dac0_start_stage_r_reg[3]_0 [3]),
        .I4(tc_enable_reg112_in),
        .O(tc_enable_reg014_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__3/tc_enable[4]_i_3 
       (.I0(\dac0_end_stage_r_reg[3]_0 [3]),
        .I1(\dac0_end_stage_r_reg[3]_0 [2]),
        .I2(\dac0_end_stage_r_reg[3]_0 [0]),
        .I3(\dac0_end_stage_r_reg[3]_0 [1]),
        .O(tc_enable_reg112_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_2 
       (.I0(\dac1_start_stage_r_reg[3]_0 [1]),
        .I1(\dac1_start_stage_r_reg[3]_0 [0]),
        .I2(\dac1_start_stage_r_reg[3]_0 [2]),
        .I3(\dac1_start_stage_r_reg[3]_0 [3]),
        .I4(tc_enable_reg1),
        .O(tc_enable_reg0__0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_3 
       (.I0(\dac1_end_stage_r_reg[3]_0 [3]),
        .I1(\dac1_end_stage_r_reg[3]_0 [2]),
        .I2(\dac1_end_stage_r_reg[3]_0 [0]),
        .I3(\dac1_end_stage_r_reg[3]_0 [1]),
        .O(tc_enable_reg1));
  FDSE \tc_enable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_88),
        .Q(\tc_enable_reg_n_0_[0] ),
        .S(p_0_in1_in));
  FDSE \tc_enable_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_89),
        .Q(\tc_enable_reg_n_0_[1] ),
        .S(p_0_in1_in));
  FDSE \tc_enable_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_90),
        .Q(\tc_enable_reg_n_0_[2] ),
        .S(p_0_in1_in));
  FDSE \tc_enable_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_91),
        .Q(\tc_enable_reg_n_0_[3] ),
        .S(p_0_in1_in));
  FDSE \tc_enable_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_92),
        .Q(p_0_in),
        .S(p_0_in1_in));
  FDSE \tc_enable_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_93),
        .Q(\tc_enable_reg_n_0_[5] ),
        .S(p_0_in1_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_tile_config tile_config
       (.D(p_1_out_5),
        .E(E),
        .\FSM_sequential_fsm_cs_reg[1] (tile_config_n_18),
        .\FSM_sequential_fsm_cs_reg[2] (tile_config_n_97),
        .\FSM_sequential_tc_sm_state_reg[0]_0 (tile_config_n_88),
        .\FSM_sequential_tc_sm_state_reg[0]_1 (tile_config_n_89),
        .\FSM_sequential_tc_sm_state_reg[0]_2 (tile_config_n_90),
        .\FSM_sequential_tc_sm_state_reg[0]_3 (tile_config_n_91),
        .\FSM_sequential_tc_sm_state_reg[0]_4 (tile_config_n_92),
        .\FSM_sequential_tc_sm_state_reg[0]_5 (tile_config_n_93),
        .\FSM_sequential_tc_sm_state_reg[0]_6 (drp_arbiter_dac0_n_43),
        .\FSM_sequential_tc_sm_state_reg[0]_7 (drp_arbiter_adc0_n_48),
        .Q({Q,fsm_cs}),
        .\adc0_daddr_mon[10]_INST_0 ({adc0_drpaddr_const[10:8],adc0_drpaddr_const[6:0]}),
        .\adc0_di_mon[14]_INST_0 ({adc0_drpdi_const[15],adc0_drpdi_const[13:0]}),
        .\adc0_drpaddr_reg[0] (tile_config_n_7),
        .\adc0_drpaddr_reg[10] (tile_config_n_17),
        .\adc0_drpaddr_reg[1] (tile_config_n_9),
        .\adc0_drpaddr_reg[2] (tile_config_n_10),
        .\adc0_drpaddr_reg[3] (tile_config_n_11),
        .\adc0_drpaddr_reg[4] (tile_config_n_12),
        .\adc0_drpaddr_reg[5] (tile_config_n_13),
        .\adc0_drpaddr_reg[6] (tile_config_n_14),
        .\adc0_drpaddr_reg[8] (tile_config_n_15),
        .\adc0_drpaddr_reg[9] (tile_config_n_16),
        .\adc0_drpdi_reg[0] (tile_config_n_19),
        .\adc0_drpdi_reg[10] (tile_config_n_29),
        .\adc0_drpdi_reg[11] (tile_config_n_30),
        .\adc0_drpdi_reg[12] (tile_config_n_31),
        .\adc0_drpdi_reg[13] (tile_config_n_32),
        .\adc0_drpdi_reg[15] (tile_config_n_33),
        .\adc0_drpdi_reg[15]_0 (tile_config_n_34),
        .\adc0_drpdi_reg[1] (tile_config_n_20),
        .\adc0_drpdi_reg[2] (tile_config_n_21),
        .\adc0_drpdi_reg[3] (tile_config_n_22),
        .\adc0_drpdi_reg[4] (tile_config_n_23),
        .\adc0_drpdi_reg[5] (tile_config_n_24),
        .\adc0_drpdi_reg[6] (tile_config_n_25),
        .\adc0_drpdi_reg[7] (tile_config_n_26),
        .\adc0_drpdi_reg[8] (tile_config_n_27),
        .\adc0_drpdi_reg[9] (tile_config_n_28),
        .adc0_drpen_tc(adc0_drpen_tc),
        .adc0_drprdy_tc(adc0_drprdy_tc),
        .adc0_reset_i(adc0_reset_i),
        .adc0_restart_i_reg(tile_config_n_195),
        .adc0_restart_i_reg_0(adc0_restart_i_reg_n_0),
        .adc0_restart_pending(adc0_restart_pending),
        .adc0_restart_pending_reg(tile_config_n_82),
        .adc0_tile_config_done(adc0_tile_config_done),
        .adc1_daddr_mon({adc1_daddr_mon[6],adc1_daddr_mon[4:3],adc1_daddr_mon[1]}),
        .adc1_drprdy_tc(adc1_drprdy_tc),
        .adc1_restart_i_reg(tile_config_n_194),
        .adc1_restart_i_reg_0(adc1_restart_i_reg_n_0),
        .adc1_restart_pending(adc1_restart_pending),
        .adc1_restart_pending_reg(tile_config_n_83),
        .adc1_restart_pending_reg_0(adc1_restart_pending_reg_0),
        .adc2_daddr_mon({adc2_daddr_mon[6],adc2_daddr_mon[4:3],adc2_daddr_mon[1]}),
        .adc2_drpdi_tc(adc2_drpdi_tc),
        .adc2_drprdy_tc(adc2_drprdy_tc),
        .adc2_restart_i_reg(tile_config_n_193),
        .adc2_restart_i_reg_0(adc2_restart_i_reg_n_0),
        .adc2_restart_pending(adc2_restart_pending),
        .adc2_restart_pending_reg(tile_config_n_84),
        .adc2_restart_pending_reg_0(adc2_restart_pending_reg_0),
        .adc3_daddr_mon({adc3_daddr_mon[6],adc3_daddr_mon[4:3],adc3_daddr_mon[1]}),
        .adc3_drpaddr_tc({adc3_drpaddr_tc[10:8],adc3_drpaddr_tc[5],adc3_drpaddr_tc[2],adc3_drpaddr_tc[0]}),
        .adc3_drpdi_tc(adc3_drpdi_tc),
        .adc3_drprdy_tc(adc3_drprdy_tc),
        .adc3_restart_i_reg(tile_config_n_192),
        .adc3_restart_i_reg_0(adc3_restart_i_reg_n_0),
        .adc3_restart_pending(adc3_restart_pending),
        .adc3_restart_pending_reg(tile_config_n_85),
        .adc3_restart_pending_reg_0(adc3_restart_pending_reg_0),
        .\dac0_daddr_mon[0]_INST_0 (drp_arbiter_dac0_n_41),
        .\dac0_daddr_mon[0]_INST_0_0 (drp_arbiter_dac0_n_42),
        .\dac0_daddr_mon[10]_INST_0 ({vout12_n[10:8],vout12_n[6:3],vout12_n[1:0]}),
        .\dac0_di_mon[15]_INST_0 (vout12_n_0),
        .dac0_drpaddr_tc({dac0_drpaddr_tc[6],dac0_drpaddr_tc[4],dac0_drpaddr_tc[2]}),
        .dac0_drprdy_tc(dac0_drprdy_tc),
        .dac0_drpwe_por(dac0_drpwe_por),
        .dac0_dwe_mon_INST_0(fsm_cs_2),
        .dac0_restart_i_reg(tile_config_n_191),
        .dac0_restart_i_reg_0(dac0_restart_i_reg_n_0),
        .dac0_restart_pending(dac0_restart_pending),
        .dac0_restart_pending_reg(tile_config_n_86),
        .dac0_restart_pending_reg_0(\dac0_end_stage_r_reg[0]_0 ),
        .\dac1_daddr_mon[10]_INST_0 ({dac1_drpaddr_status[10],dac1_drpaddr_status[6:5]}),
        .\dac1_daddr_mon[10]_INST_0_0 (fsm_cs_3),
        .dac1_drpaddr_tc({dac1_drpaddr_tc[4:3],dac1_drpaddr_tc[0]}),
        .dac1_drpdi_tc(dac1_drpdi_tc),
        .dac1_drpen_tc(dac1_drpen_tc),
        .dac1_drprdy_tc(dac1_drprdy_tc),
        .dac1_restart_i_reg(tile_config_n_190),
        .dac1_restart_i_reg_0(dac1_restart_i_reg_n_0),
        .dac1_restart_pending(dac1_restart_pending),
        .dac1_restart_pending_reg(tile_config_n_87),
        .dac1_restart_pending_reg_0(\dac1_end_stage_r_reg[0]_0 ),
        .dac1_tile_config_done(dac1_tile_config_done),
        .\data_reg[0] (tile_config_n_120),
        .\data_reg[10] (tile_config_n_110),
        .\data_reg[11] (tile_config_n_109),
        .\data_reg[12] (tile_config_n_108),
        .\data_reg[13] (tile_config_n_107),
        .\data_reg[14] (tile_config_n_106),
        .\data_reg[15] (tile_config_n_105),
        .\data_reg[1] (tile_config_n_119),
        .\data_reg[27] (tile_index),
        .\data_reg[27]_0 (p_1_out_4),
        .\data_reg[27]_1 (tile_config_n_76),
        .\data_reg[27]_10 (tile_config_n_124),
        .\data_reg[27]_11 (tile_config_n_128),
        .\data_reg[27]_12 (tile_config_n_129),
        .\data_reg[27]_2 (tile_config_n_77),
        .\data_reg[27]_3 (tile_config_n_78),
        .\data_reg[27]_4 (tile_config_n_79),
        .\data_reg[27]_5 (tile_config_n_80),
        .\data_reg[27]_6 (tile_config_n_81),
        .\data_reg[27]_7 (tile_config_n_121),
        .\data_reg[27]_8 (tile_config_n_122),
        .\data_reg[27]_9 (tile_config_n_123),
        .\data_reg[28] (tile_config_n_40),
        .\data_reg[28]_0 (tile_config_n_48),
        .\data_reg[29] (tile_config_n_60),
        .\data_reg[29]_0 (tile_config_n_61),
        .\data_reg[29]_1 (tile_config_n_62),
        .\data_reg[29]_10 (tile_config_n_71),
        .\data_reg[29]_11 (tile_config_n_72),
        .\data_reg[29]_12 (tile_config_n_73),
        .\data_reg[29]_13 (tile_config_n_74),
        .\data_reg[29]_14 (tile_config_n_75),
        .\data_reg[29]_15 (tile_config_n_98),
        .\data_reg[29]_16 (tile_config_n_99),
        .\data_reg[29]_17 (tile_config_n_100),
        .\data_reg[29]_18 (tile_config_n_101),
        .\data_reg[29]_19 (tile_config_n_102),
        .\data_reg[29]_2 (tile_config_n_63),
        .\data_reg[29]_20 (tile_config_n_103),
        .\data_reg[29]_21 (tile_config_n_104),
        .\data_reg[29]_3 (tile_config_n_64),
        .\data_reg[29]_4 (tile_config_n_65),
        .\data_reg[29]_5 (tile_config_n_66),
        .\data_reg[29]_6 (tile_config_n_67),
        .\data_reg[29]_7 (tile_config_n_68),
        .\data_reg[29]_8 (tile_config_n_69),
        .\data_reg[29]_9 (tile_config_n_70),
        .\data_reg[2] (tile_config_n_118),
        .\data_reg[3] (tile_config_n_117),
        .\data_reg[4] (tile_config_n_116),
        .\data_reg[5] (tile_config_n_115),
        .\data_reg[6] (tile_config_n_114),
        .\data_reg[7] (tile_config_n_113),
        .\data_reg[8] (tile_config_n_112),
        .\data_reg[9] (tile_config_n_111),
        .drp_den_reg_0(tile_config_n_42),
        .drp_den_reg_1(p_1_out),
        .\drp_drdy_r_reg[0] (drp_arbiter_adc1_n_6),
        .\drp_drdy_r_reg[0]_0 (drp_arbiter_adc2_n_6),
        .\drp_drdy_r_reg[0]_1 (drp_arbiter_adc3_n_6),
        .drp_req_adc0(tc_req_adc0),
        .drp_req_dac0_reg_0(p_0_in1_in),
        .drp_wen(adc_drp_wen_bgt),
        .drp_wen_0(drp_wen),
        .drpwe_por_reg(tile_config_n_96),
        .p_0_in(p_0_in),
        .p_4_in(p_4_in),
        .p_5_in(p_5_in),
        .p_6_in(p_6_in),
        .p_8_in(p_8_in),
        .p_9_in(p_9_in),
        .\pll_state_machine.drpaddr_status_reg[10] (tile_config_n_53),
        .\pll_state_machine.drpaddr_status_reg[10]_0 (tile_config_n_54),
        .\pll_state_machine.drpaddr_status_reg[10]_1 (tile_config_n_55),
        .\pll_state_machine.drpaddr_status_reg[5] (tile_config_n_57),
        .\pll_state_machine.drpaddr_status_reg[5]_0 (tile_config_n_58),
        .\pll_state_machine.drpaddr_status_reg[6] (tile_config_n_56),
        .\pll_state_machine.drpaddr_status_reg[6]_0 (tile_config_n_59),
        .por_sm_reset(por_sm_reset),
        .\rdata_reg[15] (drp_arbiter_adc1_n_17),
        .\rdata_reg[15]_0 (drp_arbiter_adc2_n_33),
        .\rdata_reg[15]_1 (drp_arbiter_adc3_n_33),
        .reset_const_i(reset_const_i),
        .s_axi_aclk(s_axi_aclk),
        .tc_enable_reg014_out(tc_enable_reg014_out),
        .tc_enable_reg017_out(tc_enable_reg017_out),
        .tc_enable_reg020_out(tc_enable_reg020_out),
        .tc_enable_reg023_out(tc_enable_reg023_out),
        .tc_enable_reg026_out(tc_enable_reg026_out),
        .tc_enable_reg0__0(tc_enable_reg0__0),
        .\tc_enable_reg[0] (\tc_enable_reg_n_0_[0] ),
        .\tc_enable_reg[1] (\tc_enable_reg_n_0_[1] ),
        .\tc_enable_reg[2] (\tc_enable_reg_n_0_[2] ),
        .\tc_enable_reg[3] (\tc_enable_reg_n_0_[3] ),
        .\tc_enable_reg[5] (\tc_enable_reg_n_0_[5] ),
        .tc_gnt_adc3(tc_gnt_adc3),
        .tc_req_adc1(tc_req_adc1),
        .tc_req_adc2(tc_req_adc2),
        .tc_req_adc3(tc_req_adc3),
        .tc_req_dac0(tc_req_dac0),
        .tc_req_dac1(tc_req_dac1),
        .tile_config_done(tile_config_done),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i),
        .tile_config_drp_arb_gnt_i_1(tile_config_drp_arb_gnt_i_0),
        .tile_config_drp_arb_gnt_i_2(tile_config_drp_arb_gnt_i_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_register_decode
   (\bus2ip_addr_reg_reg[3] ,
    \bus2ip_addr_reg_reg[9] ,
    \bus2ip_addr_reg_reg[5] ,
    \bus2ip_addr_reg_reg[7] ,
    \bus2ip_addr_reg_reg[9]_0 ,
    \bus2ip_addr_reg_reg[5]_0 ,
    \bus2ip_addr_reg_reg[9]_1 ,
    \bus2ip_addr_reg_reg[9]_2 ,
    \bus2ip_addr_reg_reg[4] ,
    \bus2ip_addr_reg_reg[3]_0 ,
    \bus2ip_addr_reg_reg[3]_1 ,
    \bus2ip_addr_reg_reg[4]_0 ,
    \bus2ip_addr_reg_reg[3]_2 ,
    \bus2ip_addr_reg_reg[9]_3 ,
    \bus2ip_addr_reg_reg[9]_4 ,
    \bus2ip_addr_reg_reg[9]_5 ,
    \bus2ip_addr_reg_reg[5]_1 ,
    \bus2ip_addr_reg_reg[9]_6 ,
    \bus2ip_addr_reg_reg[6] ,
    \bus2ip_addr_reg_reg[7]_0 ,
    \bus2ip_addr_reg_reg[9]_7 ,
    \bus2ip_addr_reg_reg[5]_2 ,
    \bus2ip_addr_reg_reg[5]_3 ,
    \bus2ip_addr_reg_reg[9]_8 ,
    \bus2ip_addr_reg_reg[5]_4 ,
    \bus2ip_addr_reg_reg[9]_9 ,
    \bus2ip_addr_reg_reg[4]_1 ,
    \bus2ip_addr_reg_reg[3]_3 ,
    \bus2ip_addr_reg_reg[8] ,
    \bus2ip_addr_reg_reg[6]_0 ,
    \bus2ip_addr_reg_reg[9]_10 ,
    \bus2ip_addr_reg_reg[9]_11 ,
    \bus2ip_addr_reg_reg[2] ,
    \bus2ip_addr_reg_reg[2]_0 ,
    \bus2ip_addr_reg_reg[8]_0 ,
    \bus2ip_addr_reg_reg[9]_12 ,
    \bus2ip_addr_reg_reg[9]_13 ,
    \bus2ip_addr_reg_reg[2]_1 ,
    \bus2ip_addr_reg_reg[9]_14 ,
    \bus2ip_addr_reg_reg[5]_5 ,
    \bus2ip_addr_reg_reg[2]_2 ,
    \bus2ip_addr_reg_reg[4]_2 ,
    \bus2ip_addr_reg_reg[8]_1 ,
    \bus2ip_addr_reg_reg[5]_6 ,
    \bus2ip_addr_reg_reg[4]_3 ,
    \bus2ip_addr_reg_reg[9]_15 ,
    \adc3_slice0_irq_en_reg[2] );
  output \bus2ip_addr_reg_reg[3] ;
  output \bus2ip_addr_reg_reg[9] ;
  output \bus2ip_addr_reg_reg[5] ;
  output \bus2ip_addr_reg_reg[7] ;
  output \bus2ip_addr_reg_reg[9]_0 ;
  output \bus2ip_addr_reg_reg[5]_0 ;
  output \bus2ip_addr_reg_reg[9]_1 ;
  output \bus2ip_addr_reg_reg[9]_2 ;
  output \bus2ip_addr_reg_reg[4] ;
  output \bus2ip_addr_reg_reg[3]_0 ;
  output \bus2ip_addr_reg_reg[3]_1 ;
  output \bus2ip_addr_reg_reg[4]_0 ;
  output \bus2ip_addr_reg_reg[3]_2 ;
  output \bus2ip_addr_reg_reg[9]_3 ;
  output \bus2ip_addr_reg_reg[9]_4 ;
  output \bus2ip_addr_reg_reg[9]_5 ;
  output \bus2ip_addr_reg_reg[5]_1 ;
  output \bus2ip_addr_reg_reg[9]_6 ;
  output \bus2ip_addr_reg_reg[6] ;
  output \bus2ip_addr_reg_reg[7]_0 ;
  output \bus2ip_addr_reg_reg[9]_7 ;
  output \bus2ip_addr_reg_reg[5]_2 ;
  output \bus2ip_addr_reg_reg[5]_3 ;
  output \bus2ip_addr_reg_reg[9]_8 ;
  output \bus2ip_addr_reg_reg[5]_4 ;
  output \bus2ip_addr_reg_reg[9]_9 ;
  output \bus2ip_addr_reg_reg[4]_1 ;
  output \bus2ip_addr_reg_reg[3]_3 ;
  output \bus2ip_addr_reg_reg[8] ;
  output \bus2ip_addr_reg_reg[6]_0 ;
  output \bus2ip_addr_reg_reg[9]_10 ;
  output \bus2ip_addr_reg_reg[9]_11 ;
  output \bus2ip_addr_reg_reg[2] ;
  output \bus2ip_addr_reg_reg[2]_0 ;
  output \bus2ip_addr_reg_reg[8]_0 ;
  output \bus2ip_addr_reg_reg[9]_12 ;
  output \bus2ip_addr_reg_reg[9]_13 ;
  output \bus2ip_addr_reg_reg[2]_1 ;
  output \bus2ip_addr_reg_reg[9]_14 ;
  output \bus2ip_addr_reg_reg[5]_5 ;
  output \bus2ip_addr_reg_reg[2]_2 ;
  output \bus2ip_addr_reg_reg[4]_2 ;
  output \bus2ip_addr_reg_reg[8]_1 ;
  output \bus2ip_addr_reg_reg[5]_6 ;
  output \bus2ip_addr_reg_reg[4]_3 ;
  output \bus2ip_addr_reg_reg[9]_15 ;
  input [7:0]\adc3_slice0_irq_en_reg[2] ;

  wire [7:0]\adc3_slice0_irq_en_reg[2] ;
  wire \bus2ip_addr_reg_reg[2] ;
  wire \bus2ip_addr_reg_reg[2]_0 ;
  wire \bus2ip_addr_reg_reg[2]_1 ;
  wire \bus2ip_addr_reg_reg[2]_2 ;
  wire \bus2ip_addr_reg_reg[3] ;
  wire \bus2ip_addr_reg_reg[3]_0 ;
  wire \bus2ip_addr_reg_reg[3]_1 ;
  wire \bus2ip_addr_reg_reg[3]_2 ;
  wire \bus2ip_addr_reg_reg[3]_3 ;
  wire \bus2ip_addr_reg_reg[4] ;
  wire \bus2ip_addr_reg_reg[4]_0 ;
  wire \bus2ip_addr_reg_reg[4]_1 ;
  wire \bus2ip_addr_reg_reg[4]_2 ;
  wire \bus2ip_addr_reg_reg[4]_3 ;
  wire \bus2ip_addr_reg_reg[5] ;
  wire \bus2ip_addr_reg_reg[5]_0 ;
  wire \bus2ip_addr_reg_reg[5]_1 ;
  wire \bus2ip_addr_reg_reg[5]_2 ;
  wire \bus2ip_addr_reg_reg[5]_3 ;
  wire \bus2ip_addr_reg_reg[5]_4 ;
  wire \bus2ip_addr_reg_reg[5]_5 ;
  wire \bus2ip_addr_reg_reg[5]_6 ;
  wire \bus2ip_addr_reg_reg[6] ;
  wire \bus2ip_addr_reg_reg[6]_0 ;
  wire \bus2ip_addr_reg_reg[7] ;
  wire \bus2ip_addr_reg_reg[7]_0 ;
  wire \bus2ip_addr_reg_reg[8] ;
  wire \bus2ip_addr_reg_reg[8]_0 ;
  wire \bus2ip_addr_reg_reg[8]_1 ;
  wire \bus2ip_addr_reg_reg[9] ;
  wire \bus2ip_addr_reg_reg[9]_0 ;
  wire \bus2ip_addr_reg_reg[9]_1 ;
  wire \bus2ip_addr_reg_reg[9]_10 ;
  wire \bus2ip_addr_reg_reg[9]_11 ;
  wire \bus2ip_addr_reg_reg[9]_12 ;
  wire \bus2ip_addr_reg_reg[9]_13 ;
  wire \bus2ip_addr_reg_reg[9]_14 ;
  wire \bus2ip_addr_reg_reg[9]_15 ;
  wire \bus2ip_addr_reg_reg[9]_2 ;
  wire \bus2ip_addr_reg_reg[9]_3 ;
  wire \bus2ip_addr_reg_reg[9]_4 ;
  wire \bus2ip_addr_reg_reg[9]_5 ;
  wire \bus2ip_addr_reg_reg[9]_6 ;
  wire \bus2ip_addr_reg_reg[9]_7 ;
  wire \bus2ip_addr_reg_reg[9]_8 ;
  wire \bus2ip_addr_reg_reg[9]_9 ;

  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \IP2Bus_Data[13]_i_55 
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\adc3_slice0_irq_en_reg[2] [2]),
        .I2(\adc3_slice0_irq_en_reg[2] [3]),
        .I3(\adc3_slice0_irq_en_reg[2] [0]),
        .I4(\adc3_slice0_irq_en_reg[2] [1]),
        .I5(\bus2ip_addr_reg_reg[7] ),
        .O(\bus2ip_addr_reg_reg[9]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[14]_i_71 
       (.I0(\adc3_slice0_irq_en_reg[2] [2]),
        .I1(\adc3_slice0_irq_en_reg[2] [3]),
        .O(\bus2ip_addr_reg_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[15]_i_95 
       (.I0(\adc3_slice0_irq_en_reg[2] [6]),
        .I1(\adc3_slice0_irq_en_reg[2] [5]),
        .O(\bus2ip_addr_reg_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \IP2Bus_Data[1]_i_61 
       (.I0(\bus2ip_addr_reg_reg[4]_0 ),
        .I1(\adc3_slice0_irq_en_reg[2] [1]),
        .I2(\adc3_slice0_irq_en_reg[2] [0]),
        .O(\bus2ip_addr_reg_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[20]_i_10 
       (.I0(\adc3_slice0_irq_en_reg[2] [0]),
        .I1(\adc3_slice0_irq_en_reg[2] [1]),
        .O(\bus2ip_addr_reg_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \IP2Bus_Data[20]_i_8 
       (.I0(\bus2ip_addr_reg_reg[7] ),
        .I1(\adc3_slice0_irq_en_reg[2] [0]),
        .I2(\adc3_slice0_irq_en_reg[2] [1]),
        .I3(\adc3_slice0_irq_en_reg[2] [3]),
        .I4(\adc3_slice0_irq_en_reg[2] [2]),
        .O(\bus2ip_addr_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \IP2Bus_Data[20]_i_9 
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\adc3_slice0_irq_en_reg[2] [4]),
        .I2(\adc3_slice0_irq_en_reg[2] [5]),
        .I3(\adc3_slice0_irq_en_reg[2] [6]),
        .O(\bus2ip_addr_reg_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[25]_i_11 
       (.I0(\adc3_slice0_irq_en_reg[2] [3]),
        .I1(\adc3_slice0_irq_en_reg[2] [2]),
        .O(\bus2ip_addr_reg_reg[5]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[25]_i_12 
       (.I0(\adc3_slice0_irq_en_reg[2] [3]),
        .I1(\adc3_slice0_irq_en_reg[2] [2]),
        .I2(\adc3_slice0_irq_en_reg[2] [1]),
        .I3(\adc3_slice0_irq_en_reg[2] [0]),
        .O(\bus2ip_addr_reg_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \IP2Bus_Data[25]_i_13 
       (.I0(\adc3_slice0_irq_en_reg[2] [2]),
        .I1(\adc3_slice0_irq_en_reg[2] [3]),
        .I2(\adc3_slice0_irq_en_reg[2] [0]),
        .I3(\adc3_slice0_irq_en_reg[2] [1]),
        .O(\bus2ip_addr_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \IP2Bus_Data[25]_i_14 
       (.I0(\adc3_slice0_irq_en_reg[2] [2]),
        .I1(\adc3_slice0_irq_en_reg[2] [3]),
        .I2(\adc3_slice0_irq_en_reg[2] [0]),
        .I3(\adc3_slice0_irq_en_reg[2] [1]),
        .O(\bus2ip_addr_reg_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[25]_i_15 
       (.I0(\adc3_slice0_irq_en_reg[2] [1]),
        .I1(\adc3_slice0_irq_en_reg[2] [0]),
        .O(\bus2ip_addr_reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[25]_i_16 
       (.I0(\adc3_slice0_irq_en_reg[2] [2]),
        .I1(\adc3_slice0_irq_en_reg[2] [3]),
        .O(\bus2ip_addr_reg_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \IP2Bus_Data[2]_i_49 
       (.I0(\bus2ip_addr_reg_reg[4]_0 ),
        .I1(\adc3_slice0_irq_en_reg[2] [1]),
        .I2(\adc3_slice0_irq_en_reg[2] [0]),
        .O(\bus2ip_addr_reg_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[31]_i_10 
       (.I0(\adc3_slice0_irq_en_reg[2] [1]),
        .I1(\adc3_slice0_irq_en_reg[2] [0]),
        .I2(\adc3_slice0_irq_en_reg[2] [2]),
        .I3(\adc3_slice0_irq_en_reg[2] [3]),
        .I4(\bus2ip_addr_reg_reg[9] ),
        .O(\bus2ip_addr_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \IP2Bus_Data[31]_i_11 
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\adc3_slice0_irq_en_reg[2] [6]),
        .I2(\adc3_slice0_irq_en_reg[2] [5]),
        .O(\bus2ip_addr_reg_reg[9]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \IP2Bus_Data[31]_i_16 
       (.I0(\adc3_slice0_irq_en_reg[2] [0]),
        .I1(\adc3_slice0_irq_en_reg[2] [1]),
        .I2(\adc3_slice0_irq_en_reg[2] [3]),
        .I3(\adc3_slice0_irq_en_reg[2] [2]),
        .I4(\bus2ip_addr_reg_reg[7] ),
        .O(\bus2ip_addr_reg_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[3]_i_37 
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\bus2ip_addr_reg_reg[6] ),
        .I2(\adc3_slice0_irq_en_reg[2] [6]),
        .I3(\adc3_slice0_irq_en_reg[2] [5]),
        .O(\bus2ip_addr_reg_reg[9]_12 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \IP2Bus_Data[3]_i_41 
       (.I0(\bus2ip_addr_reg_reg[7] ),
        .I1(\adc3_slice0_irq_en_reg[2] [3]),
        .I2(\adc3_slice0_irq_en_reg[2] [2]),
        .I3(\adc3_slice0_irq_en_reg[2] [0]),
        .I4(\adc3_slice0_irq_en_reg[2] [1]),
        .I5(\adc3_slice0_irq_en_reg[2] [7]),
        .O(\bus2ip_addr_reg_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \IP2Bus_Data[4]_i_50 
       (.I0(\adc3_slice0_irq_en_reg[2] [3]),
        .I1(\adc3_slice0_irq_en_reg[2] [2]),
        .I2(\adc3_slice0_irq_en_reg[2] [0]),
        .I3(\adc3_slice0_irq_en_reg[2] [1]),
        .O(\bus2ip_addr_reg_reg[5]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \IP2Bus_Data[4]_i_51 
       (.I0(\adc3_slice0_irq_en_reg[2] [3]),
        .I1(\adc3_slice0_irq_en_reg[2] [2]),
        .I2(\adc3_slice0_irq_en_reg[2] [0]),
        .I3(\adc3_slice0_irq_en_reg[2] [1]),
        .O(\bus2ip_addr_reg_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \IP2Bus_Data[4]_i_52 
       (.I0(\adc3_slice0_irq_en_reg[2] [5]),
        .I1(\adc3_slice0_irq_en_reg[2] [6]),
        .I2(\adc3_slice0_irq_en_reg[2] [7]),
        .O(\bus2ip_addr_reg_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \IP2Bus_Data[4]_i_53 
       (.I0(\adc3_slice0_irq_en_reg[2] [3]),
        .I1(\adc3_slice0_irq_en_reg[2] [2]),
        .I2(\adc3_slice0_irq_en_reg[2] [0]),
        .I3(\adc3_slice0_irq_en_reg[2] [1]),
        .O(\bus2ip_addr_reg_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \adc0_fifo_disable[0]_i_2 
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\adc3_slice0_irq_en_reg[2] [3]),
        .I2(\adc3_slice0_irq_en_reg[2] [2]),
        .I3(\adc3_slice0_irq_en_reg[2] [1]),
        .I4(\adc3_slice0_irq_en_reg[2] [0]),
        .I5(\bus2ip_addr_reg_reg[7] ),
        .O(\bus2ip_addr_reg_reg[9]_14 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \adc3_end_stage[3]_i_3 
       (.I0(\bus2ip_addr_reg_reg[7] ),
        .I1(\adc3_slice0_irq_en_reg[2] [3]),
        .I2(\adc3_slice0_irq_en_reg[2] [2]),
        .I3(\adc3_slice0_irq_en_reg[2] [0]),
        .I4(\adc3_slice0_irq_en_reg[2] [1]),
        .I5(\adc3_slice0_irq_en_reg[2] [7]),
        .O(\bus2ip_addr_reg_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    adc3_reset_i_2
       (.I0(\bus2ip_addr_reg_reg[6] ),
        .I1(\adc3_slice0_irq_en_reg[2] [6]),
        .I2(\adc3_slice0_irq_en_reg[2] [5]),
        .I3(\adc3_slice0_irq_en_reg[2] [7]),
        .O(\bus2ip_addr_reg_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    axi_read_req_r_i_2
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\bus2ip_addr_reg_reg[7] ),
        .I2(\adc3_slice0_irq_en_reg[2] [2]),
        .I3(\adc3_slice0_irq_en_reg[2] [3]),
        .I4(\adc3_slice0_irq_en_reg[2] [1]),
        .I5(\adc3_slice0_irq_en_reg[2] [0]),
        .O(\bus2ip_addr_reg_reg[9]_3 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    axi_read_req_r_i_2__0
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\bus2ip_addr_reg_reg[7] ),
        .I2(\adc3_slice0_irq_en_reg[2] [2]),
        .I3(\adc3_slice0_irq_en_reg[2] [3]),
        .I4(\adc3_slice0_irq_en_reg[2] [0]),
        .I5(\adc3_slice0_irq_en_reg[2] [1]),
        .O(\bus2ip_addr_reg_reg[9]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_read_req_r_i_2__1
       (.I0(\adc3_slice0_irq_en_reg[2] [1]),
        .I1(\adc3_slice0_irq_en_reg[2] [0]),
        .O(\bus2ip_addr_reg_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    axi_read_req_r_i_2__2
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\bus2ip_addr_reg_reg[7] ),
        .I2(\adc3_slice0_irq_en_reg[2] [2]),
        .I3(\adc3_slice0_irq_en_reg[2] [3]),
        .I4(\adc3_slice0_irq_en_reg[2] [1]),
        .I5(\adc3_slice0_irq_en_reg[2] [0]),
        .O(\bus2ip_addr_reg_reg[9]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    axi_read_req_r_i_3
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\adc3_slice0_irq_en_reg[2] [6]),
        .I2(\adc3_slice0_irq_en_reg[2] [5]),
        .I3(\bus2ip_addr_reg_reg[6] ),
        .O(\bus2ip_addr_reg_reg[9]_6 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    axi_read_req_r_i_3__0
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\bus2ip_addr_reg_reg[7] ),
        .I2(\adc3_slice0_irq_en_reg[2] [1]),
        .I3(\adc3_slice0_irq_en_reg[2] [0]),
        .I4(\adc3_slice0_irq_en_reg[2] [2]),
        .I5(\adc3_slice0_irq_en_reg[2] [3]),
        .O(\bus2ip_addr_reg_reg[9]_7 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    axi_read_req_r_i_3__1
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\bus2ip_addr_reg_reg[7] ),
        .I2(\adc3_slice0_irq_en_reg[2] [3]),
        .I3(\adc3_slice0_irq_en_reg[2] [2]),
        .I4(\adc3_slice0_irq_en_reg[2] [0]),
        .I5(\adc3_slice0_irq_en_reg[2] [1]),
        .O(\bus2ip_addr_reg_reg[9]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h1)) 
    axi_read_req_r_i_3__2
       (.I0(\adc3_slice0_irq_en_reg[2] [0]),
        .I1(\adc3_slice0_irq_en_reg[2] [1]),
        .O(\bus2ip_addr_reg_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    axi_read_req_r_i_4
       (.I0(\adc3_slice0_irq_en_reg[2] [3]),
        .I1(\adc3_slice0_irq_en_reg[2] [2]),
        .I2(\adc3_slice0_irq_en_reg[2] [5]),
        .I3(\adc3_slice0_irq_en_reg[2] [6]),
        .I4(\adc3_slice0_irq_en_reg[2] [4]),
        .I5(\adc3_slice0_irq_en_reg[2] [7]),
        .O(\bus2ip_addr_reg_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    axi_read_req_r_i_4__0
       (.I0(\adc3_slice0_irq_en_reg[2] [4]),
        .I1(\adc3_slice0_irq_en_reg[2] [0]),
        .I2(\adc3_slice0_irq_en_reg[2] [1]),
        .I3(\adc3_slice0_irq_en_reg[2] [3]),
        .I4(\adc3_slice0_irq_en_reg[2] [2]),
        .O(\bus2ip_addr_reg_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h01)) 
    axi_read_req_r_i_5
       (.I0(\adc3_slice0_irq_en_reg[2] [5]),
        .I1(\adc3_slice0_irq_en_reg[2] [6]),
        .I2(\adc3_slice0_irq_en_reg[2] [4]),
        .O(\bus2ip_addr_reg_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    dac00_irq_en_i_3
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\bus2ip_addr_reg_reg[6]_0 ),
        .I2(\adc3_slice0_irq_en_reg[2] [6]),
        .I3(\adc3_slice0_irq_en_reg[2] [5]),
        .O(\bus2ip_addr_reg_reg[9]_10 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \dac0_cmn_en[15]_i_2 
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\adc3_slice0_irq_en_reg[2] [2]),
        .I2(\adc3_slice0_irq_en_reg[2] [3]),
        .I3(\adc3_slice0_irq_en_reg[2] [0]),
        .I4(\adc3_slice0_irq_en_reg[2] [1]),
        .I5(\bus2ip_addr_reg_reg[7] ),
        .O(\bus2ip_addr_reg_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    dac0_irq_en_i_2
       (.I0(\adc3_slice0_irq_en_reg[2] [4]),
        .I1(\adc3_slice0_irq_en_reg[2] [0]),
        .I2(\adc3_slice0_irq_en_reg[2] [1]),
        .I3(\adc3_slice0_irq_en_reg[2] [3]),
        .I4(\adc3_slice0_irq_en_reg[2] [2]),
        .O(\bus2ip_addr_reg_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \dac0_slice0_fast_sd[1]_i_2 
       (.I0(\adc3_slice0_irq_en_reg[2] [2]),
        .I1(\adc3_slice0_irq_en_reg[2] [6]),
        .I2(\adc3_slice0_irq_en_reg[2] [5]),
        .I3(\adc3_slice0_irq_en_reg[2] [3]),
        .I4(\adc3_slice0_irq_en_reg[2] [4]),
        .I5(\adc3_slice0_irq_en_reg[2] [7]),
        .O(\bus2ip_addr_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \dac0_slice0_irq_en[15]_i_2 
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\bus2ip_addr_reg_reg[7] ),
        .I2(\adc3_slice0_irq_en_reg[2] [3]),
        .I3(\adc3_slice0_irq_en_reg[2] [2]),
        .I4(\adc3_slice0_irq_en_reg[2] [0]),
        .I5(\adc3_slice0_irq_en_reg[2] [1]),
        .O(\bus2ip_addr_reg_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \dac0_slice1_irq_en[15]_i_2 
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\bus2ip_addr_reg_reg[7] ),
        .I2(\adc3_slice0_irq_en_reg[2] [2]),
        .I3(\adc3_slice0_irq_en_reg[2] [3]),
        .I4(\adc3_slice0_irq_en_reg[2] [1]),
        .I5(\adc3_slice0_irq_en_reg[2] [0]),
        .O(\bus2ip_addr_reg_reg[9]_4 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \dac0_slice2_irq_en[15]_i_2 
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\bus2ip_addr_reg_reg[7] ),
        .I2(\adc3_slice0_irq_en_reg[2] [2]),
        .I3(\adc3_slice0_irq_en_reg[2] [3]),
        .I4(\adc3_slice0_irq_en_reg[2] [0]),
        .I5(\adc3_slice0_irq_en_reg[2] [1]),
        .O(\bus2ip_addr_reg_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \dac0_slice3_irq_en[15]_i_2 
       (.I0(\adc3_slice0_irq_en_reg[2] [7]),
        .I1(\adc3_slice0_irq_en_reg[2] [2]),
        .I2(\adc3_slice0_irq_en_reg[2] [3]),
        .I3(\adc3_slice0_irq_en_reg[2] [1]),
        .I4(\adc3_slice0_irq_en_reg[2] [0]),
        .I5(\bus2ip_addr_reg_reg[7] ),
        .O(\bus2ip_addr_reg_reg[9]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    master_reset_i_2
       (.I0(\bus2ip_addr_reg_reg[6]_0 ),
        .I1(\adc3_slice0_irq_en_reg[2] [6]),
        .I2(\adc3_slice0_irq_en_reg[2] [5]),
        .I3(\adc3_slice0_irq_en_reg[2] [7]),
        .O(\bus2ip_addr_reg_reg[8] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_reset_count
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    sm_reset_r,
    Q,
    SS,
    bank9_read,
    s_axi_aclk,
    adc0_sm_reset_i,
    sm_reset_pulse0,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output sm_reset_r;
  output [7:0]Q;
  input [0:0]SS;
  input [0:0]bank9_read;
  input s_axi_aclk;
  input adc0_sm_reset_i;
  input sm_reset_pulse0;
  input s_axi_aresetn;

  wire [7:0]Q;
  wire [0:0]SS;
  wire adc0_sm_reset_i;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__13_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank9_read;
  wire count0;
  wire \count[7]_i_1__0_n_0 ;
  wire \count[7]_i_4__0_n_0 ;
  wire [7:0]p_0_in__0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire sm_reset_pulse;
  wire sm_reset_pulse0;
  wire sm_reset_r;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank9_read),
        .Q(axi_read_req_r),
        .R(SS));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__13
       (.I0(axi_read_req_r),
        .I1(bank9_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__13_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__13_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1__0 
       (.I0(Q[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\count[7]_i_4__0_n_0 ),
        .O(p_0_in__0[6]));
  LUT3 #(
    .INIT(8'h6F)) 
    \count[7]_i_1__0 
       (.I0(read_ack_tog_reg_0),
        .I1(read_ack_tog_r_reg_0),
        .I2(s_axi_aresetn),
        .O(\count[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \count[7]_i_2__0 
       (.I0(sm_reset_pulse),
        .I1(Q[6]),
        .I2(\count[7]_i_4__0_n_0 ),
        .I3(Q[7]),
        .O(count0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count[7]_i_3__0 
       (.I0(Q[7]),
        .I1(\count[7]_i_4__0_n_0 ),
        .I2(Q[6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count[7]_i_4__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count[7]_i_4__0_n_0 ));
  FDRE \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[0]),
        .Q(Q[0]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[1]),
        .Q(Q[1]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[2]),
        .Q(Q[2]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[3]),
        .Q(Q[3]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[4]),
        .Q(Q[4]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[5]),
        .Q(Q[5]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[6]),
        .Q(Q[6]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[7]),
        .Q(Q[7]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(SS));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(SS));
  FDRE sm_reset_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_reset_pulse0),
        .Q(sm_reset_pulse),
        .R(SS));
  FDRE sm_reset_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_sm_reset_i),
        .Q(sm_reset_r),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "RFDC_MODE1_reset_count" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_reset_count_0
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    sm_reset_r,
    Q,
    SS,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    dac1_sm_reset_i,
    sm_reset_pulse0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output sm_reset_r;
  output [7:0]Q;
  input [0:0]SS;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input dac1_sm_reset_i;
  input sm_reset_pulse0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input s_axi_aresetn;

  wire [7:0]Q;
  wire [0:0]SS;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__14_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire count0;
  wire \count[7]_i_1_n_0 ;
  wire \count[7]_i_4_n_0 ;
  wire dac1_sm_reset_i;
  wire [7:0]p_0_in;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire sm_reset_pulse;
  wire sm_reset_pulse0;
  wire sm_reset_r;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(SS));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__14
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__14_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__14_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[6]_i_1 
       (.I0(Q[6]),
        .I1(\count[7]_i_4_n_0 ),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h6F)) 
    \count[7]_i_1 
       (.I0(read_ack_tog_reg_0),
        .I1(read_ack_tog_r_reg_0),
        .I2(s_axi_aresetn),
        .O(\count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \count[7]_i_2 
       (.I0(sm_reset_pulse),
        .I1(Q[6]),
        .I2(\count[7]_i_4_n_0 ),
        .I3(Q[7]),
        .O(count0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count[7]_i_3 
       (.I0(Q[7]),
        .I1(\count[7]_i_4_n_0 ),
        .I2(Q[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count[7]_i_4 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\count[7]_i_4_n_0 ));
  FDRE \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(\count[7]_i_1_n_0 ));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(SS));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(SS));
  FDRE sm_reset_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_reset_pulse0),
        .Q(sm_reset_pulse),
        .R(SS));
  FDRE sm_reset_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_sm_reset_i),
        .Q(sm_reset_r),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_rf_wrapper
   (s12_axis_tready,
    m00_axis_tvalid,
    adc0_pll_lock,
    STATUS_COMMON,
    s_axi_aclk_0,
    s_axi_aclk_1,
    s_axi_aclk_2,
    s_axi_aclk_3,
    dest_out,
    dac1_clk_n_0,
    adc0_drp_rdy,
    adc1_drp_rdy,
    adc2_drp_rdy,
    adc3_drp_rdy,
    dac1_drp_rdy,
    dac1_dgnt_mon,
    adc0_done_reg,
    \drp_addr_reg[6] ,
    s_axi_aclk_4,
    dac0_pll_dmon,
    dac0_do_mon,
    dac00_status,
    dac01_status,
    dac02_status,
    dac03_status,
    dac0_den_mon,
    dac0_dwe_mon,
    dac0_daddr_mon,
    dac0_di_mon,
    clk_dac1,
    dac1_drdy_mon,
    dac1_pll_dmon,
    vout12_n,
    vout12_p,
    dac1_do_mon,
    dac10_status,
    dac11_status,
    dac12_status,
    dac13_status,
    dac1_den_mon,
    dac1_dwe_mon,
    dac1_daddr_mon,
    dac1_di_mon,
    clk_adc0,
    adc0_clk_n_0,
    adc0_pll_dmon,
    m00_axis_tdata,
    adc0_do_mon,
    adc00_status,
    adc01_status,
    adc02_status,
    adc03_status,
    adc0_den_mon,
    adc0_dwe_mon,
    adc0_daddr_mon,
    adc0_di_mon,
    s_axi_aclk_5,
    adc1_pll_dmon,
    adc1_do_mon,
    adc10_status,
    adc11_status,
    adc12_status,
    adc13_status,
    adc1_den_mon,
    adc1_dwe_mon,
    adc1_daddr_mon,
    adc1_di_mon,
    s_axi_aclk_6,
    adc2_pll_dmon,
    adc2_do_mon,
    adc20_status,
    adc21_status,
    adc22_status,
    adc23_status,
    adc2_den_mon,
    adc2_dwe_mon,
    adc2_daddr_mon,
    adc2_di_mon,
    s_axi_aclk_7,
    adc3_pll_dmon,
    adc3_do_mon,
    adc30_status,
    adc31_status,
    adc32_status,
    adc33_status,
    adc3_den_mon,
    adc3_dwe_mon,
    adc3_daddr_mon,
    adc3_di_mon,
    \FSM_sequential_fsm_cs_reg[2] ,
    const_req_adc0,
    adc0_por_req,
    \FSM_sequential_fsm_cs_reg[1] ,
    \FSM_sequential_fsm_cs_reg[0] ,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    \FSM_sequential_fsm_cs_reg[0]_2 ,
    access_type_reg,
    dac0_drp_rdy,
    D,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    access_type_reg_0,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    \FSM_sequential_fsm_cs_reg[2]_4 ,
    \dac1_end_stage_reg[3] ,
    \dac1_end_stage_reg[2] ,
    \dac1_end_stage_reg[1] ,
    \adc0_end_stage_reg[1] ,
    dac1_clk_n_1,
    dac1_clk_n_2,
    dac1_clk_n_3,
    s_axi_aclk_8,
    sm_reset_pulse0,
    adc0_sm_reset_i,
    sm_reset_pulse0_0,
    done_reg,
    dac1_sm_reset_i,
    dac0_powerup_state,
    done_reg_0,
    dac1_powerup_state,
    adc0_powerup_state,
    adc1_powerup_state,
    done_reg_1,
    adc2_powerup_state,
    done_reg_2,
    adc3_powerup_state,
    done_reg_3,
    \mem_data_dac0_reg[32] ,
    user_drp_drdy_reg,
    \FSM_sequential_fsm_cs_reg[0]_3 ,
    adc0_status,
    dac1_status,
    status,
    \status_reg[3] ,
    adc3_status,
    cleared_r,
    dac0_status,
    \FSM_onehot_por_sm_state_reg[12] ,
    s1_axis_aclk,
    m0_axis_aclk,
    s_axi_aclk,
    Q,
    sysref_in_n,
    sysref_in_p,
    dac0_cmn_control,
    dac1_clk_n,
    dac1_clk_p,
    dac1_cmn_control,
    s12_axis_tdata,
    adc0_clk_n,
    adc0_clk_p,
    vin0_01_n,
    vin0_01_p,
    adc0_cmn_control,
    adc1_cmn_control,
    adc2_cmn_control,
    adc3_cmn_control,
    \FSM_sequential_fsm_cs[0]_i_2 ,
    bank10_write,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    adc0_dreq_mon,
    \FSM_sequential_fsm_cs_reg[0]_4 ,
    bank10_read,
    vout12_n_0,
    bank12_write,
    \FSM_onehot_state_reg[2] ,
    adc1_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    adc2_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    bank14_write,
    \FSM_onehot_state_reg[2]_0 ,
    adc3_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_3 ,
    bank16_write,
    \FSM_onehot_state_reg[2]_1 ,
    dac1_dreq_mon,
    dac1_drp_we,
    dummy_read_req_reg,
    \FSM_onehot_state_reg[2]_2 ,
    drp_RdAck_r_reg,
    \FSM_sequential_fsm_cs[2]_i_2__3 ,
    drp_RdAck_r_reg_0,
    \dac1_end_stage_r_reg[3] ,
    bank3_read,
    p_48_in,
    \IP2Bus_Data[1]_i_14 ,
    \IP2Bus_Data[1]_i_14_0 ,
    \IP2Bus_Data[10]_i_5 ,
    \IP2Bus_Data[12]_i_4 ,
    \IP2Bus_Data[12]_i_4_0 ,
    sm_reset_r,
    sm_reset_r_1,
    \por_timer_start_val_reg[11] ,
    adc0_done_i_reg_0,
    adc0_fifo_disable,
    dac1_done_i_reg_0,
    dac1_fifo_disable,
    por_sm_reset_reg_0,
    \por_timer_count_reg[7] ,
    \por_timer_count_reg[7]_0 ,
    \por_timer_count_reg[7]_1 ,
    \por_timer_start_val_reg[7] ,
    \por_timer_start_val_reg[2] ,
    \tc_enable_reg[1] ,
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2 ,
    \tc_enable_reg[2] ,
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2 ,
    \tc_enable_reg[3] ,
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ,
    \dac0_start_stage_r_reg[3] ,
    \dac0_end_stage_r_reg[3] ,
    \dac1_start_stage_r_reg[3] ,
    E,
    adc1_restart_pending_reg,
    adc2_restart_pending_reg,
    adc3_restart_pending_reg,
    \dac0_end_stage_r_reg[0] ,
    \dac1_end_stage_r_reg[0] ,
    drp_RdAck_r_reg_1,
    drp_RdAck_r_reg_2,
    drp_RdAck_r_reg_3,
    drp_RdAck_r_reg_4,
    dac0_drp_we,
    bank2_write,
    \FSM_sequential_fsm_cs_reg[2]_5 ,
    bank2_read,
    \por_timer_start_val_reg[20] ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output s12_axis_tready;
  output m00_axis_tvalid;
  output adc0_pll_lock;
  output [15:0]STATUS_COMMON;
  output [15:0]s_axi_aclk_0;
  output [15:0]s_axi_aclk_1;
  output [15:0]s_axi_aclk_2;
  output [15:0]s_axi_aclk_3;
  output dest_out;
  output [15:0]dac1_clk_n_0;
  output adc0_drp_rdy;
  output adc1_drp_rdy;
  output adc2_drp_rdy;
  output adc3_drp_rdy;
  output dac1_drp_rdy;
  output dac1_dgnt_mon;
  output adc0_done_reg;
  output \drp_addr_reg[6] ;
  output s_axi_aclk_4;
  output dac0_pll_dmon;
  output [15:0]dac0_do_mon;
  output [15:0]dac00_status;
  output [15:0]dac01_status;
  output [15:0]dac02_status;
  output [15:0]dac03_status;
  output dac0_den_mon;
  output dac0_dwe_mon;
  output [10:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output clk_dac1;
  output dac1_drdy_mon;
  output dac1_pll_dmon;
  output vout12_n;
  output vout12_p;
  output [15:0]dac1_do_mon;
  output [15:0]dac10_status;
  output [15:0]dac11_status;
  output [15:0]dac12_status;
  output [15:0]dac13_status;
  output dac1_den_mon;
  output dac1_dwe_mon;
  output [10:0]dac1_daddr_mon;
  output [15:0]dac1_di_mon;
  output clk_adc0;
  output adc0_clk_n_0;
  output adc0_pll_dmon;
  output [127:0]m00_axis_tdata;
  output [15:0]adc0_do_mon;
  output [15:0]adc00_status;
  output [15:0]adc01_status;
  output [15:0]adc02_status;
  output [15:0]adc03_status;
  output adc0_den_mon;
  output adc0_dwe_mon;
  output [10:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output s_axi_aclk_5;
  output adc1_pll_dmon;
  output [15:0]adc1_do_mon;
  output [15:0]adc10_status;
  output [15:0]adc11_status;
  output [15:0]adc12_status;
  output [15:0]adc13_status;
  output adc1_den_mon;
  output adc1_dwe_mon;
  output [10:0]adc1_daddr_mon;
  output [15:0]adc1_di_mon;
  output s_axi_aclk_6;
  output adc2_pll_dmon;
  output [15:0]adc2_do_mon;
  output [15:0]adc20_status;
  output [15:0]adc21_status;
  output [15:0]adc22_status;
  output [15:0]adc23_status;
  output adc2_den_mon;
  output adc2_dwe_mon;
  output [10:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output s_axi_aclk_7;
  output adc3_pll_dmon;
  output [15:0]adc3_do_mon;
  output [15:0]adc30_status;
  output [15:0]adc31_status;
  output [15:0]adc32_status;
  output [15:0]adc33_status;
  output adc3_den_mon;
  output adc3_dwe_mon;
  output [10:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output [1:0]\FSM_sequential_fsm_cs_reg[2] ;
  output const_req_adc0;
  output adc0_por_req;
  output \FSM_sequential_fsm_cs_reg[1] ;
  output \FSM_sequential_fsm_cs_reg[0] ;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output \FSM_sequential_fsm_cs_reg[0]_2 ;
  output access_type_reg;
  output dac0_drp_rdy;
  output [0:0]D;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output access_type_reg_0;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_3 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_4 ;
  output \dac1_end_stage_reg[3] ;
  output \dac1_end_stage_reg[2] ;
  output \dac1_end_stage_reg[1] ;
  output \adc0_end_stage_reg[1] ;
  output dac1_clk_n_1;
  output dac1_clk_n_2;
  output dac1_clk_n_3;
  output s_axi_aclk_8;
  output sm_reset_pulse0;
  output adc0_sm_reset_i;
  output sm_reset_pulse0_0;
  output done_reg;
  output dac1_sm_reset_i;
  output dac0_powerup_state;
  output done_reg_0;
  output dac1_powerup_state;
  output adc0_powerup_state;
  output adc1_powerup_state;
  output done_reg_1;
  output adc2_powerup_state;
  output done_reg_2;
  output adc3_powerup_state;
  output done_reg_3;
  output [0:0]\mem_data_dac0_reg[32] ;
  output user_drp_drdy_reg;
  output \FSM_sequential_fsm_cs_reg[0]_3 ;
  output [3:0]adc0_status;
  output [3:0]dac1_status;
  output [1:0]status;
  output [1:0]\status_reg[3] ;
  output [1:0]adc3_status;
  output cleared_r;
  output [2:0]dac0_status;
  output \FSM_onehot_por_sm_state_reg[12] ;
  input s1_axis_aclk;
  input m0_axis_aclk;
  input s_axi_aclk;
  input [10:0]Q;
  input sysref_in_n;
  input sysref_in_p;
  input [14:0]dac0_cmn_control;
  input dac1_clk_n;
  input dac1_clk_p;
  input [14:0]dac1_cmn_control;
  input [255:0]s12_axis_tdata;
  input adc0_clk_n;
  input adc0_clk_p;
  input vin0_01_n;
  input vin0_01_p;
  input [14:0]adc0_cmn_control;
  input [14:0]adc1_cmn_control;
  input [14:0]adc2_cmn_control;
  input [14:0]adc3_cmn_control;
  input [3:0]\FSM_sequential_fsm_cs[0]_i_2 ;
  input bank10_write;
  input \FSM_sequential_fsm_cs_reg[1]_0 ;
  input adc0_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[0]_4 ;
  input bank10_read;
  input [15:0]vout12_n_0;
  input bank12_write;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input adc1_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input adc2_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_2 ;
  input bank14_write;
  input [1:0]\FSM_onehot_state_reg[2]_0 ;
  input adc3_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_3 ;
  input bank16_write;
  input [1:0]\FSM_onehot_state_reg[2]_1 ;
  input dac1_dreq_mon;
  input dac1_drp_we;
  input dummy_read_req_reg;
  input [1:0]\FSM_onehot_state_reg[2]_2 ;
  input drp_RdAck_r_reg;
  input [3:0]\FSM_sequential_fsm_cs[2]_i_2__3 ;
  input drp_RdAck_r_reg_0;
  input [3:0]\dac1_end_stage_r_reg[3] ;
  input [1:0]bank3_read;
  input [7:0]p_48_in;
  input \IP2Bus_Data[1]_i_14 ;
  input \IP2Bus_Data[1]_i_14_0 ;
  input \IP2Bus_Data[10]_i_5 ;
  input \IP2Bus_Data[12]_i_4 ;
  input \IP2Bus_Data[12]_i_4_0 ;
  input sm_reset_r;
  input sm_reset_r_1;
  input [1:0]\por_timer_start_val_reg[11] ;
  input adc0_done_i_reg_0;
  input [0:0]adc0_fifo_disable;
  input dac1_done_i_reg_0;
  input [0:0]dac1_fifo_disable;
  input por_sm_reset_reg_0;
  input [1:0]\por_timer_count_reg[7] ;
  input [1:0]\por_timer_count_reg[7]_0 ;
  input [1:0]\por_timer_count_reg[7]_1 ;
  input [0:0]\por_timer_start_val_reg[7] ;
  input [0:0]\por_timer_start_val_reg[2] ;
  input [3:0]\tc_enable_reg[1] ;
  input [3:0]\tc_enable_reg0_inferred__0/tc_enable[1]_i_2 ;
  input [3:0]\tc_enable_reg[2] ;
  input [3:0]\tc_enable_reg0_inferred__1/tc_enable[2]_i_2 ;
  input [3:0]\tc_enable_reg[3] ;
  input [3:0]\tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ;
  input [3:0]\dac0_start_stage_r_reg[3] ;
  input [3:0]\dac0_end_stage_r_reg[3] ;
  input [3:0]\dac1_start_stage_r_reg[3] ;
  input [0:0]E;
  input adc1_restart_pending_reg;
  input adc2_restart_pending_reg;
  input adc3_restart_pending_reg;
  input [0:0]\dac0_end_stage_r_reg[0] ;
  input [0:0]\dac1_end_stage_r_reg[0] ;
  input drp_RdAck_r_reg_1;
  input drp_RdAck_r_reg_2;
  input drp_RdAck_r_reg_3;
  input drp_RdAck_r_reg_4;
  input dac0_drp_we;
  input bank2_write;
  input \FSM_sequential_fsm_cs_reg[2]_5 ;
  input bank2_read;
  input [15:0]\por_timer_start_val_reg[20] ;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;
  output lopt_5;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_por_sm_state_reg[12] ;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire [1:0]\FSM_onehot_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_state_reg[2]_2 ;
  wire [3:0]\FSM_sequential_fsm_cs[0]_i_2 ;
  wire [3:0]\FSM_sequential_fsm_cs[2]_i_2__3 ;
  wire \FSM_sequential_fsm_cs_reg[0] ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[0]_2 ;
  wire \FSM_sequential_fsm_cs_reg[0]_3 ;
  wire \FSM_sequential_fsm_cs_reg[0]_4 ;
  wire \FSM_sequential_fsm_cs_reg[1] ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_2 ;
  wire \FSM_sequential_fsm_cs_reg[1]_3 ;
  wire [1:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_3 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_4 ;
  wire \FSM_sequential_fsm_cs_reg[2]_5 ;
  wire \IP2Bus_Data[10]_i_5 ;
  wire \IP2Bus_Data[12]_i_4 ;
  wire \IP2Bus_Data[12]_i_4_0 ;
  wire \IP2Bus_Data[1]_i_14 ;
  wire \IP2Bus_Data[1]_i_14_0 ;
  wire [10:0]Q;
  wire [15:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire [15:0]adc00_status;
  wire [15:0]adc01_status;
  wire [15:0]adc02_status;
  wire [15:0]adc03_status;
  wire adc0_clk_n;
  wire adc0_clk_n_0;
  wire adc0_clk_p;
  wire adc0_clk_present_sync;
  wire [14:0]adc0_cmn_control;
  wire [10:0]adc0_daddr_mon;
  wire adc0_den_mon;
  wire [15:0]adc0_di_mon;
  wire [15:0]adc0_do_mon;
  wire adc0_done_i;
  wire adc0_done_i_reg_0;
  wire adc0_done_i_reg_n_0;
  wire adc0_done_reg;
  wire adc0_dreq_mon;
  wire adc0_drp_rdy;
  wire adc0_dwe_mon;
  wire \adc0_end_stage_reg[1] ;
  wire [0:0]adc0_fifo_disable;
  wire adc0_pll_dmon;
  wire adc0_pll_lock;
  wire adc0_por_req;
  wire adc0_powerup_state;
  wire adc0_powerup_state_sync;
  wire adc0_sm_reset_i;
  wire [3:0]adc0_status;
  wire adc0_supplies_up_sync;
  wire [15:0]adc10_status;
  wire [15:0]adc11_status;
  wire [15:0]adc12_status;
  wire [15:0]adc13_status;
  wire [14:0]adc1_cmn_control;
  wire [10:0]adc1_daddr_mon;
  wire adc1_den_mon;
  wire [15:0]adc1_di_mon;
  wire [15:0]adc1_do_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_rdy;
  wire adc1_dwe_mon;
  wire adc1_pll_dmon;
  wire adc1_powerup_state;
  wire adc1_restart_pending_reg;
  wire adc1_supplies_up_sync;
  wire [15:0]adc20_status;
  wire [15:0]adc21_status;
  wire [15:0]adc22_status;
  wire [15:0]adc23_status;
  wire [14:0]adc2_cmn_control;
  wire [10:0]adc2_daddr_mon;
  wire adc2_den_mon;
  wire [15:0]adc2_di_mon;
  wire [15:0]adc2_do_mon;
  wire adc2_dreq_mon;
  wire adc2_drp_rdy;
  wire adc2_dwe_mon;
  wire adc2_pll_dmon;
  wire adc2_powerup_state;
  wire adc2_restart_pending_reg;
  wire adc2_supplies_up_sync;
  wire [15:0]adc30_status;
  wire [15:0]adc31_status;
  wire [15:0]adc32_status;
  wire [15:0]adc33_status;
  wire [14:0]adc3_cmn_control;
  wire [10:0]adc3_daddr_mon;
  wire adc3_den_mon;
  wire [15:0]adc3_di_mon;
  wire [15:0]adc3_do_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_rdy;
  wire adc3_dwe_mon;
  wire adc3_pll_dmon;
  wire adc3_powerup_state;
  wire adc3_restart_pending_reg;
  wire [1:0]adc3_status;
  wire adc3_supplies_up_sync;
  wire bank10_read;
  wire bank10_write;
  wire bank12_write;
  wire bank14_write;
  wire bank16_write;
  wire bank2_read;
  wire bank2_write;
  wire [1:0]bank3_read;
  wire cleared_r;
  wire clk_adc0;
  wire clk_dac1;
  wire const_req_adc0;
  wire [15:0]dac00_status;
  wire [15:0]dac01_status;
  wire [15:0]dac02_status;
  wire [15:0]dac03_status;
  wire [14:0]dac0_cmn_control;
  wire [10:0]dac0_daddr_mon;
  wire dac0_den_mon;
  wire [15:0]dac0_di_mon;
  wire [15:0]dac0_do_mon;
  wire dac0_drp_rdy;
  wire dac0_drp_we;
  wire dac0_dwe_mon;
  wire [0:0]\dac0_end_stage_r_reg[0] ;
  wire [3:0]\dac0_end_stage_r_reg[3] ;
  wire dac0_pll_dmon;
  wire dac0_powerup_state;
  wire [3:0]\dac0_start_stage_r_reg[3] ;
  wire [2:0]dac0_status;
  wire dac0_supplies_up_sync;
  wire [15:0]dac10_status;
  wire [15:0]dac11_status;
  wire [15:0]dac12_status;
  wire [15:0]dac13_status;
  wire dac1_clk_n;
  wire [15:0]dac1_clk_n_0;
  wire dac1_clk_n_1;
  wire dac1_clk_n_2;
  wire dac1_clk_n_3;
  wire dac1_clk_p;
  wire dac1_clk_present_sync;
  wire [14:0]dac1_cmn_control;
  wire [10:0]dac1_daddr_mon;
  wire dac1_den_mon;
  wire dac1_dgnt_mon;
  wire [15:0]dac1_di_mon;
  wire [15:0]dac1_do_mon;
  wire dac1_done_i;
  wire dac1_done_i_reg_0;
  wire dac1_done_i_reg_n_0;
  wire dac1_drdy_mon;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire dac1_drp_we;
  wire dac1_dwe_mon;
  wire [0:0]\dac1_end_stage_r_reg[0] ;
  wire [3:0]\dac1_end_stage_r_reg[3] ;
  wire \dac1_end_stage_reg[1] ;
  wire \dac1_end_stage_reg[2] ;
  wire \dac1_end_stage_reg[3] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_pll_dmon;
  wire dac1_powerup_state;
  wire dac1_powerup_state_sync;
  wire dac1_sm_reset_i;
  wire [3:0]\dac1_start_stage_r_reg[3] ;
  wire [3:0]dac1_status;
  wire dac1_supplies_up_sync;
  wire dest_out;
  wire done_reg;
  wire done_reg_0;
  wire done_reg_1;
  wire done_reg_2;
  wire done_reg_3;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire drp_RdAck_r_reg_3;
  wire drp_RdAck_r_reg_4;
  wire \drp_addr_reg[6] ;
  wire dummy_read_req_i_3_n_0;
  wire dummy_read_req_reg;
  wire lopt;
  wire lopt_1;
  wire [127:0]m00_axis_tdata;
  wire m00_axis_tvalid;
  wire m0_axis_aclk;
  wire \mem_addr[2]_i_3_n_0 ;
  wire \mem_addr[3]_i_2__0_n_0 ;
  wire \mem_addr[3]_i_2_n_0 ;
  wire \mem_addr[5]_i_5_n_0 ;
  wire \mem_addr[6]_i_9_n_0 ;
  wire [2:0]mem_addr_adc0;
  wire [1:0]mem_addr_dac1;
  wire [0:0]\mem_data_dac0_reg[32] ;
  wire [7:0]p_48_in;
  wire por_sm_reset;
  wire por_sm_reset_i;
  wire por_sm_reset_i_2_n_0;
  wire por_sm_reset_reg_0;
  wire [1:0]\por_timer_count_reg[7] ;
  wire [1:0]\por_timer_count_reg[7]_0 ;
  wire [1:0]\por_timer_count_reg[7]_1 ;
  wire [1:0]\por_timer_start_val_reg[11] ;
  wire [15:0]\por_timer_start_val_reg[20] ;
  wire [0:0]\por_timer_start_val_reg[2] ;
  wire [0:0]\por_timer_start_val_reg[7] ;
  wire rx1_u_adc_n_0;
  wire rx2_u_adc_n_0;
  wire rx3_u_adc_n_0;
  wire [255:0]s12_axis_tdata;
  wire s12_axis_tready;
  wire s1_axis_aclk;
  wire s_axi_aclk;
  wire [15:0]s_axi_aclk_0;
  wire [15:0]s_axi_aclk_1;
  wire [15:0]s_axi_aclk_2;
  wire [15:0]s_axi_aclk_3;
  wire s_axi_aclk_4;
  wire s_axi_aclk_5;
  wire s_axi_aclk_6;
  wire s_axi_aclk_7;
  wire s_axi_aclk_8;
  wire sm_reset_pulse0;
  wire sm_reset_pulse0_0;
  wire sm_reset_r;
  wire sm_reset_r_1;
  wire [1:0]status;
  wire [1:0]\status_reg[3] ;
  wire sysref_in_n;
  wire sysref_in_p;
  wire sysref_north_1;
  wire sysref_north_2;
  wire sysref_north_3;
  wire sysref_north_4;
  wire sysref_north_5;
  wire sysref_south_1;
  wire sysref_south_2;
  wire sysref_south_3;
  wire sysref_south_4;
  wire sysref_south_5;
  wire [3:0]\tc_enable_reg0_inferred__0/tc_enable[1]_i_2 ;
  wire [3:0]\tc_enable_reg0_inferred__1/tc_enable[2]_i_2 ;
  wire [3:0]\tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ;
  wire [3:0]\tc_enable_reg[1] ;
  wire [3:0]\tc_enable_reg[2] ;
  wire [3:0]\tc_enable_reg[3] ;
  wire tx0_u_dac_n_0;
  wire user_drp_drdy_reg;
  wire vin0_01_n;
  wire vin0_01_p;
  wire vout12_n;
  wire [15:0]vout12_n_0;
  wire vout12_p;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;
  wire NLW_rx0_u_adc_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx0_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED;
  wire NLW_rx0_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN_I23_P_UNCONNECTED;
  wire [127:0]NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED;
  wire [127:0]NLW_rx0_u_adc_DATA_ADC2_UNCONNECTED;
  wire [127:0]NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_rx1_u_adc_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx1_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx1_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I23_P_UNCONNECTED;
  wire [127:0]NLW_rx1_u_adc_DATA_ADC0_UNCONNECTED;
  wire [127:0]NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED;
  wire [127:0]NLW_rx1_u_adc_DATA_ADC2_UNCONNECTED;
  wire [127:0]NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_rx2_u_adc_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx2_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx2_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I23_P_UNCONNECTED;
  wire [127:0]NLW_rx2_u_adc_DATA_ADC0_UNCONNECTED;
  wire [127:0]NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED;
  wire [127:0]NLW_rx2_u_adc_DATA_ADC2_UNCONNECTED;
  wire [127:0]NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_rx3_u_adc_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx3_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx3_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I23_P_UNCONNECTED;
  wire [127:0]NLW_rx3_u_adc_DATA_ADC0_UNCONNECTED;
  wire [127:0]NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED;
  wire [127:0]NLW_rx3_u_adc_DATA_ADC2_UNCONNECTED;
  wire [127:0]NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT0_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT0_P_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT1_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT1_P_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT2_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT2_P_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT3_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT3_P_UNCONNECTED;
  wire NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_IN_NORTH_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_N_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_OUT_NORTH_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT0_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT0_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT1_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT1_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT3_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT3_P_UNCONNECTED;

  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_4 = xlnx_opt__2;
  assign lopt_5 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO " *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(clk_adc0),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO " *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(lopt),
        .CESYNC(xlnx_opt__2),
        .CLK(clk_dac1),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__3));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[10]_i_17 
       (.I0(dac1_do_mon[10]),
        .I1(\IP2Bus_Data[10]_i_5 ),
        .O(dac1_clk_n_3));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[12]_i_14 
       (.I0(adc2_do_mon[12]),
        .I1(\IP2Bus_Data[12]_i_4 ),
        .I2(\IP2Bus_Data[12]_i_4_0 ),
        .I3(adc3_do_mon[12]),
        .O(s_axi_aclk_8));
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[4]_i_25 
       (.I0(dac1_do_mon[4]),
        .I1(\IP2Bus_Data[10]_i_5 ),
        .O(dac1_clk_n_1));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[9]_i_14 
       (.I0(dac1_do_mon[9]),
        .I1(\IP2Bus_Data[10]_i_5 ),
        .O(dac1_clk_n_2));
  FDRE adc0_done_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_done_i),
        .Q(adc0_done_i_reg_n_0),
        .R(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45 cdc_adc0_clk_present_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_clk_present_sync),
        .src_clk(1'b0),
        .src_in(STATUS_COMMON[0]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41 cdc_adc0_done_i
       (.dest_clk(m0_axis_aclk),
        .dest_out(m00_axis_tvalid),
        .src_clk(1'b0),
        .src_in(adc0_done_i_reg_n_0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42 cdc_adc0_pll_lock_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_pll_lock),
        .src_clk(1'b0),
        .src_in(STATUS_COMMON[3]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43 cdc_adc0_powerup_state_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_powerup_state_sync),
        .src_clk(1'b0),
        .src_in(STATUS_COMMON[2]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44 cdc_adc0_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(STATUS_COMMON[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46 cdc_adc1_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc1_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_0[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47 cdc_adc2_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc2_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_1[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48 cdc_adc3_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc3_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_2[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49 cdc_dac0_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac0_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_3[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53 cdc_dac1_clk_present_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac1_clk_present_sync),
        .src_clk(1'b0),
        .src_in(dac1_clk_n_0[0]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40 cdc_dac1_done_i
       (.dest_clk(s1_axis_aclk),
        .dest_out(s12_axis_tready),
        .src_clk(1'b0),
        .src_in(dac1_done_i_reg_n_0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50 cdc_dac1_pll_lock_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(dac1_clk_n_0[3]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51 cdc_dac1_powerup_state_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac1_powerup_state_sync),
        .src_clk(1'b0),
        .src_in(dac1_clk_n_0[2]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52 cdc_dac1_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac1_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(dac1_clk_n_0[1]));
  FDRE dac1_done_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_done_i),
        .Q(dac1_done_i_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    dummy_read_req_i_3
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(dummy_read_req_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dummy_read_req_i_4
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\drp_addr_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \mem_addr[2]_i_3 
       (.I0(mem_addr_adc0[2]),
        .I1(mem_addr_adc0[0]),
        .I2(mem_addr_adc0[1]),
        .O(\mem_addr[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[3]_i_2 
       (.I0(mem_addr_dac1[1]),
        .I1(mem_addr_dac1[0]),
        .O(\mem_addr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[3]_i_2__0 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[0]),
        .O(\mem_addr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_addr[5]_i_5 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[0]),
        .O(\mem_addr[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_addr[6]_i_9 
       (.I0(mem_addr_adc0[2]),
        .I1(mem_addr_adc0[0]),
        .I2(mem_addr_adc0[1]),
        .O(\mem_addr[6]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    por_sm_reset_i_1
       (.I0(s_axi_aclk_0[6]),
        .I1(por_sm_reset_reg_0),
        .I2(s_axi_aclk_2[6]),
        .I3(por_sm_reset_i_2_n_0),
        .O(por_sm_reset_i));
  LUT4 #(
    .INIT(16'h7FFF)) 
    por_sm_reset_i_2
       (.I0(dac1_clk_n_0[6]),
        .I1(s_axi_aclk_3[6]),
        .I2(STATUS_COMMON[6]),
        .I3(s_axi_aclk_1[6]),
        .O(por_sm_reset_i_2_n_0));
  FDRE por_sm_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_sm_reset_i),
        .Q(por_sm_reset),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_por_fsm_top por_state_machine_i
       (.D(D),
        .E(E),
        .\FSM_onehot_por_sm_state_reg[12] (\FSM_onehot_por_sm_state_reg[12] ),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2] ),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2]_0 ),
        .\FSM_onehot_state_reg[2]_1 (\FSM_onehot_state_reg[2]_1 ),
        .\FSM_onehot_state_reg[2]_2 (\FSM_onehot_state_reg[2]_2 ),
        .\FSM_sequential_fsm_cs[0]_i_2 (\FSM_sequential_fsm_cs[0]_i_2 ),
        .\FSM_sequential_fsm_cs[2]_i_2__3 (\FSM_sequential_fsm_cs[2]_i_2__3 ),
        .\FSM_sequential_fsm_cs_reg[0] (adc0_den_mon),
        .\FSM_sequential_fsm_cs_reg[0]_0 (adc0_dwe_mon),
        .\FSM_sequential_fsm_cs_reg[0]_1 (\FSM_sequential_fsm_cs_reg[0] ),
        .\FSM_sequential_fsm_cs_reg[0]_2 (\FSM_sequential_fsm_cs_reg[0]_0 ),
        .\FSM_sequential_fsm_cs_reg[0]_3 (\FSM_sequential_fsm_cs_reg[0]_1 ),
        .\FSM_sequential_fsm_cs_reg[0]_4 (\FSM_sequential_fsm_cs_reg[0]_2 ),
        .\FSM_sequential_fsm_cs_reg[0]_5 (\FSM_sequential_fsm_cs_reg[0]_3 ),
        .\FSM_sequential_fsm_cs_reg[0]_6 (\FSM_sequential_fsm_cs_reg[0]_4 ),
        .\FSM_sequential_fsm_cs_reg[1] (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[1]_2 (\FSM_sequential_fsm_cs_reg[1]_2 ),
        .\FSM_sequential_fsm_cs_reg[1]_3 (\FSM_sequential_fsm_cs_reg[1]_3 ),
        .\FSM_sequential_fsm_cs_reg[2] (\FSM_sequential_fsm_cs_reg[2]_0 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_1 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_2 ),
        .\FSM_sequential_fsm_cs_reg[2]_2 (\FSM_sequential_fsm_cs_reg[2]_3 ),
        .\FSM_sequential_fsm_cs_reg[2]_3 (\FSM_sequential_fsm_cs_reg[2]_4 ),
        .\FSM_sequential_fsm_cs_reg[2]_4 (\FSM_sequential_fsm_cs_reg[2]_5 ),
        .\IP2Bus_Data[1]_i_14 (\IP2Bus_Data[1]_i_14 ),
        .\IP2Bus_Data[1]_i_14_0 (\IP2Bus_Data[1]_i_14_0 ),
        .Q(\FSM_sequential_fsm_cs_reg[2] ),
        .STATUS_COMMON(STATUS_COMMON[2]),
        .access_type_reg(access_type_reg),
        .access_type_reg_0(access_type_reg_0),
        .adc00_status(adc00_status[0]),
        .adc01_status(adc01_status[0]),
        .adc02_status(adc02_status[0]),
        .adc03_status(adc03_status[0]),
        .adc0_daddr_mon(adc0_daddr_mon),
        .adc0_di_mon(adc0_di_mon),
        .adc0_do_mon(adc0_do_mon),
        .adc0_done_i(adc0_done_i),
        .adc0_done_i_reg(adc0_done_i_reg_0),
        .adc0_done_reg_0(adc0_done_reg),
        .adc0_dreq_mon(adc0_dreq_mon),
        .\adc0_end_stage_reg[1] (\adc0_end_stage_reg[1] ),
        .adc0_fifo_disable(adc0_fifo_disable),
        .adc0_pll_lock(adc0_pll_lock),
        .adc0_powerup_state(adc0_powerup_state),
        .adc0_sm_reset_i(adc0_sm_reset_i),
        .adc0_status(adc0_status),
        .adc1_daddr_mon(adc1_daddr_mon),
        .adc1_den_mon(adc1_den_mon),
        .adc1_di_mon(adc1_di_mon),
        .adc1_do_mon(adc1_do_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_rdy(adc1_drp_rdy),
        .adc1_dwe_mon(adc1_dwe_mon),
        .adc1_powerup_state(adc1_powerup_state),
        .adc1_powerup_state_INST_0(s_axi_aclk_0[2]),
        .adc1_restart_pending_reg_0(adc1_restart_pending_reg),
        .adc2_daddr_mon(adc2_daddr_mon),
        .adc2_den_mon(adc2_den_mon),
        .adc2_di_mon(adc2_di_mon),
        .adc2_do_mon(adc2_do_mon),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc2_dwe_mon(adc2_dwe_mon),
        .adc2_powerup_state(adc2_powerup_state),
        .adc2_powerup_state_INST_0(s_axi_aclk_1[2]),
        .adc2_restart_pending_reg_0(adc2_restart_pending_reg),
        .adc3_daddr_mon(adc3_daddr_mon),
        .adc3_den_mon(adc3_den_mon),
        .adc3_di_mon(adc3_di_mon),
        .adc3_do_mon(adc3_do_mon),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_dwe_mon(adc3_dwe_mon),
        .adc3_powerup_state(adc3_powerup_state),
        .adc3_powerup_state_INST_0(s_axi_aclk_2[2]),
        .adc3_restart_pending_reg_0(adc3_restart_pending_reg),
        .adc3_status(adc3_status),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bank12_write(bank12_write),
        .bank14_write(bank14_write),
        .bank16_write(bank16_write),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .bank3_read(bank3_read),
        .cleared_r_reg(cleared_r),
        .clocks_ok_r_reg(adc0_clk_present_sync),
        .clocks_ok_r_reg_0(dac1_clk_present_sync),
        .const_config_drp_drdy_reg(adc0_clk_n_0),
        .dac0_daddr_mon(dac0_daddr_mon),
        .dac0_di_mon(dac0_di_mon),
        .dac0_do_mon(dac0_do_mon),
        .dac0_drp_we(dac0_drp_we),
        .\dac0_end_stage_r_reg[0]_0 (\dac0_end_stage_r_reg[0] ),
        .\dac0_end_stage_r_reg[3]_0 (\dac0_end_stage_r_reg[3] ),
        .dac0_powerup_state(dac0_powerup_state),
        .dac0_powerup_state_INST_0(s_axi_aclk_3[2]),
        .\dac0_start_stage_r_reg[3]_0 (\dac0_start_stage_r_reg[3] ),
        .dac0_status(dac0_status),
        .dac1_daddr_mon(dac1_daddr_mon),
        .dac1_den_mon(dac1_den_mon),
        .dac1_dgnt_mon(dac1_dgnt_mon),
        .dac1_di_mon(dac1_di_mon),
        .dac1_do_mon(dac1_do_mon),
        .dac1_done_i(dac1_done_i),
        .dac1_done_i_reg(dac1_done_i_reg_0),
        .dac1_drdy_mon(dac1_drdy_mon),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_drp_we(dac1_drp_we),
        .\dac1_end_stage_r_reg[0]_0 (\dac1_end_stage_r_reg[0] ),
        .\dac1_end_stage_r_reg[3]_0 (\dac1_end_stage_r_reg[3] ),
        .\dac1_end_stage_reg[1] (\dac1_end_stage_reg[1] ),
        .\dac1_end_stage_reg[2] (\dac1_end_stage_reg[2] ),
        .\dac1_end_stage_reg[3] (\dac1_end_stage_reg[3] ),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_powerup_state(dac1_powerup_state),
        .dac1_powerup_state_INST_0(dac1_clk_n_0[2]),
        .dac1_sm_reset_i(dac1_sm_reset_i),
        .\dac1_start_stage_r_reg[3]_0 (\dac1_start_stage_r_reg[3] ),
        .dac1_status(dac1_status),
        .dest_out(adc0_supplies_up_sync),
        .done_reg(done_reg),
        .done_reg_0(done_reg_0),
        .done_reg_1(done_reg_1),
        .done_reg_2(done_reg_2),
        .done_reg_3(done_reg_3),
        .done_reg_4(adc1_supplies_up_sync),
        .done_reg_5(adc2_supplies_up_sync),
        .done_reg_6(adc3_supplies_up_sync),
        .drp_RdAck_r_reg(drp_RdAck_r_reg),
        .drp_RdAck_r_reg_0(drp_RdAck_r_reg_0),
        .drp_RdAck_r_reg_1(drp_RdAck_r_reg_1),
        .drp_RdAck_r_reg_2(drp_RdAck_r_reg_2),
        .drp_RdAck_r_reg_3(drp_RdAck_r_reg_3),
        .drp_RdAck_r_reg_4(drp_RdAck_r_reg_4),
        .drp_req_adc0_reg(const_req_adc0),
        .drp_wen_reg(dac0_dwe_mon),
        .drpwe_por_reg(dac1_dwe_mon),
        .dummy_read_den_reg(dac0_den_mon),
        .dummy_read_gnt_held_reg(s_axi_aclk_5),
        .dummy_read_gnt_held_reg_0(s_axi_aclk_6),
        .dummy_read_gnt_held_reg_1(s_axi_aclk_7),
        .dummy_read_req_reg(dummy_read_req_i_3_n_0),
        .dummy_read_req_reg_0(dummy_read_req_reg),
        .\mem_addr_reg[1] (mem_addr_dac1),
        .\mem_addr_reg[2] (mem_addr_adc0),
        .\mem_addr_reg[2]_0 (\mem_addr[2]_i_3_n_0 ),
        .\mem_addr_reg[3] (\mem_addr[3]_i_2__0_n_0 ),
        .\mem_addr_reg[3]_0 (\mem_addr[3]_i_2_n_0 ),
        .\mem_addr_reg[5] (\mem_addr[5]_i_5_n_0 ),
        .\mem_addr_reg[6] (\mem_addr[6]_i_9_n_0 ),
        .\mem_data_dac0_reg[32]_0 (\mem_data_dac0_reg[32] ),
        .p_48_in(p_48_in),
        .pll_ok_r_reg(dest_out),
        .por_req_reg(adc0_por_req),
        .por_sm_reset(por_sm_reset),
        .\por_timer_count_reg[7] (\por_timer_count_reg[7] ),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7]_0 ),
        .\por_timer_count_reg[7]_1 (\por_timer_count_reg[7]_1 ),
        .\por_timer_start_val_reg[11] (\por_timer_start_val_reg[11] ),
        .\por_timer_start_val_reg[20] (\por_timer_start_val_reg[20] ),
        .\por_timer_start_val_reg[2] (\por_timer_start_val_reg[2] ),
        .\por_timer_start_val_reg[7] (\por_timer_start_val_reg[7] ),
        .power_ok_r_reg(dac1_supplies_up_sync),
        .power_ok_r_reg_0(dac0_supplies_up_sync),
        .powerup_state_r_reg(adc0_powerup_state_sync),
        .powerup_state_r_reg_0(dac1_powerup_state_sync),
        .s_axi_aclk(s_axi_aclk),
        .sm_reset_pulse0(sm_reset_pulse0),
        .sm_reset_pulse0_0(sm_reset_pulse0_0),
        .sm_reset_r(sm_reset_r),
        .sm_reset_r_1(sm_reset_r_1),
        .status(status),
        .\status_reg[3] (\status_reg[3] ),
        .\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 (\tc_enable_reg0_inferred__0/tc_enable[1]_i_2 ),
        .\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 (\tc_enable_reg0_inferred__1/tc_enable[2]_i_2 ),
        .\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 (\tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ),
        .\tc_enable_reg[1]_0 (\tc_enable_reg[1] ),
        .\tc_enable_reg[2]_0 (\tc_enable_reg[2] ),
        .\tc_enable_reg[3]_0 (\tc_enable_reg[3] ),
        .user_drp_drdy_reg(adc0_drp_rdy),
        .user_drp_drdy_reg_0(dac0_drp_rdy),
        .user_drp_drdy_reg_1(user_drp_drdy_reg),
        .user_drp_drdy_reg_2(s_axi_aclk_4),
        .vout12_n(Q),
        .vout12_n_0(vout12_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSADC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(1),
    .XPA_CFG1(0),
    .XPA_NUM_ADCS("1I"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("Yes"),
    .XPA_SAMPLE_RATE_MSPS(2048)) 
    rx0_u_adc
       (.ADC_CLK_N(adc0_clk_n),
        .ADC_CLK_P(adc0_clk_p),
        .CLK_ADC(clk_adc0),
        .CLK_FIFO_LM(NLW_rx0_u_adc_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_ADC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({m00_axis_tvalid,adc0_cmn_control}),
        .DADDR({1'b0,adc0_daddr_mon}),
        .DATA_ADC0(m00_axis_tdata),
        .DATA_ADC1(NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED[127:0]),
        .DATA_ADC2(NLW_rx0_u_adc_DATA_ADC2_UNCONNECTED[127:0]),
        .DATA_ADC3(NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED[127:0]),
        .DCLK(s_axi_aclk),
        .DEN(adc0_den_mon),
        .DI(adc0_di_mon),
        .DOUT(adc0_do_mon),
        .DRDY(adc0_clk_n_0),
        .DWE(adc0_dwe_mon),
        .FABRIC_CLK(m0_axis_aclk),
        .PLL_DMON_OUT(adc0_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0(adc00_status),
        .STATUS_ADC1(adc01_status),
        .STATUS_ADC2(adc02_status),
        .STATUS_ADC3(adc03_status),
        .STATUS_COMMON(STATUS_COMMON),
        .SYSREF_IN_NORTH(sysref_south_1),
        .SYSREF_IN_SOUTH(1'b0),
        .SYSREF_N(NLW_rx0_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_1),
        .SYSREF_OUT_SOUTH(NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED),
        .SYSREF_P(NLW_rx0_u_adc_SYSREF_P_UNCONNECTED),
        .VIN0_N(NLW_rx0_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx0_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx0_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx0_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx0_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx0_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx0_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx0_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(vin0_01_n),
        .VIN_I01_P(vin0_01_p),
        .VIN_I23_N(NLW_rx0_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx0_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSADC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx1_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx1_u_adc_n_0),
        .CLK_FIFO_LM(NLW_rx1_u_adc_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_ADC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,adc1_cmn_control}),
        .DADDR({1'b0,adc1_daddr_mon}),
        .DATA_ADC0(NLW_rx1_u_adc_DATA_ADC0_UNCONNECTED[127:0]),
        .DATA_ADC1(NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED[127:0]),
        .DATA_ADC2(NLW_rx1_u_adc_DATA_ADC2_UNCONNECTED[127:0]),
        .DATA_ADC3(NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED[127:0]),
        .DCLK(s_axi_aclk),
        .DEN(adc1_den_mon),
        .DI(adc1_di_mon),
        .DOUT(adc1_do_mon),
        .DRDY(s_axi_aclk_5),
        .DWE(adc1_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(adc1_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0(adc10_status),
        .STATUS_ADC1(adc11_status),
        .STATUS_ADC2(adc12_status),
        .STATUS_ADC3(adc13_status),
        .STATUS_COMMON(s_axi_aclk_0),
        .SYSREF_IN_NORTH(sysref_south_2),
        .SYSREF_IN_SOUTH(sysref_north_1),
        .SYSREF_N(NLW_rx1_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_2),
        .SYSREF_OUT_SOUTH(sysref_south_1),
        .SYSREF_P(NLW_rx1_u_adc_SYSREF_P_UNCONNECTED),
        .VIN0_N(NLW_rx1_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx1_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx1_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx1_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx1_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx1_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx1_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx1_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx1_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx1_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx1_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx1_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSADC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx2_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx2_u_adc_n_0),
        .CLK_FIFO_LM(NLW_rx2_u_adc_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_ADC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,adc2_cmn_control}),
        .DADDR({1'b0,adc2_daddr_mon}),
        .DATA_ADC0(NLW_rx2_u_adc_DATA_ADC0_UNCONNECTED[127:0]),
        .DATA_ADC1(NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED[127:0]),
        .DATA_ADC2(NLW_rx2_u_adc_DATA_ADC2_UNCONNECTED[127:0]),
        .DATA_ADC3(NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED[127:0]),
        .DCLK(s_axi_aclk),
        .DEN(adc2_den_mon),
        .DI(adc2_di_mon),
        .DOUT(adc2_do_mon),
        .DRDY(s_axi_aclk_6),
        .DWE(adc2_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(adc2_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0(adc20_status),
        .STATUS_ADC1(adc21_status),
        .STATUS_ADC2(adc22_status),
        .STATUS_ADC3(adc23_status),
        .STATUS_COMMON(s_axi_aclk_1),
        .SYSREF_IN_NORTH(sysref_south_3),
        .SYSREF_IN_SOUTH(sysref_north_2),
        .SYSREF_N(NLW_rx2_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_3),
        .SYSREF_OUT_SOUTH(sysref_south_2),
        .SYSREF_P(NLW_rx2_u_adc_SYSREF_P_UNCONNECTED),
        .VIN0_N(NLW_rx2_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx2_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx2_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx2_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx2_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx2_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx2_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx2_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx2_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx2_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx2_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx2_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSADC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx3_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx3_u_adc_n_0),
        .CLK_FIFO_LM(NLW_rx3_u_adc_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_ADC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,adc3_cmn_control}),
        .DADDR({1'b0,adc3_daddr_mon}),
        .DATA_ADC0(NLW_rx3_u_adc_DATA_ADC0_UNCONNECTED[127:0]),
        .DATA_ADC1(NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED[127:0]),
        .DATA_ADC2(NLW_rx3_u_adc_DATA_ADC2_UNCONNECTED[127:0]),
        .DATA_ADC3(NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED[127:0]),
        .DCLK(s_axi_aclk),
        .DEN(adc3_den_mon),
        .DI(adc3_di_mon),
        .DOUT(adc3_do_mon),
        .DRDY(s_axi_aclk_7),
        .DWE(adc3_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(adc3_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0(adc30_status),
        .STATUS_ADC1(adc31_status),
        .STATUS_ADC2(adc32_status),
        .STATUS_ADC3(adc33_status),
        .STATUS_COMMON(s_axi_aclk_2),
        .SYSREF_IN_NORTH(sysref_south_4),
        .SYSREF_IN_SOUTH(sysref_north_3),
        .SYSREF_N(NLW_rx3_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_4),
        .SYSREF_OUT_SOUTH(sysref_south_3),
        .SYSREF_P(NLW_rx3_u_adc_SYSREF_P_UNCONNECTED),
        .VIN0_N(NLW_rx3_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx3_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx3_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx3_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx3_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx3_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx3_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx3_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx3_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx3_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx3_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx3_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSDAC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_DACS(0),
    .XPA_NUM_DUCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(6400)) 
    tx0_u_dac
       (.CLK_DAC(tx0_u_dac_n_0),
        .CLK_FIFO_LM(NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_COMMON({1'b0,dac0_cmn_control}),
        .CONTROL_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DAC_CLK_N(1'b0),
        .DAC_CLK_P(1'b0),
        .DADDR({1'b0,dac0_daddr_mon}),
        .DATA_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(s_axi_aclk),
        .DEN(dac0_den_mon),
        .DI(dac0_di_mon),
        .DOUT(dac0_do_mon),
        .DRDY(s_axi_aclk_4),
        .DWE(dac0_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(dac0_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_COMMON(s_axi_aclk_3),
        .STATUS_DAC0(dac00_status),
        .STATUS_DAC1(dac01_status),
        .STATUS_DAC2(dac02_status),
        .STATUS_DAC3(dac03_status),
        .SYSREF_IN_NORTH(sysref_south_5),
        .SYSREF_IN_SOUTH(sysref_north_4),
        .SYSREF_N(sysref_in_n),
        .SYSREF_OUT_NORTH(sysref_north_5),
        .SYSREF_OUT_SOUTH(sysref_south_4),
        .SYSREF_P(sysref_in_p),
        .VOUT0_N(NLW_tx0_u_dac_VOUT0_N_UNCONNECTED),
        .VOUT0_P(NLW_tx0_u_dac_VOUT0_P_UNCONNECTED),
        .VOUT1_N(NLW_tx0_u_dac_VOUT1_N_UNCONNECTED),
        .VOUT1_P(NLW_tx0_u_dac_VOUT1_P_UNCONNECTED),
        .VOUT2_N(NLW_tx0_u_dac_VOUT2_N_UNCONNECTED),
        .VOUT2_P(NLW_tx0_u_dac_VOUT2_P_UNCONNECTED),
        .VOUT3_N(NLW_tx0_u_dac_VOUT3_N_UNCONNECTED),
        .VOUT3_P(NLW_tx0_u_dac_VOUT3_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSDAC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(1),
    .XPA_CFG1(0),
    .XPA_NUM_DACS(1),
    .XPA_NUM_DUCS(0),
    .XPA_PLL_USED("Yes"),
    .XPA_SAMPLE_RATE_MSPS(4096)) 
    tx1_u_dac
       (.CLK_DAC(clk_dac1),
        .CLK_FIFO_LM(NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_COMMON({s12_axis_tready,dac1_cmn_control}),
        .CONTROL_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DAC_CLK_N(dac1_clk_n),
        .DAC_CLK_P(dac1_clk_p),
        .DADDR({1'b0,dac1_daddr_mon}),
        .DATA_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC2(s12_axis_tdata),
        .DATA_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(s_axi_aclk),
        .DEN(dac1_den_mon),
        .DI(dac1_di_mon),
        .DOUT(dac1_do_mon),
        .DRDY(dac1_drdy_mon),
        .DWE(dac1_dwe_mon),
        .FABRIC_CLK(s1_axis_aclk),
        .PLL_DMON_OUT(dac1_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_COMMON(dac1_clk_n_0),
        .STATUS_DAC0(dac10_status),
        .STATUS_DAC1(dac11_status),
        .STATUS_DAC2(dac12_status),
        .STATUS_DAC3(dac13_status),
        .SYSREF_IN_NORTH(NLW_tx1_u_dac_SYSREF_IN_NORTH_UNCONNECTED),
        .SYSREF_IN_SOUTH(sysref_north_5),
        .SYSREF_N(NLW_tx1_u_dac_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(NLW_tx1_u_dac_SYSREF_OUT_NORTH_UNCONNECTED),
        .SYSREF_OUT_SOUTH(sysref_south_5),
        .SYSREF_P(NLW_tx1_u_dac_SYSREF_P_UNCONNECTED),
        .VOUT0_N(NLW_tx1_u_dac_VOUT0_N_UNCONNECTED),
        .VOUT0_P(NLW_tx1_u_dac_VOUT0_P_UNCONNECTED),
        .VOUT1_N(NLW_tx1_u_dac_VOUT1_N_UNCONNECTED),
        .VOUT1_P(NLW_tx1_u_dac_VOUT1_P_UNCONNECTED),
        .VOUT2_N(vout12_n),
        .VOUT2_P(vout12_p),
        .VOUT3_N(NLW_tx1_u_dac_VOUT3_N_UNCONNECTED),
        .VOUT3_P(NLW_tx1_u_dac_VOUT3_P_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_slave_attachment
   (\DATA_PHASE_WDT.data_timeout_reg_0 ,
    s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_bvalid,
    \FSM_onehot_state_reg[3] ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[4] ,
    \bus2ip_addr_reg_reg[14]_0 ,
    \bus2ip_addr_reg_reg[14]_1 ,
    \FSM_onehot_state_reg[3]_1 ,
    \bus2ip_addr_reg_reg[14]_2 ,
    \bus2ip_addr_reg_reg[14]_3 ,
    \FSM_onehot_state_reg[3]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ,
    \drp_addr_reg[3] ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ,
    \bus2ip_addr_reg_reg[12]_0 ,
    D,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ,
    \FSM_onehot_state_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ,
    dac0_dreq_mon,
    \FSM_onehot_state_reg[0]_0 ,
    \FSM_onehot_state_reg[0]_1 ,
    \FSM_onehot_state_reg[0]_2 ,
    \FSM_onehot_state_reg[0]_3 ,
    adc0_dreq_mon,
    adc1_dreq_mon,
    \FSM_onehot_state_reg[0]_4 ,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state_reg[0]_9 ,
    got_timeout_reg,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ,
    \bus2ip_addr_reg_reg[11]_0 ,
    \bus2ip_addr_reg_reg[15]_0 ,
    \bus2ip_addr_reg_reg[15]_1 ,
    \bus2ip_addr_reg_reg[15]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ,
    \bus2ip_addr_reg_reg[16]_0 ,
    \bus2ip_addr_reg_reg[8]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ,
    \bus2ip_addr_reg_reg[5]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ,
    \bus2ip_addr_reg_reg[11]_1 ,
    \bus2ip_addr_reg_reg[15]_3 ,
    \bus2ip_addr_reg_reg[11]_2 ,
    \bus2ip_addr_reg_reg[15]_4 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ,
    axi_RdAck_r_i_6,
    \bus2ip_addr_reg_reg[14]_4 ,
    \bus2ip_addr_reg_reg[14]_5 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ,
    E,
    master_reset_reg,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ,
    \bus2ip_addr_reg_reg[17]_0 ,
    \bus2ip_addr_reg_reg[17]_1 ,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    \s_axi_wdata[0]_3 ,
    \s_axi_wdata[0]_4 ,
    \bus2ip_addr_reg_reg[13]_0 ,
    axi_timeout_r20,
    SR,
    axi_read_req_r_reg,
    axi_read_req_r_reg_0,
    axi_read_req_r_reg_1,
    s_axi_rdata,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ,
    bank15_write,
    bank13_write,
    bank11_write,
    bank9_write,
    bank3_write,
    bank1_write,
    bank0_write,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ,
    \bus2ip_addr_reg_reg[7]_0 ,
    adc3_restart,
    adc2_restart,
    adc1_restart,
    adc0_restart,
    dac1_restart,
    dac0_restart,
    master_reset,
    adc3_reset,
    adc2_reset,
    adc1_reset,
    adc0_reset,
    dac1_reset,
    dac0_reset,
    s_axi_aclk,
    SS,
    Q,
    \FSM_sequential_fsm_cs_reg[1] ,
    const_req_adc0,
    adc0_por_req,
    \FSM_onehot_state_reg[1] ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_1 ,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_3 ,
    dummy_read_req_reg,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_araddr,
    \s_axi_rdata_reg_reg[31]_0 ,
    drp_RdAck_r,
    axi_RdAck,
    \FSM_onehot_state_reg[1]_4 ,
    \FSM_onehot_state_reg[1]_5 ,
    \FSM_onehot_state_reg[1]_6 ,
    \FSM_onehot_state_reg[1]_7 ,
    \FSM_sequential_fsm_cs_reg[2] ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[1]_8 ,
    access_type_reg,
    dac0_drp_rdy,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[1]_9 ,
    access_type_reg_0,
    dac1_drp_rdy,
    \FSM_onehot_state_reg[4]_2 ,
    \FSM_onehot_state_reg[1]_10 ,
    access_type_reg_1,
    adc0_drp_rdy,
    \FSM_onehot_state_reg[4]_3 ,
    access_type_reg_2,
    adc1_drp_rdy,
    \FSM_onehot_state_reg[4]_4 ,
    access_type_reg_3,
    adc2_drp_rdy,
    \FSM_onehot_state_reg[4]_5 ,
    access_type_reg_4,
    adc3_drp_rdy,
    \IP2Bus_Data[7]_i_2 ,
    irq_enables,
    \IP2Bus_Data[6]_i_2 ,
    \IP2Bus_Data[4]_i_2 ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[25]_0 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[31]_2 ,
    \IP2Bus_Data[2]_i_54 ,
    \IP2Bus_Data[7]_i_23 ,
    \IP2Bus_Data_reg[20] ,
    adc31_irq_en,
    \IP2Bus_Data[3]_i_24 ,
    adc3_status,
    \adc3_start_stage_reg[0] ,
    \IP2Bus_Data[11]_i_4 ,
    \IP2Bus_Data[15]_i_21 ,
    \IP2Bus_Data[15]_i_21_0 ,
    \IP2Bus_Data[3]_i_5 ,
    \IP2Bus_Data[0]_i_5 ,
    adc1_do_mon,
    \IP2Bus_Data[3]_i_18 ,
    \adc3_sim_level_reg[0] ,
    \IP2Bus_Data[2]_i_11 ,
    axi_read_req_r_reg_2,
    adc22_irq_en,
    adc23_irq_en,
    adc2_cmn_irq_en,
    \IP2Bus_Data[11]_i_3 ,
    adc20_irq_sync,
    \IP2Bus_Data[15]_i_7 ,
    \IP2Bus_Data[0]_i_22 ,
    \IP2Bus_Data[3]_i_43 ,
    adc10_irq_en,
    \IP2Bus_Data[2]_i_17 ,
    \IP2Bus_Data[3]_i_19 ,
    status,
    \IP2Bus_Data[15]_i_27 ,
    \IP2Bus_Data[15]_i_27_0 ,
    adc1_cmn_irq_en,
    \IP2Bus_Data[11]_i_3_0 ,
    adc1_done,
    \IP2Bus_Data_reg[0] ,
    adc00_irq_en,
    \IP2Bus_Data[7]_i_5 ,
    \IP2Bus_Data[1]_i_4 ,
    adc01_irq_en,
    \IP2Bus_Data[2]_i_4 ,
    \IP2Bus_Data[3]_i_4 ,
    \IP2Bus_Data_reg[4] ,
    adc0_cmn_irq_en,
    dac1_do_mon,
    \IP2Bus_Data[15]_i_16 ,
    STATUS_COMMON,
    \IP2Bus_Data_reg[10] ,
    p_48_in,
    \IP2Bus_Data_reg[9] ,
    adc0_status,
    \IP2Bus_Data[7]_i_2_0 ,
    dac0_do_mon,
    dac1_done,
    \IP2Bus_Data[15]_i_2 ,
    \IP2Bus_Data[2]_i_7 ,
    \IP2Bus_Data[1]_i_8 ,
    \IP2Bus_Data[3]_i_7 ,
    \IP2Bus_Data[11]_i_2 ,
    dac1_cmn_irq_en,
    dac1_status,
    \IP2Bus_Data[0]_i_40 ,
    dac0_status,
    \IP2Bus_Data[3]_i_8 ,
    \IP2Bus_Data[15]_i_41 ,
    \IP2Bus_Data[15]_i_12 ,
    \IP2Bus_Data[15]_i_12_0 ,
    \IP2Bus_Data[1]_i_9 ,
    \IP2Bus_Data[1]_i_9_0 ,
    adc3_cmn_irq_en,
    axi_read_req_r_reg_3,
    \adc3_slice0_irq_en_reg[2] ,
    adc3_cmn_irq_en_reg,
    adc30_irq_sync,
    \IP2Bus_Data[15]_i_24 ,
    adc33_irq_en,
    adc32_irq_en,
    adc30_overvol_irq,
    adc20_irq_en,
    adc21_irq_en,
    \IP2Bus_Data[15]_i_31 ,
    adc21_irq_sync,
    \IP2Bus_Data[15]_i_6 ,
    adc10_irq_sync,
    adc13_irq_en,
    adc12_irq_en,
    adc10_overvol_irq,
    \IP2Bus_Data[15]_i_11 ,
    dac10_irq_sync,
    \IP2Bus_Data[14]_i_13 ,
    axi_read_req_r_reg_4,
    \adc3_slice1_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_40 ,
    dac12_irq_sync,
    \IP2Bus_Data[15]_i_40_0 ,
    \adc3_slice2_irq_en_reg[2] ,
    axi_read_req_r_reg_5,
    \IP2Bus_Data[15]_i_11_0 ,
    \IP2Bus_Data[15]_i_11_1 ,
    \IP2Bus_Data[1]_i_23 ,
    \IP2Bus_Data_reg[20]_0 ,
    \IP2Bus_Data[4]_i_38 ,
    \IP2Bus_Data[0]_i_36 ,
    \adc3_slice3_irq_en_reg[2] ,
    axi_read_req_r_reg_6,
    dac00_irq_sync,
    \IP2Bus_Data[15]_i_43 ,
    \IP2Bus_Data[14]_i_31 ,
    \IP2Bus_Data[15]_i_43_0 ,
    \IP2Bus_Data[15]_i_5 ,
    \IP2Bus_Data[15]_i_21_1 ,
    adc33_overvol_irq,
    \adc3_fifo_disable_reg[0] ,
    adc33_irq_sync,
    \IP2Bus_Data[15]_i_31_0 ,
    \IP2Bus_Data[15]_i_32 ,
    \IP2Bus_Data[15]_i_32_0 ,
    adc23_overvol_irq,
    \IP2Bus_Data[15]_i_32_1 ,
    axi_read_req_r_reg_7,
    \IP2Bus_Data[15]_i_6_0 ,
    adc13_irq_sync,
    \IP2Bus_Data[15]_i_27_1 ,
    adc13_overvol_irq,
    \IP2Bus_Data[15]_i_16_0 ,
    \IP2Bus_Data[15]_i_46 ,
    dac02_irq_sync,
    \IP2Bus_Data_reg[20]_1 ,
    \IP2Bus_Data[2]_i_28 ,
    \IP2Bus_Data[2]_i_28_0 ,
    \IP2Bus_Data[4]_i_5 ,
    \adc3_cmn_en_reg[0] ,
    adc3_fifo_disable,
    adc2_fifo_disable,
    adc1_fifo_disable,
    adc0_fifo_disable,
    \IP2Bus_Data[14]_i_35 ,
    \IP2Bus_Data[2]_i_7_0 ,
    \IP2Bus_Data[1]_i_25 ,
    \IP2Bus_Data[2]_i_21 ,
    \IP2Bus_Data[1]_i_25_0 ,
    \dac1_slice3_fast_sd_reg[0] ,
    dac1_fifo_disable,
    \IP2Bus_Data[2]_i_8 ,
    \IP2Bus_Data[2]_i_28_1 ,
    dac0_fifo_disable,
    \IP2Bus_Data[2]_i_21_0 ,
    \IP2Bus_Data[2]_i_21_1 ,
    \IP2Bus_Data[2]_i_28_2 ,
    \IP2Bus_Data[2]_i_28_3 ,
    \IP2Bus_Data[2]_i_36 ,
    adc31_overvol_irq,
    \IP2Bus_Data[15]_i_5_0 ,
    \IP2Bus_Data[3]_i_39 ,
    adc31_irq_sync,
    \IP2Bus_Data[14]_i_5 ,
    \IP2Bus_Data[15]_i_5_1 ,
    \IP2Bus_Data[2]_i_18 ,
    adc21_overvol_irq,
    \IP2Bus_Data[3]_i_18_0 ,
    adc22_irq_sync,
    \IP2Bus_Data[2]_i_39 ,
    adc11_overvol_irq,
    \IP2Bus_Data[15]_i_6_1 ,
    \IP2Bus_Data[3]_i_48 ,
    adc11_irq_sync,
    \IP2Bus_Data[14]_i_6 ,
    \IP2Bus_Data[15]_i_6_2 ,
    \IP2Bus_Data[14]_i_16 ,
    adc01_irq_sync,
    \IP2Bus_Data[15]_i_16_1 ,
    \IP2Bus_Data[15]_i_16_2 ,
    \IP2Bus_Data[3]_i_9 ,
    \IP2Bus_Data[2]_i_9 ,
    adc01_overvol_irq,
    dac11_irq_sync,
    \IP2Bus_Data[3]_i_5_0 ,
    \IP2Bus_Data[2]_i_5 ,
    \IP2Bus_Data[1]_i_37 ,
    \IP2Bus_Data[0]_i_30 ,
    \IP2Bus_Data[1]_i_37_0 ,
    \IP2Bus_Data[1]_i_34 ,
    \IP2Bus_Data[0]_i_22_0 ,
    \IP2Bus_Data[1]_i_34_0 ,
    \IP2Bus_Data[1]_i_15 ,
    \IP2Bus_Data[0]_i_25 ,
    \IP2Bus_Data[1]_i_15_0 ,
    adc11_irq_en,
    \IP2Bus_Data[3]_i_19_0 ,
    adc02_irq_en,
    adc03_irq_en,
    \IP2Bus_Data[1]_i_13 ,
    \IP2Bus_Data[1]_i_13_0 ,
    \IP2Bus_Data[0]_i_8 ,
    \IP2Bus_Data[3]_i_7_0 ,
    dac13_irq_en,
    dac11_irq_en,
    \IP2Bus_Data[1]_i_8_0 ,
    \IP2Bus_Data[1]_i_8_1 ,
    dac10_irq_en,
    \IP2Bus_Data[0]_i_39 ,
    \IP2Bus_Data[2]_i_7_1 ,
    dac12_irq_en,
    \IP2Bus_Data[0]_i_17 ,
    dac00_irq_en,
    dac0_cmn_irq_en,
    \IP2Bus_Data[2]_i_8_0 ,
    dac02_irq_en,
    \IP2Bus_Data[3]_i_24_0 ,
    dac03_irq_en,
    axi_timeout_en_reg,
    \IP2Bus_Data[5]_i_9 ,
    \IP2Bus_Data[0]_i_15 ,
    \dac1_end_stage_reg[0] ,
    adc2_done,
    adc0_done,
    \IP2Bus_Data[11]_i_2_0 ,
    \IP2Bus_Data[31]_i_7 ,
    adc20_overvol_irq,
    dac13_irq_sync,
    \IP2Bus_Data[15]_i_11_2 ,
    dac03_irq_sync,
    \IP2Bus_Data[15]_i_41_0 ,
    \IP2Bus_Data[4]_i_38_0 ,
    \IP2Bus_Data[0]_i_17_0 ,
    dac0_done,
    adc23_irq_sync,
    adc3_do_mon,
    adc2_do_mon,
    \IP2Bus_Data[0]_i_29 ,
    \IP2Bus_Data[0]_i_18 ,
    adc0_do_mon,
    \IP2Bus_Data[1]_i_2 ,
    adc30_irq_en,
    adc3_done,
    \IP2Bus_Data[2]_i_18_0 ,
    \IP2Bus_Data[3]_i_24_1 ,
    cleared_r,
    \IP2Bus_Data[3]_i_24_2 ,
    \IP2Bus_Data[0]_i_5_0 ,
    s_axi_wdata,
    axi_timeout_r,
    axi_read_req_r,
    axi_read_req_tog,
    \IP2Bus_Data[15]_i_3 ,
    adc00_overvol_irq,
    adc00_irq_sync,
    axi_read_req_r_0,
    axi_read_req_tog_reg,
    axi_read_req_r_1,
    axi_read_req_tog_reg_0,
    \IP2Bus_Data[15]_i_16_3 ,
    adc03_overvol_irq,
    adc03_irq_sync,
    \IP2Bus_Data_reg[12] ,
    \IP2Bus_Data[2]_i_54_0 ,
    axi_read_req_r_reg_8,
    \IP2Bus_Data_reg[20]_2 ,
    axi_read_req_r_reg_9,
    \IP2Bus_Data[4]_i_38_1 ,
    \IP2Bus_Data[4]_i_38_2 ,
    s_axi_wready_reg_i_2,
    s_axi_wready_reg_i_2_0);
  output \DATA_PHASE_WDT.data_timeout_reg_0 ;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_arready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output \FSM_onehot_state_reg[3] ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  output \FSM_onehot_state_reg[3]_0 ;
  output \FSM_onehot_state_reg[4] ;
  output \bus2ip_addr_reg_reg[14]_0 ;
  output \bus2ip_addr_reg_reg[14]_1 ;
  output \FSM_onehot_state_reg[3]_1 ;
  output \bus2ip_addr_reg_reg[14]_2 ;
  output \bus2ip_addr_reg_reg[14]_3 ;
  output \FSM_onehot_state_reg[3]_2 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  output \drp_addr_reg[3] ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  output [10:0]\bus2ip_addr_reg_reg[12]_0 ;
  output [1:0]D;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  output dac0_dreq_mon;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output [1:0]\FSM_onehot_state_reg[0]_1 ;
  output [1:0]\FSM_onehot_state_reg[0]_2 ;
  output [1:0]\FSM_onehot_state_reg[0]_3 ;
  output adc0_dreq_mon;
  output adc1_dreq_mon;
  output \FSM_onehot_state_reg[0]_4 ;
  output \FSM_onehot_state_reg[0]_5 ;
  output \FSM_onehot_state_reg[0]_6 ;
  output \FSM_onehot_state_reg[0]_7 ;
  output \FSM_onehot_state_reg[0]_8 ;
  output \FSM_onehot_state_reg[0]_9 ;
  output [19:0]got_timeout_reg;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  output \bus2ip_addr_reg_reg[11]_0 ;
  output \bus2ip_addr_reg_reg[15]_0 ;
  output [3:0]\bus2ip_addr_reg_reg[15]_1 ;
  output \bus2ip_addr_reg_reg[15]_2 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  output \bus2ip_addr_reg_reg[16]_0 ;
  output \bus2ip_addr_reg_reg[8]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ;
  output \bus2ip_addr_reg_reg[5]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ;
  output \bus2ip_addr_reg_reg[11]_1 ;
  output \bus2ip_addr_reg_reg[15]_3 ;
  output \bus2ip_addr_reg_reg[11]_2 ;
  output \bus2ip_addr_reg_reg[15]_4 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ;
  output axi_RdAck_r_i_6;
  output \bus2ip_addr_reg_reg[14]_4 ;
  output \bus2ip_addr_reg_reg[14]_5 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ;
  output [0:0]E;
  output [0:0]master_reset_reg;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ;
  output \bus2ip_addr_reg_reg[17]_0 ;
  output [0:0]\bus2ip_addr_reg_reg[17]_1 ;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output \s_axi_wdata[0]_3 ;
  output \s_axi_wdata[0]_4 ;
  output \bus2ip_addr_reg_reg[13]_0 ;
  output axi_timeout_r20;
  output [0:0]SR;
  output axi_read_req_r_reg;
  output axi_read_req_r_reg_0;
  output axi_read_req_r_reg_1;
  output [19:0]s_axi_rdata;
  output [2:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ;
  output [7:0]bank15_write;
  output [7:0]bank13_write;
  output [7:0]bank11_write;
  output [7:0]bank9_write;
  output [11:0]bank3_write;
  output [11:0]bank1_write;
  output [1:0]bank0_write;
  output [1:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ;
  output [0:0]\bus2ip_addr_reg_reg[7]_0 ;
  output adc3_restart;
  output adc2_restart;
  output adc1_restart;
  output adc0_restart;
  output dac1_restart;
  output dac0_restart;
  output master_reset;
  output adc3_reset;
  output adc2_reset;
  output adc1_reset;
  output adc0_reset;
  output dac1_reset;
  output dac0_reset;
  input s_axi_aclk;
  input [0:0]SS;
  input [3:0]Q;
  input [1:0]\FSM_sequential_fsm_cs_reg[1] ;
  input const_req_adc0;
  input adc0_por_req;
  input \FSM_onehot_state_reg[1] ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_onehot_state_reg[1]_0 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_1 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_2 ;
  input [4:0]\FSM_onehot_state_reg[1]_2 ;
  input [1:0]\FSM_onehot_state_reg[1]_3 ;
  input dummy_read_req_reg;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input [15:0]s_axi_awaddr;
  input [15:0]s_axi_araddr;
  input [19:0]\s_axi_rdata_reg_reg[31]_0 ;
  input drp_RdAck_r;
  input axi_RdAck;
  input \FSM_onehot_state_reg[1]_4 ;
  input \FSM_onehot_state_reg[1]_5 ;
  input \FSM_onehot_state_reg[1]_6 ;
  input \FSM_onehot_state_reg[1]_7 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[2] ;
  input \FSM_onehot_state_reg[4]_0 ;
  input \FSM_onehot_state_reg[1]_8 ;
  input access_type_reg;
  input dac0_drp_rdy;
  input \FSM_onehot_state_reg[4]_1 ;
  input \FSM_onehot_state_reg[1]_9 ;
  input access_type_reg_0;
  input dac1_drp_rdy;
  input \FSM_onehot_state_reg[4]_2 ;
  input \FSM_onehot_state_reg[1]_10 ;
  input access_type_reg_1;
  input adc0_drp_rdy;
  input \FSM_onehot_state_reg[4]_3 ;
  input access_type_reg_2;
  input adc1_drp_rdy;
  input \FSM_onehot_state_reg[4]_4 ;
  input access_type_reg_3;
  input adc2_drp_rdy;
  input \FSM_onehot_state_reg[4]_5 ;
  input access_type_reg_4;
  input adc3_drp_rdy;
  input \IP2Bus_Data[7]_i_2 ;
  input [6:0]irq_enables;
  input \IP2Bus_Data[6]_i_2 ;
  input \IP2Bus_Data[4]_i_2 ;
  input \IP2Bus_Data_reg[25] ;
  input \IP2Bus_Data_reg[25]_0 ;
  input \IP2Bus_Data_reg[31] ;
  input \IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[31]_1 ;
  input \IP2Bus_Data_reg[31]_2 ;
  input \IP2Bus_Data[2]_i_54 ;
  input \IP2Bus_Data[7]_i_23 ;
  input \IP2Bus_Data_reg[20] ;
  input adc31_irq_en;
  input \IP2Bus_Data[3]_i_24 ;
  input [1:0]adc3_status;
  input \adc3_start_stage_reg[0] ;
  input [3:0]\IP2Bus_Data[11]_i_4 ;
  input [15:0]\IP2Bus_Data[15]_i_21 ;
  input [15:0]\IP2Bus_Data[15]_i_21_0 ;
  input [3:0]\IP2Bus_Data[3]_i_5 ;
  input \IP2Bus_Data[0]_i_5 ;
  input [15:0]adc1_do_mon;
  input \IP2Bus_Data[3]_i_18 ;
  input \adc3_sim_level_reg[0] ;
  input \IP2Bus_Data[2]_i_11 ;
  input axi_read_req_r_reg_2;
  input adc22_irq_en;
  input adc23_irq_en;
  input adc2_cmn_irq_en;
  input [3:0]\IP2Bus_Data[11]_i_3 ;
  input [2:0]adc20_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_7 ;
  input [1:0]\IP2Bus_Data[0]_i_22 ;
  input [3:0]\IP2Bus_Data[3]_i_43 ;
  input adc10_irq_en;
  input \IP2Bus_Data[2]_i_17 ;
  input [3:0]\IP2Bus_Data[3]_i_19 ;
  input [1:0]status;
  input [15:0]\IP2Bus_Data[15]_i_27 ;
  input [15:0]\IP2Bus_Data[15]_i_27_0 ;
  input adc1_cmn_irq_en;
  input [3:0]\IP2Bus_Data[11]_i_3_0 ;
  input adc1_done;
  input \IP2Bus_Data_reg[0] ;
  input adc00_irq_en;
  input [7:0]\IP2Bus_Data[7]_i_5 ;
  input \IP2Bus_Data[1]_i_4 ;
  input adc01_irq_en;
  input \IP2Bus_Data[2]_i_4 ;
  input \IP2Bus_Data[3]_i_4 ;
  input \IP2Bus_Data_reg[4] ;
  input adc0_cmn_irq_en;
  input [12:0]dac1_do_mon;
  input [15:0]\IP2Bus_Data[15]_i_16 ;
  input [15:0]STATUS_COMMON;
  input \IP2Bus_Data_reg[10] ;
  input [6:0]p_48_in;
  input \IP2Bus_Data_reg[9] ;
  input [2:0]adc0_status;
  input [7:0]\IP2Bus_Data[7]_i_2_0 ;
  input [15:0]dac0_do_mon;
  input dac1_done;
  input [15:0]\IP2Bus_Data[15]_i_2 ;
  input \IP2Bus_Data[2]_i_7 ;
  input \IP2Bus_Data[1]_i_8 ;
  input \IP2Bus_Data[3]_i_7 ;
  input [3:0]\IP2Bus_Data[11]_i_2 ;
  input dac1_cmn_irq_en;
  input [0:0]dac1_status;
  input [0:0]\IP2Bus_Data[0]_i_40 ;
  input [2:0]dac0_status;
  input [3:0]\IP2Bus_Data[3]_i_8 ;
  input [15:0]\IP2Bus_Data[15]_i_41 ;
  input [1:0]\IP2Bus_Data[15]_i_12 ;
  input [15:0]\IP2Bus_Data[15]_i_12_0 ;
  input \IP2Bus_Data[1]_i_9 ;
  input [1:0]\IP2Bus_Data[1]_i_9_0 ;
  input adc3_cmn_irq_en;
  input axi_read_req_r_reg_3;
  input \adc3_slice0_irq_en_reg[2] ;
  input adc3_cmn_irq_en_reg;
  input [2:0]adc30_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_24 ;
  input adc33_irq_en;
  input adc32_irq_en;
  input adc30_overvol_irq;
  input adc20_irq_en;
  input adc21_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_31 ;
  input [2:0]adc21_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_6 ;
  input [2:0]adc10_irq_sync;
  input adc13_irq_en;
  input adc12_irq_en;
  input adc10_overvol_irq;
  input [1:0]\IP2Bus_Data[15]_i_11 ;
  input [1:0]dac10_irq_sync;
  input \IP2Bus_Data[14]_i_13 ;
  input axi_read_req_r_reg_4;
  input \adc3_slice1_irq_en_reg[2] ;
  input [1:0]\IP2Bus_Data[15]_i_40 ;
  input [1:0]dac12_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_40_0 ;
  input \adc3_slice2_irq_en_reg[2] ;
  input axi_read_req_r_reg_5;
  input [15:0]\IP2Bus_Data[15]_i_11_0 ;
  input [15:0]\IP2Bus_Data[15]_i_11_1 ;
  input \IP2Bus_Data[1]_i_23 ;
  input \IP2Bus_Data_reg[20]_0 ;
  input \IP2Bus_Data[4]_i_38 ;
  input \IP2Bus_Data[0]_i_36 ;
  input \adc3_slice3_irq_en_reg[2] ;
  input axi_read_req_r_reg_6;
  input [1:0]dac00_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_43 ;
  input \IP2Bus_Data[14]_i_31 ;
  input \IP2Bus_Data[15]_i_43_0 ;
  input [3:0]\IP2Bus_Data[15]_i_5 ;
  input [3:0]\IP2Bus_Data[15]_i_21_1 ;
  input adc33_overvol_irq;
  input \adc3_fifo_disable_reg[0] ;
  input [2:0]adc33_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_31_0 ;
  input [15:0]\IP2Bus_Data[15]_i_32 ;
  input [15:0]\IP2Bus_Data[15]_i_32_0 ;
  input adc23_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_32_1 ;
  input axi_read_req_r_reg_7;
  input [3:0]\IP2Bus_Data[15]_i_6_0 ;
  input [2:0]adc13_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_27_1 ;
  input adc13_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_16_0 ;
  input [1:0]\IP2Bus_Data[15]_i_46 ;
  input [1:0]dac02_irq_sync;
  input \IP2Bus_Data_reg[20]_1 ;
  input \IP2Bus_Data[2]_i_28 ;
  input \IP2Bus_Data[2]_i_28_0 ;
  input \IP2Bus_Data[4]_i_5 ;
  input \adc3_cmn_en_reg[0] ;
  input [0:0]adc3_fifo_disable;
  input [0:0]adc2_fifo_disable;
  input [0:0]adc1_fifo_disable;
  input [0:0]adc0_fifo_disable;
  input \IP2Bus_Data[14]_i_35 ;
  input [1:0]\IP2Bus_Data[2]_i_7_0 ;
  input \IP2Bus_Data[1]_i_25 ;
  input [1:0]\IP2Bus_Data[2]_i_21 ;
  input \IP2Bus_Data[1]_i_25_0 ;
  input \dac1_slice3_fast_sd_reg[0] ;
  input [0:0]dac1_fifo_disable;
  input [1:0]\IP2Bus_Data[2]_i_8 ;
  input [1:0]\IP2Bus_Data[2]_i_28_1 ;
  input [0:0]dac0_fifo_disable;
  input [1:0]\IP2Bus_Data[2]_i_21_0 ;
  input [1:0]\IP2Bus_Data[2]_i_21_1 ;
  input [1:0]\IP2Bus_Data[2]_i_28_2 ;
  input [1:0]\IP2Bus_Data[2]_i_28_3 ;
  input \IP2Bus_Data[2]_i_36 ;
  input adc31_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_5_0 ;
  input \IP2Bus_Data[3]_i_39 ;
  input [2:0]adc31_irq_sync;
  input \IP2Bus_Data[14]_i_5 ;
  input \IP2Bus_Data[15]_i_5_1 ;
  input \IP2Bus_Data[2]_i_18 ;
  input adc21_overvol_irq;
  input \IP2Bus_Data[3]_i_18_0 ;
  input [1:0]adc22_irq_sync;
  input \IP2Bus_Data[2]_i_39 ;
  input adc11_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_6_1 ;
  input \IP2Bus_Data[3]_i_48 ;
  input [2:0]adc11_irq_sync;
  input \IP2Bus_Data[14]_i_6 ;
  input \IP2Bus_Data[15]_i_6_2 ;
  input \IP2Bus_Data[14]_i_16 ;
  input [2:0]adc01_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_16_1 ;
  input \IP2Bus_Data[15]_i_16_2 ;
  input \IP2Bus_Data[3]_i_9 ;
  input \IP2Bus_Data[2]_i_9 ;
  input adc01_overvol_irq;
  input [0:0]dac11_irq_sync;
  input \IP2Bus_Data[3]_i_5_0 ;
  input \IP2Bus_Data[2]_i_5 ;
  input [1:0]\IP2Bus_Data[1]_i_37 ;
  input \IP2Bus_Data[0]_i_30 ;
  input \IP2Bus_Data[1]_i_37_0 ;
  input [1:0]\IP2Bus_Data[1]_i_34 ;
  input \IP2Bus_Data[0]_i_22_0 ;
  input \IP2Bus_Data[1]_i_34_0 ;
  input [1:0]\IP2Bus_Data[1]_i_15 ;
  input \IP2Bus_Data[0]_i_25 ;
  input \IP2Bus_Data[1]_i_15_0 ;
  input adc11_irq_en;
  input \IP2Bus_Data[3]_i_19_0 ;
  input adc02_irq_en;
  input adc03_irq_en;
  input \IP2Bus_Data[1]_i_13 ;
  input [1:0]\IP2Bus_Data[1]_i_13_0 ;
  input \IP2Bus_Data[0]_i_8 ;
  input \IP2Bus_Data[3]_i_7_0 ;
  input dac13_irq_en;
  input dac11_irq_en;
  input \IP2Bus_Data[1]_i_8_0 ;
  input [1:0]\IP2Bus_Data[1]_i_8_1 ;
  input dac10_irq_en;
  input \IP2Bus_Data[0]_i_39 ;
  input \IP2Bus_Data[2]_i_7_1 ;
  input dac12_irq_en;
  input \IP2Bus_Data[0]_i_17 ;
  input dac00_irq_en;
  input dac0_cmn_irq_en;
  input \IP2Bus_Data[2]_i_8_0 ;
  input dac02_irq_en;
  input \IP2Bus_Data[3]_i_24_0 ;
  input dac03_irq_en;
  input axi_timeout_en_reg;
  input \IP2Bus_Data[5]_i_9 ;
  input \IP2Bus_Data[0]_i_15 ;
  input \dac1_end_stage_reg[0] ;
  input adc2_done;
  input adc0_done;
  input [3:0]\IP2Bus_Data[11]_i_2_0 ;
  input \IP2Bus_Data[31]_i_7 ;
  input adc20_overvol_irq;
  input [1:0]dac13_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_11_2 ;
  input [1:0]dac03_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_41_0 ;
  input \IP2Bus_Data[4]_i_38_0 ;
  input \IP2Bus_Data[0]_i_17_0 ;
  input dac0_done;
  input [2:0]adc23_irq_sync;
  input [14:0]adc3_do_mon;
  input [14:0]adc2_do_mon;
  input \IP2Bus_Data[0]_i_29 ;
  input \IP2Bus_Data[0]_i_18 ;
  input [15:0]adc0_do_mon;
  input \IP2Bus_Data[1]_i_2 ;
  input adc30_irq_en;
  input adc3_done;
  input \IP2Bus_Data[2]_i_18_0 ;
  input \IP2Bus_Data[3]_i_24_1 ;
  input cleared_r;
  input [0:0]\IP2Bus_Data[3]_i_24_2 ;
  input \IP2Bus_Data[0]_i_5_0 ;
  input [0:0]s_axi_wdata;
  input axi_timeout_r;
  input axi_read_req_r;
  input axi_read_req_tog;
  input [3:0]\IP2Bus_Data[15]_i_3 ;
  input adc00_overvol_irq;
  input [2:0]adc00_irq_sync;
  input axi_read_req_r_0;
  input axi_read_req_tog_reg;
  input axi_read_req_r_1;
  input axi_read_req_tog_reg_0;
  input [3:0]\IP2Bus_Data[15]_i_16_3 ;
  input adc03_overvol_irq;
  input [2:0]adc03_irq_sync;
  input \IP2Bus_Data_reg[12] ;
  input \IP2Bus_Data[2]_i_54_0 ;
  input axi_read_req_r_reg_8;
  input \IP2Bus_Data_reg[20]_2 ;
  input axi_read_req_r_reg_9;
  input \IP2Bus_Data[4]_i_38_1 ;
  input \IP2Bus_Data[4]_i_38_2 ;
  input s_axi_wready_reg_i_2;
  input s_axi_wready_reg_i_2_0;

  wire [17:13]Bus2IP_Addr;
  wire [1:0]D;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0 ;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2 ;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3 ;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_5 ;
  wire \DATA_PHASE_WDT.data_timeout_reg_0 ;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_state_reg[0]_1 ;
  wire [1:0]\FSM_onehot_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_state_reg[0]_3 ;
  wire \FSM_onehot_state_reg[0]_4 ;
  wire \FSM_onehot_state_reg[0]_5 ;
  wire \FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_onehot_state_reg[1]_10 ;
  wire [4:0]\FSM_onehot_state_reg[1]_2 ;
  wire [1:0]\FSM_onehot_state_reg[1]_3 ;
  wire \FSM_onehot_state_reg[1]_4 ;
  wire \FSM_onehot_state_reg[1]_5 ;
  wire \FSM_onehot_state_reg[1]_6 ;
  wire \FSM_onehot_state_reg[1]_7 ;
  wire \FSM_onehot_state_reg[1]_8 ;
  wire \FSM_onehot_state_reg[1]_9 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire \FSM_onehot_state_reg[3]_2 ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire \FSM_onehot_state_reg[4]_5 ;
  wire \FSM_sequential_access_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_5_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_6_n_0 ;
  wire [1:0]\FSM_sequential_fsm_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_2 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ;
  wire [2:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ;
  wire [1:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  wire \IP2Bus_Data[0]_i_15 ;
  wire \IP2Bus_Data[0]_i_17 ;
  wire \IP2Bus_Data[0]_i_17_0 ;
  wire \IP2Bus_Data[0]_i_18 ;
  wire [1:0]\IP2Bus_Data[0]_i_22 ;
  wire \IP2Bus_Data[0]_i_22_0 ;
  wire \IP2Bus_Data[0]_i_24_n_0 ;
  wire \IP2Bus_Data[0]_i_25 ;
  wire \IP2Bus_Data[0]_i_29 ;
  wire \IP2Bus_Data[0]_i_30 ;
  wire \IP2Bus_Data[0]_i_36 ;
  wire \IP2Bus_Data[0]_i_39 ;
  wire [0:0]\IP2Bus_Data[0]_i_40 ;
  wire \IP2Bus_Data[0]_i_5 ;
  wire \IP2Bus_Data[0]_i_5_0 ;
  wire \IP2Bus_Data[0]_i_64_n_0 ;
  wire \IP2Bus_Data[0]_i_8 ;
  wire [3:0]\IP2Bus_Data[11]_i_2 ;
  wire \IP2Bus_Data[11]_i_22_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_2_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_3 ;
  wire [3:0]\IP2Bus_Data[11]_i_3_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_4 ;
  wire \IP2Bus_Data[12]_i_8_n_0 ;
  wire \IP2Bus_Data[13]_i_3_n_0 ;
  wire \IP2Bus_Data[13]_i_52_n_0 ;
  wire \IP2Bus_Data[13]_i_7_n_0 ;
  wire \IP2Bus_Data[14]_i_11_n_0 ;
  wire \IP2Bus_Data[14]_i_13 ;
  wire \IP2Bus_Data[14]_i_16 ;
  wire \IP2Bus_Data[14]_i_18_n_0 ;
  wire \IP2Bus_Data[14]_i_31 ;
  wire \IP2Bus_Data[14]_i_35 ;
  wire \IP2Bus_Data[14]_i_5 ;
  wire \IP2Bus_Data[14]_i_6 ;
  wire \IP2Bus_Data[15]_i_10_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_11 ;
  wire [15:0]\IP2Bus_Data[15]_i_11_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_11_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_2 ;
  wire [1:0]\IP2Bus_Data[15]_i_12 ;
  wire [15:0]\IP2Bus_Data[15]_i_12_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_16 ;
  wire [3:0]\IP2Bus_Data[15]_i_16_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_16_1 ;
  wire \IP2Bus_Data[15]_i_16_2 ;
  wire [3:0]\IP2Bus_Data[15]_i_16_3 ;
  wire \IP2Bus_Data[15]_i_17_n_0 ;
  wire \IP2Bus_Data[15]_i_19_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_2 ;
  wire [15:0]\IP2Bus_Data[15]_i_21 ;
  wire [15:0]\IP2Bus_Data[15]_i_21_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_21_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_24 ;
  wire [15:0]\IP2Bus_Data[15]_i_27 ;
  wire [15:0]\IP2Bus_Data[15]_i_27_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_27_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_3 ;
  wire \IP2Bus_Data[15]_i_30_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_31 ;
  wire [3:0]\IP2Bus_Data[15]_i_31_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_32 ;
  wire [15:0]\IP2Bus_Data[15]_i_32_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_32_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_40 ;
  wire [1:0]\IP2Bus_Data[15]_i_40_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_41 ;
  wire [1:0]\IP2Bus_Data[15]_i_41_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_43 ;
  wire \IP2Bus_Data[15]_i_43_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_46 ;
  wire [3:0]\IP2Bus_Data[15]_i_5 ;
  wire \IP2Bus_Data[15]_i_54_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_5_0 ;
  wire \IP2Bus_Data[15]_i_5_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_6 ;
  wire [3:0]\IP2Bus_Data[15]_i_6_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_6_1 ;
  wire \IP2Bus_Data[15]_i_6_2 ;
  wire [3:0]\IP2Bus_Data[15]_i_7 ;
  wire \IP2Bus_Data[1]_i_13 ;
  wire [1:0]\IP2Bus_Data[1]_i_13_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_15 ;
  wire \IP2Bus_Data[1]_i_15_0 ;
  wire \IP2Bus_Data[1]_i_2 ;
  wire \IP2Bus_Data[1]_i_23 ;
  wire \IP2Bus_Data[1]_i_25 ;
  wire \IP2Bus_Data[1]_i_25_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_34 ;
  wire \IP2Bus_Data[1]_i_34_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_37 ;
  wire \IP2Bus_Data[1]_i_37_0 ;
  wire \IP2Bus_Data[1]_i_4 ;
  wire \IP2Bus_Data[1]_i_8 ;
  wire \IP2Bus_Data[1]_i_8_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_8_1 ;
  wire \IP2Bus_Data[1]_i_9 ;
  wire [1:0]\IP2Bus_Data[1]_i_9_0 ;
  wire \IP2Bus_Data[25]_i_2_n_0 ;
  wire \IP2Bus_Data[2]_i_11 ;
  wire \IP2Bus_Data[2]_i_17 ;
  wire \IP2Bus_Data[2]_i_18 ;
  wire \IP2Bus_Data[2]_i_18_0 ;
  wire [1:0]\IP2Bus_Data[2]_i_21 ;
  wire [1:0]\IP2Bus_Data[2]_i_21_0 ;
  wire [1:0]\IP2Bus_Data[2]_i_21_1 ;
  wire \IP2Bus_Data[2]_i_28 ;
  wire \IP2Bus_Data[2]_i_28_0 ;
  wire [1:0]\IP2Bus_Data[2]_i_28_1 ;
  wire [1:0]\IP2Bus_Data[2]_i_28_2 ;
  wire [1:0]\IP2Bus_Data[2]_i_28_3 ;
  wire \IP2Bus_Data[2]_i_36 ;
  wire \IP2Bus_Data[2]_i_39 ;
  wire \IP2Bus_Data[2]_i_4 ;
  wire \IP2Bus_Data[2]_i_5 ;
  wire \IP2Bus_Data[2]_i_54 ;
  wire \IP2Bus_Data[2]_i_54_0 ;
  wire \IP2Bus_Data[2]_i_7 ;
  wire [1:0]\IP2Bus_Data[2]_i_7_0 ;
  wire \IP2Bus_Data[2]_i_7_1 ;
  wire [1:0]\IP2Bus_Data[2]_i_8 ;
  wire \IP2Bus_Data[2]_i_8_0 ;
  wire \IP2Bus_Data[2]_i_9 ;
  wire \IP2Bus_Data[31]_i_7 ;
  wire \IP2Bus_Data[3]_i_18 ;
  wire \IP2Bus_Data[3]_i_18_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_19 ;
  wire \IP2Bus_Data[3]_i_19_0 ;
  wire \IP2Bus_Data[3]_i_24 ;
  wire \IP2Bus_Data[3]_i_24_0 ;
  wire \IP2Bus_Data[3]_i_24_1 ;
  wire [0:0]\IP2Bus_Data[3]_i_24_2 ;
  wire \IP2Bus_Data[3]_i_39 ;
  wire \IP2Bus_Data[3]_i_4 ;
  wire [3:0]\IP2Bus_Data[3]_i_43 ;
  wire \IP2Bus_Data[3]_i_48 ;
  wire [3:0]\IP2Bus_Data[3]_i_5 ;
  wire \IP2Bus_Data[3]_i_5_0 ;
  wire \IP2Bus_Data[3]_i_7 ;
  wire \IP2Bus_Data[3]_i_7_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_8 ;
  wire \IP2Bus_Data[3]_i_9 ;
  wire \IP2Bus_Data[4]_i_2 ;
  wire \IP2Bus_Data[4]_i_27_n_0 ;
  wire \IP2Bus_Data[4]_i_38 ;
  wire \IP2Bus_Data[4]_i_38_0 ;
  wire \IP2Bus_Data[4]_i_38_1 ;
  wire \IP2Bus_Data[4]_i_38_2 ;
  wire \IP2Bus_Data[4]_i_39_n_0 ;
  wire \IP2Bus_Data[4]_i_5 ;
  wire \IP2Bus_Data[5]_i_9 ;
  wire \IP2Bus_Data[6]_i_2 ;
  wire \IP2Bus_Data[7]_i_12_n_0 ;
  wire \IP2Bus_Data[7]_i_17_n_0 ;
  wire \IP2Bus_Data[7]_i_2 ;
  wire \IP2Bus_Data[7]_i_23 ;
  wire [7:0]\IP2Bus_Data[7]_i_2_0 ;
  wire [7:0]\IP2Bus_Data[7]_i_5 ;
  wire \IP2Bus_Data[9]_i_2_n_0 ;
  wire \IP2Bus_Data_reg[0] ;
  wire \IP2Bus_Data_reg[10] ;
  wire \IP2Bus_Data_reg[12] ;
  wire \IP2Bus_Data_reg[20] ;
  wire \IP2Bus_Data_reg[20]_0 ;
  wire \IP2Bus_Data_reg[20]_1 ;
  wire \IP2Bus_Data_reg[20]_2 ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[25]_0 ;
  wire \IP2Bus_Data_reg[31] ;
  wire \IP2Bus_Data_reg[31]_0 ;
  wire \IP2Bus_Data_reg[31]_1 ;
  wire \IP2Bus_Data_reg[31]_2 ;
  wire \IP2Bus_Data_reg[4] ;
  wire \IP2Bus_Data_reg[9] ;
  wire IP2Bus_RdAck;
  wire I_DECODER_n_15;
  wire I_DECODER_n_16;
  wire I_DECODER_n_18;
  wire I_DECODER_n_19;
  wire I_DECODER_n_21;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [15:0]STATUS_COMMON;
  wire [2:0]access_cs;
  wire [2:0]access_ns;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire adc00_irq_en;
  wire [2:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire adc01_irq_en;
  wire [2:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc02_irq_en;
  wire adc03_irq_en;
  wire [2:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire adc0_cmn_irq_en;
  wire [15:0]adc0_do_mon;
  wire adc0_done;
  wire adc0_dreq_mon;
  wire adc0_drp_rdy;
  wire [0:0]adc0_fifo_disable;
  wire adc0_por_req;
  wire adc0_reset;
  wire adc0_restart;
  wire [2:0]adc0_status;
  wire adc10_irq_en;
  wire [2:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire adc11_irq_en;
  wire [2:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire adc12_irq_en;
  wire adc13_irq_en;
  wire [2:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc1_cmn_irq_en;
  wire [15:0]adc1_do_mon;
  wire adc1_done;
  wire adc1_dreq_mon;
  wire adc1_drp_rdy;
  wire [0:0]adc1_fifo_disable;
  wire adc1_reset;
  wire adc1_restart;
  wire adc20_irq_en;
  wire [2:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire adc21_irq_en;
  wire [2:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire adc22_irq_en;
  wire [1:0]adc22_irq_sync;
  wire adc23_irq_en;
  wire [2:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc2_cmn_irq_en;
  wire [14:0]adc2_do_mon;
  wire adc2_done;
  wire adc2_drp_rdy;
  wire [0:0]adc2_fifo_disable;
  wire adc2_reset;
  wire adc2_restart;
  wire adc30_irq_en;
  wire [2:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc31_irq_en;
  wire [2:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire adc32_irq_en;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire \adc3_cmn_en_reg[0] ;
  wire adc3_cmn_irq_en;
  wire adc3_cmn_irq_en_reg;
  wire [14:0]adc3_do_mon;
  wire adc3_done;
  wire adc3_drp_rdy;
  wire [0:0]adc3_fifo_disable;
  wire \adc3_fifo_disable_reg[0] ;
  wire adc3_reset;
  wire adc3_restart;
  wire \adc3_sim_level_reg[0] ;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire \adc3_slice1_irq_en_reg[2] ;
  wire \adc3_slice2_irq_en_reg[2] ;
  wire \adc3_slice3_irq_en_reg[2] ;
  wire \adc3_start_stage_reg[0] ;
  wire [1:0]adc3_status;
  wire axi_RdAck;
  wire axi_RdAck_r_i_6;
  wire axi_RdAck_r_i_9_n_0;
  wire axi_avalid;
  wire axi_avalid_reg;
  wire axi_read_req_r;
  wire axi_read_req_r_0;
  wire axi_read_req_r_1;
  wire axi_read_req_r_i_2__1_n_0;
  wire axi_read_req_r_i_3_n_0;
  wire axi_read_req_r_i_4__0_n_0;
  wire axi_read_req_r_i_4_n_0;
  wire axi_read_req_r_reg;
  wire axi_read_req_r_reg_0;
  wire axi_read_req_r_reg_1;
  wire axi_read_req_r_reg_2;
  wire axi_read_req_r_reg_3;
  wire axi_read_req_r_reg_4;
  wire axi_read_req_r_reg_5;
  wire axi_read_req_r_reg_6;
  wire axi_read_req_r_reg_7;
  wire axi_read_req_r_reg_8;
  wire axi_read_req_r_reg_9;
  wire axi_read_req_tog;
  wire axi_read_req_tog_reg;
  wire axi_read_req_tog_reg_0;
  wire axi_timeout_en_reg;
  wire axi_timeout_r;
  wire axi_timeout_r20;
  wire [1:0]bank0_write;
  wire [7:0]bank11_write;
  wire [7:0]bank13_write;
  wire [7:0]bank15_write;
  wire [11:0]bank1_write;
  wire [11:0]bank3_write;
  wire [7:0]bank9_write;
  wire [17:2]bus2ip_addr_i;
  wire \bus2ip_addr_reg[17]_i_2_n_0 ;
  wire \bus2ip_addr_reg_reg[11]_0 ;
  wire \bus2ip_addr_reg_reg[11]_1 ;
  wire \bus2ip_addr_reg_reg[11]_2 ;
  wire [10:0]\bus2ip_addr_reg_reg[12]_0 ;
  wire \bus2ip_addr_reg_reg[13]_0 ;
  wire \bus2ip_addr_reg_reg[14]_0 ;
  wire \bus2ip_addr_reg_reg[14]_1 ;
  wire \bus2ip_addr_reg_reg[14]_2 ;
  wire \bus2ip_addr_reg_reg[14]_3 ;
  wire \bus2ip_addr_reg_reg[14]_4 ;
  wire \bus2ip_addr_reg_reg[14]_5 ;
  wire \bus2ip_addr_reg_reg[15]_0 ;
  wire [3:0]\bus2ip_addr_reg_reg[15]_1 ;
  wire \bus2ip_addr_reg_reg[15]_2 ;
  wire \bus2ip_addr_reg_reg[15]_3 ;
  wire \bus2ip_addr_reg_reg[15]_4 ;
  wire \bus2ip_addr_reg_reg[16]_0 ;
  wire \bus2ip_addr_reg_reg[17]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[17]_1 ;
  wire \bus2ip_addr_reg_reg[5]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[7]_0 ;
  wire \bus2ip_addr_reg_reg[8]_0 ;
  wire bus2ip_rnw_i;
  wire bus2ip_rnw_reg_reg_n_0;
  wire cleared_r;
  wire const_req_adc0;
  wire counter_en_reg;
  wire cs_ce_ld_enable_i;
  wire dac00_irq_en;
  wire [1:0]dac00_irq_sync;
  wire dac02_irq_en;
  wire [1:0]dac02_irq_sync;
  wire dac03_irq_en;
  wire [1:0]dac03_irq_sync;
  wire dac0_cmn_irq_en;
  wire [15:0]dac0_do_mon;
  wire dac0_done;
  wire dac0_dreq_mon;
  wire dac0_drp_rdy;
  wire [0:0]dac0_fifo_disable;
  wire dac0_irq_en_i_3_n_0;
  wire dac0_reset;
  wire dac0_restart;
  wire [2:0]dac0_status;
  wire dac10_irq_en;
  wire [1:0]dac10_irq_sync;
  wire dac11_irq_en;
  wire [0:0]dac11_irq_sync;
  wire dac12_irq_en;
  wire [1:0]dac12_irq_sync;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire dac1_cmn_irq_en;
  wire [12:0]dac1_do_mon;
  wire dac1_done;
  wire dac1_drp_rdy;
  wire \dac1_end_stage_reg[0] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_reset;
  wire dac1_restart;
  wire \dac1_slice3_fast_sd_reg[0] ;
  wire [0:0]dac1_status;
  wire drp_RdAck_r;
  wire \drp_addr_reg[3] ;
  wire dummy_read_req_reg;
  wire [19:0]got_timeout_reg;
  wire [6:0]irq_enables;
  wire master_reset;
  wire [0:0]master_reset_reg;
  wire [6:0]p_48_in;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arready_i;
  wire s_axi_arready_reg_i_2_n_0;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awready_i;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_bvalid_reg_i_1_n_0;
  wire [19:0]s_axi_rdata;
  wire s_axi_rdata_i;
  wire [31:0]s_axi_rdata_i1_in;
  wire [19:0]\s_axi_rdata_reg_reg[31]_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_reg_i_1_n_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire \s_axi_wdata[0]_3 ;
  wire \s_axi_wdata[0]_4 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;
  wire s_axi_wready_i;
  wire s_axi_wready_reg_i_2;
  wire s_axi_wready_reg_i_2_0;
  wire s_axi_wvalid;
  wire [1:0]status;
  wire timeout_i;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_counter_f \DATA_PHASE_WDT.I_DPTO_COUNTER 
       (.\FSM_sequential_access_cs_reg[1] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_2 ),
        .\FSM_sequential_access_cs_reg[1]_0 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] (\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .IP2Bus_RdAck(IP2Bus_RdAck),
        .Q(access_cs),
        .axi_RdAck(axi_RdAck),
        .\bus2ip_addr_reg_reg[16] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_5 ),
        .counter_en_reg(counter_en_reg),
        .cs_ce_ld_enable_i(cs_ce_ld_enable_i),
        .drp_RdAck_r(drp_RdAck_r),
        .icount_out0_carry_0(I_DECODER_n_18),
        .\icount_out_reg[11]_0 (I_DECODER_n_15),
        .\icount_out_reg[12]_0 (I_DECODER_n_16),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_0(\DATA_PHASE_WDT.I_DPTO_COUNTER_n_0 ),
        .s_axi_wready_reg_i_2(Bus2IP_Addr),
        .s_axi_wvalid(s_axi_wvalid),
        .timeout_i(timeout_i));
  FDRE \DATA_PHASE_WDT.data_timeout_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(timeout_i),
        .Q(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_state[4]_i_1__4 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(s_axi_aresetn),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'h00000F0E)) 
    \FSM_sequential_access_cs[0]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(access_cs[1]),
        .I3(access_cs[2]),
        .I4(access_cs[0]),
        .O(access_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'h00FF0002)) 
    \FSM_sequential_access_cs[1]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(access_cs[2]),
        .I3(access_cs[1]),
        .I4(access_cs[0]),
        .O(access_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_access_cs[2]_i_2 
       (.I0(access_cs[2]),
        .I1(access_cs[0]),
        .I2(access_cs[1]),
        .O(access_ns[2]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_access_cs[2]_i_4 
       (.I0(access_cs[2]),
        .I1(s_axi_bready),
        .I2(access_cs[1]),
        .O(\FSM_sequential_access_cs[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0000F0AACCCC)) 
    \FSM_sequential_access_cs[2]_i_5 
       (.I0(IP2Bus_RdAck),
        .I1(s_axi_rready),
        .I2(s_axi_wvalid),
        .I3(access_cs[1]),
        .I4(access_cs[0]),
        .I5(access_cs[2]),
        .O(\FSM_sequential_access_cs[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \FSM_sequential_access_cs[2]_i_6 
       (.I0(access_cs[1]),
        .I1(access_cs[0]),
        .I2(access_cs[2]),
        .O(\FSM_sequential_access_cs[2]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(I_DECODER_n_19),
        .D(access_ns[0]),
        .Q(access_cs[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(I_DECODER_n_19),
        .D(access_ns[1]),
        .Q(access_cs[1]),
        .R(SS));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(I_DECODER_n_19),
        .D(access_ns[2]),
        .Q(access_cs[2]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \IP2Bus_Data[0]_i_24 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[15]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \IP2Bus_Data[0]_i_64 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[15]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[0]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \IP2Bus_Data[11]_i_22 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[11]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[12]_i_8 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[13]),
        .I3(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hFFFFE7F7)) 
    \IP2Bus_Data[13]_i_3 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[13]_i_52 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[13]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'hFFFFFAEE)) 
    \IP2Bus_Data[13]_i_7 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[13]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \IP2Bus_Data[14]_i_11 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[14]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \IP2Bus_Data[14]_i_18 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[14]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \IP2Bus_Data[15]_i_10 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \IP2Bus_Data[15]_i_17 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[16]),
        .I2(Bus2IP_Addr[14]),
        .I3(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[15]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hFFBFFF3F)) 
    \IP2Bus_Data[15]_i_19 
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[15]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \IP2Bus_Data[15]_i_30 
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[15]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFB)) 
    \IP2Bus_Data[15]_i_54 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[15]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[15]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \IP2Bus_Data[25]_i_2 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT5 #(
    .INIT(32'h5550055B)) 
    \IP2Bus_Data[31]_i_1 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\bus2ip_addr_reg_reg[17]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \IP2Bus_Data[4]_i_27 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[4]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_39 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[4]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \IP2Bus_Data[7]_i_12 
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \IP2Bus_Data[7]_i_17 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT5 #(
    .INIT(32'hEFAFFFFF)) 
    \IP2Bus_Data[9]_i_2 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[9]_i_2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_address_decoder I_DECODER
       (.D(D),
        .E(I_DECODER_n_19),
        .\FSM_onehot_state_reg[0] (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[0]_2 (\FSM_onehot_state_reg[0]_2 ),
        .\FSM_onehot_state_reg[0]_3 (\FSM_onehot_state_reg[0]_3 ),
        .\FSM_onehot_state_reg[0]_4 (\FSM_onehot_state_reg[0]_4 ),
        .\FSM_onehot_state_reg[0]_5 (\FSM_onehot_state_reg[0]_5 ),
        .\FSM_onehot_state_reg[0]_6 (\FSM_onehot_state_reg[0]_6 ),
        .\FSM_onehot_state_reg[0]_7 (\FSM_onehot_state_reg[0]_7 ),
        .\FSM_onehot_state_reg[0]_8 (\FSM_onehot_state_reg[0]_8 ),
        .\FSM_onehot_state_reg[0]_9 (\FSM_onehot_state_reg[0]_9 ),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1]_0 ),
        .\FSM_onehot_state_reg[1]_1 (\FSM_onehot_state_reg[1]_1 ),
        .\FSM_onehot_state_reg[1]_10 (\FSM_onehot_state_reg[1]_10 ),
        .\FSM_onehot_state_reg[1]_2 (\FSM_onehot_state_reg[1]_2 ),
        .\FSM_onehot_state_reg[1]_3 (\FSM_onehot_state_reg[1]_3 ),
        .\FSM_onehot_state_reg[1]_4 (\FSM_onehot_state_reg[1]_4 ),
        .\FSM_onehot_state_reg[1]_5 (\FSM_onehot_state_reg[1]_5 ),
        .\FSM_onehot_state_reg[1]_6 (\FSM_onehot_state_reg[1]_6 ),
        .\FSM_onehot_state_reg[1]_7 (\FSM_onehot_state_reg[1]_7 ),
        .\FSM_onehot_state_reg[1]_8 (\FSM_onehot_state_reg[1]_8 ),
        .\FSM_onehot_state_reg[1]_9 (\FSM_onehot_state_reg[1]_9 ),
        .\FSM_onehot_state_reg[3] (\FSM_onehot_state_reg[3] ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_0 ),
        .\FSM_onehot_state_reg[3]_1 (\FSM_onehot_state_reg[3]_1 ),
        .\FSM_onehot_state_reg[3]_2 (\FSM_onehot_state_reg[3]_2 ),
        .\FSM_onehot_state_reg[4] (\FSM_onehot_state_reg[4] ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_0 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_1 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_2 ),
        .\FSM_onehot_state_reg[4]_3 (\FSM_onehot_state_reg[4]_3 ),
        .\FSM_onehot_state_reg[4]_4 (\FSM_onehot_state_reg[4]_4 ),
        .\FSM_onehot_state_reg[4]_5 (\FSM_onehot_state_reg[4]_5 ),
        .\FSM_sequential_access_cs_reg[0] (I_DECODER_n_16),
        .\FSM_sequential_access_cs_reg[0]_0 (I_DECODER_n_18),
        .\FSM_sequential_access_cs_reg[0]_1 (\FSM_sequential_access_cs[2]_i_4_n_0 ),
        .\FSM_sequential_access_cs_reg[0]_2 (\FSM_sequential_access_cs[2]_i_5_n_0 ),
        .\FSM_sequential_access_cs_reg[0]_3 (\FSM_sequential_access_cs[2]_i_6_n_0 ),
        .\FSM_sequential_access_cs_reg[1] (I_DECODER_n_21),
        .\FSM_sequential_fsm_cs_reg[1] (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[1]_2 (\FSM_sequential_fsm_cs_reg[1]_2 ),
        .\FSM_sequential_fsm_cs_reg[2] (\FSM_sequential_fsm_cs_reg[2] ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 (bus2ip_rnw_reg_reg_n_0),
        .\IP2Bus_Data[0]_i_15_0 (\IP2Bus_Data[0]_i_15 ),
        .\IP2Bus_Data[0]_i_17_0 (\IP2Bus_Data[0]_i_17 ),
        .\IP2Bus_Data[0]_i_17_1 (\IP2Bus_Data[0]_i_17_0 ),
        .\IP2Bus_Data[0]_i_18_0 (\IP2Bus_Data[0]_i_18 ),
        .\IP2Bus_Data[0]_i_22_0 (\IP2Bus_Data[0]_i_22 ),
        .\IP2Bus_Data[0]_i_22_1 (\IP2Bus_Data[0]_i_22_0 ),
        .\IP2Bus_Data[0]_i_25_0 (\IP2Bus_Data[0]_i_25 ),
        .\IP2Bus_Data[0]_i_29_0 (\IP2Bus_Data[0]_i_29 ),
        .\IP2Bus_Data[0]_i_29_1 (\IP2Bus_Data[0]_i_64_n_0 ),
        .\IP2Bus_Data[0]_i_30_0 (\IP2Bus_Data[0]_i_30 ),
        .\IP2Bus_Data[0]_i_36_0 (\IP2Bus_Data[0]_i_36 ),
        .\IP2Bus_Data[0]_i_39_0 (\IP2Bus_Data[0]_i_39 ),
        .\IP2Bus_Data[0]_i_40_0 (\IP2Bus_Data[0]_i_40 ),
        .\IP2Bus_Data[0]_i_5_0 (\IP2Bus_Data[0]_i_5 ),
        .\IP2Bus_Data[0]_i_5_1 (\IP2Bus_Data[0]_i_24_n_0 ),
        .\IP2Bus_Data[0]_i_5_2 (\IP2Bus_Data[0]_i_5_0 ),
        .\IP2Bus_Data[0]_i_8_0 (\IP2Bus_Data[0]_i_8 ),
        .\IP2Bus_Data[11]_i_2_0 (\IP2Bus_Data[11]_i_2 ),
        .\IP2Bus_Data[11]_i_2_1 (\IP2Bus_Data[11]_i_2_0 ),
        .\IP2Bus_Data[11]_i_3_0 (\IP2Bus_Data[11]_i_3 ),
        .\IP2Bus_Data[11]_i_3_1 (\IP2Bus_Data[11]_i_3_0 ),
        .\IP2Bus_Data[11]_i_4_0 (\IP2Bus_Data[11]_i_4 ),
        .\IP2Bus_Data[11]_i_4_1 (\IP2Bus_Data[15]_i_54_n_0 ),
        .\IP2Bus_Data[14]_i_13_0 (\IP2Bus_Data[14]_i_13 ),
        .\IP2Bus_Data[14]_i_16_0 (\IP2Bus_Data[14]_i_16 ),
        .\IP2Bus_Data[14]_i_31_0 (\IP2Bus_Data[14]_i_31 ),
        .\IP2Bus_Data[14]_i_35_0 (\IP2Bus_Data[14]_i_35 ),
        .\IP2Bus_Data[14]_i_5_0 (\IP2Bus_Data[14]_i_5 ),
        .\IP2Bus_Data[14]_i_6_0 (\IP2Bus_Data[14]_i_6 ),
        .\IP2Bus_Data[15]_i_11_0 (\IP2Bus_Data[15]_i_11 ),
        .\IP2Bus_Data[15]_i_11_1 (\IP2Bus_Data[15]_i_11_0 ),
        .\IP2Bus_Data[15]_i_11_2 (\IP2Bus_Data[15]_i_11_1 ),
        .\IP2Bus_Data[15]_i_11_3 (\IP2Bus_Data[15]_i_11_2 ),
        .\IP2Bus_Data[15]_i_12_0 (\IP2Bus_Data[15]_i_12 ),
        .\IP2Bus_Data[15]_i_12_1 (\IP2Bus_Data[15]_i_12_0 ),
        .\IP2Bus_Data[15]_i_16_0 (\IP2Bus_Data[15]_i_16 ),
        .\IP2Bus_Data[15]_i_16_1 (\IP2Bus_Data[15]_i_16_0 ),
        .\IP2Bus_Data[15]_i_16_2 (\IP2Bus_Data[15]_i_16_1 ),
        .\IP2Bus_Data[15]_i_16_3 (\IP2Bus_Data[15]_i_16_2 ),
        .\IP2Bus_Data[15]_i_16_4 (\IP2Bus_Data[15]_i_16_3 ),
        .\IP2Bus_Data[15]_i_21_0 (\IP2Bus_Data[15]_i_21 ),
        .\IP2Bus_Data[15]_i_21_1 (\IP2Bus_Data[15]_i_21_0 ),
        .\IP2Bus_Data[15]_i_21_2 (\IP2Bus_Data[15]_i_21_1 ),
        .\IP2Bus_Data[15]_i_24_0 (\IP2Bus_Data[15]_i_24 ),
        .\IP2Bus_Data[15]_i_27_0 (\IP2Bus_Data[15]_i_27 ),
        .\IP2Bus_Data[15]_i_27_1 (\IP2Bus_Data[15]_i_27_0 ),
        .\IP2Bus_Data[15]_i_27_2 (\IP2Bus_Data[15]_i_27_1 ),
        .\IP2Bus_Data[15]_i_2_0 (\IP2Bus_Data[15]_i_2 ),
        .\IP2Bus_Data[15]_i_31_0 (\IP2Bus_Data[15]_i_31 ),
        .\IP2Bus_Data[15]_i_31_1 (\IP2Bus_Data[15]_i_31_0 ),
        .\IP2Bus_Data[15]_i_32_0 (\IP2Bus_Data[15]_i_32 ),
        .\IP2Bus_Data[15]_i_32_1 (\IP2Bus_Data[15]_i_32_0 ),
        .\IP2Bus_Data[15]_i_32_2 (\IP2Bus_Data[15]_i_32_1 ),
        .\IP2Bus_Data[15]_i_3_0 (\IP2Bus_Data[15]_i_3 ),
        .\IP2Bus_Data[15]_i_40_0 (\IP2Bus_Data[15]_i_40 ),
        .\IP2Bus_Data[15]_i_40_1 (\IP2Bus_Data[15]_i_40_0 ),
        .\IP2Bus_Data[15]_i_41_0 (\IP2Bus_Data[15]_i_41 ),
        .\IP2Bus_Data[15]_i_41_1 (\IP2Bus_Data[15]_i_41_0 ),
        .\IP2Bus_Data[15]_i_43_0 (\IP2Bus_Data[15]_i_43 ),
        .\IP2Bus_Data[15]_i_43_1 (\IP2Bus_Data[15]_i_43_0 ),
        .\IP2Bus_Data[15]_i_46_0 (\IP2Bus_Data[15]_i_46 ),
        .\IP2Bus_Data[15]_i_5_0 (\IP2Bus_Data[15]_i_5 ),
        .\IP2Bus_Data[15]_i_5_1 (\IP2Bus_Data[15]_i_5_0 ),
        .\IP2Bus_Data[15]_i_5_2 (\IP2Bus_Data[15]_i_5_1 ),
        .\IP2Bus_Data[15]_i_6_0 (\IP2Bus_Data[15]_i_6 ),
        .\IP2Bus_Data[15]_i_6_1 (\IP2Bus_Data[15]_i_6_0 ),
        .\IP2Bus_Data[15]_i_6_2 (\IP2Bus_Data[15]_i_6_1 ),
        .\IP2Bus_Data[15]_i_6_3 (\IP2Bus_Data[15]_i_6_2 ),
        .\IP2Bus_Data[15]_i_7_0 (\IP2Bus_Data[15]_i_7 ),
        .\IP2Bus_Data[1]_i_13_0 (\IP2Bus_Data[1]_i_13 ),
        .\IP2Bus_Data[1]_i_13_1 (\IP2Bus_Data[1]_i_13_0 ),
        .\IP2Bus_Data[1]_i_15_0 (\IP2Bus_Data[1]_i_15 ),
        .\IP2Bus_Data[1]_i_15_1 (\IP2Bus_Data[1]_i_15_0 ),
        .\IP2Bus_Data[1]_i_16_0 (\IP2Bus_Data[13]_i_52_n_0 ),
        .\IP2Bus_Data[1]_i_23_0 (\IP2Bus_Data[1]_i_23 ),
        .\IP2Bus_Data[1]_i_25_0 (\IP2Bus_Data[1]_i_25 ),
        .\IP2Bus_Data[1]_i_25_1 (\IP2Bus_Data[1]_i_25_0 ),
        .\IP2Bus_Data[1]_i_27_0 (axi_RdAck_r_i_9_n_0),
        .\IP2Bus_Data[1]_i_2_0 (\IP2Bus_Data[11]_i_22_n_0 ),
        .\IP2Bus_Data[1]_i_2_1 (\IP2Bus_Data[1]_i_2 ),
        .\IP2Bus_Data[1]_i_34_0 (\IP2Bus_Data[1]_i_34 ),
        .\IP2Bus_Data[1]_i_34_1 (\IP2Bus_Data[1]_i_34_0 ),
        .\IP2Bus_Data[1]_i_37_0 (\IP2Bus_Data[1]_i_37 ),
        .\IP2Bus_Data[1]_i_37_1 (\IP2Bus_Data[1]_i_37_0 ),
        .\IP2Bus_Data[1]_i_4_0 (\IP2Bus_Data[1]_i_4 ),
        .\IP2Bus_Data[1]_i_8_0 (\IP2Bus_Data[1]_i_8 ),
        .\IP2Bus_Data[1]_i_8_1 (\IP2Bus_Data[1]_i_8_0 ),
        .\IP2Bus_Data[1]_i_8_2 (\IP2Bus_Data[1]_i_8_1 ),
        .\IP2Bus_Data[1]_i_9_0 (\IP2Bus_Data[1]_i_9 ),
        .\IP2Bus_Data[1]_i_9_1 (\IP2Bus_Data[1]_i_9_0 ),
        .\IP2Bus_Data[2]_i_11_0 (\IP2Bus_Data[2]_i_11 ),
        .\IP2Bus_Data[2]_i_17_0 (\IP2Bus_Data[2]_i_17 ),
        .\IP2Bus_Data[2]_i_18_0 (\IP2Bus_Data[2]_i_18 ),
        .\IP2Bus_Data[2]_i_18_1 (\IP2Bus_Data[2]_i_18_0 ),
        .\IP2Bus_Data[2]_i_21_0 (\IP2Bus_Data[2]_i_21 ),
        .\IP2Bus_Data[2]_i_21_1 (\IP2Bus_Data[2]_i_21_0 ),
        .\IP2Bus_Data[2]_i_21_2 (\IP2Bus_Data[2]_i_21_1 ),
        .\IP2Bus_Data[2]_i_28_0 (\IP2Bus_Data[2]_i_28 ),
        .\IP2Bus_Data[2]_i_28_1 (\IP2Bus_Data[2]_i_28_0 ),
        .\IP2Bus_Data[2]_i_28_2 (\IP2Bus_Data[2]_i_28_1 ),
        .\IP2Bus_Data[2]_i_28_3 (\IP2Bus_Data[2]_i_28_2 ),
        .\IP2Bus_Data[2]_i_28_4 (\IP2Bus_Data[2]_i_28_3 ),
        .\IP2Bus_Data[2]_i_36_0 (\IP2Bus_Data[2]_i_36 ),
        .\IP2Bus_Data[2]_i_39_0 (\IP2Bus_Data[2]_i_39 ),
        .\IP2Bus_Data[2]_i_4_0 (\IP2Bus_Data[2]_i_4 ),
        .\IP2Bus_Data[2]_i_54_0 (\IP2Bus_Data[2]_i_54 ),
        .\IP2Bus_Data[2]_i_54_1 (\IP2Bus_Data[2]_i_54_0 ),
        .\IP2Bus_Data[2]_i_5_0 (\IP2Bus_Data[2]_i_5 ),
        .\IP2Bus_Data[2]_i_7_0 (\IP2Bus_Data[2]_i_7 ),
        .\IP2Bus_Data[2]_i_7_1 (\IP2Bus_Data[2]_i_7_0 ),
        .\IP2Bus_Data[2]_i_7_2 (\IP2Bus_Data[2]_i_7_1 ),
        .\IP2Bus_Data[2]_i_8_0 (\IP2Bus_Data[2]_i_8 ),
        .\IP2Bus_Data[2]_i_8_1 (\IP2Bus_Data[2]_i_8_0 ),
        .\IP2Bus_Data[2]_i_9_0 (\IP2Bus_Data[2]_i_9 ),
        .\IP2Bus_Data[31]_i_7_0 (\IP2Bus_Data[31]_i_7 ),
        .\IP2Bus_Data[3]_i_18_0 (\IP2Bus_Data[3]_i_18 ),
        .\IP2Bus_Data[3]_i_18_1 (\IP2Bus_Data[3]_i_18_0 ),
        .\IP2Bus_Data[3]_i_19_0 (\IP2Bus_Data[3]_i_19 ),
        .\IP2Bus_Data[3]_i_19_1 (\IP2Bus_Data[3]_i_19_0 ),
        .\IP2Bus_Data[3]_i_24_0 (\IP2Bus_Data[3]_i_24 ),
        .\IP2Bus_Data[3]_i_24_1 (\IP2Bus_Data[3]_i_24_0 ),
        .\IP2Bus_Data[3]_i_24_2 (\IP2Bus_Data[3]_i_24_1 ),
        .\IP2Bus_Data[3]_i_24_3 (\IP2Bus_Data[3]_i_24_2 ),
        .\IP2Bus_Data[3]_i_39_0 (\IP2Bus_Data[3]_i_39 ),
        .\IP2Bus_Data[3]_i_43_0 (\IP2Bus_Data[3]_i_43 ),
        .\IP2Bus_Data[3]_i_48_0 (\IP2Bus_Data[3]_i_48 ),
        .\IP2Bus_Data[3]_i_4_0 (\IP2Bus_Data[3]_i_4 ),
        .\IP2Bus_Data[3]_i_5_0 (\IP2Bus_Data[3]_i_5 ),
        .\IP2Bus_Data[3]_i_5_1 (\IP2Bus_Data[3]_i_5_0 ),
        .\IP2Bus_Data[3]_i_7_0 (\IP2Bus_Data[3]_i_7 ),
        .\IP2Bus_Data[3]_i_7_1 (\IP2Bus_Data[3]_i_7_0 ),
        .\IP2Bus_Data[3]_i_8_0 (\IP2Bus_Data[3]_i_8 ),
        .\IP2Bus_Data[3]_i_9_0 (\IP2Bus_Data[3]_i_9 ),
        .\IP2Bus_Data[4]_i_2_0 (\IP2Bus_Data[4]_i_2 ),
        .\IP2Bus_Data[4]_i_2_1 (\IP2Bus_Data[4]_i_27_n_0 ),
        .\IP2Bus_Data[4]_i_38_0 (\IP2Bus_Data[4]_i_38 ),
        .\IP2Bus_Data[4]_i_38_1 (\IP2Bus_Data[4]_i_38_0 ),
        .\IP2Bus_Data[4]_i_38_2 (\IP2Bus_Data[4]_i_39_n_0 ),
        .\IP2Bus_Data[4]_i_38_3 (\IP2Bus_Data[4]_i_38_1 ),
        .\IP2Bus_Data[4]_i_38_4 (\IP2Bus_Data[4]_i_38_2 ),
        .\IP2Bus_Data[4]_i_5_0 (\IP2Bus_Data[4]_i_5 ),
        .\IP2Bus_Data[5]_i_9_0 (\IP2Bus_Data[5]_i_9 ),
        .\IP2Bus_Data[6]_i_2_0 (\IP2Bus_Data[6]_i_2 ),
        .\IP2Bus_Data[7]_i_23_0 (\IP2Bus_Data[7]_i_23 ),
        .\IP2Bus_Data[7]_i_2_0 (\IP2Bus_Data[7]_i_2 ),
        .\IP2Bus_Data[7]_i_2_1 (\IP2Bus_Data[7]_i_2_0 ),
        .\IP2Bus_Data[7]_i_5_0 (\IP2Bus_Data[7]_i_5 ),
        .\IP2Bus_Data_reg[0] (\IP2Bus_Data[14]_i_11_n_0 ),
        .\IP2Bus_Data_reg[0]_0 (\IP2Bus_Data[14]_i_18_n_0 ),
        .\IP2Bus_Data_reg[0]_1 (\IP2Bus_Data_reg[0] ),
        .\IP2Bus_Data_reg[10] (\IP2Bus_Data_reg[10] ),
        .\IP2Bus_Data_reg[11] (\IP2Bus_Data[15]_i_10_n_0 ),
        .\IP2Bus_Data_reg[12] (\IP2Bus_Data[12]_i_8_n_0 ),
        .\IP2Bus_Data_reg[12]_0 (\IP2Bus_Data_reg[12] ),
        .\IP2Bus_Data_reg[13] (\IP2Bus_Data[15]_i_17_n_0 ),
        .\IP2Bus_Data_reg[20] (\IP2Bus_Data_reg[20] ),
        .\IP2Bus_Data_reg[20]_0 (\IP2Bus_Data_reg[20]_0 ),
        .\IP2Bus_Data_reg[20]_1 (\IP2Bus_Data_reg[20]_1 ),
        .\IP2Bus_Data_reg[20]_2 (\IP2Bus_Data_reg[20]_2 ),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data[25]_i_2_n_0 ),
        .\IP2Bus_Data_reg[25]_0 (\IP2Bus_Data_reg[25] ),
        .\IP2Bus_Data_reg[25]_1 (\IP2Bus_Data_reg[25]_0 ),
        .\IP2Bus_Data_reg[2] (\IP2Bus_Data[15]_i_30_n_0 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .\IP2Bus_Data_reg[31]_2 (\IP2Bus_Data_reg[31]_2 ),
        .\IP2Bus_Data_reg[3] (\IP2Bus_Data[15]_i_19_n_0 ),
        .\IP2Bus_Data_reg[4] (\IP2Bus_Data_reg[4] ),
        .\IP2Bus_Data_reg[5] (\IP2Bus_Data[9]_i_2_n_0 ),
        .\IP2Bus_Data_reg[5]_0 (\IP2Bus_Data[7]_i_17_n_0 ),
        .\IP2Bus_Data_reg[7] (\IP2Bus_Data[13]_i_3_n_0 ),
        .\IP2Bus_Data_reg[7]_0 (\IP2Bus_Data[13]_i_7_n_0 ),
        .\IP2Bus_Data_reg[7]_1 (\IP2Bus_Data[7]_i_12_n_0 ),
        .\IP2Bus_Data_reg[9] (\IP2Bus_Data_reg[9] ),
        .IP2Bus_RdAck(IP2Bus_RdAck),
        .Q(Q),
        .STATUS_COMMON(STATUS_COMMON),
        .access_type_reg(access_type_reg),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_1),
        .access_type_reg_2(access_type_reg_2),
        .access_type_reg_3(access_type_reg_3),
        .access_type_reg_4(access_type_reg_4),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync(adc00_irq_sync),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_irq_sync),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc02_irq_en(adc02_irq_en),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_sync(adc03_irq_sync),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_do_mon(adc0_do_mon),
        .adc0_done(adc0_done),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_rdy(adc0_drp_rdy),
        .adc0_fifo_disable(adc0_fifo_disable),
        .adc0_por_req(adc0_por_req),
        .adc0_reset(adc0_reset),
        .adc0_restart(adc0_restart),
        .adc0_status(adc0_status),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_sync(adc10_irq_sync),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync(adc11_irq_sync),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc12_irq_en(adc12_irq_en),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_sync(adc13_irq_sync),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc1_cmn_irq_en(adc1_cmn_irq_en),
        .adc1_do_mon(adc1_do_mon),
        .adc1_done(adc1_done),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_rdy(adc1_drp_rdy),
        .adc1_fifo_disable(adc1_fifo_disable),
        .adc1_reset(adc1_reset),
        .adc1_restart(adc1_restart),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_sync(adc20_irq_sync),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_sync(adc21_irq_sync),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_sync(adc22_irq_sync),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync(adc23_irq_sync),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc2_cmn_irq_en(adc2_cmn_irq_en),
        .adc2_do_mon(adc2_do_mon),
        .adc2_done(adc2_done),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc2_fifo_disable(adc2_fifo_disable),
        .adc2_reset(adc2_reset),
        .adc2_restart(adc2_restart),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_sync(adc30_irq_sync),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_irq_sync),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc32_irq_en(adc32_irq_en),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync(adc33_irq_sync),
        .adc33_overvol_irq(adc33_overvol_irq),
        .\adc3_cmn_en_reg[0] (\adc3_cmn_en_reg[0] ),
        .adc3_cmn_irq_en(adc3_cmn_irq_en),
        .adc3_cmn_irq_en_reg(adc3_cmn_irq_en_reg),
        .adc3_do_mon(adc3_do_mon),
        .adc3_done(adc3_done),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_fifo_disable(adc3_fifo_disable),
        .\adc3_fifo_disable_reg[0] (\adc3_fifo_disable_reg[0] ),
        .adc3_reset(adc3_reset),
        .adc3_restart(adc3_restart),
        .\adc3_sim_level_reg[0] (\adc3_sim_level_reg[0] ),
        .\adc3_slice0_irq_en_reg[2] (\adc3_slice0_irq_en_reg[2] ),
        .\adc3_slice1_irq_en_reg[2] (\adc3_slice1_irq_en_reg[2] ),
        .\adc3_slice2_irq_en_reg[2] (\adc3_slice2_irq_en_reg[2] ),
        .\adc3_slice3_irq_en_reg[2] (\adc3_slice3_irq_en_reg[2] ),
        .\adc3_start_stage_reg[0] (\adc3_start_stage_reg[0] ),
        .adc3_status(adc3_status),
        .axi_RdAck_r_i_6_0(axi_RdAck_r_i_6),
        .axi_RdAck_r_reg({Bus2IP_Addr,\bus2ip_addr_reg_reg[12]_0 [9:5],\bus2ip_addr_reg_reg[12]_0 [3:0]}),
        .axi_avalid_reg(axi_avalid_reg),
        .axi_read_req_r(axi_read_req_r),
        .axi_read_req_r_0(axi_read_req_r_0),
        .axi_read_req_r_1(axi_read_req_r_1),
        .axi_read_req_r_reg(axi_read_req_r_reg),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0),
        .axi_read_req_r_reg_1(axi_read_req_r_reg_1),
        .axi_read_req_r_reg_10(axi_read_req_r_i_2__1_n_0),
        .axi_read_req_r_reg_11(axi_read_req_r_i_3_n_0),
        .axi_read_req_r_reg_12(axi_read_req_r_reg_8),
        .axi_read_req_r_reg_13(axi_read_req_r_reg_9),
        .axi_read_req_r_reg_2(axi_read_req_r_reg_2),
        .axi_read_req_r_reg_3(axi_read_req_r_reg_3),
        .axi_read_req_r_reg_4(axi_read_req_r_reg_4),
        .axi_read_req_r_reg_5(axi_read_req_r_reg_5),
        .axi_read_req_r_reg_6(axi_read_req_r_i_4_n_0),
        .axi_read_req_r_reg_7(axi_read_req_r_reg_6),
        .axi_read_req_r_reg_8(axi_read_req_r_reg_7),
        .axi_read_req_r_reg_9(axi_read_req_r_i_4__0_n_0),
        .axi_read_req_tog(axi_read_req_tog),
        .axi_read_req_tog_reg(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_0),
        .axi_timeout_en_reg(dac0_irq_en_i_3_n_0),
        .axi_timeout_en_reg_0(axi_timeout_en_reg),
        .bank0_write(bank0_write),
        .bank11_write(bank11_write),
        .bank13_write(bank13_write),
        .bank15_write(bank15_write),
        .bank1_write(bank1_write),
        .bank3_write(bank3_write),
        .bank9_write(bank9_write),
        .\bus2ip_addr_reg_reg[11] (\bus2ip_addr_reg_reg[11]_0 ),
        .\bus2ip_addr_reg_reg[11]_0 (\bus2ip_addr_reg_reg[11]_1 ),
        .\bus2ip_addr_reg_reg[11]_1 (\bus2ip_addr_reg_reg[11]_2 ),
        .\bus2ip_addr_reg_reg[13] (\bus2ip_addr_reg_reg[13]_0 ),
        .\bus2ip_addr_reg_reg[14] (\bus2ip_addr_reg_reg[14]_0 ),
        .\bus2ip_addr_reg_reg[14]_0 (\bus2ip_addr_reg_reg[14]_1 ),
        .\bus2ip_addr_reg_reg[14]_1 (\bus2ip_addr_reg_reg[14]_2 ),
        .\bus2ip_addr_reg_reg[14]_2 (\bus2ip_addr_reg_reg[14]_3 ),
        .\bus2ip_addr_reg_reg[14]_3 (\bus2ip_addr_reg_reg[14]_4 ),
        .\bus2ip_addr_reg_reg[14]_4 (\bus2ip_addr_reg_reg[14]_5 ),
        .\bus2ip_addr_reg_reg[15] (\bus2ip_addr_reg_reg[15]_0 ),
        .\bus2ip_addr_reg_reg[15]_0 (\bus2ip_addr_reg_reg[15]_1 ),
        .\bus2ip_addr_reg_reg[15]_1 (\bus2ip_addr_reg_reg[15]_2 ),
        .\bus2ip_addr_reg_reg[15]_2 (\bus2ip_addr_reg_reg[15]_3 ),
        .\bus2ip_addr_reg_reg[15]_3 (\bus2ip_addr_reg_reg[15]_4 ),
        .\bus2ip_addr_reg_reg[16] (\bus2ip_addr_reg_reg[16]_0 ),
        .\bus2ip_addr_reg_reg[17] (\bus2ip_addr_reg_reg[17]_0 ),
        .\bus2ip_addr_reg_reg[5] (\bus2ip_addr_reg_reg[5]_0 ),
        .\bus2ip_addr_reg_reg[7] (\bus2ip_addr_reg_reg[7]_0 ),
        .\bus2ip_addr_reg_reg[8] (\bus2ip_addr_reg_reg[8]_0 ),
        .cleared_r(cleared_r),
        .const_req_adc0(const_req_adc0),
        .counter_en_reg(counter_en_reg),
        .counter_en_reg_reg(I_DECODER_n_15),
        .cs_ce_ld_enable_i(cs_ce_ld_enable_i),
        .dac00_irq_en(dac00_irq_en),
        .dac00_irq_sync(dac00_irq_sync),
        .dac02_irq_en(dac02_irq_en),
        .dac02_irq_sync(dac02_irq_sync),
        .dac03_irq_en(dac03_irq_en),
        .dac03_irq_sync(dac03_irq_sync),
        .dac0_cmn_irq_en(dac0_cmn_irq_en),
        .dac0_do_mon(dac0_do_mon),
        .dac0_done(dac0_done),
        .dac0_dreq_mon(dac0_dreq_mon),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_reset(dac0_reset),
        .dac0_restart(dac0_restart),
        .dac0_status(dac0_status),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_irq_sync),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_sync(dac11_irq_sync),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_sync(dac12_irq_sync),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_irq_sync),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_do_mon(dac1_do_mon),
        .dac1_done(dac1_done),
        .dac1_drp_rdy(dac1_drp_rdy),
        .\dac1_end_stage_reg[0] (\dac1_end_stage_reg[0] ),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_reset(dac1_reset),
        .dac1_restart(dac1_restart),
        .\dac1_slice3_fast_sd_reg[0] (\dac1_slice3_fast_sd_reg[0] ),
        .dac1_status(dac1_status),
        .\drp_addr_reg[3] (\drp_addr_reg[3] ),
        .dummy_read_req_reg(dummy_read_req_reg),
        .got_timeout_reg(got_timeout_reg),
        .\icount_out_reg[11] (\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .\icount_out_reg[11]_0 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_0 ),
        .\icount_out_reg[11]_1 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_5 ),
        .\icount_out_reg[12] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_2 ),
        .irq_enables(irq_enables),
        .master_reset(master_reset),
        .master_reset_reg(E),
        .master_reset_reg_0(master_reset_reg),
        .p_48_in(p_48_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awready_i(s_axi_awready_i),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .\s_axi_wdata[0]_3 (\s_axi_wdata[0]_3 ),
        .\s_axi_wdata[0]_4 (\s_axi_wdata[0]_4 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready_i(s_axi_wready_i),
        .s_axi_wready_reg_i_2_0(s_axi_wready_reg_i_2),
        .s_axi_wready_reg_i_2_1(s_axi_wready_reg_i_2_0),
        .s_axi_wready_reg_reg(access_cs),
        .s_axi_wvalid(s_axi_wvalid),
        .status(status));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h04)) 
    axi_RdAck_r_i_9
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[16]),
        .O(axi_RdAck_r_i_9_n_0));
  LUT6 #(
    .INIT(64'hCECCECCFCECCECCE)) 
    axi_avalid_reg_i_1
       (.I0(axi_avalid_reg),
        .I1(cs_ce_ld_enable_i),
        .I2(access_cs[1]),
        .I3(access_cs[0]),
        .I4(access_cs[2]),
        .I5(s_axi_awvalid),
        .O(axi_avalid));
  FDRE axi_avalid_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_avalid),
        .Q(axi_avalid_reg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    axi_read_req_r_i_2__1
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[17]),
        .O(axi_read_req_r_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'h01)) 
    axi_read_req_r_i_3
       (.I0(\bus2ip_addr_reg_reg[12]_0 [9]),
        .I1(\bus2ip_addr_reg_reg[12]_0 [8]),
        .I2(Bus2IP_Addr[13]),
        .O(axi_read_req_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h10)) 
    axi_read_req_r_i_4
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .O(axi_read_req_r_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h40)) 
    axi_read_req_r_i_4__0
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[16]),
        .O(axi_read_req_r_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_timeout_r2_i_1
       (.I0(axi_timeout_r),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .O(axi_timeout_r20));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[10]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [8]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[8]),
        .I4(s_axi_araddr[8]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[11]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [9]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[9]),
        .I4(s_axi_araddr[9]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[12]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [10]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[10]),
        .I4(s_axi_araddr[10]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[13]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[13]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[11]),
        .I4(s_axi_araddr[11]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[14]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[14]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[12]),
        .I4(s_axi_araddr[12]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[15]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[15]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[13]),
        .I4(s_axi_araddr[13]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[16]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[16]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[14]),
        .I4(s_axi_araddr[14]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[17]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[17]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[15]),
        .I4(s_axi_araddr[15]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[17]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'h7E7E7E7F)) 
    \bus2ip_addr_reg[17]_i_2 
       (.I0(access_cs[0]),
        .I1(access_cs[1]),
        .I2(access_cs[2]),
        .I3(s_axi_awvalid),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[2]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [0]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[0]),
        .I4(s_axi_araddr[0]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[3]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[1]),
        .I4(s_axi_araddr[1]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[4]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[2]),
        .I4(s_axi_araddr[2]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[5]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [3]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[3]),
        .I4(s_axi_araddr[3]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[6]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [4]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[4]),
        .I4(s_axi_araddr[4]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[7]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [5]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[5]),
        .I4(s_axi_araddr[5]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[8]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [6]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[6]),
        .I4(s_axi_araddr[6]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[9]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [7]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[7]),
        .I4(s_axi_araddr[7]),
        .I5(I_DECODER_n_21),
        .O(bus2ip_addr_i[9]));
  FDRE \bus2ip_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[10]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [8]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[11]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [9]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[12]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [10]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[13]),
        .Q(Bus2IP_Addr[13]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[14]),
        .Q(Bus2IP_Addr[14]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[15]),
        .Q(Bus2IP_Addr[15]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[16]),
        .Q(Bus2IP_Addr[16]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[17]),
        .Q(Bus2IP_Addr[17]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[2]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [0]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[3]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [1]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[4]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [2]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[5]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [3]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[6]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [4]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[7]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [5]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[8]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [6]),
        .R(SS));
  FDRE \bus2ip_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[9]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [7]),
        .R(SS));
  LUT6 #(
    .INIT(64'h7F7E7F7F01000100)) 
    bus2ip_rnw_reg_i_1
       (.I0(access_cs[1]),
        .I1(access_cs[0]),
        .I2(access_cs[2]),
        .I3(s_axi_arvalid),
        .I4(s_axi_awvalid),
        .I5(bus2ip_rnw_reg_reg_n_0),
        .O(bus2ip_rnw_i));
  FDRE bus2ip_rnw_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_rnw_i),
        .Q(bus2ip_rnw_reg_reg_n_0),
        .R(SS));
  FDRE counter_en_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_15),
        .Q(counter_en_reg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h01)) 
    dac0_irq_en_i_3
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .O(dac0_irq_en_i_3_n_0));
  LUT6 #(
    .INIT(64'h00A000FC00A0000C)) 
    s_axi_arready_reg_i_1
       (.I0(s_axi_bready),
        .I1(s_axi_arready_reg_i_2_n_0),
        .I2(access_cs[1]),
        .I3(access_cs[0]),
        .I4(access_cs[2]),
        .I5(s_axi_rready),
        .O(s_axi_arready_i));
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_arready_reg_i_2
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .O(s_axi_arready_reg_i_2_n_0));
  FDRE s_axi_arready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_arready_i),
        .Q(s_axi_arready),
        .R(SS));
  FDRE s_axi_awready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_awready_i),
        .Q(s_axi_awready),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'hF7FF00C0)) 
    s_axi_bvalid_reg_i_1
       (.I0(s_axi_bready),
        .I1(access_cs[2]),
        .I2(access_cs[0]),
        .I3(access_cs[1]),
        .I4(s_axi_bvalid),
        .O(s_axi_bvalid_reg_i_1_n_0));
  FDRE s_axi_bvalid_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_reg_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[0]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [0]),
        .O(s_axi_rdata_i1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[10]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [10]),
        .O(s_axi_rdata_i1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[11]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [11]),
        .O(s_axi_rdata_i1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[12]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [12]),
        .O(s_axi_rdata_i1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[13]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [13]),
        .O(s_axi_rdata_i1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[14]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [14]),
        .O(s_axi_rdata_i1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[15]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [15]),
        .O(s_axi_rdata_i1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[16]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [16]),
        .O(s_axi_rdata_i1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[1]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [1]),
        .O(s_axi_rdata_i1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[20]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [17]),
        .O(s_axi_rdata_i1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[25]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [18]),
        .O(s_axi_rdata_i1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[2]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [2]),
        .O(s_axi_rdata_i1_in[2]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \s_axi_rdata_reg[31]_i_1 
       (.I0(access_cs[0]),
        .I1(access_cs[2]),
        .I2(s_axi_rready),
        .I3(access_cs[1]),
        .I4(\DATA_PHASE_WDT.I_DPTO_COUNTER_n_3 ),
        .O(s_axi_rdata_i));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[31]_i_2 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [19]),
        .O(s_axi_rdata_i1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[3]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [3]),
        .O(s_axi_rdata_i1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[4]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [4]),
        .O(s_axi_rdata_i1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[5]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [5]),
        .O(s_axi_rdata_i1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[6]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [6]),
        .O(s_axi_rdata_i1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[7]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [7]),
        .O(s_axi_rdata_i1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[8]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [8]),
        .O(s_axi_rdata_i1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[9]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [9]),
        .O(s_axi_rdata_i1_in[9]));
  FDRE \s_axi_rdata_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[0]),
        .Q(s_axi_rdata[0]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[10]),
        .Q(s_axi_rdata[10]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[11]),
        .Q(s_axi_rdata[11]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[12]),
        .Q(s_axi_rdata[12]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[13]),
        .Q(s_axi_rdata[13]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[14]),
        .Q(s_axi_rdata[14]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[15]),
        .Q(s_axi_rdata[15]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[16]),
        .Q(s_axi_rdata[16]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[1]),
        .Q(s_axi_rdata[1]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[20]),
        .Q(s_axi_rdata[17]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[25]),
        .Q(s_axi_rdata[18]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[2]),
        .Q(s_axi_rdata[2]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[31]),
        .Q(s_axi_rdata[19]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[3]),
        .Q(s_axi_rdata[3]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[4]),
        .Q(s_axi_rdata[4]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[5]),
        .Q(s_axi_rdata[5]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[6]),
        .Q(s_axi_rdata[6]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[7]),
        .Q(s_axi_rdata[7]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[8]),
        .Q(s_axi_rdata[8]),
        .R(SS));
  FDRE \s_axi_rdata_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[9]),
        .Q(s_axi_rdata[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    s_axi_rvalid_reg_i_1
       (.I0(axi_RdAck),
        .I1(drp_RdAck_r),
        .I2(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I3(access_cs[1]),
        .O(s_axi_rvalid_reg_i_1_n_0));
  FDRE s_axi_rvalid_reg_reg
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rvalid_reg_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(SS));
  FDRE s_axi_wready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wready_i),
        .Q(s_axi_wready),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_tile_config
   (drp_req_adc0,
    tc_req_adc1,
    tc_req_adc2,
    tc_req_adc3,
    tc_req_dac0,
    tc_req_dac1,
    drp_wen_0,
    \adc0_drpaddr_reg[0] ,
    \data_reg[27] ,
    \adc0_drpaddr_reg[1] ,
    \adc0_drpaddr_reg[2] ,
    \adc0_drpaddr_reg[3] ,
    \adc0_drpaddr_reg[4] ,
    \adc0_drpaddr_reg[5] ,
    \adc0_drpaddr_reg[6] ,
    \adc0_drpaddr_reg[8] ,
    \adc0_drpaddr_reg[9] ,
    \adc0_drpaddr_reg[10] ,
    \FSM_sequential_fsm_cs_reg[1] ,
    \adc0_drpdi_reg[0] ,
    \adc0_drpdi_reg[1] ,
    \adc0_drpdi_reg[2] ,
    \adc0_drpdi_reg[3] ,
    \adc0_drpdi_reg[4] ,
    \adc0_drpdi_reg[5] ,
    \adc0_drpdi_reg[6] ,
    \adc0_drpdi_reg[7] ,
    \adc0_drpdi_reg[8] ,
    \adc0_drpdi_reg[9] ,
    \adc0_drpdi_reg[10] ,
    \adc0_drpdi_reg[11] ,
    \adc0_drpdi_reg[12] ,
    \adc0_drpdi_reg[13] ,
    \adc0_drpdi_reg[15] ,
    \adc0_drpdi_reg[15]_0 ,
    D,
    adc1_daddr_mon,
    \data_reg[28] ,
    \data_reg[27]_0 ,
    drp_den_reg_0,
    adc2_daddr_mon,
    drp_den_reg_1,
    \data_reg[28]_0 ,
    adc3_daddr_mon,
    \pll_state_machine.drpaddr_status_reg[10] ,
    \pll_state_machine.drpaddr_status_reg[10]_0 ,
    \pll_state_machine.drpaddr_status_reg[10]_1 ,
    \pll_state_machine.drpaddr_status_reg[6] ,
    \pll_state_machine.drpaddr_status_reg[5] ,
    \pll_state_machine.drpaddr_status_reg[5]_0 ,
    \pll_state_machine.drpaddr_status_reg[6]_0 ,
    \data_reg[29] ,
    \data_reg[29]_0 ,
    \data_reg[29]_1 ,
    \data_reg[29]_2 ,
    \data_reg[29]_3 ,
    \data_reg[29]_4 ,
    \data_reg[29]_5 ,
    \data_reg[29]_6 ,
    \data_reg[29]_7 ,
    \data_reg[29]_8 ,
    \data_reg[29]_9 ,
    \data_reg[29]_10 ,
    \data_reg[29]_11 ,
    \data_reg[29]_12 ,
    \data_reg[29]_13 ,
    \data_reg[29]_14 ,
    \data_reg[27]_1 ,
    \data_reg[27]_2 ,
    \data_reg[27]_3 ,
    \data_reg[27]_4 ,
    \data_reg[27]_5 ,
    \data_reg[27]_6 ,
    adc0_restart_pending_reg,
    adc1_restart_pending_reg,
    adc2_restart_pending_reg,
    adc3_restart_pending_reg,
    dac0_restart_pending_reg,
    dac1_restart_pending_reg,
    \FSM_sequential_tc_sm_state_reg[0]_0 ,
    \FSM_sequential_tc_sm_state_reg[0]_1 ,
    \FSM_sequential_tc_sm_state_reg[0]_2 ,
    \FSM_sequential_tc_sm_state_reg[0]_3 ,
    \FSM_sequential_tc_sm_state_reg[0]_4 ,
    \FSM_sequential_tc_sm_state_reg[0]_5 ,
    dac1_tile_config_done,
    adc0_tile_config_done,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[2] ,
    \data_reg[29]_15 ,
    \data_reg[29]_16 ,
    \data_reg[29]_17 ,
    \data_reg[29]_18 ,
    \data_reg[29]_19 ,
    \data_reg[29]_20 ,
    \data_reg[29]_21 ,
    \data_reg[15] ,
    \data_reg[14] ,
    \data_reg[13] ,
    \data_reg[12] ,
    \data_reg[11] ,
    \data_reg[10] ,
    \data_reg[9] ,
    \data_reg[8] ,
    \data_reg[7] ,
    \data_reg[6] ,
    \data_reg[5] ,
    \data_reg[4] ,
    \data_reg[3] ,
    \data_reg[2] ,
    \data_reg[1] ,
    \data_reg[0] ,
    \data_reg[27]_7 ,
    \data_reg[27]_8 ,
    \data_reg[27]_9 ,
    \data_reg[27]_10 ,
    dac1_drpaddr_tc,
    \data_reg[27]_11 ,
    \data_reg[27]_12 ,
    dac1_drpen_tc,
    tile_config_done,
    adc0_drpen_tc,
    adc2_drpdi_tc,
    adc3_drpaddr_tc,
    adc3_drpdi_tc,
    dac0_drpaddr_tc,
    dac1_drpdi_tc,
    dac1_restart_i_reg,
    dac0_restart_i_reg,
    adc3_restart_i_reg,
    adc2_restart_i_reg,
    adc1_restart_i_reg,
    adc0_restart_i_reg,
    s_axi_aclk,
    \adc0_daddr_mon[10]_INST_0 ,
    Q,
    drp_wen,
    \adc0_di_mon[14]_INST_0 ,
    tile_config_drp_arb_gnt_i,
    \drp_drdy_r_reg[0] ,
    \dac0_daddr_mon[10]_INST_0 ,
    \rdata_reg[15] ,
    tile_config_drp_arb_gnt_i_1,
    \drp_drdy_r_reg[0]_0 ,
    \rdata_reg[15]_0 ,
    tile_config_drp_arb_gnt_i_2,
    \drp_drdy_r_reg[0]_1 ,
    \rdata_reg[15]_1 ,
    \dac1_daddr_mon[10]_INST_0 ,
    \dac1_daddr_mon[10]_INST_0_0 ,
    \tc_enable_reg[5] ,
    \tc_enable_reg[3] ,
    \tc_enable_reg[1] ,
    \tc_enable_reg[0] ,
    \tc_enable_reg[2] ,
    p_0_in,
    adc0_restart_pending,
    E,
    adc1_restart_pending,
    adc1_restart_pending_reg_0,
    adc2_restart_pending,
    adc2_restart_pending_reg_0,
    adc3_restart_pending,
    adc3_restart_pending_reg_0,
    dac0_restart_pending,
    dac0_restart_pending_reg_0,
    dac1_restart_pending,
    dac1_restart_pending_reg_0,
    tc_enable_reg026_out,
    adc0_reset_i,
    tc_enable_reg023_out,
    p_4_in,
    tc_enable_reg020_out,
    p_5_in,
    tc_enable_reg017_out,
    p_6_in,
    tc_enable_reg014_out,
    p_8_in,
    tc_enable_reg0__0,
    p_9_in,
    reset_const_i,
    drp_req_dac0_reg_0,
    dac0_restart_i_reg_0,
    dac0_drpwe_por,
    dac0_dwe_mon_INST_0,
    \dac0_daddr_mon[0]_INST_0 ,
    \dac0_daddr_mon[0]_INST_0_0 ,
    \dac0_di_mon[15]_INST_0 ,
    \FSM_sequential_tc_sm_state_reg[0]_6 ,
    tc_gnt_adc3,
    \FSM_sequential_tc_sm_state_reg[0]_7 ,
    dac1_drprdy_tc,
    dac0_drprdy_tc,
    adc3_drprdy_tc,
    adc2_drprdy_tc,
    adc1_drprdy_tc,
    adc0_drprdy_tc,
    dac1_restart_i_reg_0,
    por_sm_reset,
    adc3_restart_i_reg_0,
    adc2_restart_i_reg_0,
    adc1_restart_i_reg_0,
    adc0_restart_i_reg_0);
  output drp_req_adc0;
  output tc_req_adc1;
  output tc_req_adc2;
  output tc_req_adc3;
  output tc_req_dac0;
  output tc_req_dac1;
  output drp_wen_0;
  output \adc0_drpaddr_reg[0] ;
  output [0:0]\data_reg[27] ;
  output \adc0_drpaddr_reg[1] ;
  output \adc0_drpaddr_reg[2] ;
  output \adc0_drpaddr_reg[3] ;
  output \adc0_drpaddr_reg[4] ;
  output \adc0_drpaddr_reg[5] ;
  output \adc0_drpaddr_reg[6] ;
  output \adc0_drpaddr_reg[8] ;
  output \adc0_drpaddr_reg[9] ;
  output \adc0_drpaddr_reg[10] ;
  output \FSM_sequential_fsm_cs_reg[1] ;
  output \adc0_drpdi_reg[0] ;
  output \adc0_drpdi_reg[1] ;
  output \adc0_drpdi_reg[2] ;
  output \adc0_drpdi_reg[3] ;
  output \adc0_drpdi_reg[4] ;
  output \adc0_drpdi_reg[5] ;
  output \adc0_drpdi_reg[6] ;
  output \adc0_drpdi_reg[7] ;
  output \adc0_drpdi_reg[8] ;
  output \adc0_drpdi_reg[9] ;
  output \adc0_drpdi_reg[10] ;
  output \adc0_drpdi_reg[11] ;
  output \adc0_drpdi_reg[12] ;
  output \adc0_drpdi_reg[13] ;
  output \adc0_drpdi_reg[15] ;
  output \adc0_drpdi_reg[15]_0 ;
  output [0:0]D;
  output [3:0]adc1_daddr_mon;
  output \data_reg[28] ;
  output [0:0]\data_reg[27]_0 ;
  output drp_den_reg_0;
  output [3:0]adc2_daddr_mon;
  output [0:0]drp_den_reg_1;
  output \data_reg[28]_0 ;
  output [3:0]adc3_daddr_mon;
  output \pll_state_machine.drpaddr_status_reg[10] ;
  output \pll_state_machine.drpaddr_status_reg[10]_0 ;
  output \pll_state_machine.drpaddr_status_reg[10]_1 ;
  output \pll_state_machine.drpaddr_status_reg[6] ;
  output \pll_state_machine.drpaddr_status_reg[5] ;
  output \pll_state_machine.drpaddr_status_reg[5]_0 ;
  output \pll_state_machine.drpaddr_status_reg[6]_0 ;
  output \data_reg[29] ;
  output \data_reg[29]_0 ;
  output \data_reg[29]_1 ;
  output \data_reg[29]_2 ;
  output \data_reg[29]_3 ;
  output \data_reg[29]_4 ;
  output \data_reg[29]_5 ;
  output \data_reg[29]_6 ;
  output \data_reg[29]_7 ;
  output \data_reg[29]_8 ;
  output \data_reg[29]_9 ;
  output \data_reg[29]_10 ;
  output \data_reg[29]_11 ;
  output \data_reg[29]_12 ;
  output \data_reg[29]_13 ;
  output \data_reg[29]_14 ;
  output \data_reg[27]_1 ;
  output \data_reg[27]_2 ;
  output \data_reg[27]_3 ;
  output \data_reg[27]_4 ;
  output \data_reg[27]_5 ;
  output \data_reg[27]_6 ;
  output adc0_restart_pending_reg;
  output adc1_restart_pending_reg;
  output adc2_restart_pending_reg;
  output adc3_restart_pending_reg;
  output dac0_restart_pending_reg;
  output dac1_restart_pending_reg;
  output \FSM_sequential_tc_sm_state_reg[0]_0 ;
  output \FSM_sequential_tc_sm_state_reg[0]_1 ;
  output \FSM_sequential_tc_sm_state_reg[0]_2 ;
  output \FSM_sequential_tc_sm_state_reg[0]_3 ;
  output \FSM_sequential_tc_sm_state_reg[0]_4 ;
  output \FSM_sequential_tc_sm_state_reg[0]_5 ;
  output dac1_tile_config_done;
  output adc0_tile_config_done;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[2] ;
  output \data_reg[29]_15 ;
  output \data_reg[29]_16 ;
  output \data_reg[29]_17 ;
  output \data_reg[29]_18 ;
  output \data_reg[29]_19 ;
  output \data_reg[29]_20 ;
  output \data_reg[29]_21 ;
  output \data_reg[15] ;
  output \data_reg[14] ;
  output \data_reg[13] ;
  output \data_reg[12] ;
  output \data_reg[11] ;
  output \data_reg[10] ;
  output \data_reg[9] ;
  output \data_reg[8] ;
  output \data_reg[7] ;
  output \data_reg[6] ;
  output \data_reg[5] ;
  output \data_reg[4] ;
  output \data_reg[3] ;
  output \data_reg[2] ;
  output \data_reg[1] ;
  output \data_reg[0] ;
  output \data_reg[27]_7 ;
  output \data_reg[27]_8 ;
  output \data_reg[27]_9 ;
  output \data_reg[27]_10 ;
  output [2:0]dac1_drpaddr_tc;
  output \data_reg[27]_11 ;
  output \data_reg[27]_12 ;
  output dac1_drpen_tc;
  output tile_config_done;
  output adc0_drpen_tc;
  output [15:0]adc2_drpdi_tc;
  output [5:0]adc3_drpaddr_tc;
  output [15:0]adc3_drpdi_tc;
  output [2:0]dac0_drpaddr_tc;
  output [15:0]dac1_drpdi_tc;
  output dac1_restart_i_reg;
  output dac0_restart_i_reg;
  output adc3_restart_i_reg;
  output adc2_restart_i_reg;
  output adc1_restart_i_reg;
  output adc0_restart_i_reg;
  input s_axi_aclk;
  input [9:0]\adc0_daddr_mon[10]_INST_0 ;
  input [2:0]Q;
  input drp_wen;
  input [14:0]\adc0_di_mon[14]_INST_0 ;
  input tile_config_drp_arb_gnt_i;
  input \drp_drdy_r_reg[0] ;
  input [8:0]\dac0_daddr_mon[10]_INST_0 ;
  input \rdata_reg[15] ;
  input tile_config_drp_arb_gnt_i_1;
  input \drp_drdy_r_reg[0]_0 ;
  input \rdata_reg[15]_0 ;
  input tile_config_drp_arb_gnt_i_2;
  input \drp_drdy_r_reg[0]_1 ;
  input \rdata_reg[15]_1 ;
  input [2:0]\dac1_daddr_mon[10]_INST_0 ;
  input [0:0]\dac1_daddr_mon[10]_INST_0_0 ;
  input \tc_enable_reg[5] ;
  input \tc_enable_reg[3] ;
  input \tc_enable_reg[1] ;
  input \tc_enable_reg[0] ;
  input \tc_enable_reg[2] ;
  input p_0_in;
  input adc0_restart_pending;
  input [0:0]E;
  input adc1_restart_pending;
  input adc1_restart_pending_reg_0;
  input adc2_restart_pending;
  input adc2_restart_pending_reg_0;
  input adc3_restart_pending;
  input adc3_restart_pending_reg_0;
  input dac0_restart_pending;
  input [0:0]dac0_restart_pending_reg_0;
  input dac1_restart_pending;
  input [0:0]dac1_restart_pending_reg_0;
  input tc_enable_reg026_out;
  input adc0_reset_i;
  input tc_enable_reg023_out;
  input p_4_in;
  input tc_enable_reg020_out;
  input p_5_in;
  input tc_enable_reg017_out;
  input p_6_in;
  input tc_enable_reg014_out;
  input p_8_in;
  input tc_enable_reg0__0;
  input p_9_in;
  input reset_const_i;
  input [0:0]drp_req_dac0_reg_0;
  input dac0_restart_i_reg_0;
  input dac0_drpwe_por;
  input [1:0]dac0_dwe_mon_INST_0;
  input \dac0_daddr_mon[0]_INST_0 ;
  input \dac0_daddr_mon[0]_INST_0_0 ;
  input [15:0]\dac0_di_mon[15]_INST_0 ;
  input \FSM_sequential_tc_sm_state_reg[0]_6 ;
  input tc_gnt_adc3;
  input \FSM_sequential_tc_sm_state_reg[0]_7 ;
  input dac1_drprdy_tc;
  input dac0_drprdy_tc;
  input adc3_drprdy_tc;
  input adc2_drprdy_tc;
  input adc1_drprdy_tc;
  input adc0_drprdy_tc;
  input dac1_restart_i_reg_0;
  input por_sm_reset;
  input adc3_restart_i_reg_0;
  input adc2_restart_i_reg_0;
  input adc1_restart_i_reg_0;
  input adc0_restart_i_reg_0;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_fsm_cs_reg[1] ;
  wire \FSM_sequential_fsm_cs_reg[2] ;
  wire \FSM_sequential_tc_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_12_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_6_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_7_n_0 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_0 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_1 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_2 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_3 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_4 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_5 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_6 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_7 ;
  wire [2:0]Q;
  wire [9:0]\adc0_daddr_mon[10]_INST_0 ;
  wire [14:0]\adc0_di_mon[14]_INST_0 ;
  wire \adc0_drpaddr_reg[0] ;
  wire \adc0_drpaddr_reg[10] ;
  wire \adc0_drpaddr_reg[1] ;
  wire \adc0_drpaddr_reg[2] ;
  wire \adc0_drpaddr_reg[3] ;
  wire \adc0_drpaddr_reg[4] ;
  wire \adc0_drpaddr_reg[5] ;
  wire \adc0_drpaddr_reg[6] ;
  wire \adc0_drpaddr_reg[8] ;
  wire \adc0_drpaddr_reg[9] ;
  wire \adc0_drpdi_reg[0] ;
  wire \adc0_drpdi_reg[10] ;
  wire \adc0_drpdi_reg[11] ;
  wire \adc0_drpdi_reg[12] ;
  wire \adc0_drpdi_reg[13] ;
  wire \adc0_drpdi_reg[15] ;
  wire \adc0_drpdi_reg[15]_0 ;
  wire \adc0_drpdi_reg[1] ;
  wire \adc0_drpdi_reg[2] ;
  wire \adc0_drpdi_reg[3] ;
  wire \adc0_drpdi_reg[4] ;
  wire \adc0_drpdi_reg[5] ;
  wire \adc0_drpdi_reg[6] ;
  wire \adc0_drpdi_reg[7] ;
  wire \adc0_drpdi_reg[8] ;
  wire \adc0_drpdi_reg[9] ;
  wire adc0_drpen_tc;
  wire adc0_drprdy_tc;
  wire adc0_reset_i;
  wire adc0_restart_i_reg;
  wire adc0_restart_i_reg_0;
  wire adc0_restart_pending;
  wire adc0_restart_pending_reg;
  wire adc0_tile_config_done;
  wire [3:0]adc1_daddr_mon;
  wire adc1_drprdy_tc;
  wire adc1_restart_i_reg;
  wire adc1_restart_i_reg_0;
  wire adc1_restart_pending;
  wire adc1_restart_pending_reg;
  wire adc1_restart_pending_reg_0;
  wire [3:0]adc2_daddr_mon;
  wire [15:0]adc2_drpdi_tc;
  wire adc2_drprdy_tc;
  wire adc2_restart_i_reg;
  wire adc2_restart_i_reg_0;
  wire adc2_restart_pending;
  wire adc2_restart_pending_reg;
  wire adc2_restart_pending_reg_0;
  wire [3:0]adc3_daddr_mon;
  wire [5:0]adc3_drpaddr_tc;
  wire [15:0]adc3_drpdi_tc;
  wire adc3_drprdy_tc;
  wire adc3_restart_i_reg;
  wire adc3_restart_i_reg_0;
  wire adc3_restart_pending;
  wire adc3_restart_pending_reg;
  wire adc3_restart_pending_reg_0;
  wire \dac0_daddr_mon[0]_INST_0 ;
  wire \dac0_daddr_mon[0]_INST_0_0 ;
  wire [8:0]\dac0_daddr_mon[10]_INST_0 ;
  wire [15:0]\dac0_di_mon[15]_INST_0 ;
  wire [2:0]dac0_drpaddr_tc;
  wire dac0_drprdy_tc;
  wire dac0_drpwe_por;
  wire [1:0]dac0_dwe_mon_INST_0;
  wire dac0_restart_i_reg;
  wire dac0_restart_i_reg_0;
  wire dac0_restart_pending;
  wire dac0_restart_pending_reg;
  wire [0:0]dac0_restart_pending_reg_0;
  wire [2:0]\dac1_daddr_mon[10]_INST_0 ;
  wire [0:0]\dac1_daddr_mon[10]_INST_0_0 ;
  wire [2:0]dac1_drpaddr_tc;
  wire [15:0]dac1_drpdi_tc;
  wire dac1_drpen_tc;
  wire dac1_drprdy_tc;
  wire dac1_restart_i_reg;
  wire dac1_restart_i_reg_0;
  wire dac1_restart_pending;
  wire dac1_restart_pending_reg;
  wire [0:0]dac1_restart_pending_reg_0;
  wire dac1_tile_config_done;
  wire \data[10]_i_1_n_0 ;
  wire \data[12]_i_1_n_0 ;
  wire \data[13]_i_1_n_0 ;
  wire \data[1]_i_1_n_0 ;
  wire \data[24]_i_1_n_0 ;
  wire \data[25]_i_1_n_0 ;
  wire \data[26]_i_1_n_0 ;
  wire \data[27]_i_1_n_0 ;
  wire \data[2]_i_1_n_0 ;
  wire \data[7]_i_1_n_0 ;
  wire \data[8]_i_1_n_0 ;
  wire \data[9]_i_1_n_0 ;
  wire [6:0]data_index;
  wire \data_index[3]_i_2_n_0 ;
  wire \data_index[4]_i_2_n_0 ;
  wire \data_index[6]_i_3_n_0 ;
  wire \data_index_reg_n_0_[0] ;
  wire \data_index_reg_n_0_[1] ;
  wire \data_index_reg_n_0_[2] ;
  wire \data_index_reg_n_0_[3] ;
  wire \data_index_reg_n_0_[4] ;
  wire \data_index_reg_n_0_[5] ;
  wire \data_index_reg_n_0_[6] ;
  wire \data_index_reg_rep_n_0_[0] ;
  wire \data_index_reg_rep_n_0_[1] ;
  wire \data_index_reg_rep_n_0_[2] ;
  wire \data_index_reg_rep_n_0_[3] ;
  wire \data_index_reg_rep_n_0_[4] ;
  wire \data_index_reg_rep_n_0_[5] ;
  wire \data_index_reg_rep_n_0_[6] ;
  wire \data_reg[0] ;
  wire \data_reg[0]_i_1_n_0 ;
  wire \data_reg[10] ;
  wire \data_reg[11] ;
  wire \data_reg[11]_i_1_n_0 ;
  wire \data_reg[12] ;
  wire \data_reg[13] ;
  wire \data_reg[14] ;
  wire \data_reg[14]_i_1_n_0 ;
  wire \data_reg[15] ;
  wire \data_reg[15]_i_1_n_0 ;
  wire \data_reg[16]_i_1_n_0 ;
  wire \data_reg[17]_i_1_n_0 ;
  wire \data_reg[18]_i_1_n_0 ;
  wire \data_reg[19]_i_1_n_0 ;
  wire \data_reg[1] ;
  wire \data_reg[20]_i_1_n_0 ;
  wire \data_reg[21]_i_1_n_0 ;
  wire \data_reg[22]_i_1_n_0 ;
  wire [0:0]\data_reg[27] ;
  wire [0:0]\data_reg[27]_0 ;
  wire \data_reg[27]_1 ;
  wire \data_reg[27]_10 ;
  wire \data_reg[27]_11 ;
  wire \data_reg[27]_12 ;
  wire \data_reg[27]_2 ;
  wire \data_reg[27]_3 ;
  wire \data_reg[27]_4 ;
  wire \data_reg[27]_5 ;
  wire \data_reg[27]_6 ;
  wire \data_reg[27]_7 ;
  wire \data_reg[27]_8 ;
  wire \data_reg[27]_9 ;
  wire \data_reg[28] ;
  wire \data_reg[28]_0 ;
  wire \data_reg[29] ;
  wire \data_reg[29]_0 ;
  wire \data_reg[29]_1 ;
  wire \data_reg[29]_10 ;
  wire \data_reg[29]_11 ;
  wire \data_reg[29]_12 ;
  wire \data_reg[29]_13 ;
  wire \data_reg[29]_14 ;
  wire \data_reg[29]_15 ;
  wire \data_reg[29]_16 ;
  wire \data_reg[29]_17 ;
  wire \data_reg[29]_18 ;
  wire \data_reg[29]_19 ;
  wire \data_reg[29]_2 ;
  wire \data_reg[29]_20 ;
  wire \data_reg[29]_21 ;
  wire \data_reg[29]_3 ;
  wire \data_reg[29]_4 ;
  wire \data_reg[29]_5 ;
  wire \data_reg[29]_6 ;
  wire \data_reg[29]_7 ;
  wire \data_reg[29]_8 ;
  wire \data_reg[29]_9 ;
  wire \data_reg[2] ;
  wire \data_reg[3] ;
  wire \data_reg[3]_i_1_n_0 ;
  wire \data_reg[4] ;
  wire \data_reg[4]_i_1_n_0 ;
  wire \data_reg[5] ;
  wire \data_reg[5]_i_1_n_0 ;
  wire \data_reg[6] ;
  wire \data_reg[6]_i_1_n_0 ;
  wire \data_reg[7] ;
  wire \data_reg[8] ;
  wire \data_reg[9] ;
  wire drp_den_i_1_n_0;
  wire drp_den_reg_0;
  wire [0:0]drp_den_reg_1;
  wire \drp_drdy_r_reg[0] ;
  wire \drp_drdy_r_reg[0]_0 ;
  wire \drp_drdy_r_reg[0]_1 ;
  wire drp_req_adc0;
  wire drp_req_adc0_i_1_n_0;
  wire drp_req_adc0_i_2_n_0;
  wire drp_req_adc1_i_1_n_0;
  wire drp_req_adc2_i_1_n_0;
  wire drp_req_adc3_i_1_n_0;
  wire drp_req_dac0_i_1_n_0;
  wire [0:0]drp_req_dac0_reg_0;
  wire drp_req_dac1_i_1_n_0;
  wire drp_wen;
  wire drp_wen_0;
  wire drpwe_por_reg;
  wire p_0_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire p_8_in;
  wire p_9_in;
  wire \pll_state_machine.drpaddr_status_reg[10] ;
  wire \pll_state_machine.drpaddr_status_reg[10]_0 ;
  wire \pll_state_machine.drpaddr_status_reg[10]_1 ;
  wire \pll_state_machine.drpaddr_status_reg[5] ;
  wire \pll_state_machine.drpaddr_status_reg[5]_0 ;
  wire \pll_state_machine.drpaddr_status_reg[6] ;
  wire \pll_state_machine.drpaddr_status_reg[6]_0 ;
  wire por_sm_reset;
  wire ram_n_101;
  wire ram_n_112;
  wire ram_n_113;
  wire ram_n_114;
  wire ram_n_173;
  wire ram_n_174;
  wire ram_n_175;
  wire ram_n_176;
  wire ram_n_177;
  wire ram_n_178;
  wire ram_n_179;
  wire ram_n_180;
  wire ram_n_181;
  wire ram_n_182;
  wire ram_n_183;
  wire ram_n_184;
  wire ram_n_185;
  wire ram_n_186;
  wire ram_n_187;
  wire ram_n_188;
  wire ram_n_189;
  wire ram_n_190;
  wire ram_n_191;
  wire ram_n_192;
  wire ram_n_193;
  wire ram_n_194;
  wire ram_n_195;
  wire ram_n_196;
  wire ram_n_197;
  wire ram_n_198;
  wire ram_n_199;
  wire ram_n_200;
  wire ram_n_201;
  wire ram_n_202;
  wire ram_n_203;
  wire ram_n_204;
  wire ram_n_205;
  wire ram_n_206;
  wire ram_n_207;
  wire ram_n_208;
  wire ram_n_209;
  wire ram_n_210;
  wire ram_n_211;
  wire ram_n_212;
  wire ram_n_213;
  wire ram_n_214;
  wire ram_n_215;
  wire ram_n_216;
  wire ram_n_75;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire reset_const_i;
  wire reset_i;
  wire s_axi_aclk;
  wire tc_enable_reg014_out;
  wire tc_enable_reg017_out;
  wire tc_enable_reg020_out;
  wire tc_enable_reg023_out;
  wire tc_enable_reg026_out;
  wire tc_enable_reg0__0;
  wire \tc_enable_reg[0] ;
  wire \tc_enable_reg[1] ;
  wire \tc_enable_reg[2] ;
  wire \tc_enable_reg[3] ;
  wire \tc_enable_reg[5] ;
  wire tc_gnt_adc3;
  wire tc_req_adc1;
  wire tc_req_adc2;
  wire tc_req_adc3;
  wire tc_req_dac0;
  wire tc_req_dac1;
  wire [2:0]tc_sm_state;
  wire tile_config_done;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_i_1;
  wire tile_config_drp_arb_gnt_i_2;

  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__0 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\tc_enable_reg[5] ),
        .O(dac1_tile_config_done));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_6 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\tc_enable_reg[0] ),
        .O(adc0_tile_config_done));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h1514)) 
    \FSM_sequential_tc_sm_state[0]_i_1 
       (.I0(tc_sm_state[0]),
        .I1(tc_sm_state[1]),
        .I2(tc_sm_state[2]),
        .I3(\FSM_sequential_tc_sm_state[2]_i_7_n_0 ),
        .O(\FSM_sequential_tc_sm_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tc_sm_state[2]_i_1 
       (.I0(reset_const_i),
        .I1(drp_req_dac0_reg_0),
        .I2(dac0_restart_i_reg_0),
        .I3(p_9_in),
        .O(reset_i));
  LUT6 #(
    .INIT(64'h000000000000777F)) 
    \FSM_sequential_tc_sm_state[2]_i_12 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[3] ),
        .I2(\data_index_reg_n_0_[1] ),
        .I3(\data_index_reg_n_0_[0] ),
        .I4(\data_index_reg_n_0_[5] ),
        .I5(\data_index_reg_n_0_[4] ),
        .O(\FSM_sequential_tc_sm_state[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h1555551555555555)) 
    \FSM_sequential_tc_sm_state[2]_i_4 
       (.I0(tc_sm_state[1]),
        .I1(\FSM_sequential_tc_sm_state[2]_i_7_n_0 ),
        .I2(\FSM_sequential_tc_sm_state_reg[0]_6 ),
        .I3(tc_gnt_adc3),
        .I4(\tc_enable_reg[3] ),
        .I5(\FSM_sequential_tc_sm_state_reg[0]_7 ),
        .O(\FSM_sequential_tc_sm_state[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_tc_sm_state[2]_i_6 
       (.I0(\FSM_sequential_tc_sm_state[2]_i_12_n_0 ),
        .I1(\data_index_reg_n_0_[6] ),
        .O(\FSM_sequential_tc_sm_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_tc_sm_state[2]_i_7 
       (.I0(\tc_enable_reg[5] ),
        .I1(p_0_in),
        .I2(\tc_enable_reg[1] ),
        .I3(\tc_enable_reg[0] ),
        .I4(\tc_enable_reg[3] ),
        .I5(\tc_enable_reg[2] ),
        .O(\FSM_sequential_tc_sm_state[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010" *) 
  FDRE \FSM_sequential_tc_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(ram_n_114),
        .D(\FSM_sequential_tc_sm_state[0]_i_1_n_0 ),
        .Q(tc_sm_state[0]),
        .R(reset_i));
  (* FSM_ENCODED_STATES = "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010" *) 
  FDRE \FSM_sequential_tc_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(ram_n_114),
        .D(ram_n_113),
        .Q(tc_sm_state[1]),
        .R(reset_i));
  (* FSM_ENCODED_STATES = "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010" *) 
  FDRE \FSM_sequential_tc_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(ram_n_114),
        .D(ram_n_112),
        .Q(tc_sm_state[2]),
        .R(reset_i));
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc0_restart_i_i_1
       (.I0(adc0_restart_i_reg_0),
        .I1(adc0_restart_pending),
        .I2(tile_config_done),
        .I3(E),
        .I4(por_sm_reset),
        .O(adc0_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    adc0_restart_pending_i_1
       (.I0(adc0_restart_pending),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(E),
        .O(adc0_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc1_restart_i_i_1
       (.I0(adc1_restart_i_reg_0),
        .I1(adc1_restart_pending),
        .I2(tile_config_done),
        .I3(adc1_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc1_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    adc1_restart_pending_i_1
       (.I0(adc1_restart_pending),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(adc1_restart_pending_reg_0),
        .O(adc1_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc2_restart_i_i_1
       (.I0(adc2_restart_i_reg_0),
        .I1(adc2_restart_pending),
        .I2(tile_config_done),
        .I3(adc2_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc2_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    adc2_restart_pending_i_1
       (.I0(adc2_restart_pending),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(adc2_restart_pending_reg_0),
        .O(adc2_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc3_restart_i_i_1
       (.I0(adc3_restart_i_reg_0),
        .I1(adc3_restart_pending),
        .I2(tile_config_done),
        .I3(adc3_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc3_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    adc3_restart_pending_i_1
       (.I0(adc3_restart_pending),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(adc3_restart_pending_reg_0),
        .O(adc3_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    dac0_restart_i_i_1
       (.I0(dac0_restart_i_reg_0),
        .I1(dac0_restart_pending),
        .I2(tile_config_done),
        .I3(dac0_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(dac0_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    dac0_restart_pending_i_1
       (.I0(dac0_restart_pending),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(dac0_restart_pending_reg_0),
        .O(dac0_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    dac1_restart_i_i_1
       (.I0(dac1_restart_i_reg_0),
        .I1(dac1_restart_pending),
        .I2(tile_config_done),
        .I3(dac1_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(dac1_restart_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    dac1_restart_pending_i_1
       (.I0(dac1_restart_pending),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(dac1_restart_pending_reg_0),
        .O(dac1_restart_pending_reg));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[10]_i_1 
       (.I0(ram_n_205),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_183),
        .O(\data[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[12]_i_1 
       (.I0(ram_n_216),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_185),
        .O(\data[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[13]_i_1 
       (.I0(ram_n_216),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_186),
        .O(\data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[1]_i_1 
       (.I0(ram_n_200),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_174),
        .O(\data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[24]_i_1 
       (.I0(ram_n_216),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_196),
        .O(\data[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[25]_i_1 
       (.I0(ram_n_75),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_197),
        .O(\data[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[26]_i_1 
       (.I0(ram_n_216),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_197),
        .O(\data[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[27]_i_1 
       (.I0(ram_n_75),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_198),
        .O(\data[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[2]_i_1 
       (.I0(ram_n_200),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_175),
        .O(\data[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[7]_i_1 
       (.I0(ram_n_205),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_180),
        .O(\data[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[8]_i_1 
       (.I0(ram_n_205),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_181),
        .O(\data[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[9]_i_1 
       (.I0(ram_n_205),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_182),
        .O(\data[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \data_index[0]_i_1 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\data_index_reg_n_0_[0] ),
        .O(data_index[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00707000)) 
    \data_index[1]_i_1 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\data_index_reg_n_0_[0] ),
        .I4(\data_index_reg_n_0_[1] ),
        .O(data_index[1]));
  LUT6 #(
    .INIT(64'h0070707070000000)) 
    \data_index[2]_i_1 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\data_index_reg_n_0_[0] ),
        .I4(\data_index_reg_n_0_[1] ),
        .I5(\data_index_reg_n_0_[2] ),
        .O(data_index[2]));
  LUT6 #(
    .INIT(64'h0888888880000000)) 
    \data_index[3]_i_1 
       (.I0(\data_index[3]_i_2_n_0 ),
        .I1(tc_sm_state[0]),
        .I2(\data_index_reg_n_0_[1] ),
        .I3(\data_index_reg_n_0_[0] ),
        .I4(\data_index_reg_n_0_[2] ),
        .I5(\data_index_reg_n_0_[3] ),
        .O(data_index[3]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data_index[3]_i_2 
       (.I0(tc_sm_state[2]),
        .I1(tc_sm_state[1]),
        .O(\data_index[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00707000)) 
    \data_index[4]_i_1 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\data_index[4]_i_2_n_0 ),
        .I4(\data_index_reg_n_0_[4] ),
        .O(data_index[4]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_index[4]_i_2 
       (.I0(\data_index_reg_n_0_[3] ),
        .I1(\data_index_reg_n_0_[1] ),
        .I2(\data_index_reg_n_0_[0] ),
        .I3(\data_index_reg_n_0_[2] ),
        .O(\data_index[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00707000)) 
    \data_index[5]_i_1 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\data_index[6]_i_3_n_0 ),
        .I4(\data_index_reg_n_0_[5] ),
        .O(data_index[5]));
  LUT6 #(
    .INIT(64'h0070707070000000)) 
    \data_index[6]_i_2 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\data_index[6]_i_3_n_0 ),
        .I4(\data_index_reg_n_0_[5] ),
        .I5(\data_index_reg_n_0_[6] ),
        .O(data_index[6]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \data_index[6]_i_3 
       (.I0(\data_index_reg_n_0_[4] ),
        .I1(\data_index_reg_n_0_[2] ),
        .I2(\data_index_reg_n_0_[0] ),
        .I3(\data_index_reg_n_0_[1] ),
        .I4(\data_index_reg_n_0_[3] ),
        .O(\data_index[6]_i_3_n_0 ));
  FDRE \data_index_reg[0] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[0]),
        .Q(\data_index_reg_n_0_[0] ),
        .R(reset_i));
  FDRE \data_index_reg[1] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[1]),
        .Q(\data_index_reg_n_0_[1] ),
        .R(reset_i));
  FDRE \data_index_reg[2] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[2]),
        .Q(\data_index_reg_n_0_[2] ),
        .R(reset_i));
  FDRE \data_index_reg[3] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[3]),
        .Q(\data_index_reg_n_0_[3] ),
        .R(reset_i));
  FDRE \data_index_reg[4] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[4]),
        .Q(\data_index_reg_n_0_[4] ),
        .R(reset_i));
  FDRE \data_index_reg[5] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[5]),
        .Q(\data_index_reg_n_0_[5] ),
        .R(reset_i));
  FDRE \data_index_reg[6] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[6]),
        .Q(\data_index_reg_n_0_[6] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[0] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[0]),
        .Q(\data_index_reg_rep_n_0_[0] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[1] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[1]),
        .Q(\data_index_reg_rep_n_0_[1] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[2] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[2]),
        .Q(\data_index_reg_rep_n_0_[2] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[3] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[3]),
        .Q(\data_index_reg_rep_n_0_[3] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[4] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[4]),
        .Q(\data_index_reg_rep_n_0_[4] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[5] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[5]),
        .Q(\data_index_reg_rep_n_0_[5] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[6] 
       (.C(s_axi_aclk),
        .CE(ram_n_101),
        .D(data_index[6]),
        .Q(\data_index_reg_rep_n_0_[6] ),
        .R(reset_i));
  MUXF7 \data_reg[0]_i_1 
       (.I0(ram_n_173),
        .I1(ram_n_199),
        .O(\data_reg[0]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[11]_i_1 
       (.I0(ram_n_184),
        .I1(ram_n_206),
        .O(\data_reg[11]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[14]_i_1 
       (.I0(ram_n_187),
        .I1(ram_n_207),
        .O(\data_reg[14]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[15]_i_1 
       (.I0(ram_n_188),
        .I1(ram_n_208),
        .O(\data_reg[15]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[16]_i_1 
       (.I0(ram_n_189),
        .I1(ram_n_209),
        .O(\data_reg[16]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[17]_i_1 
       (.I0(ram_n_190),
        .I1(ram_n_210),
        .O(\data_reg[17]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[18]_i_1 
       (.I0(ram_n_191),
        .I1(ram_n_211),
        .O(\data_reg[18]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[19]_i_1 
       (.I0(ram_n_192),
        .I1(ram_n_212),
        .O(\data_reg[19]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[20]_i_1 
       (.I0(ram_n_193),
        .I1(ram_n_213),
        .O(\data_reg[20]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[21]_i_1 
       (.I0(ram_n_194),
        .I1(ram_n_214),
        .O(\data_reg[21]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[22]_i_1 
       (.I0(ram_n_195),
        .I1(ram_n_215),
        .O(\data_reg[22]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[3]_i_1 
       (.I0(ram_n_176),
        .I1(ram_n_201),
        .O(\data_reg[3]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[4]_i_1 
       (.I0(ram_n_177),
        .I1(ram_n_202),
        .O(\data_reg[4]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[5]_i_1 
       (.I0(ram_n_178),
        .I1(ram_n_203),
        .O(\data_reg[5]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[6]_i_1 
       (.I0(ram_n_179),
        .I1(ram_n_204),
        .O(\data_reg[6]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h00008A38)) 
    drp_den_i_1
       (.I0(drp_wen_0),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(reset_i),
        .O(drp_den_i_1_n_0));
  FDRE drp_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_den_i_1_n_0),
        .Q(drp_wen_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h41)) 
    drp_req_adc0_i_1
       (.I0(tc_sm_state[0]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[1]),
        .O(drp_req_adc0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_adc0_i_2
       (.I0(\tc_enable_reg[0] ),
        .I1(tc_sm_state[2]),
        .O(drp_req_adc0_i_2_n_0));
  FDRE drp_req_adc0_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc0_i_2_n_0),
        .Q(drp_req_adc0),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_adc1_i_1
       (.I0(\tc_enable_reg[1] ),
        .I1(tc_sm_state[2]),
        .O(drp_req_adc1_i_1_n_0));
  FDRE drp_req_adc1_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc1_i_1_n_0),
        .Q(tc_req_adc1),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_adc2_i_1
       (.I0(\tc_enable_reg[2] ),
        .I1(tc_sm_state[2]),
        .O(drp_req_adc2_i_1_n_0));
  FDRE drp_req_adc2_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc2_i_1_n_0),
        .Q(tc_req_adc2),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_adc3_i_1
       (.I0(\tc_enable_reg[3] ),
        .I1(tc_sm_state[2]),
        .O(drp_req_adc3_i_1_n_0));
  FDRE drp_req_adc3_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc3_i_1_n_0),
        .Q(tc_req_adc3),
        .R(reset_i));
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_dac0_i_1
       (.I0(p_0_in),
        .I1(tc_sm_state[2]),
        .O(drp_req_dac0_i_1_n_0));
  FDRE drp_req_dac0_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_dac0_i_1_n_0),
        .Q(tc_req_dac0),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_dac1_i_1
       (.I0(\tc_enable_reg[5] ),
        .I1(tc_sm_state[2]),
        .O(drp_req_dac1_i_1_n_0));
  FDRE drp_req_dac1_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_dac1_i_1_n_0),
        .Q(tc_req_dac1),
        .R(reset_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RFDC_MODE1_device_rom ram
       (.D(D),
        .E(ram_n_101),
        .\FSM_sequential_fsm_cs_reg[1] (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[2] (\FSM_sequential_fsm_cs_reg[2] ),
        .\FSM_sequential_tc_sm_state[2]_i_8_0 (\tc_enable_reg[3] ),
        .\FSM_sequential_tc_sm_state[2]_i_8_1 (\tc_enable_reg[2] ),
        .\FSM_sequential_tc_sm_state[2]_i_8_2 (\tc_enable_reg[1] ),
        .\FSM_sequential_tc_sm_state[2]_i_8_3 (\tc_enable_reg[0] ),
        .\FSM_sequential_tc_sm_state_reg[0] (ram_n_114),
        .\FSM_sequential_tc_sm_state_reg[0]_0 (\FSM_sequential_tc_sm_state[2]_i_4_n_0 ),
        .\FSM_sequential_tc_sm_state_reg[1] (\tc_enable_reg[5] ),
        .\FSM_sequential_tc_sm_state_reg[2] ({ram_n_112,ram_n_113}),
        .\FSM_sequential_tc_sm_state_reg[2]_0 (\FSM_sequential_tc_sm_state[2]_i_7_n_0 ),
        .Q(Q),
        .\adc0_daddr_mon[10]_INST_0 (\adc0_daddr_mon[10]_INST_0 ),
        .\adc0_di_mon[14]_INST_0 (\adc0_di_mon[14]_INST_0 ),
        .\adc0_drpaddr_reg[0] (\adc0_drpaddr_reg[0] ),
        .\adc0_drpaddr_reg[10] (\adc0_drpaddr_reg[10] ),
        .\adc0_drpaddr_reg[1] (\adc0_drpaddr_reg[1] ),
        .\adc0_drpaddr_reg[2] (\adc0_drpaddr_reg[2] ),
        .\adc0_drpaddr_reg[3] (\adc0_drpaddr_reg[3] ),
        .\adc0_drpaddr_reg[4] (\adc0_drpaddr_reg[4] ),
        .\adc0_drpaddr_reg[5] (\adc0_drpaddr_reg[5] ),
        .\adc0_drpaddr_reg[6] (\adc0_drpaddr_reg[6] ),
        .\adc0_drpaddr_reg[8] (\adc0_drpaddr_reg[8] ),
        .\adc0_drpaddr_reg[9] (\adc0_drpaddr_reg[9] ),
        .\adc0_drpdi_reg[0] (\adc0_drpdi_reg[0] ),
        .\adc0_drpdi_reg[10] (\adc0_drpdi_reg[10] ),
        .\adc0_drpdi_reg[11] (\adc0_drpdi_reg[11] ),
        .\adc0_drpdi_reg[12] (\adc0_drpdi_reg[12] ),
        .\adc0_drpdi_reg[13] (\adc0_drpdi_reg[13] ),
        .\adc0_drpdi_reg[15] (\adc0_drpdi_reg[15] ),
        .\adc0_drpdi_reg[15]_0 (\adc0_drpdi_reg[15]_0 ),
        .\adc0_drpdi_reg[1] (\adc0_drpdi_reg[1] ),
        .\adc0_drpdi_reg[2] (\adc0_drpdi_reg[2] ),
        .\adc0_drpdi_reg[3] (\adc0_drpdi_reg[3] ),
        .\adc0_drpdi_reg[4] (\adc0_drpdi_reg[4] ),
        .\adc0_drpdi_reg[5] (\adc0_drpdi_reg[5] ),
        .\adc0_drpdi_reg[6] (\adc0_drpdi_reg[6] ),
        .\adc0_drpdi_reg[7] (\adc0_drpdi_reg[7] ),
        .\adc0_drpdi_reg[8] (\adc0_drpdi_reg[8] ),
        .\adc0_drpdi_reg[9] (\adc0_drpdi_reg[9] ),
        .adc0_drpen_tc(adc0_drpen_tc),
        .adc0_drprdy_tc(adc0_drprdy_tc),
        .adc1_daddr_mon(adc1_daddr_mon),
        .adc1_drprdy_tc(adc1_drprdy_tc),
        .adc2_daddr_mon(adc2_daddr_mon),
        .adc2_drpdi_tc(adc2_drpdi_tc),
        .adc2_drprdy_tc(adc2_drprdy_tc),
        .adc3_daddr_mon(adc3_daddr_mon),
        .adc3_drpaddr_tc(adc3_drpaddr_tc),
        .adc3_drpdi_tc(adc3_drpdi_tc),
        .adc3_drprdy_tc(adc3_drprdy_tc),
        .\dac0_daddr_mon[0]_INST_0 (\dac0_daddr_mon[0]_INST_0 ),
        .\dac0_daddr_mon[0]_INST_0_0 (\dac0_daddr_mon[0]_INST_0_0 ),
        .\dac0_daddr_mon[10]_INST_0 (\dac0_daddr_mon[10]_INST_0 ),
        .\dac0_di_mon[15]_INST_0 (\dac0_di_mon[15]_INST_0 ),
        .dac0_drpaddr_tc(dac0_drpaddr_tc),
        .dac0_drprdy_tc(dac0_drprdy_tc),
        .dac0_drpwe_por(dac0_drpwe_por),
        .dac0_dwe_mon_INST_0(dac0_dwe_mon_INST_0),
        .\dac1_daddr_mon[10]_INST_0 (\dac1_daddr_mon[10]_INST_0 ),
        .\dac1_daddr_mon[10]_INST_0_0 (\dac1_daddr_mon[10]_INST_0_0 ),
        .dac1_drpaddr_tc(dac1_drpaddr_tc),
        .dac1_drpdi_tc(dac1_drpdi_tc),
        .dac1_drpen_tc(dac1_drpen_tc),
        .dac1_drprdy_tc(dac1_drprdy_tc),
        .\data_index_reg_rep[0] (ram_n_173),
        .\data_index_reg_rep[0]_0 (ram_n_174),
        .\data_index_reg_rep[0]_1 (ram_n_175),
        .\data_index_reg_rep[0]_10 (ram_n_184),
        .\data_index_reg_rep[0]_11 (ram_n_185),
        .\data_index_reg_rep[0]_12 (ram_n_186),
        .\data_index_reg_rep[0]_13 (ram_n_187),
        .\data_index_reg_rep[0]_14 (ram_n_188),
        .\data_index_reg_rep[0]_15 (ram_n_189),
        .\data_index_reg_rep[0]_16 (ram_n_190),
        .\data_index_reg_rep[0]_17 (ram_n_191),
        .\data_index_reg_rep[0]_18 (ram_n_192),
        .\data_index_reg_rep[0]_19 (ram_n_193),
        .\data_index_reg_rep[0]_2 (ram_n_176),
        .\data_index_reg_rep[0]_20 (ram_n_194),
        .\data_index_reg_rep[0]_21 (ram_n_195),
        .\data_index_reg_rep[0]_22 (ram_n_196),
        .\data_index_reg_rep[0]_23 (ram_n_197),
        .\data_index_reg_rep[0]_24 (ram_n_198),
        .\data_index_reg_rep[0]_25 (ram_n_199),
        .\data_index_reg_rep[0]_26 (ram_n_200),
        .\data_index_reg_rep[0]_27 (ram_n_201),
        .\data_index_reg_rep[0]_28 (ram_n_202),
        .\data_index_reg_rep[0]_29 (ram_n_203),
        .\data_index_reg_rep[0]_3 (ram_n_177),
        .\data_index_reg_rep[0]_30 (ram_n_204),
        .\data_index_reg_rep[0]_31 (ram_n_205),
        .\data_index_reg_rep[0]_32 (ram_n_206),
        .\data_index_reg_rep[0]_33 (ram_n_207),
        .\data_index_reg_rep[0]_34 (ram_n_208),
        .\data_index_reg_rep[0]_35 (ram_n_209),
        .\data_index_reg_rep[0]_36 (ram_n_210),
        .\data_index_reg_rep[0]_37 (ram_n_211),
        .\data_index_reg_rep[0]_38 (ram_n_212),
        .\data_index_reg_rep[0]_39 (ram_n_213),
        .\data_index_reg_rep[0]_4 (ram_n_178),
        .\data_index_reg_rep[0]_40 (ram_n_214),
        .\data_index_reg_rep[0]_41 (ram_n_215),
        .\data_index_reg_rep[0]_42 (ram_n_216),
        .\data_index_reg_rep[0]_43 (\FSM_sequential_tc_sm_state[2]_i_6_n_0 ),
        .\data_index_reg_rep[0]_44 (tc_sm_state),
        .\data_index_reg_rep[0]_5 (ram_n_179),
        .\data_index_reg_rep[0]_6 (ram_n_180),
        .\data_index_reg_rep[0]_7 (ram_n_181),
        .\data_index_reg_rep[0]_8 (ram_n_182),
        .\data_index_reg_rep[0]_9 (ram_n_183),
        .\data_index_reg_rep[1] (ram_n_75),
        .\data_reg[0]_0 (\data_reg[0] ),
        .\data_reg[10]_0 (\data_reg[10] ),
        .\data_reg[11]_0 (\data_reg[11] ),
        .\data_reg[12]_0 (\data_reg[12] ),
        .\data_reg[13]_0 (\data_reg[13] ),
        .\data_reg[14]_0 (\data_reg[14] ),
        .\data_reg[15]_0 (\data_reg[15] ),
        .\data_reg[1]_0 (\data_reg[1] ),
        .\data_reg[27]_0 (\data_reg[27] ),
        .\data_reg[27]_1 (\data_reg[27]_0 ),
        .\data_reg[27]_10 (\data_reg[27]_9 ),
        .\data_reg[27]_11 (\data_reg[27]_10 ),
        .\data_reg[27]_12 (\data_reg[27]_11 ),
        .\data_reg[27]_13 (\data_reg[27]_12 ),
        .\data_reg[27]_14 ({\data[27]_i_1_n_0 ,\data[26]_i_1_n_0 ,\data[25]_i_1_n_0 ,\data[24]_i_1_n_0 ,\data_reg[22]_i_1_n_0 ,\data_reg[21]_i_1_n_0 ,\data_reg[20]_i_1_n_0 ,\data_reg[19]_i_1_n_0 ,\data_reg[18]_i_1_n_0 ,\data_reg[17]_i_1_n_0 ,\data_reg[16]_i_1_n_0 ,\data_reg[15]_i_1_n_0 ,\data_reg[14]_i_1_n_0 ,\data[13]_i_1_n_0 ,\data[12]_i_1_n_0 ,\data_reg[11]_i_1_n_0 ,\data[10]_i_1_n_0 ,\data[9]_i_1_n_0 ,\data[8]_i_1_n_0 ,\data[7]_i_1_n_0 ,\data_reg[6]_i_1_n_0 ,\data_reg[5]_i_1_n_0 ,\data_reg[4]_i_1_n_0 ,\data_reg[3]_i_1_n_0 ,\data[2]_i_1_n_0 ,\data[1]_i_1_n_0 ,\data_reg[0]_i_1_n_0 }),
        .\data_reg[27]_2 (\data_reg[27]_1 ),
        .\data_reg[27]_3 (\data_reg[27]_2 ),
        .\data_reg[27]_4 (\data_reg[27]_3 ),
        .\data_reg[27]_5 (\data_reg[27]_4 ),
        .\data_reg[27]_6 (\data_reg[27]_5 ),
        .\data_reg[27]_7 (\data_reg[27]_6 ),
        .\data_reg[27]_8 (\data_reg[27]_7 ),
        .\data_reg[27]_9 (\data_reg[27]_8 ),
        .\data_reg[28]_0 (\data_reg[28] ),
        .\data_reg[28]_1 (\data_reg[28]_0 ),
        .\data_reg[28]_2 ({\data_index_reg_rep_n_0_[6] ,\data_index_reg_rep_n_0_[5] ,\data_index_reg_rep_n_0_[4] ,\data_index_reg_rep_n_0_[3] ,\data_index_reg_rep_n_0_[2] ,\data_index_reg_rep_n_0_[1] ,\data_index_reg_rep_n_0_[0] }),
        .\data_reg[29]_0 (\data_reg[29] ),
        .\data_reg[29]_1 (\data_reg[29]_0 ),
        .\data_reg[29]_10 (\data_reg[29]_9 ),
        .\data_reg[29]_11 (\data_reg[29]_10 ),
        .\data_reg[29]_12 (\data_reg[29]_11 ),
        .\data_reg[29]_13 (\data_reg[29]_12 ),
        .\data_reg[29]_14 (\data_reg[29]_13 ),
        .\data_reg[29]_15 (\data_reg[29]_14 ),
        .\data_reg[29]_16 (\data_reg[29]_15 ),
        .\data_reg[29]_17 (\data_reg[29]_16 ),
        .\data_reg[29]_18 (\data_reg[29]_17 ),
        .\data_reg[29]_19 (\data_reg[29]_18 ),
        .\data_reg[29]_2 (\data_reg[29]_1 ),
        .\data_reg[29]_20 (\data_reg[29]_19 ),
        .\data_reg[29]_21 (\data_reg[29]_20 ),
        .\data_reg[29]_22 (\data_reg[29]_21 ),
        .\data_reg[29]_3 (\data_reg[29]_2 ),
        .\data_reg[29]_4 (\data_reg[29]_3 ),
        .\data_reg[29]_5 (\data_reg[29]_4 ),
        .\data_reg[29]_6 (\data_reg[29]_5 ),
        .\data_reg[29]_7 (\data_reg[29]_6 ),
        .\data_reg[29]_8 (\data_reg[29]_7 ),
        .\data_reg[29]_9 (\data_reg[29]_8 ),
        .\data_reg[2]_0 (\data_reg[2] ),
        .\data_reg[3]_0 (\data_reg[3] ),
        .\data_reg[4]_0 (\data_reg[4] ),
        .\data_reg[5]_0 (\data_reg[5] ),
        .\data_reg[6]_0 (\data_reg[6] ),
        .\data_reg[7]_0 (\data_reg[7] ),
        .\data_reg[8]_0 (\data_reg[8] ),
        .\data_reg[9]_0 (\data_reg[9] ),
        .drp_den_reg(drp_den_reg_0),
        .drp_den_reg_0(drp_den_reg_1),
        .\drp_drdy_r_reg[0] (drp_wen_0),
        .\drp_drdy_r_reg[0]_0 (\drp_drdy_r_reg[0] ),
        .\drp_drdy_r_reg[0]_1 (\drp_drdy_r_reg[0]_0 ),
        .\drp_drdy_r_reg[0]_2 (\drp_drdy_r_reg[0]_1 ),
        .drp_wen(drp_wen),
        .drpwe_por_reg(drpwe_por_reg),
        .p_0_in(p_0_in),
        .\pll_state_machine.drpaddr_status_reg[10] (\pll_state_machine.drpaddr_status_reg[10] ),
        .\pll_state_machine.drpaddr_status_reg[10]_0 (\pll_state_machine.drpaddr_status_reg[10]_0 ),
        .\pll_state_machine.drpaddr_status_reg[10]_1 (\pll_state_machine.drpaddr_status_reg[10]_1 ),
        .\pll_state_machine.drpaddr_status_reg[5] (\pll_state_machine.drpaddr_status_reg[5] ),
        .\pll_state_machine.drpaddr_status_reg[5]_0 (\pll_state_machine.drpaddr_status_reg[5]_0 ),
        .\pll_state_machine.drpaddr_status_reg[6] (\pll_state_machine.drpaddr_status_reg[6] ),
        .\pll_state_machine.drpaddr_status_reg[6]_0 (\pll_state_machine.drpaddr_status_reg[6]_0 ),
        .\rdata_reg[15] (\rdata_reg[15] ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_0 ),
        .\rdata_reg[15]_1 (\rdata_reg[15]_1 ),
        .s_axi_aclk(s_axi_aclk),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i),
        .tile_config_drp_arb_gnt_i_1(tile_config_drp_arb_gnt_i_1),
        .tile_config_drp_arb_gnt_i_2(tile_config_drp_arb_gnt_i_2));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \status[3]_i_3 
       (.I0(tc_sm_state[0]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[1]),
        .O(tile_config_done));
  LUT6 #(
    .INIT(64'hB8BBBBBB88888888)) 
    \tc_enable[0]_i_1 
       (.I0(tc_enable_reg026_out),
        .I1(adc0_reset_i),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .I5(\tc_enable_reg[0] ),
        .O(\FSM_sequential_tc_sm_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBB88888888)) 
    \tc_enable[1]_i_1 
       (.I0(tc_enable_reg023_out),
        .I1(p_4_in),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .I5(\tc_enable_reg[1] ),
        .O(\FSM_sequential_tc_sm_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hB8BBBBBB88888888)) 
    \tc_enable[2]_i_1 
       (.I0(tc_enable_reg020_out),
        .I1(p_5_in),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .I5(\tc_enable_reg[2] ),
        .O(\FSM_sequential_tc_sm_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hB8BBBBBB88888888)) 
    \tc_enable[3]_i_1 
       (.I0(tc_enable_reg017_out),
        .I1(p_6_in),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .I5(\tc_enable_reg[3] ),
        .O(\FSM_sequential_tc_sm_state_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hB8BBBBBB88888888)) 
    \tc_enable[4]_i_1 
       (.I0(tc_enable_reg014_out),
        .I1(p_8_in),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .I5(p_0_in),
        .O(\FSM_sequential_tc_sm_state_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hB8BBBBBB88888888)) 
    \tc_enable[5]_i_1 
       (.I0(tc_enable_reg0__0),
        .I1(p_9_in),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .I5(\tc_enable_reg[5] ),
        .O(\FSM_sequential_tc_sm_state_reg[0]_5 ));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
