// Seed: 652267420
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5,
    input id_6,
    input id_7,
    input id_8
    , id_10,
    input id_9
);
  initial begin
    id_2 <= id_6;
    #1;
  end
  assign id_10 = 1;
  assign id_1  = id_10;
  logic id_11;
  defparam id_12.id_13 = id_8;
endmodule
