<?xml version="1.0" encoding="UTF-8"?>
<!--Copyright 2025 The MathWorks, Inc.-->

<rsccat xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" version="1.0" locale="zh_CN" product="Simulink" xsi:noNamespaceSchemaLocation="../../resources/schema/msgcat.xsd">
  <message>
    <entry key="DerivativeNonContinuousInput">Derivative 模块 ''{0}'' 可能会产生意外或不正确的输出值，因为输入信号不可微分。请考虑更改模型以使输入信号具有连续采样时间，或使用 Transfer Fcn 模块代替 Derivative 模块来实现导数。</entry>
    <entry key="AlgebraicConstraintTolerancePositive">Tolerance must be a positive number.</entry>
    <entry key="AlgebraicConstraintToleranceScalar">Tolerance must be a scalar.</entry>
    <entry key="AlgebraicConstraintInvalidDoubleParameter">参数 ''{0}'' 必须设置为 ''double'' 类型的值。</entry>
    <entry key="AlgebraicConstraintInvalidParameter">Simulink detected an invalid parameter setting for the block ''{0}''.</entry>
    <entry key="AlgebraicConstraintNaNDoubleParameter">Parameter ''{0}'' is set to ''Not a Number (NaN)''. Change this value to a number having a ''double'' type.</entry>
    <entry key="AlgebraicConstraintInitialValueIsInfinite">The ''Initial guess'' parameter ''{0}'' is infinite. Change this value to a finite number having a ''double'' type.</entry>
    <entry key="EnumConstBlockType">枚举常量</entry>
    <entry key="EnumConstBlockDescription">输出由 ''值'' 参数指定的枚举值。\n\n输出数据类型必须输入为:\n ''Enum: &lt;类名称&gt;''。\n该值可以是计算结果为由指定枚举类的值组成的数组的任何表达式。</entry>
    <entry key="EnumConstTypePrompt">输出数据类型:</entry>
    <entry key="EnumConstValuePrompt">值:</entry>
    <entry key="EnumConstSampleTimePrompt">采样时间:</entry>
    <entry key="EnumConstEmptyDataType">No data type specified.</entry>
    <entry key="EnumConstInvalidSyntaxForDataType">Invalid data type. Accepted values are enumerated class name preceded by ''Enum: '' or class metadata of enumerated class.</entry>
    <entry key="EnumConstInvalidDataType">Invalid data type ''{0}''. Data type must resolve to an enumerated class.</entry>
    <entry key="EnumConstInvalidEnumValue">Invalid value specified because it is not an instance of the enumerated class ''{0}''.</entry>
    <entry key="EnumConstValueForInvalidDataType">'输出数据类型' 参数中指定的类名称无效。</entry>
    <entry key="UnknownAction">M 断言: 未知操作</entry>
    <entry key="TimeRangeOverridden">''{0}'' 的时间范围当前被全局设置覆盖。</entry>
    <entry key="ReplaceBlock">XY Graph 示波器 ''{0}'' 应替换为 Simulink 模块库中的新版本。</entry>
    <entry key="slBlocksCannotChangeDatatypeDuringSim">--&gt; To change the ''Upper limit'' to {0,number,integer}, its data type must be changed. The data type cannot be changed while simulation is running.</entry>
    <entry key="SineLookupWordLengthTooSmall">The parameter output word length (OutputWordLength) must be a scalar numeric and an integer value greater than 1.</entry>
    <entry key="SineLookupNumDataPtsTooSmall">参数 "查找表的数据点数" 必须为数值标量，并且必须为不小于 2 的精确整数。</entry>
    <entry key="SineLookupEitherTooSmall">查找表的数据点数(NumDataPoints)和输出字长(OutputWordLength)这两个参数不兼容。您必须减少数据点数或增加字长，以便满足方程\n ( 2^(OutputWordLength-2) + 1 ) &gt;= NumDataPoints。\n一种方法是将 NumDataPoints 从 {0,number,integer} 减少到 {1,number,integer}。另一种方法是将 OutputWordLength 从 {2,number,integer} 增加到 {3,number,integer}。</entry>
    <entry key="IntegerPartIsNotBigEnough">在模块 ''{0}'' 中，整数位数 {1,number,integer} 太小，无法表示输出。整数位数必须至少为 {2,number,integer}。</entry>
    <entry key="FractionPartIsNotBigEnough">In the block ''{0}'', the number of fraction bits {1,number,integer} is too small to represent the output. The number of fraction bits must be at least {2,number,integer}.</entry>
    <entry key="BitMaskWordLengthTooLarge">The value of parameter ''Bit Mask'' must fit in 53 bits, larger values are not supported.</entry>
    <entry key="BitMaskNotComplex">The value of parameter ''Bit Mask'' cannot contain any complex number.</entry>
    <entry key="BitToIntegerConverter">将位向量映射到对应的整数值向量。M 定义每个输出整数映射多少位。输入长度必须为 M 的整数倍。</entry>
    <entry key="IntegerToBitConverter">将整数值输入向量映射到位向量。当模块输入被视为有符号时，它们必须为 [-2^(M-1), 2^(M-1)-1] 范围内的整数值；被视为无符号时，它们必须为 [0, 2^M-1] 范围内的整数值。对于定点输入，使用存储的整数值。</entry>
    <entry key="RenameViewerErr">无法将查看器重命名为 {0}，\n因为另一个 Simulink 对象具有相同名称。请将其重命名为 {1}。</entry>
    <entry key="CannotViewBus">The Scope {0} is unable to view a signal containing an array of non-virtual buses or a non-virtual bus containing an array of sub-buses. Disconnect the Scope from that signal.</entry>
    <entry key="LibNotFoundOrNA">Library {0} not found or not available.</entry>
    <entry key="RenameErrorTitle">重命名错误</entry>
    <entry key="SSMgrNoSelection">无所选内容</entry>
    <entry key="SSMgrLibraryUnavailable">库 ''{0}'' 找不到或不可用</entry>
    <entry key="ScopeAxes">坐标区</entry>
    <entry key="SSMgrInput">输入</entry>
    <entry key="SSMgrOutput">输出</entry>
    <entry key="CacheUpdateErr">Error updating cache. Model workspace unavailable.</entry>
    <entry key="NoIOSignals">M Assert: unexpected empty return of IOSignals.</entry>
    <entry key="ModelNotFound">Model: {0} not found.</entry>
    <entry key="SigSelectionNADuringSim">Cannot select signal while simulation is running.</entry>
    <entry key="SizeOfDataStructuresDiff">运行 #1 和运行 #{0} 的数据结构体大小不同。</entry>
    <entry key="CancelButton">取消</entry>
    <entry key="OKButton">确定</entry>
    <entry key="HelpButton">帮助</entry>
    <entry key="ApplyButton">应用</entry>
    <entry key="ScopeTime">时间</entry>
    <entry key="ScopeParametersDecimation">抽取</entry>
    <entry key="IndexOptionPromp">索引选项</entry>
    <entry key="DataUpdateError">更新所选数据时遇到错误。</entry>
    <entry key="unhandledFlag">未处理的标志 "{0}"。</entry>
    <entry key="linearizationNotSupportedInThisMode">Linearization is not supported in {0} mode.</entry>
    <entry key="oldVersionOfManualSwitchBlock">You are using an old version of the Manual Switch block. ''Please update block "{0}" with the latest version from the Simulink library.</entry>
    <entry key="invalidParameter">Invalid parameter specified.</entry>
    <entry key="mustHaveSameNumberOfElements">{0} must have the same number of elements as TABLE has {1}.</entry>
    <entry key="indexMustMonotonicallyIncrease">{0} must increase monotonically.</entry>
    <entry key="mustSupplyOneParameter">At least one parameter must be supplied.</entry>
    <entry key="replacementOfFunctionByBlock">The {0} graph scope "{1}" should be replaced with a new version from the simulink_extras block library.</entry>
    <entry key="cannotDeleteBlock">Cannot delete block while simulating.</entry>
    <entry key="somethingWrongInGetParam">Something wrong in get_param, You don''t have the current Simulink.</entry>
    <entry key="numberOfBufferPointsGreaterThanPlotFreq">The number of points in the buffer must be more than the plot frequency.</entry>
    <entry key="sampleTimeMustBePositive">The sample time field accepts only positive values.</entry>
    <entry key="axisLimitsMustBeDefined">Axis limits must be defined.</entry>
    <entry key="invalidBlock">Invalid block.</entry>
    <entry key="undefinedCorrelationType">Undefined correlation type "{0}".</entry>
    <entry key="obsoleteMask">Mask of {0}, {1}, is obsolete. Run &lt;a href="matlab:upgradeadvisor(bdroot)"&gt;Upgrade Advisor&lt;/a&gt; on this model.</entry>
    <entry key="licenseRequiredForPIDTuner">''{0}'' requested use of the PID tuning tool. Use of the PID tuning tool requires a Simulink Control Design license, but license checkout failed.</entry>
    <entry key="licenseRequiredForFixedPointTool">''{0}'' requested use of the Fixed-Point Tool. Use of the Fixed-Point Tool requires a Fixed-Point Designer license, but license checkout failed.</entry>
    <entry key="tooManyInputArguments">输入参量太多。</entry>
    <entry key="GotoUnknownAction">Unknown action in {0}</entry>
    <entry key="invalidNumInputs">输入参数的数目无效: {0}。</entry>
    <entry key="invalidNumInputsSpecified">Invalid number of inputs specified.</entry>
    <entry key="unknownBlockType">Unknown block type!</entry>
    <entry key="invalidType">Invalid type: {0}.</entry>
    <entry key="wrongArgument">Wrong argument "{0}" in "{1}"!</entry>
    <entry key="requiresFixedStepDiscreteSolver">Requires fixed-step discrete solver.</entry>
    <entry key="emptyMatricesNotAllowed">Empty matrices not allowed.</entry>
    <entry key="invalidSamplingPeriod">Invalid sampling period {0}.</entry>
    <entry key="corruptedDialogStructure">Assertion: Dialog structure has been corrupted.</entry>
    <entry key="noSolutionFound">Failed to find an initial condition. Exit flag is "{0}".</entry>
    <entry key="wrongSolutionFound">Calculated initial condition is not feasible. Condition number of the system matrix is {0}.</entry>
    <entry key="tbleditDimensionMatchBreakPoint">Error reported by block ''''{0}'''': The size of dimension {1,number,integer} of the table data must equal the size of the corresponding breakpoint data.</entry>
    <entry key="multirateOnePort">The block is supposed to have only one input port.</entry>
    <entry key="multirateInvaliDimension">Invalid dimensions: the input should be 1-D.</entry>
    <entry key="SL_SimscapeBus">Error finding help for Simscape bus block. Simscape must be installed to access this block reference page. Check your installed products.</entry>
    <entry key="SL_ConnectionLabel">Error finding help for Connection Label block. Simscape must be installed to access this block reference page. Check your installed products.</entry>
    <entry key="SL_VariantConnector">查找 Variant Connector 模块的帮助时出错。必须安装 Simscape 才能访问此模块参考页。请检查您安装的产品。</entry>
    <entry key="SL_BlockIsNotMasked">Block is not masked.</entry>
    <entry key="SL_UnknownCommandOption">未知选项 ''{0}''。</entry>
    <entry key="SL_FailedHelper">Failed to run the helper function getBlockHelpMapNameAndPath for BlockType ''{0}'' because of:\n{1}</entry>
    <entry key="SlselsubsNotEnoughArgs">输入参量的数目不足。</entry>
    <entry key="SlselsubsFirstArgNotVector">The first input argument must be a 1xn/nx1 array or cell array.</entry>
    <entry key="SlselsubsSecondArgNotVectorOrScalar">The second input argument must be a numerical vector or scalar.</entry>
    <entry key="SlselsubsThirdArgNotLogicScalar">The third input argument must be a logical scalar.</entry>
    <entry key="SlselsubsSecondArgNotScalarAsStartingIdx">To choose elements through the end of the vector, the second input argument must be a scalar.</entry>
    <entry key="AbortParseXMLFile">由于以前的错误，将忽略 XML 文件 ''{0}''。</entry>
    <entry key="AbsValInvalidOutputTypeSetting">''{0}'' 的输出数据类型设置无效</entry>
    <entry key="ActionPortExists">An action port already exists in subsystem ''{0}''. Addition of another control block is not allowed.</entry>
    <entry key="ArccosArgOutOfRange">反余弦的参数超出 ''{0}'' 中的范围</entry>
    <entry key="ArcsinArgOutOfRange">反正弦的参数超出 ''{0}'' 中的范围</entry>
    <entry key="AssertionAssert">在 {1} 时，在 ''{0}'' 中检测到断言</entry>
    <entry key="AssertionShadowNotBlock">Shadow object must be a block or a subsystem</entry>
    <entry key="AssignmentAllDimInvDims">Invalid input dimensions specified for input ports &lt;Y0&gt; and/or &lt;U&gt; of ''{0}''. The two ports must have the same size for dimension {1,number,integer}, because parameter ''{2}'' is specified as ''Assign all'' for this dimension</entry>
    <entry key="AssignmentAllDimInvDimsSkip">为输入端口 &lt;Y0&gt; 和/或 ''{1}'' 的参数 ''{0}'' 指定的输入维度无效。由于参数 ''{3}'' 指定为 ''全部赋值''，因此其中任一项都必须具有与此维度的输入端口 &lt;U&gt; 相同的维度设置 {2,number,integer}</entry>
    <entry key="AssignmentAllElemsInvDims">Invalid input dimensions specified for input ports &lt;Y0&gt; and/or &lt;U&gt; of ''{0}''. The two ports must have the same width because parameter ''{1}'' is specified as ''Assign all''</entry>
    <entry key="AssignmentComplexOrNonpositiveOutputDims">Parameter ''{0}'' in ''{1}'' is invalid. The specified ''{2}'' must real and positive integers</entry>
    <entry key="AssignmentDataPortDimsModeMismatch">''{0}'' 中输入端口 &lt;U&gt; 的维度模式与基于对话框参数的预期维度模式和其他端口的维度模式不匹配</entry>
    <entry key="AssignmentDataPortInvDType">''{0}'' 的输入端口 &lt;U&gt; 的数据类型无效。输入端口 &lt;Y0&gt; 和 &lt;U&gt; 必须具有相同的数据类型</entry>
    <entry key="AssignmentDoesNotSupportVB">''{0}'' 的输入端口 &lt;Y0&gt; 和/或 &lt;U&gt; 的传入信号是虚拟总线信号。输入端口需要向量或矩阵信号。要将此虚拟总线信号显式转换为向量，请考虑插入一个 Bus to Vector 模块。通过在 "配置参数" 对话框 -&gt; "诊断" -&gt; "连接" 窗格中适当设置 ''总线信号视为向量''，可以控制此诊断消息。</entry>
    <entry key="AssignmentIdxPortDoesNotSupportBuses">Incoming signal to input port &lt;Idx{0,number,integer}&gt; of ''{1}'' is a bus signal, which is invalid. Index ports of Assignment blocks must be non-bus signals only.</entry>
    <entry key="AssignmentInitPortInvDType">''{0}'' 的输入端口 &lt;Y0&gt; 的数据类型无效。输入端口 &lt;Y0&gt; 和 &lt;U&gt; 必须具有相同的数据类型</entry>
    <entry key="AssignmentInputExceedOutputDims">The dimensions of input port &lt;U&gt; of ''{0}'' for dimension {1,number,integer} should not exceed the specified output port dimensions for this dimension</entry>
    <entry key="AssignmentInputExceedOutputWidth">The width of input port &lt;U&gt; of ''{0}'' cannot exceed the specified output port width</entry>
    <entry key="AssignmentInvalidConfigInsideIteratorSubsys">Invalid configuration for an Assignment block in a For/While iterator subsystem. The following configuration is not supported: \n \n - Assignment block ''{0}'' is contained in For Each subsystem ''{1}'', which is directly or indirectly contained by For/While iterator subsystem ''{2}''. \n \n - Assignment block ''{0}'' initialization port (Y0 port) is enabled. \n \nUpdate your model to avoid this configuration.</entry>
    <entry key="AssignmentInvalidDataPortDims">为 ''{0}'' 的输入端口 U 指定的输入维度无效。已将输入端口在维度 {2,number,integer} 上的大小指定为 {1}，此大小必须小于或等于此维度在输入端口 &lt;Y0&gt; 处的大小 {3}</entry>
    <entry key="AssignmentInvDataPortDimSize">Invalid input dimensions specified for input port U of ''{0}''. The input port has been specified to have a size of {1,number,integer} in dimension {2,number,integer},  which the size must be less than or equal to the size of this dimension at input port &lt;Y0&gt;, {3,number,integer}</entry>
    <entry key="AssignmentInvDataPortDims">为 ''{0}'' 的输入端口 &lt;U&gt; 指定的输入维度无效。指定的维度 {1} 与预期的维度 {2} 不匹配</entry>
    <entry key="AssignmentInvDataPortIndexPartialWidth">为 ''{0}'' 的输入端口 &lt;U&gt; 指定的输入维度无效。根据参数和端口维度，指定的宽度 {1} 必须至少为 {2}</entry>
    <entry key="AssignmentInvDataPortIndexWidth">为 ''{0}'' 的输入端口 &lt;U&gt; 指定的输入维度无效。指定的宽度 {1} 与预期的宽度 {2} 不匹配</entry>
    <entry key="AssignmentInvDataPortWidth">为 ''{0}'' 的输入端口 &lt;U&gt; 指定的输入维度无效。已将输入端口的宽度指定为 {1}，但该端口的宽度必须小于或等于输入端口 &lt;Y0&gt; 的宽度 {2}</entry>
    <entry key="AssignmentInvDataPortDimsModeForFixedScalarOutput">The signal at input port &lt;U&gt; of Assignment block ''{0}'' is a variable-size signal, but the block is set up to output fixed-size scalar signals. This combination is not supported.</entry>
    <entry key="AssignmentInvIndexPort">Invalid input dimensions specified for input port &lt;Idx{0,number,integer}&gt; of ''{1}''. Only scalar and vector is allowed to be input to this port</entry>
    <entry key="AssignmentInvIndexPortStartValue">Invalid input dimensions specified for input port &lt;Idx{0,number,integer}&gt; of ''{1}''. Only scalars are allowed to be input into the element, row, and column input ports when the ''Use index as starting value'' option is selected</entry>
    <entry key="AssignmentInvInitMaxElemParam">为 ''{0}'' 的输入端口 &lt;Y0&gt; 指定的输入维度无效。参数 ''{1}'' 中的设定要求输入端口 &lt;Y0&gt; 有至少 {2} 个元素，但它只提供了 {3} 个元素</entry>
    <entry key="AssignmentInvInitPortElems">为 ''{0}'' 的输入端口 &lt;Y0&gt; 指定的输入维度无效。根据输入端口 &lt;Idx{3,number,integer}&gt; 的维度，指定的元素数 {1} 与预期的最小元素数 {2} 不匹配</entry>
    <entry key="AssignmentInvInitPortSize">为 ''{0}'' 的输入端口 &lt;Y0&gt; 指定的输入维度无效。维度 {1,number,integer} 的指定大小为 {2,number,integer}。它应大于或等于 {3,number,integer}</entry>
    <entry key="AssignmentInvInputElement">Element {0,number,integer} of input port &lt;Idx{1,number,integer}&gt; in ''{2}'' has a value of {3,number,integer}. This value is not within the range of permissible values ({4,number,integer} through {5,number,integer}) that allows assignment of a valid data element</entry>
    <entry key="AssignmentInvInputElementEnd">The ending index for dimension {0,number,integer} in ''{1}'' has a value of {2,number,integer} because the starting index from input port &lt;Idx{3,number,integer}&gt; has a value of {4,number,integer} and the size of this dimension at the input port &lt;U&gt; is {5,number,integer}. This value is not within the range of permissible values ({6,number,integer} through {7,number,integer}) that allows assignment of a valid data element</entry>
    <entry key="AssignmentInvInputElementStart">The starting index from input port &lt;Idx{0,number,integer}&gt; in ''{1}'' has a value of {2,number,integer}. This value is not within the range of permissible values ({3,number,integer} through {4,number,integer}) that allows assignment of a valid data element</entry>
    <entry key="AssignmentInvMatrixDataInpInVecMode">Invalid input dimensions specified for input port &lt;U&gt; of ''{0}''. None of the input ports accept a matrix when the number of output dimension is 1</entry>
    <entry key="AssignmentInvMatrixInitInpInVecMode">Invalid input dimensions specified for input port &lt;Y0&gt; of ''{0}''. None of the input ports accept a matrix when the number of output dimension is 1</entry>
    <entry key="AssignmentInvMaxDimParam">为 ''{0}'' 的输入端口 &lt;Y0&gt; 指定的输入维度无效。参数 ''{1}'' 中的设定要求维度 {2,number,integer} 的大小在输入端口 &lt;Y0&gt; 处至少为 {3,number,integer}，但它仅为 {4,number,integer}</entry>
    <entry key="AssignmentInvNDDataInpInVecMode">Invalid input dimensions specified for input port &lt;U&gt; of ''{0}''. None of the input ports accept a {1,number,integer}-dimensional signal when it is in vector mode</entry>
    <entry key="AssignmentInvNDDataPortNumDims">为 ''{0}'' 的输入端口 &lt;U&gt; 指定的输入维度无效。信号应为标量或维度为 {1,number,integer} 的信号</entry>
    <entry key="AssignmentInvNDInitInpInVecMode">Invalid input dimensions specified for input port &lt;Y0&gt; of ''{0}''. None of the input ports accept a {1,number,integer}-dimensional signal when it is in vector mode</entry>
    <entry key="AssignmentInvInitInpForFrameOutputInVecMode">Invalid input dimensions specified for input port &lt;Y0&gt; of ''{0}''. This input port does not accept a 1-dimensional signal when the Assignment block outputs a frame signal and the ''Number of output dimensions'' parameter is set to ''1''</entry>
    <entry key="AssignmentInvNDInitPortNumDims">为 ''{0}'' 的输入端口 &lt;Y0&gt; 指定的输入维度无效。信号的维数应为 {1,number,integer}</entry>
    <entry key="AssignmentInvalidMatrixOutputDims">Parameter ''{0}'' in ''{1}'' specifies sizes for {2,number,integer} dimensions. It does not match the number of output dimensions, {3,number,integer}</entry>
    <entry key="AssignmentInvalidSelIdxForEmptyInp">The current size of dimension {0,number,integer} at input port &lt;Y0&gt; is 0. Block ''{1}'' requires this size to be at least {2,number,integer}</entry>
    <entry key="AssignmentInvalidVectorOutputDims">Invalid ''{0}'' setting for ''{1}''. The specified ''{2}'' for dimension 1 must be: [n] or [n 1] when the number of output dimensions is 1</entry>
    <entry key="AssignmentMatrixOutputDimsVectorInp">Invalid ''{0}'' setting for ''{1}''. The output must be a vector because the number of output dimensions is 1</entry>
    <entry key="AssignmentMismatchDataIndexPortDim">为 ''{1}'' 中的维度 {0,number,integer} 指定的输入维度无效。输入端口 &lt;Idx{3,number,integer}&gt; 的指定元素数 {2} 与输入端口 &lt;U&gt; 的维度 {5,number,integer} 的指定大小 {4} 不匹配</entry>
    <entry key="AssignmentMismatchDataPortWidth">为 ''{0}'' 的输入端口 &lt;U&gt; 指定的输入维度无效。指定的元素数 {1} 与预期的元素数 {2} 不匹配</entry>
    <entry key="AssignmentNDDataPortDimMismatch">The output port of ''{0}'' expects {1,number,integer} element(s) along dimension {2,number,integer} from input port &lt;U&gt;. The width of dimension {3,number,integer} at input port &lt;U&gt; is {4,number,integer}</entry>
    <entry key="AssignmentNoBooleanIdxPort">''{1}'' 的输入端口 &lt;Idx{0,number,integer}&gt; 的数据类型设置无效。此端口不支持布尔、半精度或非数值数据类型。</entry>
    <entry key="AssignmentNoScaledOrBiasedFxpIdxPort">''{1}'' 的输入端口 &lt;Idx{0,number,integer}&gt; 的数据类型设置无效。对于要在索引端口中使用的定点，数据类型的偏置必须等于 0，小数长度必须等于 0，斜率必须等于 1.0，并且字长必须小于或等于 128。</entry>
    <entry key="AssignmentNonIntegerInput">非整数输入在 ''{1}'' 的输入端口 &lt;Idx{0,number,integer}&gt; 处被截断</entry>
    <entry key="AssignmentIntegerInputOverflow">整数输入在 ''{1}'' 的输入端口 &lt;Idx{0,number,integer}&gt; 处发生溢出，输入数据超出 int32 的范围，导致转换过程中出现损失。</entry>
    <entry key="AssignmentNotAllOutputElementAssigned">At least 1 element in the output signal of ''{0}'' has not been assigned</entry>
    <entry key="AssignmentIndexPortDataTypeRangeNotEnough">在 Assignment 模块 ''{0}'' 中，维度 {2,number,integer} 的索引端口 {1,number,integer} 的类型为 ''{3}''，其范围不足以根据输出大小生成最大索引 {4,number,integer}。输出信号中至少有一个元素不会被赋值。</entry>
    <entry key="AssignmentObsoleteAssignAllSetting">参数 ''{0}'' 中使用了 ''-1''，表示 {2} 中维度 {1,number,integer} 的所有元素的赋值情况。在以后的版本中，将弃用 ''-1'' 这种用法。请改为将此维度的参数 ''{3}'' 设置为 ''全部赋值''。</entry>
    <entry key="AssignmentOutputDimsNotVector">''{1}'' 中的参数 ''{0}'' 无效。指定的输出大小必须为正实整数组成的向量</entry>
    <entry key="AssignmentRepeatIdxFromPort">Elements {0,number,integer} and {1,number,integer} have the same value {2,number,integer}. Same values are not supported for indices from &lt;sldiag objui="inport" objparam="{3,number,integer}" objname="{5}"&gt;input port {3,number,integer}&lt;/sldiag&gt; for dimension {4,number,integer} of ''{5}''.</entry>
    <entry key="AssignmentRepeatIdxParam">Parameter ''{0}'' in ''{1}'' cannot have repeat value. For dimension {2,number,integer}, elements {3,number,integer} and {4,number,integer} in parameter ''{5}'' have the same value {6,number,integer}</entry>
    <entry key="AssignmentTailDimsTrailing">The output dimension specified for ''{0}'' will be trimmed because the width for the highest {1,number,integer} dimension(s) is 1. The number of dimensions of the output port will be different from the value specified in the dialog</entry>
    <entry key="AssignmentUnequalBusInputs">Incoming signals to input ports &lt;U&gt; and &lt;Y0&gt; for block ''{0}'' are different with respect to names and hierarchies. For the Assignment block to work with bus signals, both input buses must have the same names and hierarchies.</entry>
    <entry key="AssignmentVectorDataPortDimMismatch">The output port of ''{0}'' expects {1,number,integer} element(s) from input port &lt;U&gt;. The width of input port &lt;U&gt; is {2,number,integer}</entry>
    <entry key="AssumingDefaultSimStateForL2MSFcn">模块 ''{1}'' 中的 MATLAB S-Function ''{0}'' 未指定其仿真工作点合规性级别。假设默认工作点快照足以捕获此模块的完整仿真工作点。您可以更新 {2}.m 以指定 OperatingPointCompliance 设置或&lt;a href="matlab:warning(''off'',''Simulink:blocks:AssumingDefaultSimStateForL2MSFcn'')"&gt;禁用&lt;/a&gt;此警告。</entry>
    <entry key="AssumingDefaultSimStateForSFcn">The OperatingPointCompliance setting of the {0} S-Function ({1}) block ''{2}'' is not specified. Simulink therefore assumes that the default simulation operating point save/restore is sufficient to capture the complete simulation operating point of this block. Please specify the OperatingPointCompliance setting in the S-function source code. Alternatively, you can  &lt;a href="matlab:warning(''off'',''Simulink:blocks:AssumingDefaultSimStateForSFcn'')"&gt;disable&lt;/a&gt; this warning.</entry>
    <entry key="BCST_CannotMakeCapabilities">The capabilities cannot be made: {0}</entry>
    <entry key="BMathComplexInputNotSupported">Invalid complex data type specified for the input port of block ''{0}''. Operator ''{1}'' does not support complex input signal type.</entry>
    <entry key="BMathComplexOutputNotSupported">Invalid complex data type specified for the output port of block ''{0}''. Operator ''{1}'' does not support complex output signal type.</entry>
    <entry key="BMathInvDtype">Cannot set data type of input and output ports of ''{0}'' to {1}. The data type must be double or single when configured to be a ''{2}'' operation.</entry>
    <entry key="BMathInvDtype3">Cannot set data type of input and output ports of ''{0}'' to {1}. The data type must be signed when configured to be a ''{2}'' operation.</entry>
    <entry key="BMathNRUnsupportedFloatInputFixptInterm">In ''{0}'', the operator ''{1}'' does not support ''{2}'' method for floating-point input, fixed-point output, and intermediate results data type ''Inherit from output''. Please, consider adding a Data Type Conversion block in front of the Math Function block to convert the original floating-point input to a fixed-point signal.</entry>
    <entry key="BMathSignedSqrtIntermDtpMustBeFloat">In ''{0}'', the input or output to ''signedSqrt'' operator must be floating-point.</entry>
    <entry key="BMathSlopeBiasScaledInputNotSupported">Invalid data type specified for the input port of block ''{0}''. Operator ''{1}'' supports built-in data types and fixed-point data types with bias equal to zero and slope power of two.</entry>
    <entry key="RecipNRSlopeBiasScaledInputNotSupported">Invalid data type specified for the input port of block ''{0}''. Block ''{1}'' supports built-in data types and fixed-point data types with bias equal to zero and slope power of two.</entry>
    <entry key="BMathSlopeBiasScaledOutputNotSupported">Invalid data type specified for the output port of block ''{0}''. Operator ''{1}'' supports built-in data types and fixed-point data types with bias equal to zero and slope power of two.</entry>
    <entry key="RecipNRInvIterationNum">In block ''{0}'', valid value of parameter ''{1}'' is an integer between 1 and 255.</entry>
    <entry key="BMathUnsupportedMethod">In ''{0}'', operator ''{1}'' does not support ''{2}'' method for fixed-point types.</entry>
    <entry key="BadDimensionsForUpperLowerLimit">Invalid dimensions in ''{0}''. The dimensions for ''{1}'' must match the dimensions for ''{2}''</entry>
    <entry key="BadParamValueForUpperLowerLimit">Invalid setting in ''{0}'' ''{1}''. Data type for ''{2}'' must be of type double or single and must be the same as the data type for ''{3}''</entry>
    <entry key="BiasNonScalar">The Bias parameter specified in ''{0}'' is invalid. Since the input signal is variable-size, the Bias parameter must be a scalar. A nonscalar Bias only works for fixed-size signals since the Bias size must equal the signal size.</entry>
    <entry key="BlkParamInvalidLinkStatus">The LinkStatus of a block can be set to ''none'' or ''inactive'' for linked blocks. For inactive links, it can be set to ''none'', ''restore'' or ''propagate''</entry>
    <entry key="BlkParamInvalidLinkStatusForInactiveLink">The LinkStatus of an inactive link can be only set to ''none'', ''restore'' or ''propagate''</entry>
    <entry key="BlkParamInvalidLinkStatusForLink">The LinkStatus of a linked block can be only set to ''none'' or ''inactive''</entry>
    <entry key="BlkParamLinkStatusOnNonReference">只能为链接模块设置 LinkStatus</entry>
    <entry key="BlkWithStatePortNotSupported">Subsystem ''{0}'', which contains a For Each block (''{1}''), does not support block ''{2}'' because the block has a state output port.</entry>
    <entry key="PeriodicFCSSDiagNotSupported">Subsystem ''{0}'', which contains a For Each block (''{1}''), does not support Function-Call subsystem ''{2}'' because the ''Sample time type'' parameter of block ''{3}'' is set to ''periodic''. Consider setting this parameter to ''triggered''.</entry>
    <entry key="AsyncFCSSSFcnNotSupported">Simulink does not support an asynchronous S-function initiator block ''{0}'' inside subsystem ''{1}'', which contains a For Each block (''{2}'').</entry>
    <entry key="BlockAliasNotFound">找不到 ''{1}'' 的模块别名 ''{0}''。别名 ''{2}'' 用于 ''{3}''。</entry>
    <entry key="BlockCannotAcceptBusInput">模块 ''{0}'' 无法接受非虚拟总线信号或具有非虚拟子总线的虚拟总线。连接到此模块的总线信号必须为虚拟总线。请考虑插入 "To Virtual Bus" 模块以将输入信号转换为虚拟总线。</entry>
    <entry key="BlockCannotAcceptMixedVirtualBusInput">Block ''{0}'' does not support virtual buses that contain nonvirtual buses. Use a "To Virtual Bus" block to convert the input bus to a virtual bus.</entry>
    <entry key="BlockCannotProduceBusOutput">Block ''{0}'' cannot output a bus signal.</entry>
    <entry key="BlockConfiguredToExpectBus">当 Signal Conversion 模块 ''{0}'' 配置为应处理总线信号时，它无法对非总线信号进行操作。使用 Bus Creator 模块或其他支持总线的上游模块创建总线信号，或针对非总线信号将模块的 "输出" 参数设置为 ''信号副本''。</entry>
    <entry key="BlockConfiguredToExpectNonVirtualBus">The Signal Conversion block ''{0}'' is configured to convert a nonvirtual bus to a virtual bus. However, the input signal is already a virtual bus signal. To avoid this warning, in the block change the parameter 'Output parameters' to 'Signal copy'.</entry>
    <entry key="BlockConfiguredToExpectVirtualBus">The Signal Conversion block ''{0}'' is configured to convert a virtual bus to a nonvirtual bus. However, the input signal is already a nonvirtual bus signal. To avoid this warning, in the block change the parameter 'Output parameters' to 'Signal copy'.</entry>
    <entry key="BlockContinuousFrame">Continuous-time input signals are not allowed for ''{0}'' because it is operating in frame-based mode</entry>
    <entry key="BlockDoesNotSupportMultiExecInstances">Simulink does not support block ''{0}'' inside subsystem ''{1}'' because the subsystem contains a For Each block (''{2}'').</entry>
    <entry key="BlockDoesNotSupportMultiExecInstancesWithCustomMsg">Simulink does not support block ''{0}'' inside subsystem ''{1}'' because the subsystem contains a For Each block (''{2}''). Open the following message for detail.</entry>
    <entry key="LoggingBlockDoesNotSupportMultiExecInstancesWithCustomMsg">Logging for block ''{0}'' inside subsystem ''{1}'' is not supported because the subsystem contains a For Each block (''{2}''). Open the following message for detail.</entry>
    <entry key="BlockElapseTimeOverflow">最后两次触发之间的时间太长，以致使用的历时计数器超过 32 位。发生这种情况时，模块 {0} 无法执行精确计算</entry>
    <entry key="BlockFrameInputPortParameter">Invalid dimensions specified for input port of ''{0}''. The input dimensions should be of the form ''[F x {1,number,integer}]'' to match the dimensions of one or more of its parameters</entry>
    <entry key="BlockFrameMatrixParameter">Invalid parameters specified for ''{0}'' which is operating in frame-based mode. In this mode, all parameters must either be scalars or row vectors whose lengths match the number of frame channels</entry>
    <entry key="BlockFrameOutputPortParameter">Invalid dimensions specified for output port of ''{0}''. The output dimensions should be of the form ''[F x {1,number,integer}]'' to match the dimensions of one or more of its parameters</entry>
    <entry key="BlockHasUnappliedChanges">请在运行仿真之前应用或取消 ''{0}'' 中未应用的更改。</entry>
    <entry key="BlockTypeStrExists">Cannot register block ''{0}'' in module ''{1}''. This block was previously registered in module ''{2}''.</entry>
    <entry key="BlockWithExplicitICFeedingEmptyOutport">输出端口 ''{0}'' 的初始输出设置为 []，这可能会导致意外的初始化。如果您要使子系统 ''{2}'' 的&lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{2}"&gt;输出端口 {1,number,integer}&lt;/sldiag&gt; 具有与输出端口源 ''{3}'' 相同的初始值，请在 ''{4}'' 上显式设置此初始输出值。要关闭此警告消息，请取消选择&lt;sldiag objui="configset" objparam="CheckSSInitialOutputMsg"&gt;检查未定义的子系统初始输出&lt;/sldiag&gt;。</entry>
    <entry key="BlockWithExplicitICFeedingEmptyOutportConsistentOutportInit">输出端口 ''{0}'' 的初始输出设置为 []，这可能会导致意外的初始化。如果您要使子系统 ''{2}'' 的&lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{2}"&gt;输出端口 {1,number,integer}&lt;/sldiag&gt; 具有与输出端口源 ''{3}'' 相同的初始值，请在 ''{4}'' 上显式设置此初始输出值。要解决此问题，请将&lt;sldiag objui="configset" objparam="UnderspecifiedInitializationDetection"&gt;欠定初始化检测&lt;/sldiag&gt;设置为 '简化'。通过使用升级顾问并选中 "检查 Outport 和 Merge 模块的初始化参数的一致性"，也可以实现迁移到简化初始化模式。要关闭此警告消息，请取消选择&lt;sldiag objui="configset" objparam="CheckSSInitialOutputMsg"&gt;检查未定义的子系统初始输出&lt;/sldiag&gt;。</entry>
    <entry key="MultipleWarningsBlkWithExpICFeedingEmptyOutport"> The model ''{0}'' has a total of {1,number,integer} Outport blocks which exhibit the same issue as the Outport block in the warning above.</entry>
    <entry key="BlockWithFewExplicitICsFeedingEmptyOutport">输出端口 ''{0}'' 的初始输出设置为 []，这可能会导致意外的初始化。如果您要使子系统 ''{2}'' 的&lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{2}"&gt;输出端口 {1,number,integer}&lt;/sldiag&gt; 具有与输出端口源 {3} 相同的初始值，请在 ''{4}'' 上显式设置此初始输出值。要关闭此警告消息，请取消选择&lt;sldiag objui="configset" objparam="CheckSSInitialOutputMsg"&gt;检查未定义的子系统初始输出&lt;/sldiag&gt;。</entry>
    <entry key="BlockWithFewExplicitICsFeedingEmptyOutportConsistentOutportInit">输出端口 ''{0}'' 的初始输出设置为 []，这可能会导致意外的初始化。如果您要使子系统 ''{2}'' 的&lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{2}"&gt;输出端口 {1,number,integer}&lt;/sldiag&gt; 具有与输出端口源 {3} 相同的初始值，请在 ''{4}'' 上显式设置此初始输出值。要关闭此警告消息，请取消选择&lt;sldiag objui="configset" objparam="CheckSSInitialOutputMsg"&gt;检查未定义的子系统初始输出&lt;/sldiag&gt;。</entry>
    <entry key="BlockWithManyExplicitICsFeedingEmptyOutport">输出端口 ''{0}'' 的初始输出设置为 []，这可能会导致意外的初始化。如果您要使子系统 ''{2}'' 的&lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{2}"&gt;输出端口 {1,number,integer}&lt;/sldiag&gt; 具有与输出端口源 {3}... 相同的初始值(列表中有 {4,number,integer} 个模块)，请在 ''{5}'' 上显式设置此初始输出值。要关闭此警告消息，请取消选择&lt;sldiag objui="configset" objparam="CheckSSInitialOutputMsg"&gt;检查未定义的子系统初始输出&lt;/sldiag&gt;。</entry>
    <entry key="BlockWithManyExplicitICsFeedingEmptyOutportConsistentOutportInit">输出端口 ''{0}'' 的初始输出设置为 []，这可能会导致意外的初始化。如果您要使子系统 ''{2}'' 的&lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{2}"&gt;输出端口 {1,number,integer}&lt;/sldiag&gt; 具有与输出端口源 {3}... 相同的初始值(列表中有 {4,number,integer} 个模块)，请在 ''{5}'' 上显式设置此初始输出值。要关闭此警告消息，请取消选择&lt;sldiag objui="configset" objparam="CheckSSInitialOutputMsg"&gt;检查未定义的子系统初始输出&lt;/sldiag&gt;。</entry>
    <entry key="BmathLogOfNegativeNumber">''{0}'' 中存在负数对数。请考虑将 ''输出信号类型'' 设置为复数。</entry>
    <entry key="BmathRcpSqrtOfNegativeNumber">''{0}'' 中存在负数平方根。</entry>
    <entry key="BmathSqrtOfNegativeNumber">Square root of a negative number in ''{0}''. Consider setting the ''Output signal type'' to complex.</entry>
    <entry key="BmathUndefinedResultOfPow2">''{0}'' 中未定义 2^u 的结果。</entry>
    <entry key="BmathUndefinedResultOfPow10">''{0}'' 中未定义 10^u 的结果。</entry>
    <entry key="BreakpointSetMustMatchTable">模块 ''{1}'' 中断点向量 {0,number,integer} 的大小必须与其在表中的对应维度相同。断点向量的大小为 {2,number,integer}，但表的对应维度的大小为 {3,number,integer}。</entry>
    <entry key="BreakpointSetsMustBeVector">模块 ''{1}'' 中的断点向量 {0,number,integer} 必须为包含至少两个元素的向量。</entry>
    <entry key="BusSelectorRequiresBusSignal">连接到 ''{0}'' 的输入端口的信号不是总线信号。Bus Selector 模块的输入必须为虚拟或非虚拟总线信号。\n此错误的可能原因是使用了支持总线的模块(如 Merge 或 Unit Delay 模块)，在当前情况下，该模块无法将总线向下游传播到此错误中报告的模块。有关合成(即总线)信号及其正确使用的详细信息，请参阅 Simulink 文档。</entry>
    <entry key="BusAssignRequiresBusSignal">连接到 ''{0}'' 的&lt;sldiag objui="inport" objparam="1" objname="{0}"&gt;输入端口 1&lt;/sldiag&gt; 的信号不是总线信号。Bus Assignment 模块的第一个输入必须为虚拟或非虚拟总线信号。\n此错误的可能原因是使用了支持总线的模块(如 Merge 或 Unit Delay 模块)，在当前情况下，该模块无法将总线向下游传播到此错误中报告的模块。有关合成(即总线)信号及其正确使用的详细信息，请参阅 Simulink 文档。</entry>
    <entry key="BusAssignmentDupAssignment">A signal can be assigned only once, but ''{0}'' is assigned multiple times in block ''{1}''.</entry>
    <entry key="BusAssignmentCoveredAssignment">A signal can be assigned only once, but the assigned bus signal ''{0}'' fully covers the assigned signal ''{1}'' in block ''{2}''.</entry>
    <entry key="BusAssignmentInvOutSignal">''{1}'' 中的所选信号 ''{0}'' 不是进入 Bus Assignment 模块的总线的一部分。此错误的一个可能原因是存在反馈回路，该反馈回路涉及 Bus Creator、Bus Selector 和支持总线的模块，而 Simulink 无法解析它们。有关如何解决此错误的进一步信息，请参考关于总线信号的 Simulink 文档。</entry>
    <entry key="BusAssignmentOutSignalNameUpdate">将所选信号 ''{0}'' 重新映射到 ''{2}'' 中的 ''{1}'' 以匹配总线层次结构。保存您的文件以使此更改永久有效。</entry>
    <entry key="BusAssignmentAssignedSignalIsInsideAoB">The Bus Assignment block ''{0}'' could not replace signal ''{1}'', because this signal is inside an array of buses ''{2}''.</entry>
    <entry key="BusAssignmentInvalidAssignedSignal">Property ''AssignedSignals'' cannot be set to empty character vector.</entry>
    <entry key="BusAssignmentMismatchedAssignedSignal">Bus Assignment 模块 ''{1}'' 的端口 ''{0,number,integer}'' 上的输入总线信号的结构体与选定总线信号 ''{2}'' 的结构体不同。</entry>
    <entry key="BusAssignmentBusToSignalMismatch">Bus Assignment 模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 配置为接受非总线信号。然而，实际输入是总线信号。</entry>
    <entry key="BusAssignmentSignalToBusMismatch">Bus Assignment 模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 配置为接受总线信号。然而，实际输入是非总线信号。</entry>
    <entry key="BusAssignmentUnconnectedAssignedBusSignal">Bus Assignment 模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 配置为接受总线信号。然而，输入端口未连接。</entry>
    <entry key="BusBlkOutBadDims2">Error occurred while setting the dimensions of &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' to '{'{2}'}'. The signals contributing to this port indicate that the dimensions should be '{'{3}'}'.</entry>
    <entry key="BusCC_BusCheckFailed">模块 ''{0}'' 的输入总线与模块对话框中总线对象 ''{1}'' 指定的总线不匹配。检测到以下错误:</entry>
    <entry key="BusCC_ElementDataTypeMismatch">Bus element ''{0}'' of bus object ''{1}'' is specified to be of data type ''{2}'', but the incoming signal has a data type of ''{3}''.</entry>
    <entry key="BusCC_ElementDimMismatch">Bus element ''{0}'' of bus object ''{1}'' is specified to be of dimensions {2}, but the incoming signal is of dimensions {3}.</entry>
    <entry key="BusCC_ElementRequireAOB">Bus element ''{0}'' of bus object ''{1}'' is specified to be an array of buses, but the incoming signal is a virtual bus. An array of buses must be a nonvirtual bus.</entry>
    <entry key="BusCC_ElementDimMismatchVectMatConv">Bus element ''{0}'' of bus object ''{1}'' is specified to be of dimensions {2}, but the incoming signal is of dimensions {3}. This error is due to the ''Vector/Matrix conversion'' diagnostic setting in the Diagnostics page of Configuration Parameters dialog. Try setting this diagnostic to ''None'' to eliminate this error.</entry>
    <entry key="BusCC_ElementDimensionsModeMismatch">The dimensions mode of the bus element ''{0}'' of bus object ''{1}'' is ''{2}'', but the dimensions mode of the incoming signal is ''{3}''.</entry>
    <entry key="BusCC_ElementFramenessMismatch">Bus element ''{0}'' of bus object ''{1}'' is specified to be ''{2}'', but the incoming signal is ''{3}''.</entry>
    <entry key="BusCC_ElementNameMismatch">模块 ''{0}'' 接收到名为 ''{2}'' 的总线信号，但基于总线对象 ''{1}''，它需要名为 ''{3}'' 的信号。</entry>
    <entry key="BusCC_ElementNameMismatchWarning">模块 ''{0}'' 接收到名为 ''{2}'' 的总线信号，但基于总线对象 ''{1}''，它需要名为 ''{3}'' 的信号。要禁用此诊断，请将 "配置参数" &gt; "诊断" &gt; "连接性" &gt; ''元素名称不匹配'' 选项设置为 ''无''。</entry>
    <entry key="BusCC_ElementNotABus">Bus element ''{0}'' of bus object ''{1}'' is not a bus, but the incoming signal is a bus.</entry>
    <entry key="BusCC_ElementSampleTimeMismatch">Bus element ''{0}'' of bus object ''{1}'' is specified to be of sample time {2}, but the incoming signal is of sample time {3}.</entry>
    <entry key="BusCC_ElementSampleTimeMismatchForBusCreatorInExpandedSubsystem">The block ''{0}'' attempts to set the sample time of the outgoing bus to {1}, yet the bus is defined using bus object ''{2}'' which specifies that one or more of its elements are of sample time {3}. The bus object ''{4}'' must define its elements to have inherited sample times by assigning their sample time values to -1.</entry>
    <entry key="BusCC_ElementSignalTypeMismatch">Bus element ''{0}'' of bus object ''{1}'' is specified to be of type ''{2}'', but the incoming signal is ''{3}''.</entry>
    <entry key="BusCC_InputNotABus">Bus element ''{0}'' of bus object ''{1}'' is a bus, but the incoming signal is not a bus.</entry>
    <entry key="BusCC_InvalidBus">Bus object ''{0}'' is not a bus.</entry>
    <entry key="BusCC_NumElementsMismatch">Bus object ''{0}'' has {1,number,integer} bus elements, but the incoming bus has {2,number,integer} signals.</entry>
    <entry key="BusCannotCacheCompBus">Unable to cache compiled bus structure for one of the block ports. The cause of this problem can be reinstantiation of library links or block replacement via callbacks during update diagram. Rerunning the command may fix this problem because the block may no longer need to be reinstantiated or replaced.</entry>
    <entry key="BusComp_ControlPortError1">The signal at &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of block ''{1}'' is of width {2,number,integer}. This must be a scalar for buses to successfully pass through this block.</entry>
    <entry key="BusComp_ControlPortError2">The signal at &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of block ''{1}'' is of dimension {2}. This must be a scalar for buses to successfully pass through this block.</entry>
    <entry key="BusComp_DataTypeError">Incoming buses to block ''{0}'' have a data type mismatch. The signal at &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of ''{2}'' is of data type ''{3}'', while its corresponding signal at &lt;sldiag objui="inport" objparam="{4,number,integer}" objname="{5}"&gt;input port {4,number,integer}&lt;/sldiag&gt; of ''{5}'' is of data type ''{6}''.</entry>
    <entry key="BusComp_DimensionsModeError">Incoming buses to block ''{0}'' have a dimensions mode mismatch. The dimensions mode of the signal at &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of ''{2}'' is ''{3}'', while the dimensions mode of the corresponding signal at &lt;sldiag objui="inport" objparam="{4,number,integer}" objname="{5}"&gt;input port {4,number,integer}&lt;/sldiag&gt; of ''{5}'' is ''{6}''.</entry>
    <entry key="BusComp_DimsError1">到模块 ''{0}'' 的传入总线具有维度不匹配问题。''{2}'' 的&lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;输入端口 {1,number,integer}&lt;/sldiag&gt; 处的信号宽度为 {3}，但它在 ''{5}'' 的&lt;sldiag objui="inport" objparam="{4,number,integer}" objname="{5}"&gt;输入端口 {4,number,integer}&lt;/sldiag&gt; 处的对应信号宽度为 {6}。</entry>
    <entry key="BusComp_DimsError2">Incoming buses to block ''{0}'' have a dimension mismatch. The signal at &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of ''{2}'' is of dimension {3}, while its corresponding signal at &lt;sldiag objui="inport" objparam="{4,number,integer}" objname="{5}"&gt;input port {4,number,integer}&lt;/sldiag&gt; of ''{5}'' is of dimension {6}.</entry>
    <entry key="BusComp_DimsNumError">Incoming buses to block ''{0}'' have a dimension mismatch. The signal at &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of ''{2}'' is of dimensionality {3,number,integer}, while its corresponding signal at &lt;sldiag objui="inport" objparam="{4,number,integer}" objname="{5}"&gt;input port {4,number,integer}&lt;/sldiag&gt; of ''{5}'' is of dimensionality {6,number,integer}.</entry>
    <entry key="BusComp_FrameError">Incoming buses to block ''{0}'' have a frame mismatch. The signal at &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of ''{2}'' is ''{3}'', while its corresponding signal at &lt;sldiag objui="inport" objparam="{4,number,integer}" objname="{5}"&gt;input port {4,number,integer}&lt;/sldiag&gt; of ''{5}'' is ''{6}''.</entry>
    <entry key="BusComp_SampleTimeError">Incoming buses to block ''{0}'' have a sample time mismatch. The signal at &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of ''{2}'' is of sample time {3}, while its corresponding signal at &lt;sldiag objui="inport" objparam="{4,number,integer}" objname="{5}"&gt;input port {4,number,integer}&lt;/sldiag&gt; of ''{5}'' is of sample time {6}.</entry>
    <entry key="BusComp_SignalTypeError">Incoming buses to block ''{0}'' have a signal type mismatch. The signal at &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of ''{2}'' is of type ''{3}'', while its corresponding signal at &lt;sldiag objui="inport" objparam="{4,number,integer}" objname="{5}"&gt;input port {4,number,integer}&lt;/sldiag&gt; of ''{5}'' is of type ''{6}''.</entry>
    <entry key="BusCreatorInvalidInputComplex">Cannot set the signal type of &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' to complex; the signal type should be real.</entry>
    <entry key="BusCreatorInvalidInputDataType">Cannot set the data type of &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' to {2}; the expected data type is {3}.</entry>
    <entry key="BusCreatorInvalidInputReal">Cannot set the signal type of &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' to real; the signal type should be complex.</entry>
    <entry key="BusCreatorInvalidInputUnit">Cannot set the unit of &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' to {2}; the expected unit is {3}.</entry>
    <entry key="BusCreatorInvalidOutputComplex">Cannot set the output signal type of ''{0}'' to complex; the output signal type should be real.</entry>
    <entry key="BusCreatorInvalidOutputDataType">Cannot set the output data type of ''{0}'' to {1}; the output data type should be a structure type with {2,number,integer} elements.</entry>
    <entry key="BusCreatorInvalidOutputUnit">Cannot set the output unit of ''{0}'' to {1}; the output should be unitless.</entry>
    <entry key="BusInputSignalNotSupportedByForEach">The signal at input {0,number,integer} is a bus signal for subsystem ''{1}''. The corresponding Inport block is set to partition the input signal in the block dialog of the For Each block ''{2}''. A bus input signal can not be partitioned by subsystem ''{3}''. However, subsystem ''{4}'' can accept a bus signal if the corresponding Inport is not selected for partitioning.</entry>
    <entry key="BusObjectAtMdlrefInportNotConsistent">The bus data type ''{0}'' specified for the block ''{1}'' and the bus data type ''{2}'' specified for input {3,number,integer} of ''{4}'' are inconsistent; they must be the same.</entry>
    <entry key="BusObjectAtBusCreatorInputNotConsistent">The bus data type ''{0}'' specified for the block ''{1}'' and the bus data type ''{2}'' specified for input {3,number,integer} of ''{4}'' are inconsistent; they must be the same.</entry>
    <entry key="SignalConversionSaveAsParameters">Signal Conversion 模块上的转换输出选项 "信号副本" 选项在 ''{0}'' 中不可用。因此，此模型中转换输出选项设置为 "信号副本" 的所有 Signal Conversion 模块都将以转换输出设置为 "连续副本" 的方式保存。</entry>
    <entry key="BusObjectAtSignalConversionNotConsistent">The bus object ''{0}'' specified on the Signal Conversion block ''{1}'' does not match the bus object ''{2}'' specified on the Signal Conversion block's input port. This could be caused by a different bus data type being specified on an upstream block, such as a Bus Creator block, than the one specified on the Signal Conversion block.</entry>
    <entry key="SignalConversionVirtualBusContiguousCopy">Signal Conversion 模块 ''{0}'' 的输入是虚拟总线。此模块配置为创建连续向量。在 R2011b 之前，在此模块的输入端口上会自动执行总线到向量转换。在 R2011b 及更高版本中，\"信号副本\" 选项取代了 \"连续副本\" 选项。要消除此警告，请考虑在此 Signal Conversion 模块的输入端口上插入一个 Bus to Vector 模块，以将虚拟总线输入转换为向量。</entry>
    <entry key="SignalConversionVirtualBusSignalObject">The Simulink.Signal object specified on the line originating from &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' is not allowed because it cannot be mapped uniquely to a non-virtual signal. To resolve this issue, consider inserting a Bus To Vector block at the input of the Signal Conversion block. Alternatively, you can change the \"Output\" option of the Signal Conversion block to \"Nonvirtual bus\" and specify a Simulink.Bus object on the block.</entry>
    <entry key="SignalConversionVirtualBusSignalObject2">The Simulink.Signal object specified on the line originating from &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' is not allowed because it cannot be mapped uniquely to a non-virtual signal. To resolve this issue, consider changing the \"Output\" option of the Signal Conversion block to \"Nonvirtual bus\".</entry>
    <entry key="BusObjectAtRootOutportNotConsistent">The bus data type ''{0}'' specified for the block ''{1}'' and the bus data type ''{2}'' specified by ''{3}'' are inconsistent; they must be identical since they both correspond to the same bus type.</entry>
    <entry key="BusObjectNeededForRootOutport">应为模块 ''{0}'' 指定总线数据类型，因为总线会进入其输入端口。</entry>
    <entry key="BusObject_SampleTimeMismatch">All elements of bus object ''{0}'' must inherit their sample time or specify the same sample time ({1}).</entry>
    <entry key="BusSelDupBusCreatorSigNames">Signals entering Bus Creator ''{0}'' have duplicated names at input ports: {1}\nAll signals in the resulting bus are being made unique by appending \"(signal #)\". Please update the labels of the signals such that they are all unique.</entry>
    <entry key="BusSelDupMuxSigNames">Signals entering Mux ''{0}'' have duplicated names at input ports: {1}\nAll signals in the resulting bus are being made unique by appending \"(signal #)\". Please update the labels of the signals such that they are all unique.</entry>
    <entry key="BusSelInvBusCreatorSigNames">进入 Bus Creator ''{1}'' 的信号 {0,number,integer} 包含 \".\" 和/或 \",\" 字符。通过将这些字符分别替换为 \":\" 和 \";\"，将为模块生成新名称。</entry>
    <entry key="BusSelInvMuxSigNames">进入 Mux ''{1}'' 的信号 {0,number,integer} 包含 \".\" 和/或 \",\" 字符。通过将这些字符分别替换为 \":\" 和 \";\"，将为模块生成新名称。</entry>
    <entry key="BusSelectorCantChangeSignalLabel">无法更改连接 Bus Selector 的信号线的信号标签。</entry>
    <entry key="BusSelectorDuplicateLeafSignalInMuxedOutput">Bus Selector block ''{0}'' might cause incorrect results because the output bus contains signals with duplicate names. Include each signal in the output bus no more than once, rename input signals to have unique names, or clear "Output as virtual bus" and create the bus with a Bus Creator block.</entry>
    <entry key="BusSelectorInputDuplicateSignalNames">Bus Selector 模块 ''{0}'' 不支持它接收的总线，因为输入总线包含多个名为 ''{1}'' 的元素。</entry>
    <entry key="SynthesizedBusSelectorInputDuplicateSignalNames">Block ''{0}'' does not support the bus it receives because the input bus contains multiple elements named ''{1}''.</entry>
    <entry key="DuplicateSignalInBusFromBusSelectorMuxedOutput">The output bus signal from block ''{0}'' contains signals with duplicate names, which can give incorrect results in logging. We can not log bus with duplicate names.</entry>
    <entry key="BusSelectorEvalPrmInvOutSignal">Selected signal ''{0}'' in ''{1}'' is not part of the bus entering the Bus Selector. One probable cause of this error is the use of Mux blocks instead of Bus Creator blocks to create buses in this model. Consider changing the ''Mux blocks used to create bus signals'' diagnostic to ''error'' in this model and replace any Muxes that are then reported with Bus Creators. Another possible cause of this error is the use of a bus-capable block (such as Merge or Unit Delay) that in this current situation is unable to propagate the bus downstream to the block reported in this error. Please see Simulink documentation for further information on composite (i.e. bus) signals and their proper usage.</entry>
    <entry key="BusSelectorExpectsBusInput">有效总线信号应连接到 Bus Selector 模块 ''{0}''。</entry>
    <entry key="SubrefInportExpectsBus">有效的总线信号应连接到 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt;。</entry>
    <entry key="BusSelectorInvBusObject">Unable to load bus object ''{0}'' for block ''{1}''. \n The bus object \n specified does not exist in the MATLAB workspace or is not of type Simulink.Bus.</entry>
    <entry key="BusSelectorInvOutSignal">''{1}'' 中的所选信号 ''{0}'' 不是进入 Bus Selector 的总线的一部分。此错误的一个可能原因是存在反馈回路，该反馈回路涉及 Bus Creator、Bus Selector 和支持总线的模块，而 Simulink 无法解析它们。有关如何解决此错误的进一步信息，请参考关于总线信号的 Simulink 文档。</entry>
    <entry key="BusSelectorOutSignalNameUpdate">将所选信号 ''{0}'' 重新映射到 ''{2}'' 中的 ''{1}'' 以匹配总线层次结构。保存您的文件以使此更改永久有效。</entry>
    <entry key="BusSelectorUnconnected">''{0}'' must be connected to a Bus Creator, Bus Selector or a bus capable block. \n A possible cause of this error is the use of a bus-capable block (such as Merge or Unit Delay) that in this current situation is unable to propagate the bus downstream to the block reported in this error. Please see Simulink documentation for further information on composite (i.e. bus) signals and their proper usage.</entry>
    <entry key="BusSelectorSelectionInsideAoB">Bus Selector 模块 ''{1}'' 中的选定信号 ''{0}'' 无效，因为它引用子总线数组中的总线元素。子总线数组的路径是 ''{2}''。在使用 Bus Selector 模块访问总线内的元素之前，请使用 Selector 模块选择适当的数组元素。 </entry>
    <entry key="PhyRouterGeneral">物理连接路由器: ''{0}''</entry>
    <entry key="BrancherHierStringMatlabName">Hierarchy string ''{0}'' specified for child port ''{1,number,integer}'' is not a valid MATLAB variable name. </entry>
    <entry key="SimscapeBusBlockDesc">此模块将连接捆绑到一条 Simscape Bus 信号线中。您也可以使用它从现有 Simscape Bus 信号线访问一个或多个连接。使用自动端口创建向模块添加新连接。</entry>
    <entry key="LabelledConnNodeBlockDesc">此模块用于在两个 Simscape 模块之间建立虚拟连接，而不使用物理线路。这消除了 Simscape 模块图中的杂乱线条。 </entry>
    <entry key="PhyRouterLoopBan">Compilation terminated because of a connection loop involving Simscape blocks ''{0}''.</entry>
    <entry key="ConnectionLabelBlockLoopBan">Compilation terminated because of a connection loop involving Connection Label blocks ''{0}''.</entry>
    <entry key="PhyRouterPhysicalSignalBan">Physical signals are not allowed into Simscape buses; check connection ports on block ''{0}''.</entry>
    <entry key="LabelledConnectionNodesPhysicalSignalBan">Physical signals are not allowed into Connection Label blocks; check connection port on block ''{0}''.</entry>
    <entry key="NonNetworkEngineBan">The connection attached to child port {0,number,integer} on Simscape Bus block ''{1}'' is not allowed to participate in Simscape buses.</entry>
    <entry key="LabelledConnectionNodesNonNetworkEngineBan">The connection attached to the Connection Label block ''{0}'' is not supported.</entry>
    <entry key="InvalidHierStringInSimscapeBusDialog">指定的层次结构字符串不是有效的 MATLAB 变量名称。 </entry>
    <entry key="BusSelectorSelectionInsideAoBForLogging">
      The signal for logging at ''{0}'' block is a virtual bus that contains an array of bus at ''{1}''.
      Logging does not support an array of bus inside a virtual bus.
    Please convert this virtual bus to a non-virtual bus or disable logging for this port.</entry>
    <entry key="BusSelectorSelectionInsideAoBForBusExp">
      The input signal for ''{0}'' block is a virtual bus that contains an array of bus at ''{1}''.
      This block does not support an array of bus inside a virtual bus.
    Please convert this virtual bus to a non-virtual bus.</entry>
    <entry key="BusSelectorMuxedOutputsDoesNotSupportAOB">Bus Selector block, ''{0}'', has the ''Output as virtual bus'' option enabled, but that setting is not supported for an array of buses input signal or an input signal containing an array of buses.</entry>
    <entry key="BusSupHierarchyMismatch">Signal ''{0}'' is a bus while signal ''{1}'' is not and hence the input buses to ''{2}'' are not equal.</entry>
    <entry key="BusSupNamesMismatch">Signal ''{0}'' does not match signal ''{1}'' in name and hence the input buses to ''{2}'' are not equal.</entry>
    <entry key="BusSupNumSignalsMismatch">The input buses to ''{0}'' differ in the number of signals they contain.</entry>
    <entry key="SignalSpecBlockInputBusTypeMismatch">Signal Specification 模块上的输入总线类型不匹配。''{0}'' 的输入端的总线信号是 ''{1}''，但根据 Signal Specification 模块对话框中为 ''需要非虚拟总线'' 指定的设置，该模块需要 ''{2}''。</entry>
    <entry key="CGIRUnSupBlockType">模块 ''$PATH$'' 的类型为 {0}。$PRODUCT$ 不支持这种类型的模块。</entry>
    <entry key="CGIRUnSupLookUp2DComplex">Lookup Table (2-D) 模块 ''$PATH$'' 的 "表数据" 参数是复数值。$PRODUCT$ 不支持复数输出。</entry>
    <entry key="CGIRUnSupLookUp2DDataType">Lookup Table (2-D) 模块 ''$PATH$'' 的输出端口的数据类型为 {0}。$PRODUCT$ 不支持此数据类型。</entry>
    <entry key="CGIRUnSupLookUp2DHetrCol">Lookup Table (2-D) 模块 ''$PATH$'' 的列索引输入端口和输出端口的数据类型分别为 {0} 和 {1}。$PRODUCT$ 不支持输入端口和输出端口具有不同数据类型。</entry>
    <entry key="CGIRUnSupLookUp2DHetrRow">Lookup Table (2-D) 模块 ''$PATH$'' 的行索引输入端口和输出端口的数据类型分别为 {0} 和 {1}。$PRODUCT$ 不支持输入端口和输出端口具有不同数据类型。</entry>
    <entry key="CGIRUnSupLookUp2DMethod">Lookup Table (2-D) 模块 ''$PATH$'' 的 "查找方法" 参数配置为 {0}。$PRODUCT$ 不支持此方法。</entry>
    <entry key="CGIRUnSupLookUpComplex">Lookup Table 模块 ''$PATH$'' 输出复数值信号。$PRODUCT$ 不支持复数输出。</entry>
    <entry key="CGIRUnSupLookUpDataType">Lookup Table 模块 ''$PATH$'' 的输出端口的数据类型为 {0}。$PRODUCT$ 不支持此数据类型。</entry>
    <entry key="CGIRUnSupLookUpHetr">Lookup Table 模块 ''$PATH$'' 的输入端口和输出端口的数据类型分别为 {0} 和 {1}。$PRODUCT$ 不支持输入端口和输出端口具有不同数据类型。</entry>
    <entry key="CGIRUnSupLookUpMethod">Lookup Table 模块 ''$PATH$'' 的 "查找方法" 参数配置为 {0}。$PRODUCT$ 不支持此方法。</entry>
    <entry key="CGIRUnSupNnZOffset">模块 ''$PATH$'' 的编译采样时间为 {0}。$PRODUCT$ 不支持具有非零采样时间偏移量的模块。</entry>
    <entry key="CGIRUnSupSfunc">$PRODUCT$ 不支持从模块 ''$PATH$'' 调用的 S-Function {0}。</entry>
    <entry key="CacheCompiledBusStruct">模块 ''{0}'' 的 CacheCompiledBusStruct 参数设置无效。对于 Subsystem Inport 模块、Outport 模块和 Bus Creator 模块，可以启用此参数。</entry>
    <entry key="CancelMsg">取消</entry>
    <entry key="CannotChangePortComplexSignal">S-function method {0} cannot change the complex signal of {1} port {2,number,integer} of ''{3}'' once it has been set</entry>
    <entry key="CannotChangePortDataType">S-function method {0} cannot change the data type of {1} port {2,number,integer} of ''{3}'' once the data type has been set</entry>
    <entry key="CannotChangePortDimensions">S-function method {0} cannot change the dimension of {1} port {2,number,integer} of ''{3}'' once it has been set</entry>
    <entry key="CannotChangePortWidth">S-function method {0} cannot change the width of {1} port {2,number,integer} of ''{3}'' once the width has been set</entry>
    <entry key="CannotChangePortUnit">S-function method {0} cannot change the unit of {1} port {2,number,integer} of ''{3}'' once it has been set</entry>
    <entry key="CannotConvToVarDimsFrame">''{0}'' cannot convert a variable-size sample-based signal to a variable-size frame-based signal. The size of the first dimension of a variable- size sample-based signal can change during execution. In contrast, the frame-based signal (e.g., [m x n]) must keep its frame length (i.e., m) fixed.</entry>
    <entry key="CannotExtrapData">''{0}'' extrapolation of integer and fixed-point data are not supported by block ''{1}''. In addition, ''{0}'' extrapolation requires that the 'Intermediate results' and 'Output' data types must be the same floating-point data type.</entry>
    <entry key="CannotFindSignalInStrictMode">在 Bus Selector 模块 ''{1}'' 的输入信号中找不到信号 {0}。</entry>
    <entry key="CannotGetSimStateForSFcnWithPWork">Simulink is unable to save the operating point of the {0} S-Function ({1}) block ''{2}'' because the S-function has pointer work (PWork) vectors.</entry>
    <entry key="CannotSetSimStateForSFcnWithPWork">Simulink is unable to restore the operating point for the {0} S-Function ({1}) block ''{2}'' because the S-function has pointer work (PWork) vectors.</entry>
    <entry key="CannotSplitFrameData">无法将 ''{0}'' 的输入端的多路复用帧信息拆分到各个输出端口。输入上的复用信号对应于 {1,number,integer} 个单独信号的帧信息。问题可能是模块对话框中没有足够的信息来说明如何在各输出端口之间拆分来自各种信号的帧信息</entry>
    <entry key="CaseConditionsNotCoverEnums">''{1}'' 的 ''{0}'' 属于枚举数据类型，但它们未覆盖枚举数据类型中的所有基础值，并且默认情况下不启用</entry>
    <entry key="CaseNonIntegerInput">Noninteger input truncated at port {0,number,integer} of {1}</entry>
    <entry key="CaseOverflowIntegerInput">Overflow integer input truncated at port {0,number,integer} of {1}</entry>
    <entry key="ColMismatch">''{1}'' 的 {0} 中的元素数必须与输出表中的列数匹配</entry>
    <entry key="CollapsedParamRefPartitionedMaskParam">Parameter ''{0}'' of block ''{1}'' cannot reference partitioned mask parameter ''{2}'' of For Each subsystem ''{3}'' because parameter ''{4}'' will be reduced to a numerical value.</entry>
    <entry key="CompileNeededForForeachSubsysCompliant">为了访问模型 ''{0}'' 中的参数 ''ForeachIteratorSubsystemCompliant''，必须将模型置于已编译状态。</entry>
    <entry key="CompileNeededForForeachSubsysIncompliantBlkList">为了访问模型 ''{0}'' 中的参数 ''ForeachIteratorSubsystemCompliantBlocks''，必须将模型置于已编译状态。</entry>
    <entry key="ConcatBusTypesMustBeSame">Invalid connection detected for ''{0}'' at input port {1,number,integer}. Concatenate blocks do not allow mixtures of non-bus signals and bus signals. When creating an array of buses, make all inputs to a Concatenate block nonvirtual buses that have identical signal names and hierarchies.</entry>
    <entry key="ConcatInputPortCurrDimsMismatch">Mismatch of current input port dimensions has been detected in ''{0}''. When concatenating variable-size signals, the current sizes of dimensions other than the concatenate dimension must match for all input ports. This requirement is violated along dimension {1,number,integer} of the {2,number,integer}-th input port because its current size {3,number,integer} is not the same as the current size {4,number,integer} specified by the first input port.</entry>
    <entry key="ConcatInvalidCurrDimsInVectorMode">Simulink has detected an invalid run-time dimension 0 on the dimension {0,number,integer} from the &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of the block ''{2}'' at time {3}. For vector mode, when an input is a 2-D vector, the dimension that does not become concatenated should be the fixed value of 1.</entry>
    <entry key="ConcatInvalidDimsInVectorMode">Invalid dimensions {0} encountered from the input ports of Concatenate block ''{1}''. In vector mode, Concatenate blocks with multiple input signals can accept only scalars, 1-D vectors, and either row-vectors or column-vectors (but not both).</entry>
    <entry key="ConfigSubInvChoice">模块选择项 ''{0}'' 不是 ''{1}'' 的有效成员</entry>
    <entry key="ConfigSubInvPortBlockChoice">Block choice ''{0}'' is a port block and hence an invalid member of ''{1}''</entry>
    <entry key="ConfigSubInvMembers">Cannot set member block list for configurable subsystem instance ''{0}''</entry>
    <entry key="ConfigSubInvSubMember">''{0}'' must not be an enabled or triggered subsystem to be a valid choice</entry>
    <entry key="ConfigSubInvTemplate">Cannot change the template parameter for ''{0}''</entry>
    <entry key="ConfigSubInvUsage">''{0}'' must be placed in a library to be used</entry>
    <entry key="ConfigSubMissingChoice">''{0}'' 没有模块选择项</entry>
    <entry key="ConfigSubMissingMember">''{1}'' 中不存在成员 ''{0}''</entry>
    <entry key="ConfigSubOpenMasterError">''{0}'' must be placed in a library to be used</entry>
    <entry key="ConfigSubSaveLibrary">在创建可配置子系统模板之前，必须保存库</entry>
    <entry key="ConfigSubVirgin">尚未配置 ''{0}''</entry>
    <entry key="ConjComplexHasNoNonZeroBiasSupport">Complex inputs must have non-zero bias in Math Function block ''{0}''</entry>
    <entry key="CoreFactoryNotFound">Cannot find a valid core factory with name ''{0}''.</entry>
    <entry key="DSAccessedByRTWSFunction">Data store diagnostics are being disabled for the block ''{0}'' because its data store is accessed by the block ''{1}'', which is an S-function generated.</entry>
    <entry key="DSMNameNotInDomain">模块 ''{0}'' 将原始数据存储名称 ''{1}'' 映射到 ''{2}''。但是，''{3}'' 的子级正尝试以该原始数据存储名称使用同一数据存储。</entry>
    <entry key="DSMNameInvalid">模块 ''{0}'' 指定了无效的数据存储名称 ''{1}''</entry>
    <entry key="DSMNameNotUnique">模块 ''{0}'' 多次指定了数据存储名称 ''{1}''</entry>
    <entry key="DSMNameValueMismatch">模块 ''{0}'' 有 {1,number,integer} 个数据存储名称，但有 {2,number,integer} 个数据存储值</entry>
    <entry key="DSMNameValueUnsupported">The block ''{0}'' cannot specify data store mappings</entry>
    <entry key="DSMValueInvalid">The block ''{0}'' specifies an invalid data store value ''{1}''</entry>
    <entry key="DSMValueNotUnique">模块 ''{0}'' 多次指定了数据存储值 ''{1}''</entry>
    <entry key="DSMemoryComplexICWithBooleanSignal">Data Store Memory block ''{0}'' has a complex Initial value yet specifies that its ''Data type'' is boolean. You can resolve this by specifying a non-complex Initial value.</entry>
    <entry key="DSMemoryComplexICWithRealSignal">Data Store Memory block ''{0}'' has a complex Initial value yet specifies that its ''Signal type'' is ''real''. You can resolve this by specifying the ''Signal type'' be ''complex'', or by applying the ''real'' function to the specified Initial value to convert it to a non-complex value, e.g. real(ICValue)</entry>
    <entry key="DSMemoryDimensionsError">Simulink.Signal 对象 ''{0}'' 即是一个用于模型 ''{1}'' 的 Data Store Memory 模块，因此属性 ''维度'' 不能为 -1</entry>
    <entry key="DSMemoryDimensionsModeError">Simulink.Signal object ''{0}'' implies a Data Store Memory block for the model ''{1}'', so the property ''Dimensions Mode'' cannot be ''Variable dimensions mode''. Data Store Memory block does not support variable dimensions mode</entry>
    <entry key="DSMemoryFramesError">Global Simulink.Signal object ''{0}'' implies a Data Store Memory block for the model ''{1}'', so the property ''SamplingMode'' cannot be set to ''Frame based''</entry>
    <entry key="DSMemoryLoggingBlockAsyncSampleTime">Data Store Memory 模块 ''{0}'' 设置为记录，但使用的是异步采样时间。将不会为该 Data Store Memory 模块记录任何数据。</entry>
    <entry key="DSMemoryLoggingBlockCustomDType">Data Store Memory 模块 ''{0}'' 设置为日志记录且数据类型为 ''{1}''。仅内置、定点和枚举类型支持记录。将不会为该 Data Store Memory 模块记录任何数据。</entry>
    <entry key="DSMemoryLoggingBlockNoFixedPt">Data Store Memory 模块 ''{0}'' 设置为日志记录且具有定点数据类型。没有可用的 Fixed-Point Designer 许可证。将不会为该 Data Store Memory 模块记录任何数据。</entry>
    <entry key="DSMemoryLoggingDecimateDataInconsistency">The Data Store Memory block ''{0}'' resolves to Simulink.Signal object ''{1}'' and has inconsistent logging information for DecimateData.</entry>
    <entry key="DSMemoryLoggingDecimationInconsistency">The Data Store Memory block ''{0}'' resolves to Simulink.Signal object ''{1}'' and has inconsistent logging information for Decimation.</entry>
    <entry key="DSMemoryLoggingLimitDataInconsistency">The Data Store Memory block ''{0}'' resolves to Simulink.Signal object ''{1}'' and has inconsistent logging information for LimitDataPoints.</entry>
    <entry key="DSMemoryLoggingMaxPointsInconsistency">The Data Store Memory block ''{0}'' resolves to Simulink.Signal object ''{1}'' and has inconsistent logging information for MaxPoints.</entry>
    <entry key="DSMemoryLoggingMdlRefAccel">Data Store Memory 全局变量 ''{0}'' 由以加速模式运行的引用模型 ''{1}'' 直接或间接访问。仅在普通模式下才支持记录全局变量。不会为该变量记录任何数据。</entry>
    <entry key="DSMemoryLoggingNameInconsistency">The Data Store Memory block ''{0}'' resolves to Simulink.Signal object ''{1}'' and has inconsistent logging information for LoggingName. The block uses ''{2}'' and the Signal object uses ''{3}''.</entry>
    <entry key="DSMemoryLoggingNameModeInconsistency">The Data Store Memory block ''{0}'' resolves to Simulink.Signal object ''{1}'' and has inconsistent logging information for NameMode.</entry>
    <entry key="DSMemoryLoggingSimMode">当前模型配置为记录数据存储内存，但数据存储内存记录仅在普通模式仿真下受支持。不会记录任何 Data Store Memory 模块或全局变量。要消除此警告，请在 "配置参数" 对话框的 "数据导入/导出" 页中取消选中 "数据存储内存记录" 选项。</entry>
    <entry key="DSMemoryLoggingVariableCustomDType">Data Store Memory 变量 ''{0}'' 设置为日志记录且数据类型为 ''{1}''。仅内置、定点和枚举类型支持记录。将不会为该数据存储内存记录任何数据。</entry>
    <entry key="DSMemoryLoggingVariableNoFixedPt">Data Store Memory 变量 ''{0}'' 设置为日志记录且具有定点数据类型。没有可用的 Fixed-Point Designer 许可证。将不会为该数据存储内存记录任何数据。</entry>
    <entry key="DSMemoryOwnedByAncestorDynamicComplexity">全局 Simulink.Signal 对象 ''{0}'' 意味着引用模型 ''{1}'' 需要使用全局 Data Store Memory 模块，因此属性 ''复/实性'' 不能设置为 ''auto''</entry>
    <entry key="DSMemoryOwnedByAncestorDynamicDataType">Global Simulink.Signal object ''{0}'' implies a global Data Store Memory block for the reference model ''{1}'', so the property ''DataType'' must not be set to ''auto''</entry>
    <entry key="DSRegisteredAfterEvalParams">模块 ''{0}'' 正在 mdlInitializeSizes 之外的例程中注册数据存储内存；这是不允许的</entry>
    <entry key="DTConvComplexToBool">Complex number cannot be converted to boolean in ''{0}''</entry>
    <entry key="DTConvCustomNoStoreInt">The parameter ''ConvertRealWorld'' in ''{0}'' is set to ''Stored integer''. ''Stored integer'' can only be used when both input and output ports are set to MATLAB built-in data types or fixed-point data types. Currently the data types are user-defined</entry>
    <entry key="DTConversionUncessary">不必要的数据类型转换 ''{0}''。输入和输出数据类型是相同的&lt;actions exclusiveFixIts="no"&gt;&lt;action type="suppression"&gt;&lt;/action&gt;&lt;/actions&gt;</entry>
    <entry key="DTConversionComplex2Enum">The input port of block ''{0}'' is complex but output port is of enumeration type. This conversion is invalid.</entry>
    <entry key="DemuxBadBusVectorParam">Invalid vector used in parameter {0} of ''{1}'' to specify port information. The vector must have finite non-zero elements that are positive integers.</entry>
    <entry key="DemuxCannotSplitMatrices">''{0}'' 的输入端口维度的设置无效。Demux 不能用于拆分矩阵</entry>
    <entry key="DemuxCellOnlyInBusMode">Invalid parameter ''{0}'' specified for ''{1}''. This parameter does not support cell array as input.</entry>
    <entry key="DemuxDimsInfoMismatch1">Invalid setting for dimensions of input port of ''{0}''. The port is being set to have dimensions that correspond to {1,number,integer} multiplexed signals. Not enough information has been specified in the block dialog to determine how these signals should be presented at the output. Try using the cell array format to specify the output port dimensions</entry>
    <entry key="DemuxDimsInfoMismatch2">Invalid setting for dimensions of input port of ''{0}''. This port is being set to have dimensions that correspond to {1,number,integer} multiplexed signals, while the output ports have been set to expect {2,number,integer} multiplexed signals</entry>
    <entry key="DemuxInValidPortWidths">''{0}'' 的输入端口维度的设置无效。维度将设置为 {1}。这是无效的，因为输入和输出元素的总数不同</entry>
    <entry key="DemuxMatricesOnlyInBusIn">Invalid dimensions setting for input port of ''{0}''. The dimensions are being set to '{'{1}'}'. This is not allowed because the Demux handles matrices only when it is in Bus Selection Mode.</entry>
    <entry key="DemuxMatricesOnlyInBusOut">Invalid dimensions setting for &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of ''{1}''. The dimensions are being set to '{'{2}'}'. This is not allowed because the Demux handles matrices only when it is in Bus Selection Mode.</entry>
    <entry key="DemuxPortLargerThanOutDims">Invalid setting for input port dimensions of ''{0}''. The dimensions are being set to {1}. This is not valid because the input has fewer elements than the total number of elements ({2,number,integer}) in the output ports</entry>
    <entry key="DemuxSplittingInBusMode">Invalid setting for input port dimensions in ''{0}''. In bus selection mode, the input to the Demux must be a composite signal that was generated by a Bus Creator or Mux.</entry>
    <entry key="DemuxOutputsFcnCallWithGroundSrc">Code generation is not supported because the signal at &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of the Demux block ''{1}'' is a function-call signal but its input is grounded or unconnected.</entry>
    <entry key="DerivJacobian">当 "线性化时间" 设置为 Inf 时，Derivative 模块被线性化为零。请考虑对 "线性化时间" 参数使用有限数字。</entry>
    <entry key="DetermismMustBeOffForAsyncTrateTrans">无法确保数据传输的确定性，因为 Rate Transition 模块 ''{0}'' 的源或目标与异步任务相关联。请取消选中 Rate Transition 模块的 ''确保确定性数据传输'' 参数</entry>
    <entry key="DetermismMustBeOffForExportedTaskTrateTrans">Cannot ensure determinism of data transfer because either the source or destination of rate transition block ''{0}'' is associated with an exported task. Uncheck the rate transition block''s ''Ensure deterministic data transfer'' parameter</entry>
    <entry key="DeterminismMustBeOffForAperiodicRateTrans">
      Cannot ensure determinism of data transfer because either the source or destination of rate transition block ''{0}'' is associated with an aperiodic partition.
               &lt;actions exclusiveFixIts="yes"&gt;
               &lt;action type="fixit" id="Deterministic"&gt;
               &lt;cmd&gt;set_param_action(''{0}'', ''Deterministic'',''off'');&lt;/cmd&gt;
               &lt;txt&gt;Uncheck the rate transition block''s ''Ensure deterministic data transfer'' parameter.&lt;/txt&gt;
               &lt;/action&gt;
               &lt;/actions&gt;
      
    </entry>
    <entry key="DIntInvStateInitTrigTs">
  Discrete-Time Integrator 模块 ''{0}'' 需要周期性采样时间。如果不希望更改采样时间，请执行以下操作之一。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param_action(''{0}'', ''IntegratorMethod'', ''Accumulation: Forward Euler'');&lt;/cmd&gt; &lt;txt&gt;将 ''积分器方法'' 设置为 ''累积: 前向欧拉''。&lt;/txt&gt; &lt;/action&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param_action(''{0}'', ''IntegratorMethod'', ''Accumulation: Backward Euler'');&lt;/cmd&gt; &lt;txt&gt;将 ''积分器方法'' 设置为 ''累积: 后向欧拉''。&lt;/txt&gt; &lt;/action&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param_action(''{0}'', ''IntegratorMethod'', ''Accumulation: Trapezoidal'');&lt;/cmd&gt; &lt;txt&gt;将 ''积分器方法'' 设置为 ''累积: 梯度''。&lt;/txt&gt; &lt;/action&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param_action(''{0}'', ''InitialConditionSetting'', ''Output'');&lt;/cmd&gt; &lt;txt&gt;如果触发采样时间的来源是周期性采样时间，您可以将 ''初始条件设置'' 设置为 ''输出''。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
  
</entry>
    <entry key="DIntInvStateInitTrigTsInExpFcnMdl">Discrete-Time Integrator 模块 ''{0}'' 需要周期性采样时间，因为参数 '初始条件设置' 设置为 '状态(最高效)' 并且参数 '积分方法' 不是一种累积方法。在导出函数模型中，将积分器模块放在由根级函数调用 Inport 模块直接驱动的函数调用子系统中。将子系统模块的触发端口模块的 '采样时间类型' 设置为 '周期性'，并为根级 Inport 模块指定周期性采样时间。</entry>
    <entry key="DirectLookupNdBlockIndexOutOfRangeErrorMsg">在模块 ''{0}'' 中，输入超出表维度</entry>
    <entry key="EnforceDirectLookupNdBlockIndexOutOfRangeErrorMsg">在模块 ''{0}'' 中，输入超过表维度。请或者清除 '假设输入在范围内' 参数，或者将输入限制在表维度的范围内。</entry>
    <entry key="DirectLookupNdBlockIndexOutOfRangeWarnMsg">在模块 ''{0}'' 中，输入超过表维度。钳位输入并继续</entry>
    <entry key="DirectLookupNdBlockNumOfIndexOutOfRangeWarnMsg">在模块 ''{0}'' 中，输入超出表维度的次数为 {1,number,integer}</entry>
    <entry key="DirectLookupNdIndexInputsSpecMsg">在模块 ''{0}'' 中，索引输入端口信号必须为非帧、非复数信号，且具有以下内置数据类型: double、single、int8、uint8、int16、uint16、int32、uint32、boolean，或偏置等于 0、小数长度等于 0、斜率等于 1.0 且字长小于或等于 65535 的定点数据类型。</entry>
    <entry key="DirectLookupNdInputDimensionsCannotBeDeterminedMsg">In block ''{0}'', insufficient dimension information to determine input port dimensions. Recommendation: specify input port dimensions using upstream blocks</entry>
    <entry key="DirectLookupNdInputDimensionsMutuallyIncompatibleMsg">For block ''{0}'', input port dimensions must follow scalar expansion rules: non-scalar port dimensions must all be identical</entry>
    <entry key="DirectLookupNdNumInputsInvMsg">In block ''{0}'', specified output dimensions exceeds table dimensions. Choose output shape (dimensions) up to 2-D and equal to or less than table dimensions</entry>
    <entry key="DirectLookupNdOutputPortDimsIncompatibleMsg">Output port not compatible with specified input dimensions in block ''{0}''</entry>
    <entry key="DirectLookupNdOutputTypeMustMatchTableMsg">In block ''{0}'', output port data type must match table parameter data type</entry>
    <entry key="DirectLookupNdInvIndexPortType">In block ''{0}'', the index port data type must be one of the following: ''boolean'', ''uint8'', ''uint16'', ''uint32'', ''int8'', ''int16'', ''int32'', ''single'', ''double'', or ''fixed-point''. Fixed-point data type must have bias equal to 0, slope equal to 1.0, fractional length equal to 0, and word length less than or equal to 65535.</entry>
    <entry key="DirectLookupNdOutputTypeMustMatchTablePortMsg">In block ''{0}'', output port data type must match table input port data type (marked ''T'')</entry>
    <entry key="DirectLookupNdTableDimsMustMatchExplicitMsg">对于模块 ''{0}''，''表数据'' 中的维数必须与指定的显式数字匹配，或是一维表数据的行或列矩阵</entry>
    <entry key="DirectLookupNdTableInOutComplexityMatchMsg">In block ''{0}'', output port complexity must match table input port complexity (marked ''T'')</entry>
    <entry key="DirectLookupNdTableOutComplexityMatchMsg">In block ''{0}'', output port must match complexity of table</entry>
    <entry key="DirectLookupNdTablePortDimensionMustBeSpecMsg">In block ''{0}'', table port dimensions must be specified, they cannot be back-inherited. Recommendation: specify table port dimensions using upstream blocks</entry>
    <entry key="DirectLookupNdUnsupportedDataTypeInTableMsg">Unsupported data type in table parameter for block ''{0}''</entry>
    <entry key="DirectLookupNdTableDimSizeOutOfRange">在模块 ''{0}'' 中，表元素的数量大于模型的 "硬件实现" 设置中配置的整数大小的最大限制 ''{1, number, integer}''。</entry>
    <entry key="DisallowTuning">In ''{0}'', you cannot tune the leading filter coefficient from a nonzero value to zero or vice versa while a simulation is running, because this changes the direct feedthrough status of the block</entry>
    <entry key="DiscIntegratorWeightNonPositive">离散积分器 {1} 的参数 {0} 的值必须为正值</entry>
    <entry key="DiscIntegratorSaturPortDataTypeConflict">在 Discrete-time Integrator 模块 ''{0}'' 中，饱和端口数据类型 ''{1}'' 与输出端口数据类型 ''{2}'' 冲突。当输入和输出具有相同的浮点数据类型(双精度或单精度)时，饱和端口必须具有与输出相同的数据类型。</entry>
    <entry key="DiscInvDisagreeInternalRuleDType">Discrete-Time Integrator 模块 ''{0}'' 的数据类型传播导致错误，这是由于不满足以下要求之一而导致的: (1) 第一个输出的数据类型、状态和外部初始条件必须相同。(2) 饱和输出的数据类型必须为 double、single 或 int8。(3) 当输入和输出具有相同的浮点数据类型(double 或 single)时，饱和端口必须具有与输出相同的数据类型。</entry>
    <entry key="DiscNonSupportSaturPortType">A data type propagation error occurs in the Discrete-time Integrator block ''{0}''. The data type of the Saturation port must be double, single, or int8. This is because the Saturation port needs to represent three output values: 1.0, 0.0, and -1.0</entry>
    <entry key="DiscreteFirAllDataTypeMustBeSigned">如果输入数据类型或系数数据类型为有符号，则 ''{0}'' 的累加器、乘积输出和输出数据类型必须为有符号。</entry>
    <entry key="DiscreteFirAllDataTypeMustBeUnsigned">如果输入数据类型和系数数据类型均为无符号，则 ''{0}'' 的累加器、乘积输出和输出数据类型必须为无符号。</entry>
    <entry key="AllpoleAllDataTypeMustBeSigned">''{0}'' 的系数、累加器、乘积输出和输出数据类型必须为有符号。</entry>
    <entry key="DiscreteFirAllInputPortsMustHaveSameDataType">The input and the coefficients of ''{0}''must have the same data type.</entry>
    <entry key="DiscreteFirBinaryScalingOnly">''{0}'' supports binary point-only scaling. For all fixed-point data types, the slope must be a power of two and the bias must be zero.</entry>
    <entry key="DiscreteFirHomogeneousDataType">The data types used with ''{0}''must either be all double-precision, all single-precision, or all fixed point.</entry>
    <entry key="DiscreteFirInitialValueMustBeReal">对于任何直接型滤波器结构，当输入为实数时，''{0}'' 的 ''初始状态'' 参数必须为实数。</entry>
    <entry key="DiscreteFirInitialValueMustBeScalarOrMatrix">The ''Initial states'' parameter of ''{0}''must either be a scalar or a matrix with the same number of dimensions as the number of filter states.</entry>
    <entry key="DiscreteFirMatrixInputNotAllowed">''{0}'' 的系数(Num)端口不支持矩阵输入。</entry>
    <entry key="DiscreteFirStateWriteNonFloatInput">模块 ''{0}'' 的输入不是浮点类型。当与 Discrete FIR Filter 模块结合使用时，State Writer 或 State Reader 模块仅支持浮点输入。</entry>
    <entry key="DiscreteIIRBaseJacobianNotSupported">仅当使用实数值标量输入、实数值滤波器系数、对话框指定的参数和基于采样的处理才支持此模块的线性化。</entry>
    <entry key="DiscreteFirBaseJacobianNotSupported">仅当使用实数值标量输入、实数值滤波器系数、对话框指定的参数和基于采样的处理才支持此模块的线性化。</entry>
    <entry key="DisplaySINeedsNumericDType">模块 ''{0}'' 只能为数值数据类型的信号显示存储的整数值。</entry>
    <entry key="DisplaySINeedsNumericOrDateTimeDType">Block ''{0}'' can only display stored integer values for signals of numeric or DateTime data types.</entry>
    <entry key="WarnEventNameCollision">检测事件名称冲突</entry>
    <entry key="WarnEventNameCollisionInfo">事件 ''{0}'' 已定义为 ''{1}'' 函数，\n因此无法将其重新定义为 ''{2}'' 函数。</entry>
    <entry key="DetectEventNameCollision">
  事件 ''{0}'' 在模块 ''{1}'' 中定义为 '重新初始化'。但它在模块 ''{2}'' 中还定义为 '重置'，这是不允许的。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit" id="KeepOn"&gt; &lt;cmd&gt;set_param_action(''{2}'', ''EventType'',''Reinitialize'');&lt;/cmd&gt; &lt;txt&gt;请将模块 ''{2}'' 的事件类型更改为 '重新初始化'。&lt;/txt&gt; &lt;/action&gt; &lt;action type="fixit" id="KeepOff"&gt; &lt;cmd&gt;set_param_action(''{1}'', ''EventType'',''Reset'');&lt;/cmd&gt; &lt;txt&gt;请将模块 ''{1}'' 的事件类型更改为 '重置'。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
  
</entry>
    <entry key="EventListenerBlockCannotBeAddedAtTopLevel">The Event listener block is being added to the top level of the model ''{0}''. This is not allowed.</entry>
    <entry key="EventListenerCannotBeAddedToSSHavingEventListenerBlock">The Subsystem ''{0}'' already contains an Event listener block. Another Event listener block cannot be added to such a subsystem.</entry>
    <entry key="EventListenerCannotBeAddedToSSHavingControlPorts">Event Listener block is being added to subsystem ''{0}''. Event Listener blocks can only be added to subsystems which do not already contain control port blocks like Enable or Trigger port blocks.</entry>
    <entry key="EventListenerInSSWithControlPorts">Event Listener block is within the subsystem ''{0}'' which contains a control port block. Event Listener blocks can only be added to subsystems which do not already contain control port blocks like Enable orTrigger port blocks.</entry>
    <entry key="DuplicateDomainConfiguratorBlocks">''{0}'' already contains a domain configuration block. Another domain configuration block cannot be added.</entry>
    <entry key="AdditionOfSSHavingEventListenerToGraphHavingEventListener">An Initialize, Reset, or Terminate Function block is being added within the Initialize, Reset, or Terminate Function block ''{0}''. This is not allowed.</entry>
    <entry key="FilterCoefMustBeRowVector">Filter coefficients in ''{0}'' must be a row vector.</entry>
    <entry key="FilterCoefMustBeRowVectorWarn">''{0}'' 的输入滤波器系数必须为行向量。您可以使用 Reshape 模块将滤波器系数转置为行向量。要在模型中自动放置 Reshape 模块，请运行升级顾问。</entry>
    <entry key="FilterCirularFixedPointSpecNotAllowed">When the product output data type of ''{0}'' is set to 'Inherit: Inherit via internal rule', the output data type must be specified explicitly or set to 'Inherit: Same as input'.</entry>
    <entry key="varSizeChannelsNotSupported">当 ''{0}'' 的输入是可变大小信号时，输入通道的数量必须保持固定。</entry>
    <entry key="IIRFilterCirularFixedPointSpecNotAllowed">When the denominator product output data type of ''{0}'' is set to 'Inherit: Inherit via internal rule', the output data type must be specified explicitly or set to 'Inherit: Same as input'.</entry>
    <entry key="DiscreteFirOnlySignedDataTypeAllowed">Only signed data types are allowed when ''{0}''performs complex arithmetic.</entry>
    <entry key="DiscreteFirOutputDataTypeMismatch">The data type on the output port of ''{0}''does not match the ''Output data type'' parameter on the block dialog.</entry>
    <entry key="DiscreteFirSIMONotAllowed">Single-input/multiple-output (SIMO) mode is only supported by the direct form and direct form transposed filter structures of ''{0}''.</entry>
    <entry key="DiscreteFirScalarCoefNotAllowed">The direct form symmetric and direct form antisymmetric filter structures of ''{0}''only support coefficient lengths longer than 1.</entry>
    <entry key="DiscreteFirStateDataTypeMustBeSigned">The state data type of ''{0}''must be signed.</entry>
    <entry key="DiscreteFirStateDataTypeMustBeUnsigned">The state data type of ''{0}''must be unsigned.</entry>
    <entry key="DiscreteFirTapSumDataTypeMustBeSigned">The tap sum data type of ''{0}''must be signed.</entry>
    <entry key="DiscreteFirTapSumDataTypeMustBeUnsigned">The tap sum data type of ''{0}''must be unsigned.</entry>
    <entry key="DivideByZero">在 ''{0}'' 中出现除以零&lt;actions exclusiveFixIts="no"&gt;&lt;action type="suppression"&gt;&lt;/action&gt;&lt;/actions&gt;</entry>
    <entry key="DivideZeroByZero">''{0}'' 中出现零除以零</entry>
    <entry key="DomainTypeStrExists">无法在模块 ''{1}'' 中注册域 ''{0}''。此域以前已在模块 ''{2}'' 中注册。</entry>
    <entry key="DotProductInvalidInputPortComplexity">模块 ''{0}'' 的输出是实数，但有一个或多个输入是复数</entry>
    <entry key="DotProductInvalidOutputPortComplexity">模块 ''{0}'' 的输出是复数，但两个输入均为实数</entry>
    <entry key="DtypeDuplicateInvInputPorts">在模块 ''{0}'' 中，指定的输入端口数必须为有限正数</entry>
    <entry key="DtypeDuplicateInvBusInputs">Block ''{0}'' requires all its input ports to have the same bus type. Input port {1,number,integer} of this block expects a nonvirtual bus, while input port {2,number,integer} expects a non-bus or virtual bus signal.</entry>
    <entry key="DupBlockName">''{1}'' 中已存在名称 ''{0}''。注意: 换行符和空格在名称中是等效的</entry>
    <entry key="DupDataLogFileName1">Duplicate data logging file name ''{0}'' specified in ''{1}''.</entry>
    <entry key="DupDataLogFileName2">重复的数据记录文件 ''{0}''。''{1}'' 和 ''{2}'' 中指定的文件名参数解析为同一文件。文件名必须解析为不同文件。</entry>
    <entry key="DupDataLogFileName3">'将数据集数据记录到文件' 文件名 ''{0}'' 与模型层次结构中的 To File 模块已指定的文件名重复。To File 模块的文件可能位于低级子文件夹中，可能使用 UNIX 软链接机制。</entry>
    <entry key="DupGotoTagVisBlockFound0">Duplicate goto tag visibility scopes named ''{0}'' found</entry>
    <entry key="DupGotoTagVisBlockFound1">First reference is in ''{0}''</entry>
    <entry key="DupGotoTagVisBlockFound2">Second reference is in ''{0}''</entry>
    <entry key="DupToFileFromFileFileName">Duplicate data logging and loading file ''{0}''. The file name parameters specified in ''{1}'' and ''{2}'' resolve to the same file. The same simulation cannot write to and read from the same file.</entry>
    <entry key="EmptyName">您无法将 ''{0}'' 的名称设置为空字符向量</entry>
    <entry key="EmptyRTWFcnName">The ''Function name'' field in ''{0}'' is empty and cannot be used as the function name. Enter a non-empty and valid function name.</entry>
    <entry key="EmptyRTWFileName">The ''File name'' field in ''{0}'' is empty and cannot be used as the file name. Enter a non-empty and valid file name.</entry>
    <entry key="EnablePortExists">An enable port already exists in subsystem ''{0}''. Addition of a second enable port is not allowed.</entry>
    <entry key="ErrBdMuxBlksUsedAsBusCreator">The block diagram ''{0}'' improperly uses {1,number,integer} Mux blocks as Bus Creators. The following list identifies up to 10 of the improperly used Mux blocks.</entry>
    <entry key="ExceedDisplayBlockLimit">Block ''{0}'' shows truncated signal data. The Display block can show up to 200 elements of vector or matrix signals.</entry>
    <entry key="ExpResultUndefined">''{0}'' 中未针对 NaN 输入定义 exp 的结果。</entry>
    <entry key="ExpResultSaturates">在 ''{0}'' 中，exp 的结果饱和处理为无穷大。</entry>
    <entry key="FXP_1BitSigned">Invalid setting for data type in ''{0}'': Signed 1-bit  data types are not supported</entry>
    <entry key="FXP_AutoSign">Invalid setting for data type in ''{0}'': ''Signedness'' field of the  MATLAB structure describing the data type must specify a  ''Signed'' or ''Unsigned'' data type.</entry>
    <entry key="FXP_DlgParamNotRealVect">''{0}'' 中参数的设置无效: 对话框参数必须为实数向量</entry>
    <entry key="FXP_DlgParamNumElt">''{0}'' 中参数的设置无效: 对话框参数指定了错误的元素数</entry>
    <entry key="FXP_MantissaGt0">Invalid setting for data type in ''{0}'': Mantissa bits must be greater than or equal to 1 and less than or equal to {1,number,integer}</entry>
    <entry key="FXP_MantissaNotEmpty">''{0}'' 中的数据类型设置无效: 用于描述数据类型的 MATLAB 结构体的 ''MantBits'' 字段必须使用 ''double'' 数据类型指定大于零的值</entry>
    <entry key="FXP_NotRecognizedType">''{0}'' 中的数据类型设置无效: 无法识别指定的数据类型</entry>
    <entry key="FXP_SignedDoubleNotEmpty">''{0}'' 中的数据类型设置无效: 用于描述数据类型的 MATLAB 结构体的 ''IsSigned'' 字段必须指定数据类型为 ''double'' 的非空数组</entry>
    <entry key="FXP_SlopeInf">''{0}'' 中的数据类型设置无效: 斜率不能为 ''Inf''</entry>
    <entry key="FXP_SlopeNaN">''{0}'' 中的数据类型设置无效: 斜率不能为 ''NaN''</entry>
    <entry key="FXP_SlopeNormalized">''{0}'' 中的数据类型设置无效: 小数斜率(fSlope)必须归一化以满足 1 &lt;= fSlope &lt; 2</entry>
    <entry key="FXP_UnsupportedType">''{0}'' 中的数据类型设置无效: 仅支持数值数据类型</entry>
    <entry key="FactoryStrExists">Cannot register factory ''{0}'' in module ''{1}''. This domain was previously registered in module ''{2}''.</entry>
    <entry key="FcnBlkIndexErr">''{1}'' 中的表达式: {0}\n的下标超出范围</entry>
    <entry key="FcnBlkMatchErr">在 ''{1}'' 中解析表达式时出错: {0}\n找到标记 "{2}"，\n而应为 "{3}"</entry>
    <entry key="FcnBlkOnlyDblAndSgl">无法将 ''{1}'' 的端口 {0,number,integer} 的数据类型设置为 {2}。数据类型必须为双精度或单精度</entry>
    <entry key="FcnBlkSyntaxErr">''{1}'' 中的表达式: {0}\n有语法错误</entry>
    <entry key="FcnBlkUIdxMustBeNum">Input ("u") index must be a positive integer in the expression: {0}\nin ''{1}''\nwhen used for code generation</entry>
    <entry key="FcnCallSplitInvalidNumOutputs">无效的输出数目(''{0}'')。此值必须为大于或等于 2 的整数</entry>
    <entry key="FcnInputWidthErr">''{0}'' 的表达式出错，输入索引超出其输入宽度 {1,number,integer}</entry>
    <entry key="FindIncompatibleOutputSize">Simulink cannot set the size of &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of block ''{1}''. Output ports of  the FIND block only accept one-dimensional sizes.</entry>
    <entry key="FindInvalidNumPorts">The number of output ports of ''{0}'' must be greater than zero.</entry>
    <entry key="FindIxPortNumberMismatch">The number of input dimensions of ''{0}'' is set to {1,number,integer}, however, the input signal has {2,number,integer} dimensions. Correct the parameter specifying the number of input dimensions.</entry>
    <entry key="FindJacobian">仅当输入信号不包含零值时，才定义 Find 模块的雅可比矩阵。如果输入信号包含零值，则输出维度会更改且雅可比矩阵变为未明确定义。</entry>
    <entry key="FindWrongFixptType">An invalid data type has been specified for the output port of block ''{0}''. This block supports built-in data types and fixed-point data types which have bias equal to zero and unitary slope.</entry>
    <entry key="FixPointSignalsWithNonZeroBias">''{0}'' does not support signals with a nonzero bias</entry>
    <entry key="FixptReciprocalHasNoComplexSupport">No complex fixed point support currently for Reciprocal in Math Function block ''{0}''</entry>
    <entry key="FixptSqrtHasNoComplexSupport">No fixed point support currently for complex inputs for sqrt in Math Function block ''{0}''</entry>
    <entry key="ForInvalidNumItersParamWithOutputPortOn">The For Iterator block is configured to output iteration variable of type {0} in {1,number,integer}-based index mode. Under this configuration, the parameter ''{2}'' of the For Iterator block must evaluate to an integer within the range from {3} to {4}.</entry>
    <entry key="ForInvalidNumItersParamWithOutputPortOff">The For Iterator block is configured to operate in {0,number,integer}-based index mode. Under this configuration, the parameter ''{1}'' of the For Iterator block must evaluate to an integer within the range from {2} to {3}.</entry>
    <entry key="ForInvalidPortInputNumItersWithOutputPortOn">The For Iterator block is configured to output iteration variable of type {0} in {1,number,integer}-based index mode. Under this configuration, the input value at port {2,number,integer} of the For Iterator block must evaluate to an integer within the range from {3} to {4}. Therefore, Simulink truncates the input value {5} to {6} at time {7}.</entry>
    <entry key="ForInvalidPortInputNumItersWithOutputPortOff">The For Iterator block is configured to operate in {0,number,integer}-based index mode. Under this configuration, the input value at port {1,number,integer} of the For Iterator block must evaluate to an integer within the range from {2} to {3}. Therefore, Simulink truncates the input value {4} to {5} at time {6}.</entry>
    <entry key="ForInvalidExternalIncrement">下一个迭代变量的无效值已传入 For Iterator 模块 ''{0}''。双精度值 {1} 的计算结果必须为 32 位有符号整数范围内的一个整数。</entry>
    <entry key="FormatedBadSignalComplexityForUpperLowerLimit">Invalid signal complexity in ''{0}''. ''{1}'' cannot be complex. It only accepts real data</entry>
    <entry key="FractionOutOfBounds">对于模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{0}" objname="{2}"&gt;输入端口 {0}&lt;/sldiag&gt;{1,number,integer}，小数小于 0.0 或大于 1.0。</entry>
    <entry key="FractionOutOfBoundsFromBus">对于传播到模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{0}" objname="{2}"&gt;输入端口 {0}&lt;/sldiag&gt;{1,number,integer} 的总线对象中的第二个信号，分数小于 0.0 或大于 1.0。</entry>
    <entry key="EnforceFractionOutOfBounds">对于模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{0}" objname="{2}"&gt;输入端口 {0}&lt;/sldiag&gt;{1,number,integer}，小数小于 0.0 或大于 1.0。请或者清除 '假设索引在范围内' 参数，或者将输入限制在表维度的范围内。</entry>
    <entry key="EnforceFractionOutOfBoundsFromBus">对于传播到模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{0}" objname="{2}"&gt;输入端口 {0}&lt;/sldiag&gt;{1,number,integer} 的总线对象中的第二个信号，分数小于 0.0 或大于 1.0。请或者清除 '假设索引在范围内' 参数，或者将输入限制在表维度的范围内。</entry>
    <entry key="FromFileBlkErr">Error in ''{0}''</entry>
    <entry key="FromFileNoLinearInterpolationForEnum">Enumerated data encountered in file ''{0}''. Linear interpolation or extrapolation is not supported for enumerated data. Change any interpolation or extrapolation settings to a value other than ''{1}'' or ''{2}''</entry>
    <entry key="FromFileInvEnumType">MAT 文件 ''{1}'' 中的数据类型 ''{0}'' 与在 MATLAB 中指定的枚举数据类型不兼容。MAT 文件数据包含当前类定义中不存在的枚举名称，或至少一个枚举值与当前类定义中的对应值不匹配。使用 load(''{2}'') 命令更新数据以匹配当前类定义，并重新保存 MAT 文件。</entry>
    <entry key="FromFileInvTimeVectorFull">Error in ''{0}''. Time values in file ''{1}'' must be monotonically non-decreasing</entry>
    <entry key="FromFileOpenErr">Error opening file "{0}" in ''{1}'': The specified file is not a valid MAT file. Only MAT files are currently supported</entry>
    <entry key="FromwksDimsModeMismatch1">The port dimension mode set for block ''{0}'' is invalid. The output port of ''{1}'' is set for a fixed-size signal, whereas the workspace data has a variable-size signal.</entry>
    <entry key="FromwksInvalidRtpForRAccel">不支持使用 From Workspace 模块 ''{0}'' 的 ''数据'' 参数指定的数据。对于快速加速仿真，From Workspace 模块仅支持加载内置数值数据类型不是 half 的数据。</entry>
    <entry key="FromwksInvalidRtpInRsim">Unsupported data specified using ''Data'' parameter of From Workspace block ''{0}''. When generating code for RSIM target, the From Workspace block supports loading only data that has a built-in numeric data type other than half.</entry>
    <entry key="FromwksRAccelInterpolate64Bit">From Workspace 模块不支持在快速加速仿真中对 int64 或 uint64 数据进行线性插值，但 From Workspace 模块 "{0}" 配置为加载 int64 或 uint64 数据并对其进行线性插值。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit" id="ClearInterpolateFix"&gt; &lt;cmd&gt;set_param(''{0}'',''Interpolate'',''off'')&lt;/cmd&gt; &lt;txt&gt;清除 From Workspace 模块 "{0}" 的 "数据插值" 参数。&lt;/txt&gt; &lt;/action&gt; &lt;action type="suggestion" id="ChangeSimModeFix"&gt; &lt;txt&gt;改用普通或加速模式仿真模型。&lt;/txt&gt; &lt;/action&gt; &lt;action type="suggestion" id="ChangeDataTypeFix"&gt; &lt;txt&gt;将 From Workspace 模块 "{0}" 配置为使用 int64、uint64 或 half 之外的内置数值数据类型加载数据。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt; 
      
    </entry>
    <entry key="FromwksRAccelInterpolate64BitWithExtrapolation">From Workspace 模块不支持在快速加速仿真中对 int64 或 uint64 数据进行线性内插或外插，但 From Workspace 模块 "{0}" 配置为加载 int64 或 uint64 数据并对其进行线性内插和外插。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit" id="ClearInterpolateFix" retvalue="false"&gt; &lt;cmd&gt;set_param(''{0}'',''Interpolate'',''off'', ''OutputAfterFinalValue'',''__ARG1__'')&lt;/cmd&gt; &lt;cargs&gt; &lt;carg translate="false" name="__ARG1__" type="menu"&gt; &lt;txt_prompt&gt;OutputAfterFinalValue&lt;/txt_prompt&gt; &lt;enum&gt;{1_CMsgID}&lt;/enum&gt; &lt;enum&gt;{2_CMsgID}&lt;/enum&gt; &lt;enum&gt;{3_CMsgID}&lt;/enum&gt; &lt;/carg&gt; &lt;/cargs&gt; &lt;txt&gt;将 From Workspace 模块 "{0}" 配置为禁用线性插值并使用外插之外的选项在外部输入数据中的最终值后生成输出值。&lt;/txt&gt; &lt;/action&gt; &lt;action type="suggestion" id="ChangeSimModeFix"&gt; &lt;txt&gt;改为使用普通或加速模式仿真模型。&lt;/txt&gt; &lt;/action&gt; &lt;action type="suggestion" id="ChangeDataTypeFix"&gt; &lt;txt&gt;将 From Workspace 模块 "{0}" 配置为使用 int64、uint64 或 half 之外的内置数值数据类型加载数据。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt; 
      
    </entry>
    <entry key="FromwksModelRefAccelInterpolate64Bit" context="error">Unable to load data as specified in block "{0}" because the From Workspace block does not support linear interpolation of int64 or uint64 data for code generation or model references that simulate in a mode other than normal.
      
        &lt;actions exclusiveFixIts="yes"&gt;
          &lt;action type="fixit" id="ClearInterpolateFix"&gt;
            &lt;cmd&gt;set_param(''{0}'',''Interpolate'',''off'')&lt;/cmd&gt;
            &lt;txt&gt;Clear the "Interpolate data" parameter of From Workspace block "{0}". &lt;/txt&gt;
          &lt;/action&gt;
          &lt;action type="suggestion" id="ChangeSimModeFix"&gt;
            &lt;txt&gt;Configure the top model and all Model blocks that directly or indirectly reference model "{1}" to use normal mode.&lt;/txt&gt;
          &lt;/action&gt;
          &lt;action type="suggestion" id="ChangeDataTypeFix"&gt;
            &lt;txt&gt;Configure From Workspace block "{0}" to load data using a built-in numeric data type other than int64, uint64, or half.&lt;/txt&gt;
          &lt;/action&gt;
        &lt;/actions&gt; 
      
    </entry>
    <entry key="FromwksOnlyDiscSampleTime1">Invalid continuous sample time propagated to ''{0}''. It cannot have a continuous sample time when the input from workspace is a structure with no time data</entry>
    <entry key="FromwksOnlyDiscSampleTime2">Invalid continuous sample time propagated to ''{0}''. It cannot have a continuous sample time when the option to repeat data cyclically is chosen</entry>
    <entry key="FxpPointInvalidFSlopeSpec">Invalid fixed-point data type specified in ''{0}''. The slope value must be normalized 1 &lt;= Fslope &lt; 2</entry>
    <entry key="FxpPointMantBitsTooHighSpec">Invalid fixed-point data type specified in ''{0}''. The number of mantissa bits is too high</entry>
    <entry key="FxpPointSignedOneMantBitsSpec">Invalid fixed-point data type specified in ''{0}''. For 1 bit numbers, the Unsigned case is supported, but the Signed case is not</entry>
    <entry key="GotoBlockWaitbar">请稍候...</entry>
    <entry key="GotoTagVisBlockNotFound">找不到 ''{0}'' 的标记可见性</entry>
    <entry key="GroundNoBus">Invalid use of ''{0}'' to ground bus line with dimensions '{'{1}'}'. Grounds cannot be used on bus lines.</entry>
    <entry key="HandleIsNotValid">One of the handles being set in the IOSignals parameter for ''{0}'' is not a valid port object, model reference, or Stateflow chart.</entry>
    <entry key="HardZeroSmallSignalGain">''{0}'' 线性化为零增益</entry>
    <entry key="HiddenBlockBusExpanPropnErrorBO">添加此模块是为了锁定由总线对象 ''{0}'' 定义并在 ''{1}'' 的 ''数据类型'' 参数中指定的单个总线元素的设定。</entry>
    <entry key="HiddenBlockBusExpanPropnErrorInherit">添加此模块是为了锁定由输入总线信号中各个元素的 ''{0}'' 参数所定义的设定。</entry>
    <entry key="HiddenBlockDebugMsg">请考虑手动插入一个这样的模块来解决问题。</entry>
    <entry key="HiddenBlockIndirectlyRelatedError">此错误消息与隐藏的 {0} 模块间接相关。</entry>
    <entry key="HiddenBlockOptimizationMsg">由于要插入或扩展模块，因此为模块 ''{0}'' 添加了此模块</entry>
    <entry key="HiddenBlockParamMsg">隐藏的模块的参数 ''{0}'' 设置为 ''{1}''</entry>
    <entry key="HiddenBlockPortOptimizationMsg">由于要插入或扩展模块，在 {1} 处为模块 ''{0}'' 添加了此模块</entry>
    <entry key="HiddenBlockRelatedError">This message is related to a hidden {0} block.</entry>
    <entry key="HiddenBlockSigobjPropnError">此模块是为信号对象 ''{0}'' 添加的，它是从模块 ''{1}'' &lt;sldiag objui="outport" objparam="{2,number,integer}" objname="{1}"&gt;输出端口 {2,number,integer}&lt;/sldiag&gt; 解析而来的。请考虑更改信号对象属性或模块设置来解决此冲突。</entry>
    <entry key="HiddenOutportBlockSigobjPropnError">此模块是为信号对象 ''{0}'' 添加的，该对象是从 Outport 模块 ''{1}'' 解析而来的。请考虑更改信号对象属性以解决此冲突。</entry>
    <entry key="HideContents">Contents of masked subsystem ''{0}'' are hidden and cannot be viewed</entry>
    <entry key="ICOutsideOfBlkLimits">初始条件超出 ''{0}'' 中的限制</entry>
    <entry key="IfBlkDimsPropErr">Invalid dimensions specified for &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}''. While the dimensions specify that the width of this port is {2,number,integer}, one of the if/elseif conditions is accessing element {3,number,integer} from this port</entry>
    <entry key="IfBlkIncompatExpressions">Symbol for input ''u{0,number,integer}'' used in incompatible expressions in ''{1}''. One of the expressions is using this input symbol without specifying an index. Such a usage assumes that the input is of width 1. Whereas, another expression is accessing element ''{2,number,integer}'' of this input</entry>
    <entry key="IfBlkIndexErr">''{1}'' 中的表达式 ''{0}'' 的下标超出范围</entry>
    <entry key="IfBlkScalarBooleanOutput">''{1}'' 中的表达式 ''{0}'' 必须产生标量输出。当 ''{2}'' 中引用的输入信号或参数不是标量时，可能会违反此要求。 </entry>
    <entry key="IfBlockInvalidIndex">在模块 ''{2}'' 的表达式 ''{1}'' 中使用的输入 ''{0}'' 的下标超出范围</entry>
    <entry key="IfBlockInvalidParamDataType">模块 ''{2}'' 的表达式 ''{1}'' 中使用的参数 ''{0}'' 不符合要求。If 模块只接受布尔、内置数值和枚举数据类型。 </entry>
    <entry key="IfBlockInvalidParam">在模块 ''{2}'' 的表达式 ''{1}'' 中使用的符号 ''{0}'' 无法识别。如果它是参数，请确保已定义。如果它是函数，请查看模块文档页以获得支持函数的列表。</entry>
    <entry key="IfBlockInvalidInportLabel">模块 ''{1}'' 的新输入端口标签 ''{0}'' 无效。 </entry>
    <entry key="IfBlockInportLabelSameAsWSVar">模块 ''{1}'' 的新输入端口标签 ''{0}'' 无效，因为该标签与一个现有工作区变量的标签相同。 </entry>
    <entry key="IfBlockInportLabelInUse">标签 ''{0}'' 已被另一个输入端口使用。 </entry>
    <entry key="IfBlockUnusedInputPort">模块 ''{1}'' 的输入端口 {0,number,integer} 未在任何 if/elseif 条件中引用。 </entry>
    <entry key="IfBlockInputPortDataTypeErr">模块 ''{1}'' 的输入端口 {0,number,integer} 具有冲突设置。''{2}'' 与具有不同类型 ''{3}'' 和 ''{4}'' 的数据进行比较，这是不允许的。 </entry>
    <entry key="IfBlkInvalidElseIfExpr">Invalid parameter ''{0}'' specified for ''{1}''. The parameter must be a comma-separated list of character vectors with as many character vectors as elseif expressions. Furthermore, each character vector must be non-empty and must contain at least one non-whitespace character</entry>
    <entry key="IfBlkMatchErr">Error while parsing expression ''{0}'' in ''{1}''. Token "{2}" was found, whereas "{3}" was expected</entry>
    <entry key="IfBlkSyntaxErr">''{1}'' 中的表达式 ''{0}'' 有语法错误</entry>
    <entry key="IfBlkParserErr">无法计算 ''{1}'' 中的表达式 ''{0}''，因为: \n''{2}''</entry>
    <entry key="IfBlkTooManyInputs">Invalid parameter ''{0}'' specified for ''{1}''. It accepts at most {2,number,integer} inputs</entry>
    <entry key="IfBlkUIdxMustBeNum">在 ''{1}'' 的表达式 ''{0}'' 中，输入符号索引必须为正整数</entry>
    <entry key="IfBlkUIdxTooBig">为 ''{1}'' 指定的表达式 ''{0}'' 无效。表达式使用输入设定符 ''{2}''，即使它有 {3,number,integer} 个输入也是如此</entry>
    <entry key="IfConvertBetweenFcnFailed">在 ''{0}'' 中无法将输入数据类型转换为双精度类型</entry>
    <entry key="IfNoConvertBetweenFcn">Invalid data type specified for input ports of ''{0}''. The data type should have a ConvertBetween function registered which specifies how the data type should be converted to a double data type</entry>
    <entry key="IfNoLogOpsForNums">Invalid use of numbers in logical operators in expression ''{0}'' of ''{1}''. Only boolean-valued numbers are permitted to be operands in logical expressions</entry>
    <entry key="IfNoLogOpsForOnlyNums">Invalid use of numbers in logical operators in expression ''{0}'' of ''{1}''. At least one of the operands must reference an input signal (i.e., u1, u2, ...)</entry>
    <entry key="IfNoRelopsForBoolean">''{1}'' 的表达式 ''{0}'' 中布尔输入信号的关系运算符使用无效</entry>
    <entry key="IfNoRelopsForOnlyNums">Invalid use of relational operators in expression ''{0}'' of ''{1}''. At least one of the operands must reference an input signal (i.e., u1, u2, ...)</entry>
    <entry key="IfNumericOverflow">Overflow condition during the conversion of the number ''{0}'' in expression ''{1}'' of ''{2}'' from data type ''double'' to ''{3}''</entry>
    <entry key="IfNumericPrecisionLoss">将 ''{2}'' 的表达式 ''{1}'' 中的数字 ''{0}'' 的数据类型从 ''double'' 转换为 ''{3}'' 时，出现精度损失</entry>
    <entry key="IfPureNumExprs">Invalid conditional expression ''{0}'' in ''{1}''. The condition must reference an input signal (i.e., u1, u2, ...)</entry>
    <entry key="IfNoUnaryMinusForUnsignedIntDataType">在具有无符号整数输入信号的 If 模块 ''{0}'' 的表达式中，不允许使用一元减法运算符。请从该表达式中删除一元减法运算符，或对输入信号使用 'single' 或 'double' 数据类型。</entry>
    <entry key="IfUnaryMinusOnSignedIntInput">对 If 模块 ''{0}'' 的 If 或 Elseif 表达式中数据类型为 ''{1}'' 的输入信号应用的是一元减法运算符。如果输入信号达到数据类型的最大负值({2, number, integer})，这可能会导致不同的仿真和代码生成结果。请考虑使用 Simulink 库中的 Unary Minus 模块实现一元减法，以便在限制条件下更好地处理信号值。有关详细信息，请参阅错误报告 798453。</entry>
    <entry key="IfUnaryMinusOnSignedIntMinVal">对 If 模块 ''{0}'' 的 If 或 Elseif 表达式中数据类型 ''{1}'' 的最负值({2, number, integer}) 应用的是一元减法运算符。这可能会导致不同的仿真和代码生成结果。有关详细信息，请参阅错误报告 798453。</entry>
    <entry key="IfBlkInvFcnCallInput">An input signal to If block ''{0}'' cannot be a function-call signal.</entry>
    <entry key="IfBlkInvActionInput">An input signal to If block ''{0}'' cannot be an action signal.</entry>
    <entry key="IfBlkNoContTsIfEnsureIfElseCode">
	
	         If 模块 ''{0}'' 已选中 '在生成的代码中提供 if-else 语句'。它无法放在使用连续采样时间的模型 ''{1}'' 中。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit" id="NoContTsIfEnsureIfElseCode"&gt; &lt;cmd&gt;set_param_action(''{0}'', ''EnsureIfElseCode'', ''off'');&lt;/cmd&gt; &lt;txt&gt;要允许使用连续采样时间，请打开模块 ''{0}'' 的模块对话框，清除复选框 '在生成的代码中提供 if-else 语句'。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
	
    </entry>
    <entry key="RootOutportBlkInvActionInput">An input signal to root-level Outport block ''{0}'' cannot be an action signal.</entry>
    <entry key="IllegalIndexValue">Illegal value at index port k{0,number,integer} of block ''{1}''.</entry>
    <entry key="IllegalSelectionValue">Illegal value at selection port sel{0,number,integer} of block ''{1}''.</entry>
    <entry key="ImplicitAssignmentInvalidInputWidth">The signal size propagated to the &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of block ''{0}'' has a width of {2,number,integer}. This size must be a multiple of {3,number,integer}. This size relationship is necessary because block ''{5}'' expects a signal input size {6,number,integer} for dimension {4,number,integer}.</entry>
    <entry key="ImplicitAssignmentInvalidInputWidth2">The signal size propagated to the &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of block ''{0}'' has a width of {2,number,integer}. This width is not valid because block ''{4}'' expects a signal input width of at least {3,number,integer}.</entry>
    <entry key="ImplicitAssignmentInvalidInputWidth3">The signal size propagated to the &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of block ''{0}'' has a width of {2,number,integer}. This width is not valid because block ''{4}'' expects a signal input width of {3,number,integer}.</entry>
    <entry key="ImplicitAssignmentIOWidthMismatch">The output signal from &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a width of {2,number,integer}. This width must be a multiple of the width of the input signal {4,number,integer} to Outport block ''{3}''. This size relationship is necessary because the output signal of subsystem ''{5}'' is formed by concatenating the input signal to Outport block ''{6}''.</entry>
    <entry key="ImplicitAssignmentIODimMismatch">The output signal from &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a size of {2,number,integer} for dimension {3,number,integer}. This size must be a multiple of the input signal size {5,number,integer} to Outport block ''{4}'' for the same dimension. This size relationship is necessary because the output signal of subsystem ''{6}'' is formed by concatenating the input signal to Outport block ''{8}'' along dimension {7,number,integer}.</entry>
    <entry key="ImplicitAssignmentWidthBasedNumIterMismatch1">The output signal from &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a width of {2,number,integer}. The input signal to Outport block ''{3}'' has a width of {4,number,integer}. Consequently, subsystem ''{7}'' requires {5,number,integer} iterations. This requirement conflicts with {6,number,integer}, the number of iterations expected by a partitioned mask parameter of this subsystem.</entry>
    <entry key="ImplicitAssignmentWidthBasedNumIterMismatch">The output signal from &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a width of {2,number,integer}. The input signal to Outport block ''{3}'' has a width of {4,number,integer}. Consequently, subsystem ''{7}'' requires {5,number,integer} iterations. This requirement conflicts with {6,number,integer}, the number of iterations expected by another input/output signal of this subsystem.</entry>
    <entry key="ImplicitAssignmentDimBasedNumIterMismatch1">The output signal from &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a size of {2,number,integer} for dimension {3,number,integer}. The input signal to Outport block ''{4}'' has a size of {5,number,integer} for the same dimension. Consequently, subsystem ''{8}'' requires {6,number,integer} iterations. This requirement conflicts with {7,number,integer}, the number of iterations expected by a partitioned mask parameter of this subsystem.</entry>
    <entry key="ImplicitAssignmentDimBasedNumIterMismatch">The output signal from &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a size of {2,number,integer} for dimension {3,number,integer}. The input signal to Outport block ''{4}'' has a size of {5,number,integer} for the same dimension. Consequently, subsystem ''{8}'' requires {6,number,integer} iterations. This requirement conflicts with {7,number,integer}, the number of iterations expected by another input/output signal of this subsystem.</entry>
    <entry key="ImplicitAssignmentInvalidOutputWidth">The output signal from &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a width of {2,number,integer}. It must be a multiple of {3,number,integer}, the number of iterations expected by another subsystem input/output signals.</entry>
    <entry key="ImplicitAssignmentInvalidOutputWidth2">The output signal from &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a width of {2,number,integer}. However, the width must be at least {3,number,integer}.</entry>
    <entry key="ImplicitAssignmentInvalidOutputWidth3">The output signal from &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a width of {2,number,integer}. However, the width must be {3,number,integer}.</entry>
    <entry key="ImplicitAssignmentInvalidOutputDim">The output signal from &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a size of {2,number,integer} for dimension {3,number,integer}. It must be a multiple of {4,number,integer}, the number of iterations expected by another subsystem input/output signals.</entry>
    <entry key="ImplicitAssignmentInvalidInputSize">The input size propagated for dimension {1,number,integer} to input of block ''{2}'' is {0,number,integer}. Whereas, block ''{5}'' expects an input size of {3,number,integer} for dimension {4,number,integer}.</entry>
    <entry key="ImplicitAssignmentInvalidOutputSize">The output size propagated for dimension {1,number,integer} to output {3,number,integer} of subsystem ''{2}'' is {0,number,integer}. Whereas, subsystem ''{6}'' expects an output size of {4,number,integer} for dimension {5,number,integer}.</entry>
    <entry key="ImplicitAssignmentInvalidInputDimsMode">The dimensions mode propagated to the &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of block ''{1}'' is variable. However, block ''{2}'' expects a fixed-size input signal.</entry>
    <entry key="ImplicitIterSS_AnalysisPointNotSupportedInside">Simulink does not support the linearization point inside subsystem ''{0}'' because the subsystem contains a For Each block (''{1}''). Specifically, the output {2,number,integer} of block ''{3}'' is set as a linearization point. Consider clearing this linearization point.</entry>
    <entry key="ImplicitIterSS_DWorkDataNotReusableSC">Block ''{0}'' has a state with a global storage class. However, this block is inside subsystem ''{1}'', which contains a For Each block (''{2}''). Simulink does not support this scenario.</entry>
    <entry key="ForEachSSCallerGroundBlock">The function-call port of ''{0}'' is driven either by a ground block or is unconnected, which marks the block to be non-inlined. However, this block is inside subsystem ''{1}'', which contains a For Each block (''{2}''). Simulink does not support this scenario.</entry>
    <entry key="ImplicitIterSS_DataLoggingNotSupportedInside">The parameter ''Log signal data'' in the ''Signal Properties...'' dialog for the output {0,number,integer} of block ''{1}'' is selected. However, the block is inside subsystem ''{2}'', which contains a For Each block (''{3}''). Simulink does not support this scenario. Consider clearing the parameter ''Log signal data''. (Open the ''Signal Properties...'' dialog by right-clicking the signal line).</entry>
    <entry key="ImplicitIterSS_ExpStorageClassNotSupportedInside">The signal at output {0,number,integer} of block ''{1}'' is not using the auto storage class. Only auto storage class is supported inside subsystem ''{2}'' because the subsystem contains a For Each block (''{3}''). Consider, in the ''Signal Properties...'' dialog, setting the ''Storage class'' parameter to ''Auto''. (Open the ''Signal Properties...'' dialog by right-clicking the signal line).</entry>
    <entry key="ImplicitIterSS_FcnCallOutputNotSupported">The signal at output {0,number,integer} of subsystem ''{1}'' is a function-call signal. Function-call output signals are not supported by subsystem ''{2}'' because the subsystem contains a For Each block (''{3}'').</entry>
    <entry key="ImplicitIterSS_ForcedNonInline">The function-call port of subsystem block ''{0}'' is being driven either by an S-Function with no TLC implementation or the mdlInitializeSizes function for the TLC implementation''s S-function does not set either ''SS_OPTION_USE_TLC_WITH_ACCELERATOR'', ''SS_OPTION_FORCE_NONINLINED_FCNCALL'', or ''SS_OPTION_WORKS_WITH_CODE_REUSE'' option. Consequently, subsystem block ''{1}'' is a non-reusable function that Simulink does not support inside subsystem ''{2}'', which contains a For Each block (''{3}'').</entry>
    <entry key="ImplicitIterSS_FrameInputNotSupported">The sampling mode of the signal at input {0,number,integer} is ''Frame-based'' for subsystem ''{1}''. Frame-based input signals are not supported by subsystem ''{2}'' because the subsystem contains a For Each block (''{3}'').</entry>
    <entry key="ImplicitIterSS_FrameOutputNotSupported">The sampling mode of the signal at output {0,number,integer} is ''Frame-based'' for subsystem ''{1}''. Frame-based output signals are not supported by subsystem ''{2}'' because the subsystem contains a For Each block (''{3}'').</entry>
    <entry key="ImplicitIterSS_DifferentLevelDSMRW">Block ''{0}'' is inside subsystem ''{1}'', which contains a For Each block (''{2}''). The corresponding Data Store Memory block ''{3}'' is inside subsystem ''{4}'', which contains a For Each block (''{5}''). Simulink currently does not support this scenario. Block ''{6}'' and the corresponding Data Store Memory block ''{7}'' must be in the same subsystem, which contains a For Each block.</entry>
    <entry key="ImplicitIterSS_DifferentLevelDSMRW_Root">Block ''{0}'' is inside subsystem ''{1}'', which contains a For Each block (''{2}''). The corresponding Data Store Memory block ''{3}'' is not inside subsystem ''{4}''. Simulink currently does not support this scenario. Consider moving Block ''{5}'' outside subsystem ''{6}'' or the corresponding Data Store Memory block ''{7}'' into subsystem ''{8}''.</entry>
    <entry key="ImplicitIterSS_FromWorkspaceWithEmptyTimeNotSupported">The From Workspace block ''{0}'' is inside subsystem ''{1}'', which contains a For Each block (''{2}''). Consequently, the corresponding workspace structure variable must contain time data.</entry>
    <entry key="ImplicitIterSS_NonReusableSFcn">S-Function block ''{0}'' does not have a TLC implementation or does not set either ''SS_OPTION_USE_TLC_WITH_ACCELERATOR'' or ''SS_OPTION_WORKS_WITH_CODE_REUSE'' option. However, this S-function is inside subsystem ''{1}'', which contains a For Each block (''{2}''). Simulink does not support this scenario.</entry>
    <entry key="ImplicitIterSS_NonReusableSF">The particular Stateflow chart ''{0}'' is incompatible with the subsystem code reuse feature. However, this chart is inside subsystem ''{1}'', which contains a For Each block (''{2}''). Simulink does not support this scenario. Consider unchecking the check box ''Export Chart Level Functions'' in the chart Properties dialog.</entry>
    <entry key="ImplicitIterSS_SigObjExpStorageClassNotSupportedInside">The signal at output {0,number,integer} of block ''{1}'' is associated with a Simulink.Signal object ''{2}'', which is not using the auto storage class. Only auto storage class is supported inside subsystem ''{3}'' because the subsystem contains a For Each block (''{4}''). Consider setting the Simulink.Signal object storage class to ''Auto''.</entry>
    <entry key="ImplicitIterSS_DWorkStructuredStorageClassNotSupportedInside">模块 ''{1}'' 的状态 ''{0}'' 使用结构化存储类。如果某可重用子系统嵌套在包含 For Each 模块(''{3}'')的不可重用子系统 ''{2}'' 下，则该可重用子系统内仅支持非结构化存储类。请将该状态的存储类设置为非结构化类。</entry>
    <entry key="ImplicitIterSS_SignalViewNotSupportedInside">The output {0,number,integer} of block ''{1}'' is connected with a Scope Viewer. However, the block is inside subsystem ''{2}'', which contains a For Each block (''{3}''). Simulink does not support this scenario. Consider disconnecting the viewer (Open the context menu by right-clicking the signal line).</entry>
    <entry key="StateflowDataLoggingNotSupported">Block ''{0}'' is set to log local data. However, the block is inside subsystem ''{1}'', which contains a For Each block (''{2}''). Simulink currently does not support this scenario. Consider turning off logging of local data in block ''{3}''.</entry>
    <entry key="ImplicitIterSS_TestPointNotSupportedInside">The parameter ''Test point'' in the ''Signal Properties...'' dialog for the output {0,number,integer} of block ''{1}'' is selected. Test-pointed signals are not supported inside subsystem ''{2}'', which contains a For Each block (''{3}''). Consider clearing the parameter ''Test point''. (Open the ''Signal Properties...'' dialog by right-clicking the signal line).</entry>
    <entry key="ImplicitIterSS_UnknownExpStorageClassNotSupportedInside">The storage class of the signal at output {0,number,integer} of block ''{1}'' is not using ''Auto''. This setting was set by Simulink internally. Only auto storage class is supported inside subsystem ''{2}'' because the subsystem contains a For Each block (''{3}'').</entry>
    <entry key="ImplicitIterSS_UnknownTestPointNotSupportedInside">Simulink added a hidden test point for the signal at output {0,number,integer} of block ''{1}''. Test-pointed signals are not supported inside subsystem ''{2}'' because the subsystem contains a For Each block (''{3}'').</entry>
    <entry key="ImplicitIterSS_VariableDimsSigNotSupportedInside">Simulink does not support a variable-size signal inside subsystem ''{0}'' because the subsystem contains a For Each block (''{1}''). The signal at output {2,number,integer} of block ''{3}'' is variable-size.</entry>
    <entry key="ImplicitIterSS_WideFcnCallTrig">Subsystem block ''{0}'' is a function-call subsystem with a function-call port that has a width greater than 1. However, this subsystem is inside subsystem ''{1}'', which contains a For Each block (''{2}''). Simulink does not support this scenario.</entry>
    <entry key="ForEachBlockInvalidSpecNumItersParam">Invalid setting in ''{0}'' for parameter &lt;sldiag objui="blockdlg" objparam="{1}"&gt;'Number of iterations'&lt;/sldiag&gt;. The parameter must evaluate to either -1 or a positive integer.</entry>
    <entry key="ForEachSS_ErrorInOneIter">包含 For Each 模块 ''{1}'' 的子系统 ''{0}'' 在迭代 {2,number,integer} 中出现错误。</entry>
    <entry key="ForEachSS_WarningInOneIter">包含 For Each 模块 ''{1}'' 的子系统 ''{0}'' 在迭代 {2,number,integer} 中出现警告</entry>
    <entry key="ForEachSSMaskParamInvalidPartSetting">Invalid setting of ''{0}'' for partitioned mask parameter ''{1}'' of For Each subsystem ''{2}''.</entry>
    <entry key="ForEachSSMaskParamNonScalarPartSetting">The value of ''{0}'' for partitioned mask parameter ''{1}'' of For Each subsystem ''{2}'' is an array of {3,number,integer} element(s). It must be a scalar.</entry>
    <entry key="ForEachSSMaskParamNonPositivePartDim">The value of partition dimension for the mask parameter ''{0}'' of subsystem ''{1}'' is set to {2,number,integer}. It must be a positive integer</entry>
    <entry key="ForEachSSMaskParamNonPositivePartWidth">The value of partition width for the mask parameter ''{0}'' of subsystem ''{1}'' is set to {2,number,integer}. It must be a positive integer</entry>
    <entry key="ForEachSSMaskParamInvalidPartWidth1">The mask parameter ''{0}'' of subsystem ''{1}'' has a size of {2,number,integer} for dimension {3,number,integer}. The value of partition width, {4,number,integer}, is invalid since it is greater than size of dimension {5,number,integer}.</entry>
    <entry key="ForEachSSMaskParamInvalidPartWidth2">The mask parameter ''{0}'' of subsystem ''{1}'' has a size of {2,number,integer} for dimension {3,number,integer}. The value of partition width, {4,number,integer}, is invalid, since it is not a factor of size of dimension {5,number,integer}.</entry>
    <entry key="ForEachSSMaskParamMismatchWithNumIters">The mask parameter ''{0}'' of subsystem ''{1}'' has a size of {2,number,integer} for dimension {3,number,integer}. The partition width is set to {4,number,integer} for this mask parameter. Consequently, subsystem ''{5}'' requires {6,number,integer} iterations. This requirement conflicts with {7,number,integer}, the number of iterations expected by another partitioned mask parameter of this subsystem.</entry>
    <entry key="ForEachSSMaskParamMismatchWithSpecifiedNumIters">Value of {6,number,integer} for &lt;sldiag objui="blockdlg" objparam="{7}" objname="{8}"&gt;'Number of iterations'&lt;/sldiag&gt; in For Each block ''{8}'' is invalid. The mask parameter ''{0}'' of subsystem ''{1}'' has a size of {2,number,integer} for dimension {3,number,integer}, and the partition width is set to {4,number,integer} for this mask parameter. Consequently, no more than {5,number,integer} iterations are possible. To perform all possible iterations, specify &lt;sldiag objui="blockdlg" objparam="{7}" objname="{8}"&gt;'Number of iterations'&lt;/sldiag&gt; as -1.</entry>
    <entry key="ForEachLinNoSupportUnconcatenated"> Linearization is not supported for ForEach subsystems that have outports with concatenation disabled.</entry>
    <entry key="ImplicitSelectorIOWidthMismatch">The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a calculated size of {2,number,integer} for the partition dimension {3,number,integer}, based on output width {4,number,integer} from Inport block ''{5}''. The partition dimension size plus the partition offset {6,number,integer} (i.e. {7,number,integer} in total) must be a multiple of {8,number,integer} (i.e. the sum of the partition width {9,number,integer} plus the partition offset {6,number,integer}). This size relationship is necessary because the input is configured to be partitioned.</entry>
    <entry key="ImplicitSelectorIOWidthMismatch1">The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a width of {2,number,integer}. This size must be a multiple of the output partial width {3,number,integer} from Inport block ''{4}'' excluding the size of the partition dimension {5,number,integer}. This size relationship is necessary because the input is configured to be partitioned.</entry>
    <entry key="ImplicitSelectorIOWidthMismatch2">The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a width of {2,number,integer}. This size conflicts with {3,number,integer}, which is derived from the calculated input signal size {4,number,integer} for the partition dimension {5,number,integer} and the output partial width {6,number,integer} from Inport block ''{7}'' excluding the size of the partition dimension {5,number,integer}. This size relationship is necessary because the input is configured to be partitioned.</entry>
    <entry key="ImplicitSelectorIOWidthMismatchWithSpecifiedNumIters">The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a width of {2,number,integer}. This size is less than {3,number,integer}, the minimum required for partition, which is derived from the calculated input signal size {4,number,integer} for the partition dimension {5,number,integer} and the output partial width {6,number,integer} from Inport block ''{7}'' excluding the size of the partition dimension {5,number,integer}. This size relationship is necessary because the input is configured to be partitioned.</entry>
    <entry key="ImplicitSelectorIODimMismatch">The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a size of {2,number,integer} for dimension {3,number,integer}. This partition dimension size plus the partition offset {4,number,integer} (i.e. {5,number,integer} in total) must be a multiple of {6,number,integer} (i.e. the sum of output width {7,number,integer} from Inport block ''{8}'' for the same dimension plus the partition offset {4,number,integer}). This size relationship is necessary because the input is configured to be partitioned along dimension {3,number,integer}.</entry>
    <entry key="ImplicitSelectorIODimMismatch1">The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a maximum possible size of {2,number,integer} for dimension {3,number,integer}. This partition dimension size plus the partition offset {4,number,integer} (i.e. {5,number,integer} in total) must be a multiple of {6,number,integer} (i.e. the sum of output width {7,number,integer} from Inport block ''{8}'' for the same dimension plus the partition offset {4,number,integer}). This size relationship is necessary because the input is configured to be partitioned along dimension {3,number,integer}.</entry>
    <entry key="ImplicitSelectorWidthBasedNumIterMismatch1">The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a calculated size of {2,number,integer} for the partition dimension {3,number,integer}, based on output width {4,number,integer} from Inport block ''{5}''. Given the partition width {6,number,integer} and the partition offset {7,number,integer} for this input, subsystem ''{0}'' requires {8,number,integer} iterations. This requirement conflicts with {9,number,integer}, the number of iterations expected by a partitioned mask parameter of this subsystem.</entry>
    <entry key="ImplicitSelectorWidthBasedNumIterMismatchWithSpecifiedNumIters">Value of {9,number,integer} for &lt;sldiag objui="blockdlg" objparam="{10}" objname="{11}"&gt;'Number of iterations'&lt;/sldiag&gt; in For Each block ''{11}'' is invalid. The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a calculated size of {2,number,integer} for the partition dimension {3,number,integer}, based on output width {4,number,integer} from Inport block ''{5}''. Given the partition width {6,number,integer} and the partition offset {7,number,integer} for this input, no more than {8,number,integer} iterations are possible. To perform all possible iterations, specify &lt;sldiag objui="blockdlg" objparam="{10}" objname="{11}"&gt;'Number of iterations'&lt;/sldiag&gt; as -1.</entry>
    <entry key="ImplicitSelectorWidthBasedNumIterMismatch">The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a calculated size of {2,number,integer} for the partition dimension {3,number,integer}, based on output width {4,number,integer} from Inport block ''{5}''. Given the partition width {6,number,integer} and the partition offset {7,number,integer} for this input, subsystem ''{0}'' requires {8,number,integer} iterations. This requirement conflicts with {9,number,integer}, the number of iterations expected by another input/output signals of this subsystem.</entry>
    <entry key="ImplicitSelectorDimBasedNumIterMismatch1">The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a size of {2,number,integer} for dimension {3,number,integer}. Given the partition width {4,number,integer} and the partition offset {5,number,integer} for this input, subsystem ''{0}'' requires {6,number,integer} iterations. This requirement conflicts with {7,number,integer}, the number of iterations expected by a partitioned mask parameter of this subsystem.</entry>
    <entry key="ImplicitSelectorDimBasedNumIterMismatchWithSpecifiedNumIters">Value of {7,number,integer} for &lt;sldiag objui="blockdlg" objparam="{8}" objname="{9}"&gt;'Number of iterations'&lt;/sldiag&gt; in For Each block ''{9}'' is invalid. The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a size of {2,number,integer} for dimension {3,number,integer}. Given the partition width {4,number,integer} and the partition offset {5,number,integer} for this input, no more than {6,number,integer} iterations are possible. To perform all possible iterations, specify &lt;sldiag objui="blockdlg" objparam="{8}" objname="{9}"&gt;'Number of iterations'&lt;/sldiag&gt; as -1.</entry>
    <entry key="ImplicitSelectorDimBasedNumIterMismatch">对于维度 {3,number,integer}，子系统 ''{0}'' 的&lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;端口 {1,number,integer}&lt;/sldiag&gt; 的输入信号的大小为 {2,number,integer}。给定此输入的分区宽度 {4,number,integer} 和分区偏移量 {5,number,integer}，子系统 ''{0}'' 需要 {6,number,integer} 次迭代。此要求与 {7,number,integer} 次(即此子系统的另一个输入/输出信号预期的迭代次数)冲突。</entry>
    <entry key="ImplicitSelectorInvalidInputWidth">子系统 ''{0}'' 的&lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;端口 {1,number,integer}&lt;/sldiag&gt; 的输入信号的宽度为 {2,number,integer}。此宽度必须为分区维度 {4,number,integer} 的计算大小 {3,number,integer} 的倍数。</entry>
    <entry key="ImplicitSelectorInvalidInputWidth2">The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a width of {2,number,integer}. However, the width must be at least {3,number,integer}.</entry>
    <entry key="ImplicitSelectorInvalidInputWidth3">The input signal to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;port {1,number,integer}&lt;/sldiag&gt; of subsystem ''{0}'' has a width of {2,number,integer}. However, the width must be {3,number,integer}.</entry>
    <entry key="ImplicitSelectorInvalidOutputWidth">The signal size propagated to &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;output port {1,number,integer}&lt;/sldiag&gt; of block ''{0}'' has a width of {2,number,integer}. This width must instead be a multiple of the derived minimum width {3,number,integer}.</entry>
    <entry key="ImplicitSelectorInvalidOutputWidth1">The signal size propagated to the &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;output port {1,number,integer}&lt;/sldiag&gt; of block ''{0}'' has a width of {2,number,integer}. This width must be a multiple of {3,number,integer} because the input {4,number,integer} of subsystem ''{5}'' is configured to be partitioned with a partition size {6,number,integer}.</entry>
    <entry key="ImplicitSelectorInvalidOutputWidth2">The signal size propagated to &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;output port {1,number,integer}&lt;/sldiag&gt; of block ''{0}'' has a width of {2,number,integer}. This size must be at least {3,number,integer}.</entry>
    <entry key="ImplicitSelectorInvalidOutputWidth3">The signal size propagated to &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;output port {1,number,integer}&lt;/sldiag&gt; of block ''{0}'' has a width of {2,number,integer}. This size must be {3,number,integer}.</entry>
    <entry key="ImplicitSelectorInvalidInputSize">The input size propagated for dimension {1,number,integer} to input {3,number,integer} of subsystem ''{2}'' is  {0,number,integer}. Whereas, subsystem ''{2}'' expects an input size {4,number,integer} for dimension {1,number,integer}.</entry>
    <entry key="ImplicitSelectorInvalidOutputSize">The output size propagated for dimension {1,number,integer} to output of block ''{2}'' is {0,number,integer}. Whereas, block ''{2}'' expects output size {3,number,integer} for dimension {1,number,integer}.</entry>
    <entry key="ImplicitSelectorInvalidOutputDimsMode">The signal at the &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of block ''{1}'' is a variable-size signal. However, Simulink requires that input signals of For Each Subsystems after partitioning be fixed-size signals.</entry>
    <entry key="IncomingSignalIsNotABus">The signal entering &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of block ''{1}'' is not a bus, yet the bus object ''{2}'' is associated with that input port.</entry>
    <entry key="IncompatibleSignalDimsMode">The ports of block ''{0}'' must have the same dimension mode (all fixed dimension or all variable dimension)</entry>
    <entry key="IncompatibleSignalFrameMode">模块 ''{0}'' 的端口必须具有相同的采样模式(全部基于采样或全部基于帧)</entry>
    <entry key="IncompatibleSignalWidth">模块 ''{0}'' 的输入端口必须具有相同的宽度</entry>
    <entry key="IncompatibleSignalWidthRuntime">模块 ''{0}'' 的输入端口具有不同宽度。在执行过程中，Reshape 模块的可变大小端口必须具有相同宽度</entry>
    <entry key="InconsistentDemuxInDimsInfo">Invalid dimensions encountered while setting dimensions of input port of ''{0}''. We are attempting to set the dimensions to {1} while the dimensions have already been set to {2}</entry>
    <entry key="InconsistentDemuxOutDimsInfo">Invalid dimensions encountered while setting dimensions of &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of ''{1}''. We are attempting to set the dimensions to {2} while the dimensions have already been set to {3}</entry>
    <entry key="InconsistentMuxInDimsInfo">Invalid dimensions encountered while setting dimensions of &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}''. We are attempting to set the dimensions to {2} while the dimensions have already been set to {3}</entry>
    <entry key="InconsistentMuxOutDimsInfo">Invalid dimensions encountered while setting dimensions of output port of ''{0}''. We are attempting to set the dimensions to {1} while the dimensions have already been set to {2}</entry>
    <entry key="InvalidMuxVarSizeSig">Mux 模块 ''{0}'' 不支持可变大小信号。 </entry>
    <entry key="InvalidMuxBusArray">Mux 模块 ''{0}'' 不支持总线信号数组。</entry>
    <entry key="InvalidMuxMixedRealComplexSigs">当 Mux 模块 ''{0}'' 的输出是复信号而其&lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;输入端口 {1,number,integer}&lt;/sldiag&gt; 的信号是实信号时，不支持此功能。</entry>
    <entry key="IncorrectInitialConditionDimension">在 ''{0}'' 中，初始条件的维度不正确。有关详细信息，请参阅文档中的模块参考页</entry>
    <entry key="IndexBlkInvIndexingEnumFromDialog">枚举类 ''{0}'' 的最小枚举值必须为非负值。</entry>
    <entry key="IndexBlkInvIndexingEnumFromPort">The minimal enumerated value of the enumerated class ''{0}'' propagated to &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of ''{2}'' must be non-negative.</entry>
    <entry key="IndexConventionMismatch">Inconsistent indexing conventions specified for block ''{0}'' connected to input port {1}{2,number,integer} of block ''{3}''. If you enable the ''Use last breakpoint for input at or above upper limit'' parameter on a Prelookup block, you must also enable the ''Valid index input may reach last index'' parameter for the Interpolation Using Prelookup block to which it connects; otherwise, you must disable both parameters.</entry>
    <entry key="IndexConventionMismatch2">Inconsistent indexing conventions specified for block ''{0}'' connected to input port {1}{2,number,integer} of block ''{3}''. The Interpolation Using Prelookup block expects the Prelookup block to use its last breakpoint for indexing; however, the Prelookup block is not configured to do so. To fix this error, disable the ''Valid index input may reach last index'' parameter for the Interpolation Using Prelookup block.</entry>
    <entry key="IndexConventionMismatch4">Inconsistent indexing conventions specified for block ''{0}'' connected to input port {1}{2,number,integer} of block ''{3}''. To fix this error, specify the same indexing convention for both blocks. For more information, see the Prelookup and Interpolation Using Prelookup block reference pages in the Simulink documentation.</entry>
    <entry key="IndexConventionMismatch5">Inconsistent indexing conventions specified for block ''{0}'' connected to input port {1}{2,number,integer} of block ''{3}''. The Interpolation Using Prelookup block expects the Prelookup block to not use its last breakpoint for indexing; however, the Prelookup block is not configured to do so. To fix this error, enable the ''Valid index input may reach last index'' parameter for the Interpolation Using Prelookup block.</entry>
    <entry key="IncorrectIndexConventionSelectionPort">Selection port {0}{1,number,integer} of ''{2}'' does not support the indexing convention specified. To fix this error, enable the ''Use last breakpoint for input at or above upper limit'' in the Prelookup block as well as the ''Valid index input may reach last index'' parameter in the Interpolation Using Prelookup block.</entry>
    <entry key="IndexRangeMismatch">模块 ''{2}'' 的输入端口 {0}{1,number,integer} 的值范围与对应的表维度 {3,number,integer} 的大小不匹配。请指定不同的表维度或修改输入端口 {0}{1,number,integer} 的值范围。 </entry>
    <entry key="IndexFromBusRangeMismatch">The range of values for the first signal in the bus object propagated to the input port {0}{1,number,integer} of block ''{2}'' does not match the size of the corresponding table dimension of {3,number, integer}. Specify a different table dimension or modify the range for the first signal in the bus object propagated to the input port {0}{1,number,integer}.</entry>
    <entry key="InportCannotOutputVirtualBusWithVarDimsElement">''{0}'' cannot output a virtual bus with variable-size elements. Change the bus to nonvirtual, or insert a ''Signal Conversion'' block after ''{1}'' with ''Output'' parameter set to ''Signal copy'' or ''Nonvirtual bus''.</entry>
    <entry key="InportCannotSpecifyTSForFcnCallSignal">Input port ''{0}'' is not allowed to change sample time of a function call signal. Consider changing ''Sample time'' option of input port to -1.</entry>
    <entry key="OutportCannotSpecifyTSForFcnCallSignal">Output port ''{0}'' is not allowed to change sample time of a function call signal. Consider changing ''Sample time'' option of output port to -1.</entry>
    <entry key="InportDialogTsIsNotInheritedWhenBusObjHasMultTs">Input port ''{0}'' has a non-inherited sample time setting for its sample time parameter. This parameter must be set to inherited since the specified bus object has multiple sample times.</entry>
    <entry key="InportHasPropedBusTypeButNoBusObj">The output data type for the root Inport block ''{0}'' is being set to the bus data type ''{1}'', but no Bus Object is associated with the Inport block. To eliminate this error, specify the Bus Object in the Inport block dialog.</entry>
    <entry key="InportIterParamMismatch">The number of Inport blocks indicated by parameter ''{0}'' is {1,number,integer}. This value does not match the actual number of Inport blocks {2,number,integer} for subsystem ''{3}''.</entry>
    <entry key="InportMissingMasterInport">The controlling Inport for ''{0}'' does not exist.</entry>
    <entry key="InportRequiresNVBusForAOB">Inport block ''{0}'' must have dimensions ''1'' to output a virtual bus. Set dimensions to ''1'' or output a nonvirtual bus with dimensions ''{1}''. If you are upgrading a model from a previous version of Simulink, use the &lt;a href="matlab:sl(''upgradeadvisor'', ''{2}'')"&gt;Upgrade Advisor&lt;/a&gt;.</entry>
    <entry key="InportVarDimsCannotInterp">Invalid setting in ''{0}''. When "Dimensions mode" is set to "Variable" in signal specification, deselect the "Interpolate data" checkbox.</entry>
    <entry key="InportVarDimsSettingToZeroWarn">在 ''{0}'' 中，工作区中加载的可变大小信号的长度小于仿真步数。因此，最终数据后的输出值将设置为零，当前输出端口维度将设置为最大输出端口维度。</entry>
    <entry key="InputDimMismatch">The number of partitioned subarrays for input {0,number,integer} is {1,number,integer}. This value does not match the number of partitioned subarrays {2,number,integer} for input {3,number,integer} for subsystem ''{4}''. Adjust the sizes of the input signals or the partition widths such that the number of partitioned subarrays for all input signals are the same.</entry>
    <entry key="InputPortComplexityErr">Error in ''SetInputPortComplexity'' method of ''{0}''. The signal complexity of input port {1,number,integer} should have been set to ''{2}'', but was instead set to ''{3}''.</entry>
    <entry key="InputPortDatatypeErr">Error in ''SetInputPortDatatype'' method of ''{0}''. The data type ID of input port {1,number,integer} should have been set to {2,number,integer}, but was instead set to {3,number,integer}.</entry>
    <entry key="InputPortDimsErr1To1">Error in ''SetInputPortDimensions'' method of ''{0}''. The dimensions of input port {1,number,integer} should have been set to [{2,number,integer}], but was instead set to [{3,number,integer}].</entry>
    <entry key="InputPortDimsErr1To2">''{0}'' 的 ''SetOutputPortDimensions'' 方法中出错。输入端口 {1,number,integer} 的维度应设置为 [{2,number,integer}]，但实际上设置为 [{3,number,integer}x{4,number,integer}]。</entry>
    <entry key="InputPortDimsErr2To1">''{0}'' 的 ''SetOutputPortDimensions'' 方法中出错。输入端口 {1,number,integer} 的维度应设置为 [{2,number,integer}x{3,number,integer}]，但实际上设置为 [{4,number,integer}]。</entry>
    <entry key="InputPortDimsErr2To2">''{0}'' 的 ''SetOutputPortDimensions'' 方法中出错。输入端口 {1,number,integer} 的维度应设置为 [{2,number,integer}x{3,number,integer}]，但实际上设置为 [{4,number,integer}x{5,number,integer}]。</entry>
    <entry key="InputPortDimsModeErr">''{0}'' 的 ''SetInputPortDimensionsMode'' 方法中出错。输入端口 {1,number,integer} 的采样模式应设置为 ''{2}''，但实际上设置为 ''{3}''。</entry>
    <entry key="InputPortFramenessErr">Error in ''SetInputPortSamplingMode'' method of ''{0}''. The sampling mode of input port {1,number,integer} should have been set to ''{2}'', but was instead set to ''{3}''.</entry>
    <entry key="InsertedGlobalDSMMsg">插入此模块是为了支持与全局工作区中的 Simulink.Signal 对象 ''{0}'' 对应的全局数据存储</entry>
    <entry key="InsertedLocalDSMMsg">插入此模块是为了支持与模型工作区中的 Simulink.Signal 对象 ''{0}'' 对应的局部数据存储</entry>
    <entry key="InsertedDSMRefMsg">插入此模块是为了支持从子模型对数据存储 ''{0}'' 的引用</entry>
    <entry key="InsertedSharedLocalDSMMsg">插入此模块是为了支持与 ''{1}'' 中名为 ''{0}'' 的数据存储对应的共享局部数据存储</entry>
    <entry key="InsertedSharedLocalDSMForHasBeenInitMsg">插入此模块是为了防止重复初始化共享数据</entry>
    <entry key="IntegratorStateLimitViolation">模块 {0} 的状态违反了模块参数设置的上限和下限。如果这是基于扰动的线性化算法导致的，用户可以考虑调整扰动水平或使用解析线性化算法</entry>
    <entry key="IntermediateDTExceedsMaxFxpBits">在模块 ''{0}'' 中，'中间结果' 数据类型中的字长位数超出支持的最大值。'中间结果' 数据类型是从输入和输出数据类型推导而得的。</entry>
    <entry key="IntermediateDTSizeOverSimulationLimit">Invalid internal fixed-point data type is used. Block ''{0}'' is using the data type ''{1}'' which requires {2,number,integer} bits for internal calculations, but the maximum supported by the block is {3,number,integer}.</entry>
    <entry key="IntermediateNotMatching">在模块 ''{0}'' 中，当 ''中间结果数据类型'' 和 ''表数据类型'' 都不是浮点数据类型时，它们必须具有相同的斜率和偏置。</entry>
    <entry key="IntermediateNotMatching2">In block ''{0}'', when the ''Table data type'' is floating-point data type and the ''Intermediate results data type'' is fixed-point data type, the ''Intermediate  results data type'' must have trivial slope and bias.</entry>
    <entry key="InvalidInternalDataTypeForFixptMode">The parameter ''{0}'' of block ''{1}'' is of a floating point type, which is not supported. Consider changing the data type or selecting the ''Support floating-point numbers'' option on the Configuration Parameters &gt; Code Generation &gt; Interface pane.</entry>
    <entry key="InterpNDTooBigForCoverage">The table in interpolation block ''{0}'' is too large for coverage reporting. It will be ignored during coverage recording.</entry>
    <entry key="MinMaxCollapseModeVarsizeCoverage">无法分析 MinMax 模块 ''{0}'' 的关系边界覆盖率。当 '应用于' 参数设置为 '指定的维度' 时，具有可变大小输入的 MinMax 模块不支持关系边界覆盖率。</entry>
    <entry key="InterpNdNotMultiFraction">The block ''{0}'' does not support multi-dimensional signals for fraction port f{1,number,integer}.</entry>
    <entry key="InterpNdNotMultiIndex">The block ''{0}'' does not support multi-dimensional signals for index port k{1,number,integer}.</entry>
    <entry key="InterpNdNotMultiOut">The block ''{0}'' does not support multi-dimensional signals for the output port.</entry>
    <entry key="InterpNdNotMultiSelection">The block ''{0}'' does not support multi-dimensional signals for selection port sel{1,number,integer}.</entry>
    <entry key="InterpNdNotMultiBus">The block ''{0}'' does not support multi-dimensional signals for selection port kf{1,number,integer}.</entry>
    <entry key="NoBusWhenNumSelEqualsNumdims">The checkbox ''{0}'' can be enabled in block ''{1}'' only when block dialog parameter ''{2}'' is less than parameter ''{3}''.</entry>
    <entry key="InvActConnection">''{1}'' 的端口 {0,number,integer} 必须直接或间接连接到一个 If Action Subsystem 模块。</entry>
    <entry key="InvActConnectionNoSrc">The action signal for subsystem ''{0}'' may not be connected to more than one destination block.</entry>
    <entry key="InvActSubsysConnection">子系统 ''{0}'' 上的动作端口只能连接到一个 If 或 Switch-Case 子系统，而不能连接到多个 If 或 Switch-Case 子系统</entry>
    <entry key="InvActionPort">A control port already exists in subsystem ''{0}''. Addition of an action port is not allowed.</entry>
    <entry key="InvBlkMatName">在参数 ''{1}'' 的 ''{0}'' 中指定的 MATLAB 变量名称 ''{2}'' 无效</entry>
    <entry key="InvBlkParamLens">''{0}'' 中参数值的长度或维度不一致</entry>
    <entry key="InvBusConstruction">When selecting signal ''{0}'' from the bus created by block ''{1}'', objects specified in the construction of that bus in turn specify that the bus object ''{2}'' is associated with the block ''{3}''. The bus object has {4,number,integer} elements, yet the block has {5,number,integer} incoming signals.</entry>
    <entry key="InvBusCreatorInputsParam">Invalid setting for \"Inputs\" parameter in ''{0}''.</entry>
    <entry key="InvBusObjectNumElements">''{1}'' 中指定的总线数据类型 ''{0_SLBus}'' 无效；模块输入端的信号数量必须与对象元素数量匹配。</entry>
    <entry key="InvBusObjectNumElements2">The bus object ''{0_SLBus}'' associated with &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of ''{2}'' is invalid. The bus entering that input port has {3,number,integer} signals in it, however the object has {4,number,integer} elements. The number of signals in the bus must match the number of object elements.</entry>
    <entry key="InvCaseConditions">''{1}'' 的 ''{0}'' 的设置无效。每个元胞必须由 32 位有符号整数范围内的一组整数或枚举值指定。每个整数值只能出现在一个元胞中。对于枚举值，所有值必须属于相同的枚举数据类型。</entry>
    <entry key="InvCaseConditionsSameEnumType">Invalid setting for ''{0}'' of ''{1}''. Each cell must be specified by a set of integers within 32-bit signed integer range or enumerated values. For enumerated values, all values must be of the same enumerated data type.</entry>
    <entry key="InvCaseConditionsVectorLength">Invalid setting for ''{0}'' of ''{1}''. Each cell must be specified as a vector of integers within 32-bit signed integer range or enumerated values. Vectors for all the cells must have the same length.</entry>
    <entry key="InvCaseDuplicateConditions">值 ''{2}'' 在 ''{1}'' 的 ''{0}'' 中重复。每个元胞必须由一组整数或枚举值指定。每个整数值必须唯一。</entry>
    <entry key="InvCaseDuplicateConditionsEnum">Multiple conditions contain the same underlying integer value as ''{2}'' in ''{0}'' of ''{1}''. Each cell must be specified by a set of integers or enumerated values. For enumerated values, each underlying integer value must be unique.</entry>
    <entry key="InvCaseDuplicateConditionsVector">The value ''{2}'' is duplicated in ''{0}'' of ''{1}''. Each cell must be specified as a vector of integers or enumerated values. Each vector value must be unique.</entry>
    <entry key="InvCaseInputPortDataType">''{0}'' 的输入端口的数据类型设置无效。此端口接受除布尔类型之外的内置和枚举数据类型</entry>
    <entry key="InvCaseInputPortDataTypeEnum">Invalid data type setting for input port of ''{0}''. This port only accepts an enumerated data type if the case conditions are of that same enumerated data type</entry>
    <entry key="InvClogicTbl">The number of rows for the truth table in ''{0}'' must be a power of two</entry>
    <entry key="InvClogicTblDtype">Non-Boolean values are specified for Parameter {0} of {1}. If the parameter contains non-Boolean values, its data type must be double</entry>
    <entry key="InvConcatConnBusSrcWarn">从 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;输出端口 {0,number,integer}&lt;/sldiag&gt; 到 ''{3}'' 的&lt;sldiag objui="inport" objparam="{2,number,integer}" objname="{3}"&gt;输入端口 {2,number,integer}&lt;/sldiag&gt; 的总线连接不正确。此总线被视为向量信号。总线信号的这种不正确用法将在以后的版本中弃用。请考虑使用 Concatenate 模块而不是 Bus Creator 来生成向量信号。</entry>
    <entry key="InvDataTypeSettingForGain">Unable to determine the data type of ''Gain'' parameter, for block ''{0}''. However, the ''Parameter data type'' in ''Parameter Attributes'' dialog pane is set to ''Inherit from Gain''. Specify data type for ''Gain'' parameter or select a different option for ''Parameter data type''</entry>
    <entry key="InvDiscDutyCycle">''{0}'' 中的占空比必须介于 0 到 100 之间</entry>
    <entry key="InvDiscPulseWidth">脉冲宽度必须小于或等于 ''{0}'' 中脉冲发生器的周期</entry>
    <entry key="InvDiscPulseWidthPulsePeriodSetting">The block ''{0}'' has Period and Pulse Width set so that the output is either always 0 or always equal to the amplitude. It is not a pulse signal any longer</entry>
    <entry key="InvDlgPrmTypeForConstantBlockDrivingICPort">Data type mismatch. When the Constant block ''{0}'' is connected to the external initial condition (IC) port of the Integrator block ''{1}'', its output signal data type must be the same as the data type of the ''Constant value'' parameter to ensure correct initialization of the integrator''s states</entry>
    <entry key="InvDlgPrmTypeForInitCondBlockDrivingICPort">Data type mismatch. When the Initial Condition block ''{0}'' is connected to the external initial condition (IC) port of the Integrator block ''{1}'', its output signal data type must be the same as the data type of the ''Initial value'' parameter to ensure correct initialization of the integrator''s states</entry>
    <entry key="InvExpMergeConnMultDst1">The bus signal driving block ''{0}'' at input port {1,number,integer} is unable to propagate through the Merge block. The cause for this is the nonvirtual Inport block ''{2}'' upstream of the Merge block. If your intent is to propagate the bus signal through the merge block, insert a ''Signal Conversion'' block after the Inport block, and configure its Output parameter to ''Signal copy''. Otherwise, check the ''Allow unequal port widths'' checkbox to disallow bus propagation through the Merge block.</entry>
    <entry key="InvExpMergeConnMultDst2">The connection from ''{0}'' &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{2}"&gt;output port {1,number,integer}&lt;/sldiag&gt; to ''{2}'' input port {3,number,integer} is invalid. Signals being merged can only be connected to a Merge input port, must map to a unique element of the Merge block, and should not be connected to any other block input ports</entry>
    <entry key="InvVariantMergeUsage">&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;Output port {0,number,integer}&lt;/sldiag&gt; of the ''{1}'' block is an input to a top-level outport block of the ''{2}'' variant subsystem block. All signals that are input to top-level outport blocks, must originate from a single output port of a nonvirtual block and cannot branch to multiple destination blocks. The output signal from the above port does not meet this requirement.
    &lt;actions exclusiveFixIts="yes"&gt;
    &lt;action type="fixit"&gt;
    &lt;cmd&gt;slprivate(''variantfixes'',''InsertSignalConversionBlk'',''{3}'')&lt;/cmd&gt;
    &lt;txt&gt;You can fix this error by inserting a Signal Conversion block at the input of the corresponding Outport of the ''{3}'' block in the variant child block.&lt;/txt&gt;
    &lt;/action&gt;
    &lt;/actions&gt; </entry>
    <entry key="InvVariantMergeUsage_fix">Signal Conversion 模块插入到对应 Outport 的输入端。 </entry>
    <entry key="InvFcnCallSignalInIteratorSubsys">A function-call initiator inside iterator subsystem ''{0}'' may not call a function-call block that is not contained within the iterator subsystem</entry>
    <entry key="InvFixptBoolAccumDType">Cannot set the accumulator data type of ''{0}'' to ''Boolean''. To fix this problem, do not set the "Accumulator data type" of this block to "Inherit: Same as first input"</entry>
    <entry key="InvForIterVarSizeWidthConn">Port {0,number,integer} of For Iterator ''{1}'' cannot be connected to a width or a probe block whose input is a variable-size signal</entry>
    <entry key="InvForIterPortConn">For Iterator 模块 ''{1}'' 的端口 {0,number,integer} 必须连接到输入端口、Width 模块或 Probe 模块的信号宽度输出端口</entry>
    <entry key="InvIndexPortType">Invalid data type at &lt;sldiag objui="inport" objparam="{0}" objname="{2}"&gt;input port {0}&lt;/sldiag&gt;{1,number,integer} of block ''{2}''. Index ports support only built-in floating-point, integer, and fixed-point data types with a slope of 1.0, bias of 0.0, and exponent of 0.</entry>
    <entry key="InvIndexPortTypeInBus">Invalid index signal in the bus. The first signal in the bus must be a built-in floating-point, integer, or fixed-point data types with a slope of 1.0, bias of 0.0, and exponent of 0.</entry>
    <entry key="InvFractionPortType">Invalid data type at fraction port {0}{1,number,integer} of block ''{2}''. Should be a built-in floating-point, integer, or fixed-point data type with a slope of 1.0, bias of 0.0, exponent less than or equal to 0, and, a range of [0 1] when the parameter ''{3}'' is ''off'' or a range of [0 1) when the parameter ''{4}'' is ''on''.</entry>
    <entry key="InvFractionPortTypeInBus">Invalid fraction signal in the bus. The second signal in the bus must be a built-in floating-point, integer, or a fixed-point data type with a slope of 1.0, bias of 0.0, exponent less than or equal to 0, and, a range of [0 1] when the parameter ''{0}'' is ''off'' or a range of [0 1) when the parameter ''{1}'' is ''on''.</entry>
    <entry key="InvBusDataType">Invalid bus object ''{0}'' propagated to the &lt;sldiag objui="inport" objparam="{1}" objname="{3}"&gt;input port {1}&lt;/sldiag&gt;{2,number,integer} of block ''{3}''.</entry>
    <entry key="InvGotoFromTagName">''{0}'' 中指定的标记名称是无效标识符。有效的标识符以字母开头，不包含空格或特殊字符，最长为 {1,number,integer} 个字符</entry>
    <entry key="InvGotoFromConnection">Goto/From 连接无法跨可变子系统中非虚拟子系统(''{0}'' 和 ''{1}'')的边界。 </entry>
    <entry key="InvInterSysConn1">Goto/From 连接不能跨非虚拟子系统边界。唯一例外是当 Goto 连接到状态输出端口时</entry>
    <entry key="InvInterSysConn2">以 ''{0}'' 开头的连接无效</entry>
    <entry key="InvInterSysConn3">以 ''{0}'' 结尾的连接无效</entry>
    <entry key="InvInterSysConn4">不允许在源于状态输出端口的信号之间建立 Goto 模块 ''{0}'' 和 From 模块 ''{1}'' 的连接，因为该连接跨越了需要速率转换的非虚拟子系统边界。</entry>
    <entry key="InvInterSysConnImplicitIterSS">The subsystem ''{0}'' contains a For Each block (''{1}'') and has Goto/From connections that cross the subsystem boundaries. Simulink does not permit such crossings.</entry>
    <entry key="InvInterSysIfConnection">The signal from port {0,number,integer} of ''{1}'' cannot cross nonvirtual subsystem boundaries</entry>
    <entry key="InvInterSysActionConnection">Action signal cannot cross nonvirtual subsystem boundaries through Outport block ''{0}''.</entry>
    <entry key="InvInterSysActionConnection2">Action signal cannot cross boundary of nonvirtual subsystem ''{0}''.</entry>
    <entry key="InvIteratorBlock">A control port already exists in subsystem ''{0}''. Addition of a For or While is not allowed.</entry>
    <entry key="InvLinblockFormChange">You cannot change the realization form of the {0} ''{1}'' while the block diagram is running</entry>
    <entry key="InvLinblockSparseChange">You cannot change the zero matrix entries of the {0} ''{1}'' while the block diagram is running</entry>
    <entry key="InvLookup2dDataChange">When running in external or accelerated mode, you cannot change the location or the number of zeros in the row or column indices of the lookup 2-D ''{0}''</entry>
    <entry key="InvMatFile">''{0}'' expects a MAT-file containing a non-empty finite real matrix with at least 2 rows. The elements of the matrix should not include NaN and only have data type of double</entry>
    <entry key="InvMatFileTimeseries">''{0}'' does not support timeseries input in this code generation mode. Consider converting the timeseries data into the array format. For information about the valid array format, see the documentation for the From File block. </entry>
    <entry key="InvFromFileDatatypeSetting">''{0}'' specifies a data type other than auto, double, or an alias type aliased to double. From File block supports non-double data type settings only for RSIM target. For any other code generation target, From File block must use one of the following data type settings: auto, double, or an alias type aliased to double.</entry>
    <entry key="InvFromFileInterpolationBuildConfig">''{0}'' specifies interpolation or extrapolation different from linear. From File block supports interpolation settings different from linear only for RSIM target. For any other code generation target, From File block must use only linear interpolation and extrapolation.</entry>
    <entry key="InvMergeBlockInAlgLoop">Detected an algebraic loop containing a Merge block ''{0}''. Merge blocks are not allowed in algebraic loops</entry>
    <entry key="InvMergeConnBadDst">All elements of the signal from ''{0}'' output port {1,number,integer} must be connected to the same Merge ''{2}'' input port. Signals being merged should completely map onto a contiguous region within a Merge output port</entry>
    <entry key="InvMergeConnBadMdlRefSrc">The signal from Model block ''{0}'' &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;output port {1,number,integer}&lt;/sldiag&gt; cannot be connected to a Merge block. Use the following steps to address this problem, verifying that the problem still persists after each step before continuing to the next step. First, ensure all connections inside the referenced model comply with the Merge block connection rules. See Merge block documentation for rule details. Second, insert a Signal Conversion block before the Outport block of the top-most conditionally executed subsystem that connects directly to the root Outport. Finally, ensure that the signal driving each root Outport block originates from a single output port without any selection or reordering of elements</entry>
    <entry key="InvMergeConnBadMdlRefSrcHasMultiDsts">The signal from Model block ''{0}'' &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;output port {1,number,integer}&lt;/sldiag&gt; cannot be connected to a Merge block because the source block driving the corresponding root Outport in the referenced model is connected to multiple destinations.</entry>
    <entry key="InvMergeConnBadMdlRefSrcLoggedSignal">来自 Model 模块 ''{0}'' 的&lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;输出端口 {1,number,integer}&lt;/sldiag&gt; 的信号无法连接到 Merge 模块，因为正在记录驱动引用模型中对应根 Outport 的信号。</entry>
    <entry key="InvMergeConnBadMdlRefSrcSILPIL">You cannot connect the signal from Model block ''{0}'' &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;output port {1,number,integer}&lt;/sldiag&gt; to a Merge block when the Model block is in Software-in-the-Loop (SIL) or Processor-in-the-Loop (PIL) simulation mode. To work around this limitation, first make sure that no errors occur when the Model block is in Accelerator simulation mode. Next, restore the Model block simulation mode to its previous setting. Then, if the Model block is inside a conditionally executed subsystem that is connected to the Merge block, add a Signal Conversion block (Signal copy) between the Model block and the Outport of the conditionally executed subsystem. Alternatively, if the Model block is connected directly to the Merge block, add an Enabled Subsystem between the Model block and the Merge block that passes the signal straight through. Configure the Enable Port of the new Enabled Subsystem so that only one Merge block input is active at a time.</entry>
    <entry key="InvMergeConnBadSrc"> Connecting signal from ''{0}'' output port {1,number,integer} to a Merge block is not supported because the signal is required to be persistent.</entry>
    <entry key="InvMergeConnBadBusSelectionSrc"> 不支持将信号从 ''{0}'' 的输出端口 {1,number,integer} 连接到 Merge 模块 ''{2}''，因为该信号是由 Bus Selector 模块选择的。</entry>
    <entry key="InvMemLayoutConnBadBusSelectionSrc"> 由于总线元素选择，从模块 ''{0}'' 到类型为 ''{2}'' 的模块 ''{1}'' 的连接无效。</entry>
    <entry key="InvMergeConnCommonBrFcnCallInitDrivingMultMergeInputs">Invalid connection from function-call blocks ''{0}'' and ''{1}'' to Merge block ''{2}'' input ports {3,number,integer} and {4,number,integer}, respectively. Both function-call blocks are invoked from &lt;sldiag objui="outport" objparam="{5,number,integer}" objname="{6}"&gt;output port {5,number,integer}&lt;/sldiag&gt; of initiator ''{6}''. Outputs of function-call blocks invoked by the same function-call initiator cannot be merged.</entry>
    <entry key="InvMergeConnCondMdlRefDrivingMultMergeInputs">Invalid connection from conditionally executed Model block ''{0}'' to Merge block ''{1}'' input port {2,number,integer} and input port {3,number,integer}. The same conditionally executed Model block cannot be connected to multiple input ports of the same Merge block. This restriction applies when the Model block is connected to the Merge block directly, or indirectly through other Merge blocks</entry>
    <entry key="InvMergeConnCondSubsysDrivingMultMergeInputs">从条件执行子系统 ''{0}'' 到 Merge 模块 ''{1}'' 的输入端口 {2,number,integer} 和输入端口 {3,number,integer} 的连接无效。同一条件执行子系统不能连接到同一 Merge 模块的多个输入端口。当子系统直接或通过其他 Merge 模块间接连接到 Merge 模块时，都会受此限制</entry>
    <entry key="InvMergeConnDiscontigCondSubsysSrc" context="error">从模块 ''{0}'' 的输出端口 {1,number,integer} 到 Merge 模块 ''{2}'' 的输入端口 {3,number,integer} 的连接无效。使用 Mux、Bus Creator 或 Selector 模块组合或重新排序的 Merge 模块的输入信号必须在单个条件执行子系统内进行组合。</entry>
    <entry key="InvMergeConnDiscontigTaskSrc" context="error">从模块 ''{0}'' 的输出端口 {1,number,integer} 和模块 ''{2}'' 的输出端口 {3,number,integer} 到 Merge 模块 ''{4}'' 的输入端口 {5,number,integer} 的连接无效。使用 Mux、Bus Creator 或 Selector 模块组合或重新排序的 Merge 模块的输入信号必须来自同一任务中的信源。</entry>
    <entry key="InvMergeConnMultDst">分支信号无法馈入 Merge 模块。来自 ''{0}'' 的输出端口 {1,number,integer} 的信号同时连接到 Merge 模块 ''{2}'' 的输入端口 {3,number,integer} 和 ''{4}'' 的输入端口 {5,number,integer}。要修复此错误，请将&lt;sldiag objui="configset" objparam="UnderspecifiedInitializationDetection"&gt;欠定初始化检测&lt;/sldiag&gt;设置为 '简化'，或在 "信号副本" 模式下插入 Signal Conversion 模块，并将 Signal Conversion 模块的输出仅馈送给 Merge 模块。</entry>
    <entry key="InvMergeConnLoggedSignal">记录的信号无法馈入 Merge 模块。要修复此错误，请关闭连接到 Merge 模块 ''{0}'' 的输入端口 {1,number,integer} 的信号的信号记录。</entry>
    <entry key="InvMergeConnMultWrite">Each element of the signal from ''{0}'' output port {1,number,integer} must map to a unique element of the Merge block ''{2}'' input port {3,number,integer}. All elements of a signal connected to a Merge input should completely map onto a unique and contiguous region within the output port of the Merge block</entry>
    <entry key="InvMergeConnNonCondSubsysSrc">
      
          模块 ''{0}'' 必须位于不是迭代子系统的条件执行子系统中，因为其&lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;输出端口 {1,number,integer}&lt;/sldiag&gt; 连接到 Merge 模块 ''{2}'' 的 &lt;sldiag objui="inport" objparam="{3,number,integer}" objname="{2}"&gt;输入端口 {3,number,integer}&lt;/sldiag&gt;。
      
    </entry>
    <entry key="InvMergeConnMultSrcTs">
      
          模块 ''{0}'' 的&lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;输出端口 {1,number,integer}&lt;/sldiag&gt; 的采样时间(当前为 {2})和模块 ''{3}'' 的&lt;sldiag objui="outport" objparam="{4,number,integer}" objname="{3}"&gt;输出端口 {4,number,integer}&lt;/sldiag&gt; 的采样时间(当前为 {5})必须匹配，因为它们将合并到 Merge 模块 ''{6}''。
      
    </entry>
    <entry key="InvalidMultiTaskMergeLocation">
      
          Merge 模块 ''{0}'' 只能合并到根级 Outport 模块，因为它在多个任务中有信源，但它合并到了模块 ''{1}'' 中。其他 Merge 和 Variant Source 模块是 Merge 模块 ''{0}'' 的有效目标，条件是它们最终会合并到根级 Outport 模块。
      
    </entry>
    <entry key="InvalidMultiTaskMergeRootOutport" context="error"> Merge block ''{0}'' with sources in multiple tasks was unable to merge to the root Outport block ''{1}'' with sample time specification.
      
        &lt;actions exclusiveFixIts="yes"&gt;
          &lt;action type="fixit" id="ResetRootOutputTsSpec" retvalue="false"&gt;
            &lt;cmd&gt;set_param(''{1}'', ''SampleTime'', ''-1'');&lt;/cmd&gt;
            &lt;txt&gt;Set the ''SampleTime'' parameter of root Outport block ''{1}'' to ''-1''.&lt;/txt&gt;
          &lt;/action&gt;
        &lt;/actions&gt;
      
    </entry>
    <entry key="InvalidMultiTaskMergeModelSetting" context="error">Connecting Merge block ''{0}'' to sources in multiple tasks is not supported.
      
        &lt;actions exclusiveFixIts="yes"&gt;
          &lt;action type="fixit" id="EnableBIMO" retvalue="false"&gt;
            &lt;cmd&gt;set_param(''{1}'', ''AllowMultiTaskInputOutput'', ''on'');&lt;/cmd&gt;
            &lt;txt&gt;Enable configuration parameter Allow multiple tasks to access inputs and outputs for model ''{1}''.&lt;/txt&gt;
          &lt;/action&gt;
        &lt;/actions&gt;
      
    </entry>
    <entry key="AllMergeBlocksDoNotSupportPartialWrite">Merge 模块 ''{0}'' 的参数 '支持互斥和完全写入' 处于启用状态，而 Merge 模块 ''{1}'' 的此参数处于关闭状态。属于同一合并树的各 Merge 模块的此参数应具有相同设置。因此，请确保此合并树中的所有 Merge 模块都将参数 '支持互斥和完全写入' 设置为 '打开' 或 '关闭'。</entry>
    <entry key="InvMergeConnNonScalarSrc">Signal from ''{0}'' &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{2}"&gt;output port {1,number,integer}&lt;/sldiag&gt; must be scalar since it is connected to Merge block ''{2}'', which has only one input port.</entry>
    <entry key="InvMergeConnRootInport">Invalid connection to ''{0}'' input port {1,number,integer}, from Inport ''{2}''. External signals from root level inports can not be merged with internal block output signals</entry>
    <entry key="InvMergeConnSrcResetOnDisable">Invalid connection from block ''{0}'' output port {1,number,integer} to Merge block ''{2}'' input port {3,number,integer}. Block ''{4}'' output port {5,number,integer} (or one of its sources) is configured to reset its value when disabled, and therefore cannot connect to a Merge block</entry>
    <entry key="InvMergePortWidths">Port width mismatch. For ''{0}'', the width+offset ({1,number,integer}) of input port {2,number,integer} is greater than the output port width ({3,number,integer})</entry>
    <entry key="InvMergeRunTimeMultipleWriters">Output of Merge block ''{0}'' is being updated concurrently at t = {1} by both block ''{2}'' &lt;sldiag objui="outport" objparam="{3,number,integer}" objname="{2}"&gt;output port {3,number,integer}&lt;/sldiag&gt; and block ''{4}'' &lt;sldiag objui="outport" objparam="{5,number,integer}" objname="{4}"&gt;output port {5,number,integer}&lt;/sldiag&gt;. Ensure that the Merge block output is updated by only one of its input signals at every time step.
      &lt;actions exclusiveFixIts="yes"&gt;
        &lt;action type="suggestion" btn="apply"&gt;
        &lt;cmd&gt;set_param(''{6}'',''MergeDetectMultiDrivingBlocksExec'',''none'');&lt;/cmd&gt;
        &lt;txt&gt;To disable this diagnostic for the model ''{6}'', set &lt;sldiag objui="configset" objparam="MergeDetectMultiDrivingBlocksExec" objname="{6}"&gt;Detect multiple driving blocks executing at the same time step&lt;/sldiag&gt; to ''none''.&lt;/txt&gt;
        &lt;/action&gt;
      &lt;/actions&gt;
    
    </entry>
    <entry key="InvMergeRunTimeNoWriter">Output of Merge block ''{0}'' is not being updated at t = {1} because none of the blocks connected to the input ports of the Merge block are active. Ensure that the Merge block output is updated by one of its input signals at every time step.
      &lt;actions exclusiveFixIts="yes"&gt;
        &lt;action type="suggestion" btn="apply"&gt;
        &lt;cmd&gt;set_param(''{2}'',''MergeDetectMultiDrivingBlocksExec'',''none'');&lt;/cmd&gt;
        &lt;txt&gt;To disable this diagnostic for the model ''{2}'', set &lt;sldiag objui="configset" objparam="MergeDetectMultiDrivingBlocksExec" objname="{2}"&gt;Detect multiple driving blocks executing at the same time step&lt;/sldiag&gt; to ''none''.&lt;/txt&gt;
        &lt;/action&gt;
      &lt;/actions&gt;
    
    </entry>
    <entry key="InvMergeUnequalPortWidthsWhenUsingConsistentOutportInit">Invalid parameter ''{0}'' specified for the Merge block ''{1}''. This parameter cannot be set to ''on'' when the parameter ''UnderspecifiedInitializationDetection'' of the model ''{2}'' is set to ''Simplified''</entry>
    <entry key="InvMultidimConcatInputPortDims">为 ''{2}'' 的&lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;输入端口 {1,number,integer}&lt;/sldiag&gt; 指定了无效的端口维度 {0}。在多维数组模式下，对于所有输入端口和输出端口，除串联维度之外的维度的大小必须匹配。此输入端口的维度 {3,number,integer} 违反了此要求，因为指定的大小 {4,number,integer} 与其他某个端口指定的大小 {5,number,integer} 不同。</entry>
    <entry key="InfMultidimConcatInputPortDims">为 ''{2}'' 的&lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;输入端口 {1,number,integer}&lt;/sldiag&gt; 指定了无效的端口维度 {0}。在多维数组模式下，只有串联维度可以是无界的。此输入端口的维度 {3,number,integer} 违反了该要求。</entry>
    <entry key="InvMultidimConcatInputPortWidth">Invalid port width has been specified for &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}''. In multidimensional array mode, the sizes of dimensions other than the concatenate dimension must match for all input and output ports. The specified width {2,number,integer} for this input port is not a multiple of {3,number,integer}, which is the size of dimension {4,number,integer} implied by one of the ports.</entry>
    <entry key="InvMultidimConcatOutputPortDims">Invalid port dimension {0} has been specified for the output port of ''{1}''. In multidimensional array mode, the sizes of dimensions other than the concatenate dimension must match for all input and output ports. This requirement is violated along dimension {2,number,integer} of the output port because the specified size {3,number,integer} is not the same as the size {4,number,integer} specified by some other port.</entry>
    <entry key="InfMultidimConcatOutputPortDims">为 ''{2}'' 的&lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;输出端口 {1,number,integer}&lt;/sldiag&gt; 指定了无效的端口维度 {0}。在多维数组模式下，只有串联维度可以是无界的。此输出端口的维度 {3,number,integer} 违反了该要求。</entry>
    <entry key="InvMultidimConcatOutputPortWidth">Invalid port width has been specified for the output port of ''{0}''. In multidimensional array mode, the sizes of dimensions other than the concatenate dimension must match for all input and output ports. The specified width {1,number,integer} for the output port is not a multiple of {2,number,integer}, which is the size of dimension {3,number,integer} implied by one of the ports.</entry>
    <entry key="InvMultidimConcatPortDimsTooLong">Invalid port dimensions for ''{0}''. In multidimensional array mode, the size of the concatenate dimension for the output port must be equal to the sum of the sizes of this dimension for all input ports; however this sum is larger than the maximum allowable 32-bit signed integer value.</entry>
    <entry key="InvMultidimConcatPortDimsMismatch1">Port dimensions mismatch between input and output ports of ''{0}''. In multidimensional array mode, the size of the concatenate dimension for the output port must be equal to the sum of the sizes of this dimension for all input ports. This requirement is violated because this sum is at least {1,number,integer}, which exceeds the size {2,number,integer} of the concatenate dimension for the output port.</entry>
    <entry key="InvMultidimConcatPortDimsMismatch2">Port dimensions mismatch between input and output ports of ''{0}''. In multidimensional array mode, the size of the concatenate dimension for the output port must be equal to the sum of the sizes of this dimension for all input ports. This requirement is violated because this sum is {1,number,integer}, which is not equal the size {2,number,integer} of the concatenate dimension for the output port.</entry>
    <entry key="InvNumSelDimsSpec">Invalid ''Number of sub-table selection dimensions'' parameter specified for block ''{0}''. The number must be greater than or equal to 0 and less than or equal to the ''Number of table dimensions'' parameter value.</entry>
    <entry key="InvPortNumber">Port number specified in ''{0}'' is invalid. Port numbers must be positive integer constants less than or equal to {1,number,integer}.</entry>
    <entry key="InvSFcnBlkName">''{0}'' 中指定的 S-Function 名称无效</entry>
    <entry key="InvSelBlkElParam">在维度 {2,number,integer} 的 ''{1}'' 中指定的参数 ''{0}'' 无效。此参数必须在 {3,number,integer} 到 {4,number,integer} 的范围内</entry>
    <entry key="InvSelBlkElParam2">Invalid parameter ''{0}'' specified in ''{1}'' for dimension {2,number,integer} due to integer overflow.</entry>
    <entry key="InvSelBlkElParam3">Invalid parameter ''{0}'' specified in ''{1}'' for dimension {2,number,integer}. This parameter must be no less than {3,number,integer}</entry>
    <entry key="InvSelBlkElParamExpr">The expression of parameter ''{0}'' is invalid for dimension {1,number,integer} in ''{2}''</entry>
    <entry key="InvSelBlkIdxParam">在 ''{1}'' 中指定的参数 ''{0}'' 无效</entry>
    <entry key="InvSelBlkMxArrayParam">在 ''{1}'' 中指定的参数 ''{0}'' 无效。它应为字符向量元胞数组</entry>
    <entry key="InvSelOutWParam">In ''{0}'', parameter ''{1}'' for dimension {2,number,integer} should be less than or equal to input port width {3,number,integer}</entry>
    <entry key="InvSelectionPortType">Invalid data type at &lt;sldiag objui="inport" objparam="{0}" objname="{2}"&gt;input port {0}&lt;/sldiag&gt;{1,number,integer} of block ''{2}''. Selection ports support only built-in floating-point, integer, and fixed-point data types with a slope of 1.0, bias of 0.0, and exponent of 0.</entry>
    <entry key="InvStateSpaceXform">Inconsistent A,B,C,D matrices obtained in ''{0}'' when using transform "{1}"</entry>
    <entry key="InvToFromFileNameFull">Invalid file name ''{0}'' was specified in ''{1}''</entry>
    <entry key="InvToFromFileNameIncr">文件名无效</entry>
    <entry key="InvVectSelInpWidth">Parameter ''{0}'' specified in ''{1}'' is invalid. It should be a positive integer or -1 for inherit from input port &lt;U&gt;</entry>
    <entry key="InvWhileICPortConn">The actual source block ''{0}'' feeding the initial condition (IC) port of the While Iterator block ''{1}'' must be located outside the While Iterator subsystem ''{2}''.</entry>
    <entry key="InvalNumOutputPorts">The maximum number of outports for a Switch-Case or If ''{0}'' is 128</entry>
    <entry key="InvalidActSigSize">The width of the Active signal is {0,number,integer}. This value does not match the number of partitioned subarrays {1,number,integer} for subsystem ''{2}''. The number of partitioned subarrays can be adjusted by changing the parameter values specified in the block dialog of the For Each block ''{3}''.</entry>
    <entry key="DidNotOutlineRTBWithForeach">Rate Transition 模块 ''{0}'' 的代码不是作为单独函数生成的，因为它位于 For Each 子系统内部。</entry>
    <entry key="InvalidAsyncRTBDst">The asynchronous output port of Rate Transition block ''{0}'' connects to another Rate Transition block ''{1}''. An asynchronous output port of a Rate Transition block must connect directly to an asynchronous function call subsystem. Add a Rate Transition block before each input port and after each output port of an asynchronous function call subsystem. If two asynchronous function call subsystems are directly connected without branching, only one Rate Transition block is needed.</entry>
    <entry key="InvalidAsyncRTBSrc">The asynchronous input port of Rate Transition block ''{0}'' connects to another Rate Transition block ''{1}''. An asynchronous input port of a Rate Transition block must connect directly to an asynchronous function call subsystem. Add a Rate Transition block before each input port and after each output port of an asynchronous function call subsystem. If two asynchronous function call subsystems are directly connected without branching, only one Rate Transition block is needed.</entry>
    <entry key="AsyncRateTransBlkNotAllowedNoneInlinedSys">The rate transition block ''{0}'' cannot be placed in non-inlined subsystem. Changing the Code generation function packaging setting of the subsystem ''{1}'' to ''Inlined'' .</entry>
    <entry key="InvalidBlockName">Invalid block name ''{0}''. Block names may not begin or end with /</entry>
    <entry key="InvalidBusSelectorOutputSignals">''{0}'' 的输出信号必须为非空字符向量组成的以逗号分隔的列表。</entry>
    <entry key="InvalidEnumStringCellArray">Parameter ''{0}'' specified in block ''{1}'' is invalid. Element {2,number,integer} in the cell array is not a valid character vector.</entry>
    <entry key="InvalidInputDim">The size of dimension {0,number,integer} of input {1,number,integer} to subsystem ''{2}'' must be a multiple of {3,number,integer}, the sum of the partition width {4,number,integer} and the partition offset {5,number,integer}. The subsystem, which contains a For Each block (''{6}''), can only partition an input signal into an integer number of subarrays.</entry>
    <entry key="InvalidIntParam">模块 ''{1}'' 的参数 ''{0}'' 必须为标量。</entry>
    <entry key="InvalidMxArrayParam">Invalid parameter ''{0}'' specified in block ''{1}''. It should be a cell array of character vectors</entry>
    <entry key="InvalidNegOperationDim">Parameter ''{0}'' in ''{1}'' must be a positive integer</entry>
    <entry key="InvalidNumTableDims">Invalid ''Number of table dimensions'' specified for block ''{0}''. Must be an integer between 1 and 30 and match the number of dimensions specified by the ''Table data'' parameter.</entry>
    <entry key="InvalidNumTableDimsForAkima">Invalid ''Number of table dimensions'' specified for block ''{0}'' with Akima spline interpolation method. Must be an integer between 1 and 6.</entry>
    <entry key="InvalidNumWorkspaceCoefficientsForAkima">模块 ''{1}'' 中计算的工作区系数的数目({0,number,integer})超过最大值(2147483647)。请在一个维度中指定更小的 '表维数' 值或更少的断点。</entry>
    <entry key="InvalidNumberOfOperationDim">''{1}'' 中的参数 ''{0}'' 必须为标量</entry>
    <entry key="InvalidDimValueSingletonMatrix">单一矩阵输出无效。''{1}'' 中的 ''{0}'' 必须大于 1。</entry>
    <entry key="InvalidOutputDimensionsSize">''{1}'' 中参数 ''{0}'' 的维度必须为标量或二元二维向量。</entry>
    <entry key="InvalidSymbDimForIdentityMatrix">'单位矩阵' 模式的符号维度必须是大小为 2 的向量。</entry>
    <entry key="InvalidOperationDimExceedsBound">''{1}'' 中的参数 ''{0}'' 大于在输入端口处的信号的维数</entry>
    <entry key="InvalidRTBTsMultiple">Rate Transition block ''{0}'' parameter ''Multiple of input port sample time'' must be a positive value</entry>
    <entry key="InvalidRTWFcnName">The function name ''{0}'' for code generation in subsystem ''{1}'' is not a valid function name</entry>
    <entry key="InvalidResetIdentifierName">The event name ''{0}'' is an invalid identifier. Valid identifiers start with a letter and contain no spaces or special characters.</entry>
    <entry key="InvalidResetIdentifierNameReserved">事件名称 ''{0}'' 不是有效的函数名称，因为它是 Simulink Coder 保留标识符</entry>
    <entry key="InvalidReinitIdentifierNameReserved">事件名称 ''{0}'' 不是有效的函数名称，因为它是默认重新初始化的保留标识符</entry>
    <entry key="InvalidRTWFileName">The filename ''{0}'' for code generation in subsystem ''{1}'' is not a valid filename</entry>
    <entry key="InvalidResetSigSize">The width of the Reset signal is {0,number,integer}. This value does not match the number of partitioned subarrays {1,number,integer} for subsystem ''{2}''. The number of partitioned subarrays can be adjusted by changing the parameter values specified in the block dialog of the For Each block ''{3}''.</entry>
    <entry key="InvalidRowDimension">In ''{0}'' the number of rows in ''{1}'' must match the length of S.</entry>
    <entry key="InvalidStringCellArray">Parameter ''{0}'' specified in block ''{1}'' is invalid. Element {2,number,integer} in the cell array should be a character vector.</entry>
    <entry key="InvalidSumInputNumber">''{0}'' must have at least one input</entry>
    <entry key="IteratedInputDimsModeMismatch1">For subsystem ''{0}'', the dimension mode of all input signals must be the same because the subsystem contains a For Each block (''{1}'').</entry>
    <entry key="IteratorBlockExists">A For, While, or For Each block already exists in subsystem ''{0}''. Addition of another control block is not allowed.</entry>
    <entry key="NeighborhoodBlockExists">子系统 ''{0}'' 中已存在 Neighborhood 模块。不允许添加另一个控制模块。</entry>
    <entry key="InvalidCtrlPortAddedToInitTermOrResetSS">不支持为 ''{0}'' 添加控制端口，因为 ''{0}'' 是初始化、重新初始化、重置或终止子系统。</entry>
    <entry key="JacobianTypeNotFound">Unknown Jacobian type for block {0}</entry>
    <entry key="LabelledConnectionNodeHasInvalidLabelString">The label specified for the block ''{0}'' is not a valid MATLAB variable name.</entry>
    <entry key="LinearizeComplexValue">在 ''{0}'' 中: 参数值的复数部分在线性化期间被忽略</entry>
    <entry key="LinearizeIsCustomizableAsGain">该模块已通过解析法线性化。用户可能希望将模块近似线性化为增益</entry>
    <entry key="LinearizeIsZeroAndCustomizableAsGain">该模块已通过解析法线性化为零。用户可能希望将模块近似线性化为增益</entry>
    <entry key="LogOfNegative">''{0}'' 中存在负数对数</entry>
    <entry key="LogOfZero">Log of zero in ''{0}''</entry>
    <entry key="LogicBlkNeedsWideInput">配置有一个输入端口的 ''{0}'' 需要宽向量(执行 "NOT"、"AND" 或 "OR" 运算时除外)。要解决此错误，请确保输入是宽向量，或用 Data Type Conversion 模块替换此模块。</entry>
    <entry key="LookupIgnoreDupValues">Ignoring duplicate values at end points of table in ''{0}''</entry>
    <entry key="LookupInputIsNaN">Input to lookup table in ''{0}'' is NaN</entry>
    <entry key="LookupInputMustBeVector">模块 ''{0}'' 中的 ''输入值向量'' 必须为包含至少两个元素的实数向量</entry>
    <entry key="LookupInputVectorAfterDup">模块 ''{0}'' 中的 ''输入值向量'' 必须为在删除重复端点后还包含至少两个元素的向量</entry>
    <entry key="LookupInvDupEndpointChange">You cannot change the number of duplicate end points of the run-time parameter ''{0}'' in ''{1}'' from {2,number,integer} to {3,number,integer} while the model is simulating</entry>
    <entry key="LookupInvalidChangeToZeroVals">Invalid change made to the value of parameter ''{0}'' in ''{1}. The number of zeros in the vector of values cannot be changed during model execution</entry>
    <entry key="LookupMismatchedParams">模块 ''{0}'' 的 ''输入值向量'' 和 ''表数据'' 参数的长度必须相同</entry>
    <entry key="LookupNDCannotAnalyzeBpMsg">The linear search method in block ''{0}'' cannot compute an index for the breakpoint vector in dimension {1,number,integer}. This might occur, for example, if the block''s input signal contains a NaN. Consider eliminating any NaN values from the block''s input signals or specifying ''Binary search'' as the value of the block''s ''Index search method'' parameter</entry>
    <entry key="LookupNdEvenSpacingSpecificationSplineInvalid">Block ''{0}'' does not support ''Cubic spline'' and ''Akima spline' interpolation methods when breakpoint specification is set to ''Even spacing''. Use ''Explicit values'' instead.</entry>
    <entry key="LookupNDTooBigForCoverage">The lookup table in block ''{0}'' is too large for coverage reporting. It will be ignored during coverage recording.</entry>
    <entry key="LookupNdOutofRangeInputError">模块 ''{0}'' 的输入值超出维度 {1,number,integer} 的断点向量的范围。</entry>
    <entry key="EnforceLookupNdOutofRangeInputError">模块 ''{0}'' 的输入值超出维度 {1,number,integer} 的断点向量的范围。请或者清除 '假设输入在范围内' 参数，或者将输入限制在表维度的范围内。</entry>
    <entry key="LookupNdOutputDataTypeInheritsUnsupportedType">Output data type of block ''{0}'' is set to "Inherit: Same as first input". The Output data type does not support the inherited type. Either change the Output data type setting from "Inherit: Same as first input" or change the first input data type.</entry>
    <entry key="LookupNdSplineHomogeneousInput">Block ''{0}'' supports ''Cubic spline'' and ''Akima spline'' interpolations only when all the Breakpoints data types are ''Inherit: Same as corresponding input''</entry>
    <entry key="LookupNdSplineHomogeneousInputParameterPort">在模块 ''{0}'' 中，输入端口 {1,number,integer} 和输入端口 {2,number,integer} 之间出现数据类型不匹配。''三次样条'' 和 ''Akima 样条'' 插值方法要求输入和对应的断点数据类型匹配。</entry>
    <entry key="LookupNdComparisonDataTypeIsNotIdeal">In block ''{0}'',  there is no ideal comparison data type which can exactly represent both input and breakpoint data for dimension {1,number,integer}. Please change either the input data types or the breakpoint data types.</entry>
    <entry key="LookupNdSplineHomogeneousOutput">Block ''{0}'' supports ''Cubic spline'' and ''Akima spline'' interpolations only when the Table data type is ''Inherit: Same as output''</entry>
    <entry key="LookupNdSplineHomogeneousOutputParameterPort">在模块 ''{0}'' 中，输入端口 {1,number,integer} 和输出数据类型之间出现数据类型不匹配。''三次样条'' 和 ''Akima 样条'' 插值方法要求表和输出的数据类型匹配。</entry>
    <entry key="LUTObjDoesNotSupportSpline">Block ''{0}'' specifies data using Lookup Table Object format. Spline interpolation/extrapolation is not supported for this format. Consider using a different method. </entry>
    <entry key="LUTObjDoesNotSupportAkimaSpline">当 '数据设定' 设置为 ''查找表对象'' 时，模块 ''{0}'' 不支持 Akima 样条插值方法。请考虑将 '数据设定' 设置为 '表和断点' 或使用不同的 '插值方法'。</entry>
    <entry key="SplineDoesNotSupportEnumBP">在模块 ''{0}'' 中，参数 ''{1}'' 的数据类型是枚举数据类型，它不支持 ''三次样条'' 和 ''Akima 样条'' 插值方法。</entry>
    <entry key="LUTObjectDoesNotMatchBlockDimensions">Value of 'Number of table dimensions' parameter in block ''{0}'' ({1,number,integer}) must match the number of breakpoints of the referenced Simulink.LookupTable object ({2,number,integer}).</entry>
    <entry key="LookupNdMaxIndexIsNotValid">In block ''{0}'', the setting of parameter ''{1}'' is not valid. It should be a real scalar or vector. The individual value represents the maximum index value of corresponding break point data. As for this block, the correct value for this parameter is ''{2}''.</entry>
    <entry key="LookupNdMaxIndexIsNotDefined">The parameter ''{0}'' of ''{1}'' is not defined. When parameter ''{2}'' is checked, ''{3}'' must be defined.</entry>
    <entry key="LookupNdMaxIndexIsNotTunable">The parameter ''{0}'' of ''{1}'' is not tunable. When parameter ''{2}'' is checked, ''{3}'' must be tunable parameter.</entry>
    <entry key="LookupNdMaxIndexDataTypeIsNotSupported">In block ''{0}'', the data type for parameter ''{1}'' is ''{2}'', which is not supported. Only built-in integer types and floating point types are supported. </entry>
    <entry key="LookupTableMustBeVector">模块 ''{0}'' 中的 ''表数据'' 必须为包含至少两个元素的向量</entry>
    <entry key="LookupNdMultidimensionalInputsOutputsNotSupported">模块 ''{0}'' 不支持多维信号作为输入或输出。</entry>
    <entry key="LookupTableMismatchEvenspacingSpecification"> 模块 ''{0}'' 使用 Simulink.LookupTable 对象指定表数据，并且引用的 Simulink.LookupTable 对象的 ''BreakpointsSpecification'' 设置为 ''Even spacing''。但是，模块 ''{0}'' 的 "算法" 选项卡上的 '索引搜索方法' 参数未设置为 ''等间距点''。模块将忽略此设置。要删除此警告，请将 '索引搜索方法' 参数设置为 ''等间距点''。</entry>
    <entry key="MATLABFcnBadDataType">''{0}'' 中出错。表达式的计算导致无效输出。仅支持有限双精度向量或矩阵输出</entry>
    <entry key="MATLABFcnEvalErr">计算表达式时 ''{0}'' 中出错。</entry>
    <entry key="LockedMATLABFunction">The MATLABFunctionConfiguration object cannot be modified because the library containing the MATLAB Function block is locked. Unlock the library to make changes to the block. </entry>
    <entry key="LinkedMATLABFunction">The MATLABFunctionConfiguration object cannot be modified because the MATLAB Function block is currently linked to a library. Modify the block from the library or break the link to the library to modify this block.</entry>
    <entry key="MATLABFcnIncompleteSimState">MATLAB Function 模块 {0} 的工作点可能不完整，因为该工作点不包含指定的 MATLAB 函数或表达式中的任何持久变量。有关工作点保存/还原的限制的详细描述，请参阅 Simulink 文档。</entry>
    <entry key="MATLABFcnInv1DCollapse">Invalid setting for parameter ''{0}'' of {1}. The 2-D output dimensions specified contradict the option to collapse the function output into a 1-D vector</entry>
    <entry key="MATLABFcnInvInDims1">无法将 {0} 的&lt;sldiag objui="inport" objparam="1" objname="{0}"&gt;输入端口 1&lt;/sldiag&gt; 的维度设置为 {1}。对于具有这些维度的输入，指定的 MATLAB 函数或表达式会产生具有 {2,number,integer} 个元素的输出，而输出已设置为具有 {3,number,integer} 个元素</entry>
    <entry key="MATLABFcnInvInDims2">无法将 {0} 的&lt;sldiag objui="inport" objparam="1" objname="{0}"&gt;输入端口 1&lt;/sldiag&gt; 的维度设置为 {1}。对于具有这些维度的输入，指定的 MATLAB 函数或表达式会产生维度为 {2} 的矩阵，而输出已设置为一维向量</entry>
    <entry key="MATLABFcnInvInDims3">无法将 {0} 的&lt;sldiag objui="inport" objparam="1" objname="{0}"&gt;输入端口 1&lt;/sldiag&gt; 的维度设置为 {1}。对于具有这些维度的输入，指定的 MATLAB 函数或表达式会产生维度为 {2} 的矩阵，而输出的维度已设置为为 {3}</entry>
    <entry key="MATLABFcnInvMultiDims">Cannot set input dimensions of {0}. The MATLAB function or expression specified returns outputs whose dimensions are greater than 2</entry>
    <entry key="MATLABFcnInvParamSetting">Parameter ''Output dimensions'' specified in ''{0}'' is invalid. Output dimensions must be either -1 (dynamically sized), or a scalar greater than or equal to 0, or a positive, non-zero vector of length 2</entry>
    <entry key="MATLABFcnOutputFcnErr">Error evaluating MATLAB function in ''{0}''</entry>
    <entry key="MATLABFcnOutputIsComplex">''{0}'' 的输出端口信号类型是实数(非复数)，但计算出的输出是复数。请考虑将 ''{1}'' 设置为复数</entry>
    <entry key="MATLABFcnOutputMatrixTypeErr">Error in ''{0}'' while computing the output. The result was a {1} matrix when a {2} matrix was expected</entry>
    <entry key="MATLABFcnOutputWidthErr">计算输出时在 ''{0}'' 中出错。宽度应为 {2,number,integer}，但得到的宽度为 {1,number,integer}</entry>
    <entry key="MATLABFcnReshapeWarning">''{0}'' 生成了 {1} 矩阵数据。它会自动将数据重构为包含 {2,number,integer} 个元素的一维向量</entry>
    <entry key="MergeBlockDrivenByConstantSampleTime">In {1}, when the merge block ''{0}'' receives a constant value and non-constant sample times, one of these conditions must hold:
    \n *  The source of the constant value is a grounded signal.
    \n *  The source of the constant value is a constant block with a non-tunable parameter.
    \n     - There is only one constant block that feeds the merge block.
    \n     - All other input signals to the merge block are from conditionally executed subsystems.
    \n     - The merge block and the outport blocks of all conditionally executed subsystems should not specify any initial outputs.</entry>
    <entry key="MPSwitchDeadPorts">The control port data type of block ''{0}'' cannot represent the values ''{1}''. These values are being used as data port indices, the corresponding data ports are dead ports and will never be used in simulation.</entry>
    <entry key="MPSwitchControlInputRangeError">对于模块 ''{0}''，控制端口值 ''{1}'' 超出范围。对于此模块，该值应介于 ''{2}'' 到 ''{3}'' 之间。</entry>
    <entry key="MPSwitchControlInputOORIndexValue">对于模块 ''{0}''，控制端口值 ''{1}'' 不在 ''{2}'' 到 ''{3}'' 之间。要隐藏此消息并使用默认端口，您可以将 ''默认情况诊断'' 设置更改为 ''无''</entry>
    <entry key="MPSwitchEnumTypeWithContiguousInputs">The ''Data port order'' for block ''{0}'' is set to be contiguous and the data type of the control port for this block is of enumerated type. If the control port is of enumerated type then the  ''Data port order'' should be set to ''Specify indices''. You can also use &lt;a href="matlab:upgradeadvisor(bdroot)"&gt;Upgrade Advisor&lt;/a&gt; to update this block</entry>
    <entry key="MPSwitchInvalidControlPortValue">''{1}'' 的控制端口值 ''{0}'' 与任何数据端口索引都不对应。要隐藏此消息并使用默认端口，您可以将 ''默认情况诊断'' 设置更改为 ''无''</entry>
    <entry key="MPSwitchInvalidValueForEnumDataType">''{0}'' 的输入是枚举数据类型，不包括基础值 {1,number,integer} (数据端口 {2,number,integer} 的索引)</entry>
    <entry key="MPSwitchNonIntegerControlInput">Non integer control signal truncated in ''{0}''</entry>
    <entry key="MPSwitchDynamicArrayReqScalarControlPort">当 ''{0}'' 的输出是动态数组信号时，控制端口的输入信号必须为标量。</entry>
    <entry key="MPSwitchDoesNotSupportVarDimsMode">The input port {1, number, integer} of block ''{0}'' is a variable-size signal, the block does not support variable-size input signals.</entry>
    <entry key="MPSwitchOneDataPortWithIndexSpecification">为模块 ''{0}'' 选择了 ''数据端口顺序'' 的 ''指定索引'' 选项。对于此选项，不支持一个数据端口的情况。请在 ''数据端口索引'' 中为多个数据端口指定值。</entry>
    <entry key="MPSwitchTurnOnVarDimsMode">Multiport Switch 模块 ''{0}'' 的数据输入端口的信号维度不同。要支持可变大小输出信号，请在模块对话框的 "信号属性" 窗格中，选择参数 "允许不同数据输入大小(产生可变大小的输出信号)"。</entry>
    <entry key="MPSwitchVarDimsModeFrameReqFirstDimMatch">When the "Allow different data input sizes (Results in variable-size output signal)" parameter is selected for ''{0}'', and the input signals are frame-based signals, the first dimension of all input signals must be the same size.</entry>
    <entry key="SwitchVarDimsModeReqInputFrameMatch">When the "Allow different data input sizes (Results in variable-size output signal)" parameter is selected for ''{0}'', the data input signals must have the same sampling mode.</entry>
    <entry key="MPSwitchVarDimsModeReqMultipleDataPorts">When the "Allow different data input sizes (Results in variable-size output signal)" parameter is selected for ''{0}'', the number of input data ports must be greater than 1.</entry>
    <entry key="MPSwitchVarDimsModeReqOneBranchFitOther">When the "Allow different data input sizes (Results in variable-size output signal)" parameter is selected for ''{0}'', the signal at one input port must have dimensions that are greater than or equal to the corresponding dimensions of any other input signal.</entry>
    <entry key="MPSwitchCtrlPortEnumWithNumTypeDataPorts">For block ''{0}'', the data type of the control port is enumerated type but the data ports specified in ''Data port indices'' are numerical type. Please specify ''Data port indices'' using the corresponding enumerated type.</entry>
    <entry key="MPSwitchCtrlPortNumTypeWithEnumDataPorts">For block ''{0}'', the data type of the control port is numerical type but the data ports specified in ''Data port indices'' are enumerated type. Please specify ''Data port indices'' using the corresponding numerical type or specify the control port data type as enumerated type using upstream blocks.</entry>
    <entry key="MPSwitchControlInputOORDataType">对于模块 ''{0}''，浮点数据类型的控制端口值 ''{1}'' 必须在生产硬件中 'int' 的数据类型范围内。</entry>
    <entry key="MSFBInAccelerateModeWithoutTLC">The method block.SetAccelRunOnTLC(true) is specified for the MATLAB S-function ''{0}'' in block ''{1}''. However, a corresponding ''{2}.tlc'' file does not exist in the current working directory, the MATLAB S-function directory ''{3}'', or the directory ''{4}''</entry>
    <entry key="MSFBMFileExistsWithoutTLC">与模块 ''{2}'' 中的 MATLAB S-Function ''{1}'' 对应的 ''{0}.tlc'' 文件必须位于当前工作目录、MATLAB S-Function 目录 ''{3}'' 或目录 ''{4}'' 中</entry>
    <entry key="MSFB_AutoRegRTPCalledInUnallowedPhase">''{0}'' of MATLAB S-Function ''{1}'' can be called only in the PostPropagationSetup method of ''{2}''</entry>
    <entry key="MSFB_AutoUpdateRTPCalledInUnallowedPhase">''AutoUpdateRuntimePrms'' of MATLAB S-Function ''{0}'' can be called only in the ProcessParameters method of ''{1}''</entry>
    <entry key="MSFB_BlockMethodDoesNotExist">Invalid function handle specified for method ''{0}'' in  MATLAB S-Function ''{1}'' in ''{2}''</entry>
    <entry key="MSFB_BlockMethodFailed">计算 ''{2}'' 中的 MATLAB S-Function ''{1}'' 的注册方法 ''{0}'' 时出错。以下是产生此错误的 MATLAB 调用堆栈(文件名和行号): {3}</entry>
    <entry key="MSFB_BlockMethodFailed_NoStacktrace">计算 ''{2}'' 中的 MATLAB S-Function ''{1}'' 的注册方法 ''{0}'' 时出错。</entry>
    <entry key="MSFB_DworkRegComplexDynamic">''{1}'' 中 Dwork {0,number,integer} 的复/实性只能是 ''实数'' 或 ''复数''</entry>
    <entry key="MSFB_DworkRegDatatypeDynamic">''{1}'' 中 Dwork {0,number,integer} 的数据类型不能动态设置。Dwork 的数据类型必须为 MATLAB ''uint8''、''uint16''、''uint32''、''int8''、''int16''、''int32''、''single'' 或 ''double'' 数据类型之一</entry>
    <entry key="MSFB_DworkRegNameEmpty">The name of Dwork {0,number,integer} in ''{1}'' cannot be an empty character vector</entry>
    <entry key="MSFB_DworkRegWidthDynamic">''{1}'' 中 Dwork {0,number,integer} 的宽度必须为正整数</entry>
    <entry key="NoCompiledData">没有可用的编译数据。需要编译数据来查询 Dwork 偏移量。</entry>
    <entry key="DWorkRecListIsNULL">该模块的 Dwork 记录列表为空。</entry>
    <entry key="MSFB_InvNumPrms">The number of dialog parameters of ''{0}'' cannot be negative</entry>
    <entry key="MSFB_InvalidDlgPrmTunableSetting">Invalid setting specified for the tunability of the dialog parameters of ''{0}'' in ''{1}''. The tunability for dialog parameters should be a [1x{2,number,integer}] cell array of the form '{'''Tunable'',''Nontunable'',''SimOnlyTunable'',...'}'</entry>
    <entry key="MSFB_InvalidInputIndexForDependencyRuleTerm">Invalid input port indices specified for the second input of method ''AddOutputDimsDependencyRules'' for ''{0}''. The input port indices should be an array of positive integers in the range from 1 to {1,number,integer}</entry>
    <entry key="MSFB_InvalidOutputIndexForDependencyRuleTerm1">Invalid output port index specified for the first input of method ''AddOutputDimsDependencyRules'' for ''{0}''. The output port index should be 1</entry>
    <entry key="MSFB_InvalidOutputIndexForDependencyRuleTerm2">Invalid output port index specified for the first input of method ''AddOutputDimsDependencyRules'' for ''{0}''. The output port index should be in the range from 1 to {1,number,integer}</entry>
    <entry key="MSFB_InvalidSetDimFcnForDependencyRuleTerm">Invalid argument specified for the third input of method ''AddOutputDimsDependencyRules'' for ''{0}''. The third input should be a function handle</entry>
    <entry key="MSFB_InvalidVarSizeTypeSetting">Invalid setting specified for ''SignalSizesComputeType'' of ''{0}''. The ''SignalSizesComputeType'' should be ''FromInputSize'' or ''FromInputValueAndSize''</entry>
    <entry key="MSFB_MFileNotExist">2 级 MATLAB S-Function ''{0}'' 不存在。</entry>
    <entry key="MSFB_NumPrmsError">''{0}'' 的预期对话框参数数目({1,number,integer})与在 MATLAB S-Function 参数对话框中指定的对话框参数数目({2,number,integer})不匹配</entry>
    <entry key="MSFB_RTWInvPrmName">The parameter name of MATLAB S-Function ''{0}'' in ''{1}'' must be a character vector</entry>
    <entry key="MSFB_RTWInvStrPrmVal">The parameter ''{0}'' of  MATLAB S-Function ''{1}'' in ''{2}'' must be a character vector</entry>
    <entry key="MSFB_SetDlgPrmPropBeforeSetNumDlgPrms">The number of dialog parameters of MATLAB S-Function ''{0}'' in ''{1}'' should be set before the tunability of the dialog parameters is set</entry>
    <entry key="MSFB_SetOutputDimsMethodFailed">Error evaluating setOutputDims method that is registered using ''AddOutputDimsDependencyRules'' for MATLAB S-Function ''{0}'' in ''{1}''. The following is the MATLAB call stack (file names and line numbers) that produced this error: {2}</entry>
    <entry key="MSFB_SetOutputDimsMethodFailed_NoStacktrace">Error evaluating setOutputDims method that is registered using ''AddOutputDimsDependencyRules'' for MATLAB S-Function ''{0}'' in ''{1}''.</entry>
    <entry key="MSFB_Setup">计算 MATLAB S-Function ''{0}'' 的初始化时出错。以下是产生此错误的 MATLAB 调用堆栈(文件名和行号): {1}</entry>
    <entry key="MSFB_Setup_NoStacktrace">计算 MATLAB S-Function ''{0}'' 的初始化时出错。</entry>
    <entry key="MSFB_UnknownMethod">Error registering method for ''{0}''. Method ''{1}'' is unknown</entry>
    <entry key="MSFB_WriteRTWPrmCalledInUnallowedPhase">''WriteRTWParam'' of MATLAB S-Function ''{0}'' can be called only in the WriteRTW method of ''{1}''</entry>
    <entry key="MSFCN_NOT_PST_WITH_PSTFCN">In ''{0}'', you have registered either ''SetInputPortSampleTime'' or ''SetOutputPortSampleTime'' method without initializing port sample times in the block setup method</entry>
    <entry key="MSFcnCustomSimStateNotSupported">不支持模块 ''{2}'' 中 MATLAB S-Function ''{1}'' 中的 SimStateCompliance 的 ''{0}'' 设置</entry>
    <entry key="MSFcnInvCompNonRuntimeRate"> ''{0}'' has an invalid constant sample time. Discrete states are not allowed with constant sample times.</entry>
    <entry key="MSFcnInvTnext">Time of next hit, {0}, specified in S-function ''{1}'' in ''{2}'' must be greater than previous time hit value of {3}</entry>
    <entry key="MSFcnInvalidDWorkIndex">Invalid dwork indices specified for the method ''MSFcnDWorkRequireResetForSignalSize'' for ''{0}''. The input port indices should be an array of positive integers in the range from 1 to {1,number,integer}</entry>
    <entry key="MSFcnInvalidRTPNameSpec">Invalid run-time parameter names specified in ''{0}'' when calling ''AutoRegRuntimePrms'' method. The run-time parameter names should be a cell array containing character vectors and of length {1,number,integer}</entry>
    <entry key="MSFcnInvalidSimStateComplianceSetting">模块 ''{1}'' 中 MATLAB S-Function ''{0}'' 中的 SimStateCompliance 的设置无效。此设置应为以下字符向量之一: {2}</entry>
    <entry key="MSFcnMissingSetInputDimsMode">''{1}'' 中的 2 级 MATLAB S-Function ''{0}'' 没有 ''SetInputPortDimensionsMode'' 方法。当具有多个输出端口的 2 级 MATLAB S-Function 针对其任意端口均继承维度模式设置时，必须注册 ''SetInputPortDimensionsMode'' 方法</entry>
    <entry key="MSFcnMissingSetPortSampleTime">Level-2 MATLAB S-function ''{0}'' in ''{1}'' has port-based sample times, but it does not register ''SetInputPortSampleTime'' or ''SetOutputPortSampleTime'' method</entry>
    <entry key="MSFcnSimViewingDeviceWithOutput">Level-2 MATLAB S-function ''{0}'' in ''{1}'' specifies ''SetSimViewingDevice(true)'' , which prevents an output port from being created for the S-function.</entry>
    <entry key="MSFcnSimStateMethodNotFound">模块 ''{1}'' 中的 2 级 MATLAB S-Function ''{0}'' 已将其仿真工作点合规性指定为 ''{2}''，但它没有 ''{3}'' 方法</entry>
    <entry key="MSfcnRedundantDimsDepRule">Level-2 MATLAB S-function ''{0}'' in ''{1}'' has registered a redundant output dimension dependency rule for output {2,number,integer}. The input index registered in rule {3,number,integer} is a subset or super-set of an existing rule. For example, a rule that contains input index "1, 2" is redundant if another rule already contains the input index "1", "2" or "1, 2"</entry>
    <entry key="MatCheckPureSingularity">Input matrix at &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' at time {2} is singular.&lt;actions exclusiveFixIts="no"&gt;&lt;action type="suppression"&gt;&lt;/action&gt;&lt;/actions&gt;</entry>
    <entry key="MatCheckSingularity">Input matrix at &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' at time {2} is close to being singular.</entry>
    <entry key="MatDivNoSquareMatrix_1D">Invalid dimensions specified for the &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}''. Matrix division is only supported for square matrices. However, the input signal is a 1-dimensional vector with {2,number,integer} elements</entry>
    <entry key="MatDivNoSquareMatrix_2D">Invalid dimensions specified for the &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}''. Matrix division is only supported for square matrices. However, the input signal is a {2} matrix</entry>
    <entry key="MatGainInvInDimsKuBasic">为 ''{0}'' 中的&lt;sldiag objui="inport" objparam="1" objname="{0}"&gt;输入端口 1&lt;/sldiag&gt; 指定的维度无效。指定增益的维度为 {1}。但是，输入维度不适用于生成增益与输入信号的矩阵乘积。输入信号的第一个维度必须与增益的最后一个维度匹配</entry>
    <entry key="MatGainInvInDimsuKBasic">为 ''{0}'' 中的&lt;sldiag objui="inport" objparam="1" objname="{0}"&gt;输入端口 1&lt;/sldiag&gt; 指定的维度无效。指定增益的维度为 {1}。但是，输入维度不适用于生成输入信号与增益的矩阵乘积。输入信号的最后一个维度必须与增益的第一个维度匹配</entry>
    <entry key="MatGainInvOutDimsKuBasic">为 ''{0}'' 中的&lt;sldiag objui="outport" objparam="1" objname="{0}"&gt;输出端口 1&lt;/sldiag&gt; 指定的维度无效。指定增益的维度为 {1}。但是，输出维度不适用于生成增益与输入信号的矩阵乘积。输出信号的第一个维度必须与增益的第一个维度匹配。而且，输出信号的最后一个维度必须与输入信号的最后一个维度匹配</entry>
    <entry key="MatGainInvOutDimsuKBasic">Invalid dimensions specified for &lt;sldiag objui="outport" objparam="1" objname="{0}"&gt;output port 1&lt;/sldiag&gt; in ''{0}''. The gain specified has dimensions {1}. But the output dimensions are not suitable for generating the matrix product of the input signal with the gain. The first dimension of output signal must match the first dimension of the input signal. And the last dimension of output signal must match the last dimension of the gain</entry>
    <entry key="MatGainInvInDimsKu">为 ''{0}'' 中的&lt;sldiag objui="inport" objparam="1" objname="{0}"&gt;输入端口 1&lt;/sldiag&gt; 指定的维度无效。指定增益的维度为 {1}，而输入维度将设置为 {2}。这些维度不适用于生成增益与输入信号的矩阵乘积</entry>
    <entry key="MatGainInvInDimsuK">为 ''{0}'' 中的&lt;sldiag objui="inport" objparam="1" objname="{0}"&gt;输入端口 1&lt;/sldiag&gt; 指定的维度无效。输入维度将设置为 {1}，而指定增益的维度为 {2}。这些维度不适用于生成输入信号与增益的矩阵乘积</entry>
    <entry key="MatGainInvOutDimsKu">为 ''{0}'' 中的&lt;sldiag objui="outport" objparam="1" objname="{0}"&gt;输出端口 1&lt;/sldiag&gt; 指定的维度无效。输出维度将设置为 {1}，而指定增益的维度为 {2}。这些维度不适用于生成增益与输入信号的矩阵乘积</entry>
    <entry key="MatGainInvOutDimsuK">为 ''{0}'' 中的&lt;sldiag objui="outport" objparam="1" objname="{0}"&gt;输出端口 1&lt;/sldiag&gt; 指定的维度无效。输出维度将设置为 {1}，而指定增益的维度为 {2}。这些维度不适用于生成输入信号与增益的矩阵乘积</entry>
    <entry key="MatGainNoND">Invalid gain parameter specified for ''{0}''. When the block is in one of the matrix gain modes, the gain parameter must have at most two dimensions</entry>
    <entry key="MatMultBadDimsInp">矩阵乘法维度传播错误。将 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 设置为具有维度 {2} 时出错。此错误的可能原因是这些维度与其他端口上存在的部分维度信息不一致</entry>
    <entry key="MatMultBadDimsOut">矩阵乘法维度传播错误。将 ''{0}'' 的输出端口设置为具有维度 {1} 时出错。此错误的可能原因是这些维度与其他端口上存在的部分维度信息不一致</entry>
    <entry key="MatMultDivOnlyDblAndSgl">The product block ''{0}'' is in matrix operations mode, but the block has data type combinations that are not supported in this mode. When matrix inverse is required, the input and output data types must all be double or must all be single.</entry>
    <entry key="MatMultInput2Dims">Cannot set the dimensions of &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' to have {2,number,integer} dimensions. It only supports two-dimensional data</entry>
    <entry key="MatMultOutput2Dims">Cannot set the dimensions of &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' to have {2,number,integer} dimensions. It only supports two-dimensional data</entry>
    <entry key="MatSelBadInDims1">为 ''{0}'' 的输入端口 &lt;U&gt; 设置的维度无效。端口的宽度设置为 {1}，这与通过聚合参数和端口维度获得的维度 {2} 不一致</entry>
    <entry key="MatSelBadInDims2">为 ''{0}'' 的输入端口 &lt;U&gt; 设置的维度无效。端口设置为具有维度 {1}，而参数和端口维度的聚合表明维度应与 {2} 一致</entry>
    <entry key="MatSelBadOutDims1">为 ''{0}'' 的输出端口 &lt;Y&gt; 设置的维度无效。端口设置为具有宽度 {1}，这与通过聚合参数和端口维度获得的维度 {2} 不一致</entry>
    <entry key="MatSelBadOutDims2">Invalid dimensions being set to output port &lt;Y&gt; of ''{0}''. The port is being set to have the dimensions {1}, while an aggregation of parameters and port dimensions indicate that the dimensions should be consistent with {2}</entry>
    <entry key="MatSelInvDataInpDims">''{0}'' 要求在输入端口 &lt;U&gt; 上输入矩阵。输入端口 &lt;U&gt; 的维数不能大于 2。请尝试将维数设置为 {1,number,integer}。</entry>
    <entry key="MatSelbadRowOrColDims">Invalid dimensions being set to input port &lt;Idx{0,number,integer}&gt; of ''{1}''. The port is being set to have the dimensions {2} even though this port can accept only vector signals</entry>
    <entry key="MatchingFromNotFound">找不到与 "Goto" ''{0}'' 匹配的 "From"</entry>
    <entry key="MatchingGotoNotFound">找不到与 "From" ''{0}'' 匹配的 "Goto"</entry>
    <entry key="MergeICInconsistency">''{1}'' 和 ''{2}'' 上指定的 {0} 参数不一致。将忽略在源 ''{4}'' 上指定的 {3}。要避免此警告，可将两者上的 {5} 设置为相同的值，或将源上的 {6} 设置为 [] (空矩阵)</entry>
    <entry key="MergeInputCrossForEachSSBoundary">Input {0,number,integer} of Merge block ''{1}'' connects to Output {2,number,integer} of block ''{3}''. This connect crosses the boundary of subsystem ''{4}''. This is not supported because subsystem ''{5}'' contains a For Each block (''{6}'').</entry>
    <entry key="MinMaxInputWithDiffBias">''{0}'' has inputs with different biases. In this situation, automatically determining the data type and scaling of the output is not supported. Please, manually set the output''s data type and scaling.</entry>
    <entry key="MinMaxBooleanInputOutputType">When one input or output data type for block {0} is boolean, all data types must be boolean.</entry>
    <entry key="ModuleNameExists">Cannot register module ''{0}''. This module has been registered with Simulink</entry>
    <entry key="MultipleGotoSrcNotAllowed0">Multiple signal sources found for Goto Tag Visibility ''{0}''</entry>
    <entry key="MultipleGotoSrcNotAllowed1">First source is From ''{0}''</entry>
    <entry key="MultipleGotoSrcNotAllowed2">Second source is From ''{0}''</entry>
    <entry key="MultipleGotoTagsFound0">找到多个带有 ''{0}'' 名称标记的 Goto 模块</entry>
    <entry key="MultipleGotoTagsFound1">第一个有问题的 Goto ''{0}''</entry>
    <entry key="MultipleGotoTagsFound2">第二个有问题的 Goto ''{0}''</entry>
    <entry key="MuxBlkUsedAsBus_ByBusSelector">Mux 模块 ''{0}'' 的输出被模块 ''{1}'' 视为总线信号。</entry>
    <entry key="MuxBlkUsedAsBus_complexity">Mux 模块 ''{0}'' 输出了包含不同信号类型(实信号/复信号)的总线信号。</entry>
    <entry key="MuxBlkUsedAsBus_datatype">Mux 模块 ''{0}'' 输出了非虚拟总线信号或包含不同数据类型信号的虚拟总线信号。</entry>
    <entry key="MuxBlkUsedAsBus_dimension">Mux 模块 ''{0}'' 输出了包含不同维度信号的总线信号。</entry>
    <entry key="MuxBlkUsedAsBus_frame">Mux 模块 ''{0}'' 输出了包含不同采样模式(基于采样/基于帧)信号的总线信号。</entry>
    <entry key="MuxCannotJoinMatrices">Invalid setting for dimensions of input port of ''{0}''. It cannot be used to concatenate matrices</entry>
    <entry key="MuxDimsInfoMismatch1">Invalid setting for dimensions of output port of ''{0}''. The port is being set to have dimensions that correspond to {1,number,integer} multiplexed signals. Not enough information has been specified in the block dialog to determine how the signals at the input generate this multiplexed signal. Try using the cell array format to specify the input port dimensions</entry>
    <entry key="MuxDimsInfoMismatch2">Invalid setting for dimensions of output port of ''{0}''. This port is being set to have dimensions that correspond to {1,number,integer} multiplexed signals, while the input ports have been set to generate {2,number,integer} multiplexed signals</entry>
    <entry key="MuxInValidPortWidths">''{0}'' 的输出端口维度的设置无效。维度将设置为 {1}。这是无效的，因为输入和输出元素的总数不同</entry>
    <entry key="MuxInvalidDimsInStrictNonBusMode_Dims">Mux 模块 ''{1}'' 的输入端口遇到无效维度 {0}。具有多个输入信号的 Mux 模块只能接受标量、一维向量以及行向量或列向量(但无法同时接受两者)。有关详细信息，请参阅 Mux 模块的文档。</entry>
    <entry key="MuxInvalidDimsInStrictNonBusMode_Prm">Invalid value was specified for parameter ''{0}'' in Mux block ''{1}''. Mux blocks with multiple input signals can accept only scalars, 1-D vectors, and either row-vectors or column-vectors (but not both). See the documentation for the Mux block for more information.</entry>
    <entry key="MuxMayNotSpecifyPropertiesViaObject">Invalid setting for ''{0}'' parameter in ''{1}''; this option may only be selected for a Bus Creator block.</entry>
    <entry key="MuxNonuniformDistribution">Nonuniform distribution of output to dynamically sized inputs in block ''{0}''</entry>
    <entry key="MuxOrDemuxBadCellParam">Invalid cell array used in parameter {0} of ''{1}'' to specify port information. Each cell array element must either be vector of finite non-zero positive integers or a cell array with only such vector elements. A cell element may be -1 if the corresponding port''s dimensions are unknown</entry>
    <entry key="MuxOrDemuxBadNumPortsParam">在 ''{1}'' 的参数 {0} 中指定的端口数无效。端口数必须为有限正整数</entry>
    <entry key="MuxOrDemuxBadParam">Invalid entry specified for parameter {0} of ''{1}'' to specify port information. The entry must be a single number, a vector, or a cell array</entry>
    <entry key="MuxOrDemuxBadVectorParam">Invalid vector used in parameter {0} of ''{1}'' to specify port information. The vector must have finite non-zero elements that are positive integers. An element may be -1 if the corresponding port is of unknown dimensions.</entry>
    <entry key="MuxPortLargerThanInDims">Invalid setting for output port dimensions of ''{0}''. The dimensions are being set to {1}. This is not valid because the output has fewer elements than the total number of elements ({2,number,integer}) in the input ports</entry>
    <entry key="MuxSignalNameMismatch">信号名称 ''{0}'' 与在 ''{3}'' 的端口 ''{2,number,integer}'' 处指定的信号名称 ''{1}'' 不匹配</entry>
    <entry key="BusCreatorSignalNameMismatch">Bus Creator block "{2}" renames input "{0}" to "{1}", which is not recommended. Set "Inputs" to an integer programmatically.</entry>
    <entry key="MuxBlkNamesPortsMismatch">Specified number of inputs ({0,number,integer}) must match the number of input ports ({2,number,integer}) on Mux block ''{1}''.</entry>
    <entry key="NamePlacementInconsistentState">The NamePlacement parameter is being deprecated. To get the block name location, use the NameLocation parameter.</entry>
    <entry key="NegativeInputIterationDimension">The partition dimension of input {0,number,integer}, specified for the For Each block (''{1}'') in subsystem ''{2}'', must be a positive integer.</entry>
    <entry key="NegativeInputIterationStepSize">The partition width of input {0,number,integer}, specified for the For Each block (''{1}'') in subsystem ''{2}'', must be a positive integer.</entry>
    <entry key="NegativeInputIterationStepSizeWithOffset">The sum of the partition width and the partition offset of input {0,number,integer}, specified for the For Each block (''{1}'') in subsystem ''{2}'', must be a positive integer.</entry>
    <entry key="NegativeOutputConcatenationDimension">The concatenation dimension for output {0,number,integer}, specified for the For Each block (''{1}'') in subsystem ''{2}'', must be a positive integer.</entry>
    <entry key="No1DVarDimsForTranspose">''{0}'' can only process 2-D variable-size signals for Transpose and Hermitian.</entry>
    <entry key="NoInitOutForOutportReset">''{0}'' 必须配置为保留其输出，因为未指定初始输出</entry>
    <entry key="NoInputSignalOrMaskPrmForIteration">由于子系统 ''{0}'' 包含 For Each 模块(''{1}'')，因此至少一个输入端口或子系统封装参数必须在 For Each 模块 ''{2}'' 的模块对话框中设置为分区。</entry>
    <entry key="NoRootIteratorBlocks">For Iterator, While Iterator, Neighborhood, and For Each blocks are not allowed in the root window of a block diagram.</entry>
    <entry key="NoSrcForGotoTagVisBlk">No source goto for goto tag visibility ''{0}''</entry>
    <entry key="NonMonotonicEndPointsErr">Parameter values of {0} in ''{1}'' must be strictly monotonic at the end points after conversion to its run-time data type</entry>
    <entry key="NonMonotonicErr">''{1}'' 中 {0} 的参数值在转换为其运行时数据类型之前和之后必须单调递增</entry>
    <entry key="NonPositiveIntegerValueSeed">Parameter {0} of ''{1}''specifies a negative or non-integer value. However, this parameter expects an integer value that is greater than or equal to zero. Simulink has converted the specified value of this parameter to data type ''{2}''.</entry>
    <entry key="NonPositiveWeightNotHandled">Negative value for weight parameter of block ''{0}'' is not handled</entry>
    <entry key="NonScalarICNotSupportVarDims">When the input signal of ''{0}'' is variable-size, only scalar is allowed for initial value</entry>
    <entry key="NonTunableParamRefPartitionedMaskParam">Parameter ''{0}'' of block ''{1}'' cannot reference partitioned mask parameter ''{2}'' of For Each subsystem ''{3}'' because parameter ''{4}'' is not tunable.</entry>
    <entry key="NonVirtualBusMustHaveObject">Invalid setting for ''{0}'' parameter in ''{1}''; this option may only be selected when a bus object is specified.</entry>
    <entry key="NormModelRefBlkNotSupported">The parameter ''Simulation mode'' of the Model block ''{0}'' is set to ''Normal''. However, the Model block is inside subsystem ''{1}'', which contains a For Each block (''{2}''). Simulink currently does not support this scenario. Consider changing the parameter ''Simulation mode'' of ''{3}'' to ''Accelerator''.</entry>
    <entry key="NotAValidCellArrayOfStructs">The value being set in the IOSignals parameter for ''{0}'' is not of the proper form. The value must be a cell array of structs. Each struct must have {1,number,integer} fields with the names ''{2}'' and ''{3}'' and the types ''double'' and ''char array'', respectively.</entry>
    <entry key="OnlyExtrapFloat">Block ''{0}'' specifies ''Extrapolation method'' to be ''{1}'', which can extrapolate only when all the input, output, fraction, intermediate, table and breakpoint data types are the same floating-point type. Consider setting ''Extrapolation method'' to 'Clip'.</entry>
    <entry key="OnlyExtrapFloatAndHalf">模块 ''{0}'' 将 ''外插方法'' 指定为 ''{1}''，仅当所有输入、输出、区间比、中间结果、表和断点数据类型均为相同的浮点类型时，或如果模块处于支持的半精度和单精度异构浮点模式下，才支持对其进行外插。请考虑将 ''外插方法'' 设置为 '裁剪'。</entry>
    <entry key="OutportBlockInconsistentDims">Port dimensions parameter of outport block ''{0}'' is inconsistent with the initial output parameter. If the initial output parameter of this block is non-scalar and not an empty matrix, then the dimensions of this parameter must exactly match the port dimensions parameter.</entry>
    <entry key="OutportConcatParamMismatch">The number of Outport blocks indicated by parameter ''{0}'' is {1,number,integer}. This value does not match the actual number of Outport blocks {2,number,integer} for subsystem ''{3}''.</entry>
    <entry key="OutportRequiresNVBusForAOB">Outport block ''{0}'' must have dimensions ''1'' to output a virtual bus in the parent model. Set dimensions to ''1'' or output a nonvirtual bus with dimensions ''{1}''. If you are upgrading a model from a previous version of Simulink, use the &lt;a href="matlab:sl(''upgradeadvisor'', ''{2}'')"&gt;Upgrade Advisor&lt;/a&gt;.</entry>
    <entry key="OutputPortComplexityErr">Error in ''SetInputPortComplexity'' method of ''{0}''. The signal complexity of output port {1,number,integer} should have been set to ''{2}'', but was instead set to ''{3}''.</entry>
    <entry key="OutputPortDatatypeErr">Error in ''SetOutputPortDatatype'' method of ''{0}''. The data type ID of output port {1,number,integer} should have been set to {2,number,integer}, but was instead set to {3,number,integer}.</entry>
    <entry key="OutputPortDimsErr1To1">Error in ''SetOutputPortDimensions'' method of ''{0}''. The dimensions of output port {1,number,integer} should have been set to [{2,number,integer}], but was instead set to [{3,number,integer}].</entry>
    <entry key="OutputPortDimsErr1To2">''{0}'' 的 ''SetOutputPortDimensions'' 方法中出错。输出端口 {1,number,integer} 的维度应设置为 [{2,number,integer}]，但实际被设置为 [{3,number,integer}x{4,number,integer}]。</entry>
    <entry key="OutputPortDimsErr2To1">''{0}'' 的 ''SetOutputPortDimensions'' 方法中出错。输出端口 {1,number,integer} 的维度应设置为 [{2,number,integer}x{3,number,integer}]，但实际被设置为 [{4,number,integer}]。</entry>
    <entry key="OutputPortDimsErr2To2">''{0}'' 的 ''SetOutputPortDimensions'' 方法中出错。输出端口 {1,number,integer} 的维度应设置为 [{2,number,integer}x{3,number,integer}]，但实际被设置为 [{4,number,integer}x{5,number,integer}]。</entry>
    <entry key="PadeApproximateDelay">''{0}'' 线性化为单位增益，Pade 阶为零</entry>
    <entry key="ParameterValueMustBeKnown">Block ''{0}'' does not specify a value for parameter ''{1}''.</entry>
    <entry key="PartitionedMaskParamReferencedInMaskInit">The mask variable ''{0}'' of ''{1}'' cannot be used in mask initialization or icon drawing commands because the mask parameter ''{2}'' is referencing a partitioned mask parameter on a parent For Each subsystem.</entry>
    <entry key="PartitionedMaskParamReferencedInMaskInit2">Partitioned mask parameter ''{0}'' of For Each subsystem ''{1}'' cannot be referenced in mask initialization or icon drawing commands.</entry>
    <entry key="EvalFunctionsUsedInMaskInit">Function ''{0}'' cannot be used in mask initialization or icon drawing commands of ''{1}'', because it is (or is inside) a For Each subsystem with one or more partitioned mask parameters.</entry>
    <entry key="PermuteDimsInvPermVectLen">Invalid permutation vector specified for block ''{0}''. The number of elements in the permutation vector must be greater than or equal to the number of dimensions of both the input and the output signals</entry>
    <entry key="PermuteDimsInvPermVector">Invalid permutation vector specified for block ''{0}''. The elements of the permutation vector must be a rearrangement of the values 1 to N</entry>
    <entry key="PortDataTypesMustBeNumeric">Block ''{0}'' supports only numeric data types; it does not support boolean types</entry>
    <entry key="PortIndexBaseInconsistent">Mismatch found between indexing mode settings of &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' ({2,number,integer}-based) and &lt;sldiag objui="outport" objparam="{3,number,integer}" objname="{4}"&gt;output port {3,number,integer}&lt;/sldiag&gt; of ''{4}'' ({5,number,integer}-based)</entry>
    <entry key="PortPairDimsMismatch">Corresponding index and fraction ports of block ''{0}'', k{1,number,integer} and f{2,number,integer}, have incompatible dimensions.</entry>
    <entry key="PowResultUndefined">''{0}'' 中未定义幂的结果。</entry>
    <entry key="DeprecatedLookupBlock">The Lookup Table and Lookup Table (2-D) block will be removed in a future release. Replace ''{0}'' with the 1-D Lookup Table or 2-D Lookup Table block.</entry>
    <entry key="PrelookupEnumTypeHasNonZeroStoredValueAsDefault">In block ''{0}'', when the Source of ''{1}'' is 'Input port', the enumeration class default must be 0. For enumeration class ''{2}'', default value of enumeration member ''{3}'' must be 0.</entry>
    <entry key="InputBreakpointsDatatypeMismatch">在模块 ''{0}'' 中，参数 ''{1}'' 的数据类型为 ''{2}''，输入的数据类型为 ''{3}''。使用枚举数据时，输入和断点的数据类型必须为相同的枚举数据类型。</entry>
    <entry key="DuplicateEnumDefinitionsNotAllowed">''{0}'' in block ''{1}'' expects each member of enumerated data class ''{2}'' to have a unique underlying integer.</entry>
    <entry key="DuplicateEnumBreakpointElementsNotAllowed">''{0}'' in block ''{1}'' expects each member of enumerated data class ''{2}'' to be a unique enumerated value. A duplicate appears at element {3,number,integer}.</entry>
    <entry key="BreakpointsMustContainEveryDefinedEnumElement">Block ''{0}'' expects every member of enumerated data class ''{1}'' to appear as a value of ''{2}''. Partial sets are not allowed. Use enumeration(''{1}'') to include every member.</entry>
    <entry key="BreakpointsMustContainOneOccurrenceOfDefinedEnumElement">''{0}'' in block ''{1}'' expects one occurrence of each member of enumerated data class ''{2}''.</entry>
    <entry key="InheritedBreakpointsEnumDataTypeMismatch">在模块 ''{0}'' 中，''{1}'' 的数据类型在 "常设" 选项卡上为 ''{2}''，''{1}'' 的继承数据类型在 "数据类型" 选项卡上为 ''{3}''。使用枚举数据时，这两种数据类型必须相同。</entry>
    <entry key="LookupNDEnumDoesNotSupportTunableTableSize">在模块 ''{0}'' 中，''{1}'' 的数据类型为 ''{2}''。枚举数据类型不支持 ''在代码生成中支持可调表大小'' 参数。</entry>
    <entry key="EnumDoesNotSupportSymbolicDimensions">在模块 ''{0}'' 中，''{1}'' 的数据类型为 ''{2}''。枚举数据类型不支持 ''允许符号维度设定'' 参数。</entry>
    <entry key="PreLookupEvenSpacingMsg">Breakpoint data of block ''{0}'' must be evenly spaced to the last precision bit before and after conversion to its run-time data type; either change data to even spacing or select another search method. See help for tips on creating evenly spaced data</entry>
    <entry key="LookupEvenSpacingMsg">在转换为运行时数据类型之前和之后，模块 ''{1}'' 的维度 {0,number,integer} 中的断点数据必须在最后一个精度位等间距分布；请将数据改为等间距，或选择另一种搜索方法。有关创建等间距数据的提示，请参阅帮助</entry>
    <entry key="PreLookupEnumNonMonotonicErrRuntimeParam">Values of ''{0}'' in ''{1}'' must be strictly monotonically increasing. For enumerated breakpoints data, if the ''Index search method'' is 'Linear' and the ''Begin index search using previous index result'' check box is selected, the breakpoints data must be strictly monotonically increasing. The values are not strictly monotonically increasing at element {2,number,integer}. Change the breakpoints data or clear the "Begin index search using previous index result" check box.</entry>
    <entry key="PriorityErr">Invalid Priority setting ''{0}'' for block ''{1}''. The value must be either an empty character vector ('''') or an integer character vector literal (e.g. ''3'')</entry>
    <entry key="ProbeInvDims1">为 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;输出端口 {0,number,integer}&lt;/sldiag&gt; 指定的输出维度无效。输出信号错误地指定为超过一维</entry>
    <entry key="ProbeInvDims2">为 Probe 模块 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;输出端口 {0,number,integer}&lt;/sldiag&gt; 指定的输出维度无效。此输出端口的宽度应设置为 {2,number,integer}，以匹配连接到模块输入的 {3,number,integer} 维信号。但输出端口已设置为具有宽度 ''{4,number,integer}''</entry>
    <entry key="ProbeOutPortSameAsInput">The &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' is set to have same data type as input</entry>
    <entry key="ProductComplexDivCodeGenOnlyForCollapseAll">Block ''{0}'' does not support code generation for collapse division over specified dimension for complex signals</entry>
    <entry key="ProductInvComplexDivPort">For fixed-point or heterogeneous built-in data types, ''{0}'' does not support complex values at divide input ports</entry>
    <entry key="ProductInvOutputDataType">Inherited output data type of ''{0}'' contains more bits than is supported</entry>
    <entry key="ProductViolateInheritanceRule">''{0}'' 的数据类型传播导致了违反继承规则。手动设置数据类型和定标是一种消除此错误的方法</entry>
    <entry key="PulseGenComputedTsFixedStepMismatchErr">''{0}'' 中出错: 计算的采样时间({1})不是定步长({2})的整数倍。此模块的周期、脉冲宽度和相位延迟参数需要是定步长的整数倍</entry>
    <entry key="PulseGenDelayTsMismatchErr">Error in ''{0}'': The phase delay ({1}) parameter must be an integer multiple of the sample time ({2})</entry>
    <entry key="PulseGenRunTimeTsMismatchErr">''{0}'' 中出错: 周期({1})和脉冲宽度({2})必须为采样时间({3})的整数倍</entry>
    <entry key="PulseGenSampModeNonDClock">Source of the Pulse Generator ''{0}'' must be Digital Clock when the Pulse Generator is operating in Sample based mode</entry>
    <entry key="ToFileNameIsModelName">Data logging file name, ''{0}'' specified in ''{1}'' is the same as the model name ''{2}''. Code generation and rapid accelerator do not support data logging names that are the same as the model name.</entry>
    <entry key="RTWSfcnTargetNotSupported">Model ''{0}'' cannot generate code for the S-function target because the model has one or more subsystems which contain a For Each block</entry>
    <entry key="TrigATAN2NotSupportComplexIN">In block ''{0}'', the function ''atan2'' does not support complex inputs</entry>
    <entry key="RaiseToNegative">请尝试在 ''{0}'' 中将负值提升为非整数次幂。</entry>
    <entry key="RateLimConstantSampleTime">Input signals to Rate Limiter block ''{0}'' are neither discrete nor continuous sample time signals. Only discrete or continuous input signals are supported.</entry>
    <entry key="RateLimFixptContinuousTime">Input signals to Rate Limiter block ''{0}'' are continuous time signals or have zero sample time. These conditions are not allowed when input data types are Integer or Fixed-point data types.</entry>
    <entry key="RateLimInconsistentDataTypes">Rate Limiter 模块 ''{0}'' 的参数 ''上升沿压摆率'' 和 ''下降沿压摆率'' 必须具有相同的数据类型。</entry>
    <entry key="RateLimUnsignedFixPtNotSupported">The parameters ''Rising slew rate'' and ''Falling slew rate'' of the Rate Limiter block ''{0}'' cannot be of an unsigned fixed point data type.</entry>
    <entry key="RateLimFixptInTriggeredSubsystem">Rate Limiter block ''{0}'' is operating at discrete sample time mode. This is not allowed when it is inside a Triggered Subsystem. To fix this problem, move the Rate Limiter block outside of the Triggered Subsystem.</entry>
    <entry key="RateTransMultipleIptsOpts">在 ''{0}'' 和 ''{1}'' 之间发现非法的速率转换。''{3}'' 的采样时间 {2} 和 ''{5}'' 的采样时间 {4} 必须为整数倍，但当前不是。您可以通过使用未选中 ''确保确定性数据传输'' 参数的 Rate Transition 模块来解决此问题。</entry>
    <entry key="InvalidPrmSampleTimeCauseCodeGenMismatch"> Sample time propagated to block ''{0}'' causes mismatch between simulation and generated executable program results. Insert a Unit Delay block at block ''{0}''output port {1,number,integer} and set the sample time  of that Unit Delay block to {2}. </entry>
    <entry key="ReadOnlyMaskParamRefPartitionedMaskParam">Mask parameter ''{0}'' of subsystem ''{1}'' cannot reference a partitioned mask parameter of a For Each subsystem because parameter ''{2}'' is not set to be tunable.</entry>
    <entry key="RealizationNotSupported">The ''realization'' parameter in ''{0}'' is obsolete. You cannot use the set_param and get_param functions on this parameter. The generated code for this block has been improved to be similar to the former ''sparse'' realization, while maintaining tunability as in the former ''general'' realization.</entry>
    <entry key="RefBlockNoLongerLinked">''{0}'' 不再链接到 ''{1}''。</entry>
    <entry key="RefBlockUnknownParameter">In instantiating linked block ''{0}'' : {1}</entry>
    <entry key="RefIsNotLibrary1">引用 ''{0}'' 链接到驻留在模型中的 ''{1}''。引用只应链接到库的内容。要解决此问题，请 (a) 断开 ''{2}'' 的链接，或 (b) 将 ''{3}'' 移入库中。</entry>
    <entry key="RelayContinuousFrame">由于 ''{0}'' 在基于帧的模式下运行，因此不允许它使用连续时间输入信号</entry>
    <entry key="RelopComplexNotSupported">Relational operations ( &gt;, &lt;, &lt;=, &gt;= ) are not supported for complex inputs in ''{0}''</entry>
    <entry key="OutputPortSingleHalfNotSupported">模块 ''{0}'' 的输出端口不支持单精度和半精度数据类型。</entry>
    <entry key="ResetIntegratorDeprecated">不再支持 ResetIntegrator 模块 ''{0}''。用配置了 '电平' 重置和 '外部' 初始条件的 Integrator 替换该模块。如果在将输出馈送给替换 Integrator 的重置或初始条件输入端口时遇到代数环，则应使用 Integrator 的状态输出端口，而不是普通输出端口。</entry>
    <entry key="RequireHomogeneousPortDataTypes">Port data types for ''{0}'' must be homogeneous. They must be all double, all single, or all fixed-point data types. One way to achieve this is to select an inherited mode for the output data type</entry>
    <entry key="UnderspecifiedFixedPointPortDataTypes">Fixed-point data types are under-specified in ''{0}''. You need to provide fixed-point data type specifications for the input ports</entry>
    <entry key="UnderspecifiedComplexPortDataTypes">Complex data types are incorrectly specified or under-specified in ''{0}''.</entry>
    <entry key="RequireRealInitialConditions">在 ''{0}'' 中，初始条件必须为实数</entry>
    <entry key="ResetPortExists">A reset port already exists in subsystem ''{0}''. Addition of a second reset port is not allowed.</entry>
    <entry key="ResetintObsoleteBlock">在以下位置遇到废弃的基于电平的 Reset Integrator:\n \n''{0}''。\n\n 当将输出端口反馈到重置端口(通过某条直接馈通路径)时，如果启用了 "一致性检查" 诊断，则可能会遇到一致性错误。通过使用 Simulink 库提供的且配置了 ''电平'' 重置和 ''外部'' IC 端口的积分器，可以避免此问题。如果在将输出反馈到重置输入时遇到代数环，则应使用状态输出端口，而不是普通输出端口。 </entry>
    <entry key="RowMismatch">''{1}'' 的 {0} 中的元素数必须与输出表中的行数匹配</entry>
    <entry key="RunTimeModelAPINotSupported">Error executing the model API call because the block ''{0}'' is configured to disallow model API calls for the ''{1}'' method</entry>
    <entry key="slgetcompilerinfIsUNIXorMAC"> 'slgetcompilerinfo is not supported on this platform'</entry>
    <entry key="SFunctionBuilderInvalidParameterSettings"> 错误: S-Function 参数的设置无效: ''{0}''</entry>
    <entry key="SFunctionBuilderInvalidPortName">\n 错误: 无效的 ''{0}'' 端口名称: ''{1}''</entry>
    <entry key="SFunctionBuilderInvalidPortName1">\n 错误: 为 ''{0}'' 端口指定的名称无效: {1}</entry>
    <entry key="SFunctionBuilderInvalidParamName">错误: 无效的 ''{0}'' 端口名称: ''{1}''</entry>
    <entry key="SFunctionBuilderInvalidSampleTime">\n\n 错误: 无效的采样时间值。采样时间值不能为空</entry>
    <entry key="SFunctionBuilderInvalidInput">无效输入</entry>
    <entry key="SFunctionBuilderInvalidSlope">Invalid Slope</entry>
    <entry key="SFunctionBuilderCannotOpenFile">无法打开文件 ''{0}''</entry>
    <entry key="SFunctionBuilderCreation">### 已成功创建 S-Function ''{0}''</entry>
    <entry key="SFunctionBuilderCreationWSL">### 已使用 WSL 成功创建 S-Function ''{0}''</entry>
    <entry key="SFunctionBuilderCreationWithHyperlinks">### &lt;a href="matlab:edit(''{0}'')"&gt;''{1}''&lt;/a&gt; 创建成功</entry>
    <entry key="SFunctionBuilderInvalidBuilderVersion">在 ''{0}'' 中找到无效的 S-Function Builder 版本。使用默认参数</entry>
    <entry key="SFunctionBuilderOverwritingTLC">将覆盖 TLC 文件: ''{0}''</entry>
    <entry key="SFunctionBuilderUnsavedChanges">S-Function Builder 中有未保存的更改。\n可以将这些更改丢弃或保存到 S-Function。</entry>
    <entry key="SFunctionBuilderCompileMsg">\n\n正在编译 ''{0}''...请稍候</entry>
    <entry key="SFunctionBuilderPackageMsg">\n\n正在为 ''{0}'' 生成包....请稍候</entry>
    <entry key="SFunctionBuilderPackageSuccess">\n\n为 ''{0}'' 生成包成功。</entry>
    <entry key="SFunctionBuilderPackageError">\n\n为 ''{0}'' 生成包失败。</entry>
    <entry key="SFunctionBuilderGenerateMsg">\n\n正在生成 ''{0}''...请稍候</entry>
    <entry key="SFunctionBuilderOverwritingFile">正在覆盖文件 ''{0}''</entry>
    <entry key="SFunctionBuilderReferenceConfigSetWarning">\n\n警告: 无法为具有引用配置的代码生成设置 defines 和 undefines。请将 "配置" 中的 RTWMakeCommand 设置为 ''{0}''，以确保在编译模型时设置了 defines 和 undefines 指令。</entry>
    <entry key="SFunctionBuilderInvalidName">错误: 无法将 S-Function 文件创建为 ''{0}''，因为 S-Function 名称不是有效的 MATLAB 函数名称。</entry>
    <entry key="SFunctionBuilderBlockError">S-Function Builder 模块 ''{0}'' 遇到错误。</entry>
    <entry key="SFunctionBuilderPathIsUNC">给定的路径 ''{0}'' 位于网络驱动器位置下。将此网络驱动器映射到新的驱动器盘符，例如 K:，以完全支持在 WSL 中生成 Linux 二进制文件。</entry>
    <entry key="SFunctionBuilderCannotMountNetworkDrive">给定路径 ''{0}'' 位于网络驱动器位置下，无法装入 WSL 中。使用提供的 Linux 分发版，或在现有 WSL 环境中手动装载网络驱动器，以完全支持在 WSL 中生成 Linux 二进制文件。</entry>
    <entry key="SFunctionBuilderWSLMatlabRootUnknown">未提供 WSL 的 MATLAB 安装路径，为 S-Function ''{0}'' 生成 mex 需要该路径。请使用函数 Simulink.setWSLSettings('WSLMatlabRoot', wslMatlabRoot) 提供其 Linux 或 Windows 路径。 </entry>
    <entry key="SFcnDidnotSetPortComplexSignal">S-function should set the complex signal of {0} port {1,number,integer} of ''{2}'' to the value specified by the input argument of method {3}</entry>
    <entry key="SFcnDidnotSetPortDataType">S-function should set the data type of {0} port {1,number,integer} of ''{2}'' to the data type specified by the input argument of method {3}</entry>
    <entry key="SFcnDidnotSetPortDimensions">S-function should set the dimension of {0} port {1,number,integer} of ''{2}'' to the value specified by the input argument of method {3}</entry>
    <entry key="SFcnDidnotSetPortWidth">S-function should set the width of {0} port {1,number,integer} of ''{2}'' to the value specified  by the input argument of method {3}</entry>
    <entry key="SFcnDisallowsSimState">无法访问仿真状态，因为 {0} S-Function ({1})模块 ''{2}'' 不允许访问其仿真状态</entry>
    <entry key="SSProxyInvalid">Proxy handle must be a valid subsystem</entry>
    <entry key="SampleTimeOffsetMustZero">Determinism of data transfer between ''{0}'' and ''{1}'' cannot be ensured because either or both blocks have non-zero sample time offset. You can resolve this by using a rate transition block whose parameter ''Ensure deterministic data transfer'' is unchecked</entry>
    <entry key="SampleTimePropagationNotCompleted">The parameter ''{0}'' for block ''{1}'' cannot be obtained until after sample time propagation is completed</entry>
    <entry key="SaveAsMsg">另存为...</entry>
    <entry key="ScopeSignalHasMixedType">无法查看 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;输出端口 {0,number,integer}&lt;/sldiag&gt;，因为它具有混合数据类型。它已从 ''{2}'' 中删除。请使用 ''{3}'' 的信号选择器重新选择要查看的信号。 </entry>
    <entry key="ScopeSignalHasMixedUnit">无法查看 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;输出端口 {0,number,integer}&lt;/sldiag&gt;，因为它具有混合信号单位。它已从 ''{2}'' 中删除。请使用 ''{3}'' 的信号选择器重新选择要查看的信号。 </entry>
    <entry key="ScopedTagCrossFcnMask">Signal source of Goto Tag Visibility ''{0}'' crosses a functional mask</entry>
    <entry key="DSRWInvalidDataStoreElementsForIndexing1">Invalid setting ''{0}'' for parameter ''{1}'' for block ''{2}''. Only one element can be specified when the parameter ''{3}'' is set to ''on'' for this block.</entry>
    <entry key="DSRWInvalidDataStoreElementsForIndexing2">模块 ''{2}'' 的参数 ''{1}'' 的设置 ''{0}'' 无效。当此模块的参数 ''{3}'' 设置为 ''on'' 时，参数 ''{1}'' 不能包含任何字面值索引表达式。</entry>
    <entry key="DSMDataInputDimMismatch">''{0}'' 的数据输入端口(或等效端口)的信号维度为 {1}。输入信号的维度 {2,number,integer} 的宽度({3,number,integer})与此维度的索引宽度({4,number,integer})不匹配。</entry>
    <entry key="DSMDataOutputDimMismatch">''{0}'' 的数据输出端口(或等效端口)的信号维度为 {1}。输出信号的维度 {2,number,integer} 的宽度({3,number,integer})与此维度的索引宽度({4,number,integer})不匹配。</entry>
    <entry key="DSMDataInputVectorDimMismatch">''{0}'' 的数据输入端口的向量大小({1,number,integer})与模块的一维索引大小({2,number,integer})不匹配。</entry>
    <entry key="DSMDataOutputVectorDimMismatch">''{0}'' 的数据输出端口的向量大小({1,number,integer})与模块的一维索引大小({2,number,integer})不匹配。</entry>
    <entry key="DSMDataInputNumDimsMismatch">''{0}'' 的数据输入端口的维数({1,number,integer})大于 Data Store Memory ''{2}'' 的维数({3,number,integer})。</entry>
    <entry key="DSMDataOutputNumDimsMismatch">''{0}'' 的数据输出端口的维数({1,number,integer})大于 Data Store Memory ''{2}'' 的维数({3,number,integer})。</entry>
    <entry key="DSMIndexHasSingleElement">数据存储元素 ''{0}'' 只有一个元素，因此不支持索引。</entry>
    <entry key="DSMIndexNumDimsMismatch">在索引选项中为 ''{0}'' 指定的维数({1,number,integer})与 Data Store Memory ''{2}'' 的维数({3,number,integer})不匹配。</entry>
    <entry key="DSMIndexVectorPortOutOfBound">Element {0,number,integer} of input port &lt;Idx{1,number,integer}&gt; in ''{2}'' has a value of {3,number,integer}. This value is not within the range of permissible values ({4,number,integer} through {5,number,integer}) that allows selection of a valid element of Data Store Memory ''{6}''.</entry>
    <entry key="DSMIndexVectorDialogOutOfBound">''{2}'' 中维度 {1,number,integer} 的索引向量(对话框)的元素 {0,number,integer} 的值为 {3,number,integer}。该值不在允许选择 Data Store Memory ''{6}'' 的有效元素的允许值范围({4,number,integer} 到 {5,number,integer})内。</entry>
    <entry key="DSMStartIndexPortOutOfBound1">Starting index at input port &lt;Idx{0,number,integer}&gt; for dimension {1,number,integer} of ''{2}'' has a value of {3,number,integer}. This value is not within the range of permissible values ({4,number,integer} through {5,number,integer}) that allows selection of a valid element of Data Store Memory ''{6}''.</entry>
    <entry key="DSMStartIndexPortOutOfBound2">The ending index for dimension {0,number,integer} in ''{1}'' is invalid because it references a nonexistent element of the Data Store Memory ''{2}''. To fix this error, reduce the value of either or both of the following: the starting index at the input port &lt;Idx{3,number,integer}&gt; and the output size for dimension {4,number,integer}, such that the ending index is within the range {5,number,integer} through {6,number,integer}</entry>
    <entry key="DSMStartIndexDialogOutOfBound1">''{1}'' 的维度 {0,number,integer} 的起始索引(对话框)的值为 {2,number,integer}。该值不在允许选择 Data Store Memory ''{5}'' 的有效元素的允许值范围({3,number,integer} 到 {4,number,integer})内。</entry>
    <entry key="DSMStartIndexDialogOutOfBound2">''{0}'' 的维度指示维度 {1,number,integer} 的宽度为 {2,number,integer}。但是，''{3}'' 的起始索引(对话框)和输出大小(对话框)指示此维度的宽度至少为 {4,number,integer}。</entry>
    <entry key="DSMStartIndexDialogOutOfBound3">''{0}'' 的维度指示维度 {1,number,integer} 的宽度为 {2,number,integer}。但是，''{3}'' 数据输入端口的此维度的起始索引(对话框)和宽度指示此维度的宽度至少为 {4,number,integer}。</entry>
    <entry key="DSMStartIndexWidthOutOfBound1">''{0}'' 的维度指示维度 {1,number,integer} 的宽度为 {2,number,integer}。模块 ''{3}'' 正在使用此维度的起始索引选项，但输出大小(对话框)为 {4,number,integer}，大于数据存储内存的此维度的宽度。</entry>
    <entry key="DSMStartIndexWidthOutOfBound2">''{0}'' 的维度指示维度 {1,number,integer} 的宽度为 {2,number,integer}。模块 ''{3}'' 正在使用此维度的起始索引选项，但其数据输入端口的此维度的宽度为 {4,number,integer}，大于数据存储内存的此维度的宽度。</entry>
    <entry key="DSMIndexPortDataTypeNotSupported">模块 ''{1}'' 的索引端口 &lt;Idx{0,number,integer}&gt; 不支持的数据类型。仅支持以下整数数据类型: int8、uint8、int16、uint16 和 int32。</entry>
    <entry key="DSMDataStoreElementNotSelected">请从树中选择一个数据存储元素。</entry>
    <entry key="SelDimPropParamEvalError">''{2}'' 中维度 {0,number,integer}、参数 ''{1}'' 的设置不正确。</entry>
    <entry key="SelEmptyIndexOrOutputSizeParam">对于 ''{1}'' 的维度 {0,number,integer}，未设置 ''索引'' 或 ''输出大小'' 参数。</entry>
    <entry key="SelEsCellArray">Parameter ''{0}'' specified in ''{1}'' is invalid for dimension {2,number,integer}. It should be a vector of real integer or a real integer</entry>
    <entry key="SelEsMismatch">Parameter ''{0}'' specified in ''{1}'' provides index elements for {2,number,integer} dimensions. It does not match the number of input dimensions, {3,number,integer}</entry>
    <entry key="SelIdxOptMismatch">''{1}'' 中指定的参数 ''{0}'' 为 {2,number,integer} 个维度提供索引选项。它与输入维度的数量 {3,number,integer} 不匹配</entry>
    <entry key="SelIdxOverflow">为 ''{0}'' 的输入端口 &lt;U&gt; 指定的维度无效。维度表示输入的维度 {1,number,integer} 的宽度为 {2}，尽管参数 ''{3}'' 表示输入的维度 {4,number,integer} 的宽度至少为 {5}</entry>
    <entry key="SelIntegerOutOfBounds">''{2}'' 中输入端口 &lt;Idx{1,number,integer}&gt; 的元素 {0,number,integer} 的值为 {3,number,integer}。该值不在允许选择有效输入数据元素的允许值范围({4,number,integer} 到 {5,number,integer})内</entry>
    <entry key="SelInvDataInpDims">输入端口 &lt;U&gt; 的维度数与在 ''{0}'' 中指定的输入维度数不匹配。</entry>
    <entry key="SelInvDataInpSize">The dimension setting of the input port &lt;U&gt; in ''{0}'' is invalid for dimension {1,number,integer}. The value, which is {2,number,integer}, should be no less than the setting of the output port &lt;Y&gt; for this dimension, which is {3,number,integer}</entry>
    <entry key="SelInvIdxOpt">The ''{0}'' specification for dimension {1,number,integer} in ''{2}'' is invalid. It should be one of the following: ''Select all'', ''Index vector (dialog)'', ''Index vector (port)'' and ''Starting index (port)''</entry>
    <entry key="SelInvIndexPortElems">Invalid input dimensions specified for input port &lt;Idx{0,number,integer}&gt; of ''{1}''. The specified number of elements, {2,number,integer}, does not match the expected number of elements, {3,number,integer}</entry>
    <entry key="SelInvInputElementE2">The value of the second element at input port &lt;Idx{0,number,integer}&gt; in ''{1}'' should be no less than the value of the first element</entry>
    <entry key="SelInvInputElementE2OutOfBound">The second element, {0,number,integer}, at input port &lt;Idx{1,number,integer}&gt; in ''{2}'' is not within the range of permissible values ({3,number,integer} through {4,number,integer}) that allows selection of a valid input data element</entry>
    <entry key="SelInvInputElementENOutOfBound">The ending index for dimension {0,number,integer} in ''{1}'' is invalid because it references a nonexistent element at the input port &lt;U&gt;. To fix this error, reduce the value of either or both of the following: the starting index at the input port &lt;Idx{2,number,integer}&gt; and the "Output size" for dimension {3,number,integer}, such that the ending index is within the range {4,number,integer} through {5,number,integer}</entry>
    <entry key="SelInvNumDims">Number of input dimensions specified in ''{0}'' is invalid. Number of input dimensions must be a positive integer constant and no larger than 65535.</entry>
    <entry key="SelInvNumElements">In ''{0}'', parameter ''{1}'' is specified as ''Starting index (dialog)'' for dimension {2,number,integer}. Parameter ''{3}'' for this dimension should be a scalar</entry>
    <entry key="SelInvOutDimsLen">Parameter ''{0}'' parameter specified in ''{1}'' provides output sizes for {2,number,integer} dimensions. It does not match the number of input dimensions</entry>
    <entry key="SelInvOutDimsVal">Parameter ''{0}'' for dimension {1,number,integer} is specified as ''Starting index (port)'' in ''{2}''. The corresponding output dimension should be a positive integer</entry>
    <entry key="SelInvVarDimsFrameOutputDims">Block ''{0}'' outputs a variable-sized frame-based signal. The current size of the first dimension of port &lt;Y&gt; is set to {1,number,integer}, which is not equal to the maximum size, {2,number,integer}. Frame size, i.e., the size of the first dimension, cannot change in variable-sized frame-based signals</entry>
    <entry key="SelInvalidSelIdxForEmptyInp">The current size of dimension {0,number,integer} at input port &lt;U&gt; is 0. Block ''{1}'' requires this size to be at least {2,number,integer}</entry>
    <entry key="SelNoBooleanIdxPort">''{1}'' 的端口 &lt;Idx{0,number,integer}&gt; 的数据类型设置无效。此端口不支持布尔、半精度或非数值数据类型。</entry>
    <entry key="SelNoScaledOrBiasedFxpIdxPort">''{1}'' 的端口 &lt;Idx{0,number,integer}&gt; 的数据类型设置无效。对于要在索引端口中使用的定点，数据类型的偏置必须等于 0，小数长度必须等于 0，斜率必须等于 1.0，并且字长必须小于或等于 128。</entry>
    <entry key="SelNonIntegerInput">非整数输入在 {1} 中输入端口 &lt;Idx{0,number,integer}&gt; 处被截断</entry>
    <entry key="SelIntegerInputOverflow">整数输入在 {1} 中的输入端口 &lt;Idx{0,number,integer}&gt; 处发生溢出，输入数据超出 int32 的范围，导致转换过程中出现损失。</entry>
    <entry key="SelIdxInputIsNaN">Incoming signal to input port &lt;Idx{0,number,integer}&gt; of block ''{1}'' contains NaN. Selector and Assignment blocks do not support NaN signals as index inputs</entry>
    <entry key="SelObsoleteSelectAllSetting">参数 ''{0}'' 中使用了 ''-1''，表示选择 {2} 中维度 {1,number,integer} 的所有元素。在以后的版本中，将弃用 ''-1'' 这种用法。请改为将此维度的参数 ''{3}'' 设置为 ''全选''。</entry>
    <entry key="SelStringCellArray">Parameter ''{0}'' specified in ''{1}'' is invalid for dimension {2,number,integer}. It should be a character vector.</entry>
    <entry key="SelectorIdxPortDoesNotSupportBuses">Incoming signal to input port &lt;Idx{0,number,integer}&gt; of ''{1}'' is a bus signal, which is invalid. Index ports of Selector blocks must be non-bus signals only.</entry>
    <entry key="SelectorRemoveComments">In block ''{0}'', parameter ''{1}'' for dimension {2,number,integer} contains comments. It is disallowed.</entry>
    <entry key="SelectorRemoveComments2">在模块 ''{0}'' 中，已从参数 ''{1}'' 中删除注释</entry>
    <entry key="SelectorNonVirtualForImage">The block ''{0}'' does not support image data types since it is non-virtual</entry>
    <entry key="SetAllowMoreThan2DOnlyInEval">''AllowSignalsWithMoreThan2D'' of MATLAB S-Function ''{0}'' in ''{1}'' can be set only within the setup method</entry>
    <entry key="SetExecContextInheritNotAllowed">The parameter ''RequestExecContextInheritance'' can only be set for virtual or atomic subsystems</entry>
    <entry key="SetNextTimeHitInExecOnly">''NextTimeHit'' of MATLAB S-Function ''{0}'' in ''{1}'' can be set only when simulation is running.</entry>
    <entry key="SetNumTicksToNextTimeHitInExecOnly">''NumTicksToNextSampleHit'' of MATLAB S-Function ''{0}'' in ''{1}'' can be set only at major time steps in a simulation.</entry>
    <entry key="GetNumTicksToNextTimeHitInExecOnly">''NumTicksToNextSampleHit'' of MATLAB S-Function ''{0}'' in ''{1}'' can be obtained only at major time steps in a simulation.</entry>
    <entry key="GetNumTicksToNextTimeHitWithControllableSampleTime">''NumTicksToNextSampleHit'' of MATLAB S-Function ''{0}'' in ''{1}'' can be obtained only when it has a controllable sample time.</entry>
    <entry key="SetParamConnPortConnTypeErr">Cannot set parameter ''{0}'' to the specified value ''{1}''. The specified value must name a connection type</entry>
    <entry key="SetParamConnPortErr">Cannot set parameter ''{0}'' for the specified port. The specified port must be a connection port</entry>
    <entry key="SetParamOutPortErr">无法为指定的端口设置参数 ''{0}''。指定的端口必须为输出端口</entry>
    <entry key="SetSupportsMultipleExecInstancesOnlyInEvalOrPostProp">''SupportsMultipleExecInstances'' of MATLAB S-Function ''{0}'' in ''{1}'' can be set only within the setup method or PostPropagationSetup method.</entry>
    <entry key="ShiftNonIntParam">Parameters of ''{0}'' must be integer values between -2147483648 and 2147483647.</entry>
    <entry key="ShiftNonIntNetShift">在模块 ''{0}'' 中，不支持净移位值 {1}。移位值必须为介于 -2147483648 和 2147483647 之间的整数。</entry>
    <entry key="ShiftResultSaturates">在 ''{0}'' 中，算术移位的结果饱和处理为无穷大。</entry>
    <entry key="ShiftInvalidBitShiftValue">In block ''{0}'', the number of 'Bits to shift' is invalid. This block parameter supports finite, non-complex values in scalar, 1-D, or 2-D format</entry>
    <entry key="ShiftInvalidBitShiftOrBinPtShiftType">Unsupported data type for ''{1}'', in block ''{0}''. Data types supported are built-in data types and fixed point data types with slope equal to one and bias equal to zero</entry>
    <entry key="ShiftNonScalarBNP">The parameter ''{0}'' of ''{1}'' must be a scalar</entry>
    <entry key="ShiftViaPortWithNonZeroBias">For ''{0}'', when 'BitShiftSource' is set to 'Input port', data type of input port cannot support non-zero bias</entry>
    <entry key="ShiftNonScalar1D2Dimension">For ''{0}'', the number of dimensions for &lt;sldiag objui="inport" objparam="1" objname="{1, number, integer}"&gt;input port 1&lt;/sldiag&gt; is {1, number, integer}. It must be a scalar, 1-D or 2-D</entry>
    <entry key="ShiftDimsMismatch">The &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' has dimensions ''{2}'', but the input port {3,number,integer} has dimensions ''{4}''. If both dimensions are non-scalar then they should match.</entry>
    <entry key="ShiftOutOfRange">In block ''{0}'' the net shift value {1, number, integer} is out of range. The shift value must be between {2, number, integer} and {3, number, integer}.</entry>
    <entry key="ShiftNonScalarParamInFrameMode">When the input signal is frame-based, parameters of ''{0}'' must be scalar</entry>
    <entry key="ShiftNonTrivialBias">The parameter ''{0}'' of ''{1}'' is not a scalar and the input signal has non-zero bias. This mode is not supported since the shift operation need to involve inefficient bias handling that might not be desired. In order to resolve this issue, set the parameter to be a scalar or set input signal''s bias to be 0.0</entry>
    <entry key="SigConvBlockRequiresBusObj">Signal Conversion 模块 ''{0}'' 无法将输入总线信号转换为非虚拟信号，因为在 Signal Conversion 模块或驱动模块中都未指定有效的总线对象。请使用 ''数据类型'' 参数指定 Signal Conversion 模块中的总线数据类型；或如果驱动模块是 Bus Creator 模块，请使用该模块的 ''数据类型'' 参数指定总线数据类型。</entry>
    <entry key="SigPropDisabledDupBusCreatorSigNames">Cannot automatically propagate signal labels through Bus Creator ''{0}'' because input signals have duplicate names.</entry>
    <entry key="SigPropDisabledDupMuxSigNames">无法通过 Mux ''{0}'' 自动传播信号标签，因为输入信号有重复的名称</entry>
    <entry key="SigSpecRequiresNVBusForAOB">Signal Specification block ''{0}'' cannot output a multi-dimensional virtual bus. Please check the ''Require nonvirtual bus'' option in the ''Signal Attributes'' pane of the block dialog.</entry>
    <entry key="SigSpecIgnoresConfigSetDiagnostics"> 模块 ''{0}'' 的输入总线中的一个或多个信号名称与模块对话框中总线对象 ''{1}'' 指定的总线中的信号名称不匹配。无论 ''元素名称不匹配'' 选项设置如何，Signal Specification 模块始终将元素名称不匹配视为错误。请更改指定的总线对象或重命名输入总线元素信号以匹配总线对象。</entry>
    <entry key="SigViewScopeDimsMismatch">无法查看 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;输出端口 {0,number,integer}&lt;/sldiag&gt;，因为它是具有矩阵的总线(复用)信号。它已从 ''{2}'' 中删除。请使用 ''{3}'' 的信号选择器重新选择要查看的信号。 </entry>
    <entry key="SigViewScopeMessageSignal">无法查看 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;输出端口 {0,number,integer}&lt;/sldiag&gt;，因为它是消息信号。它已从 ''{2}'' 中删除。请使用 ''{3}'' 的信号选择器重新选择要查看的信号。 </entry>
    <entry key="SiggenNoRandomWaveForRTW">The random wave of the signal generator ''{0}'' is not supported by Simulink Coder - use the appropriate random noise generator</entry>
    <entry key="SiggenNoRandomWaveForTimePort">When the Signal Generator ''{0}'' has input ports, the random wave is not supported</entry>
    <entry key="SiggenRandomWaveObsolete">The "random" waveform selection of ''{0}'' is provided for backwards compatibility. It will be removed in a future version and should be replaced with the appropriate random number generator</entry>
    <entry key="SignumInfiniteGain">''{0}'' 在当前工作点线性化为无限增益</entry>
    <entry key="SignumInvalidInputDType">''{0}'' does not support input signals of data type ''{1}'' since signals of that type can not represent the real world value 0.0</entry>
    <entry key="SinWaveInvalidTsErr">''{0}'' 中的采样时间无效。基于采样的正弦波需要有限的离散采样时间。对于连续或继承的采样时间，请使用基于时间的正弦类型</entry>
    <entry key="SinWaveNegFreqErr">Negative frequencies in ''{0}'' are no longer allowed</entry>
    <entry key="SinWaveSampModeNonDClock">当正弦波 ''{0}'' 在“基于采样”的模式下工作时，该正弦波的源必须为数字时钟</entry>
    <entry key="SingleInstModelRefBlkNotSupported">In the Configuration Parameters &gt;  Model Referencing pane of referenced model ''{0}'', the parameter ''Total number of instances allowed per top model'' is set to ''One''. The associated Model block ''{1}'' is not supported inside subsystem ''{2}'' because the subsystem contains a For Each block (''{3}''). Consider changing the parameter ''Total number of instances allowed per top model'' to ''Multiple'' for referenced model ''{4}''.</entry>
    <entry key="SignalLoggingInModelRefBlkInRapidForEachNotSupported">The model containing the For Each subsystem is running in accelerated mode, and the referenced model ''{0}'' has a signal selected for logging. Simulink does not support this configuration. To resolve this issue, do not log signals in ''{1}'' or simulate in normal mode. </entry>
    <entry key="SparseMatricesNotSupported">Block ''{0}'' does not support sparse matrices for parameter ''{1}''</entry>
    <entry key="SplineExtrapOnlyForSplineInterp">Block ''{0}'' supports ''Cubic spline'' as its ''Extrapolation method'' only if its ''Interpolation method''  parameter specifies ''Cubic spline''.</entry>
    <entry key="SplineOnlyFloat">Block ''{0}'' supports ''Cubic spline'' or ''Akima spline'' interpolation method only when all the input, output, fraction, intermediate, table, and breakpoint data types are the same floating-point type.</entry>
    <entry key="SquareRootOfNegative">''{0}'' 中存在负数的平方根</entry>
    <entry key="StateEnabledSubsystemNonComplianceInternal">Block ''{0}'' is not allowed in subsystem ''{1}''. The use of this block in a subsystem with the enable port in hardware enable mode is currently not supported.</entry>
    <entry key="StateEnabledSubsystemNonComplianceModelRef">Model block ''{0}'' is not allowed in subsystem ''{1}''. To find the particular block in the referenced model that is causing this issue, duplicate the content of such model in a subsystem with state enable port and update the resulting block diagram.</entry>
    <entry key="StateEnabledSubsystemNonComplianceStateflowEML">Block ''{0}'' is not allowed in subsystem ''{1}''. The use of Stateflow or MATLAB Function block in subsystem with state enable port is currently not supported.</entry>
    <entry key="StateEnabledSubsystemNonComplianceSubsystem">Subsystem ''{0}'' is not allowed in subsystem ''{1}''. The use subsystem that combines Output and Update method, such as function-call, triggered, or iterator subsystem, in another subsystem with state enable port is not supported.</entry>
    <entry key="StateReadWriteOwnSelectorTreeEmpty">层次结构中没有状态所有者模块。</entry>
    <entry key="StateReadWriteBlockDiagramChanged1">模块图已更改； </entry>
    <entry key="StateReadWriteBlockDiagramChanged2"> 所有者选择器树。</entry>
    <entry key="StateReadWriteBlockStateNameNotSet">尚未选择任何状态。必须选择所有者模块 ''{0}'' 的状态。</entry>
    <entry key="StateReadWriteBlockStateNameNotSet2">尚未为 State Reader 或 State Writer 模块 ''{0}'' 选择状态。必须选择所有者模块 ''{1}'' 的状态。</entry>
    <entry key="StateOwnerResetPort">Block ''{0}'' has a reset port.</entry>
    <entry key="StateOwnerInitCondPort">Block ''{0}'' has an initial condition port.</entry>
    <entry key="StateReadOrWriteHasNoOwnerBlk">在模型 ''{1}'' 中找不到 State Reader 或 State Writer 模块 ''{0}'' 的状态所有者模块。</entry>
    <entry key="StateOwnerNotSingleRate">''{0}'' 设置为允许 State Reader 或 State Writer 模块访问其状态。因此，该模块必须以单速率执行。</entry>
    <entry key="StateOwnerNotInExpFcnMdlRootFcnCall">在为导出函数而设置的模型中，模块 ''{0}'' 设置为允许 State Reader 或 State Writer 模块访问其状态。因此，该模块必须在由根级函数调用 Inport 模块驱动的函数调用上下文中使用。</entry>
    <entry key="StateOwnerHasConstantTs">''{0}'' 设置为允许 State Reader 或 State Writer 模块访问其状态。因此，该模块不能有固定采样时间，也不能放在具有固定采样时间的子系统中。</entry>
    <entry key="StateOwnerBlkCannotBeInsideForEachSS">''{0}'' 设置为允许 State Reader 或 State Writer 模块访问其状态。它不能放在 For Each 子系统中。</entry>
    <entry key="StateAccessorAndOwnerInDiffForEach">状态访问模块 ''{0}'' 无法访问 ''{1}'' 所拥有的状态。状态访问模块必须与状态所有者模块位于同一个 For Each 子系统中。 </entry>
    <entry key="AccessorAndOwnerInResetFunction">访问模块 ''{0}'' 和所有者模块 ''{1}'' 都在 Reset Function 内，这是不允许的。 </entry>
    <entry key="StateOwnerICMustBeZeroOrStructForNvBus">为模块 ''{0}'' 的参数 '初始条件' 指定的值无效。该模块配置为允许 State Reader 或 State Writer 模块访问其状态，并允许输入信号是非虚拟总线。参数的可接受值是零或有限数值 MATLAB 结构体。请指定零或使用 Simulink.Bus.createMATLABStruct 从总线信号创建一个 MATLAB 结构体。</entry>
    <entry key="StateReadOrWriteNotDrvByFcnCallRootInport">在用于导出函数的模型设置中，State Reader 或 State Writer 模块 ''{0}'' 必须放在由输出函数调用信号的根级 Inport 模块驱动的函数调用上下文中，或放在 Initialize Function 或 Terminate Function 模块中。</entry>
    <entry key="StateReadOrWriteHasConstantTs">State Reader 或 State Writer ''{0}'' 不能有固定采样时间，也不能放在具有固定采样时间的子系统中。</entry>
    <entry key="StateAccessorAndOwnerInDiffCharts">
      The State Reader or State Writer block ''{0}'' cannot access the state owned by ''{1}''. State accessor blocks must be in the same Stateflow chart as state owner blocks.
    </entry>
    <entry key="StateAccessorInLibraryLink">
  State Reader 或 State Writer 模块 ''{0}'' 无法设置状态所有者模块，因为它是链接模块。
</entry>
    <entry key="ActionPortInSimulinkStateCannotChangeParam">
  如果在 Simulink 状态下使用 Action Port 模块 ''{0}''，则该模块无法更改参数 ''{1}'' 的值。
</entry>
    <entry key="DuplicateStateNamesInSimulinkState">
  模块 ''{0}'' 无法将其状态名称从 ''{1}'' 更改为 ''{2}''，因为新名称已在模块 ''{3}'' 中定义并且也可以在 Stateflow 图中访问。
</entry>
    <entry key="StateAccessorAndOwnerInDiffTasks">
      The State Reader or State Writer block ''{0}'' is accessing the state owned by ''{1}'', which is in a different task with diagnostic &lt;sldiag objui="configset" objparam="MultiTaskRateTransMsg"&gt;''Multitask data transfer''&lt;/sldiag&gt; set to 'error'.  Consider changing the parameter from ''error'' to ''warning'', or placing the blocks in separate function-call subsystems that are either (1) driven by different root-level Inport blocks inside an export-function model, (2) driven by a branched function-call signal, with different execution orders specified by Function-Call Split blocks, or (3) controlled by a common initiator, an If block, or a Switch Case block.\n Alternatively, consider placing block ''{0}'' in an Initialize or Terminate Function block whose parent subsystem contains the state owner block ''{1}''. 
    </entry>
    <entry key="StateAccessorAndOwnerInDiffTasksWarning">
      The State Reader or State Writer block ''{0}'' is accessing the state owned by ''{1}'', which is in a different task. Consider placing them in two function-call subsystems (1) driven by different root-level Inport blocks inside an export function model (2) driven by a branched function-call signal and have different execution orders specified by Function-Call Split blocks, or (3) controlled by a common initiator, an If block, or a Switch Case block.\n Alternatively, consider placing block ''{0}'' in an Initialize or Terminate Function block whose parent subsystem contains the state owner block ''{1}''.
    </entry>
    <entry key="StateAccessorBlocksInSameCompInfo">
      Blocks ''{0}'' and ''{1}'' cannot be placed in the same non-virtual hierarchy because they access the same state owned by ''{2}''. Consider placing them in two function-call subsystems (1) driven by different root-level Inport blocks inside an export function model (2) driven by a branched function-call signal and having different execution orders specified by Function-Call Split blocks, or (3) controlled by a common initiator, an If block, or a Switch Case block.\n Alternatively, consider placing blocks ''{0}'' and ''{1}'' in Initialize and Terminate Function blocks whose parent subsystem contains the state owner block ''{2}''.
    </entry>
    <entry key="StateAccessorAndOwnerInSameCompInfo">
      模块 ''{0}'' 访问 ''{1}'' 所拥有的状态，因此它们无法放在同一非虚拟层次结构中。请考虑将它们放在两个符合以下条件的函数调用子系统中: (1) 由导出函数模型内的不同根级 Inport 模块驱动 (2) 由分支函数调用信号驱动，并具有由 Function-Call Split 模块指定的不同执行顺序，或 (3) 由公共发起方、If 模块或 Switch Case 模块控制。\n或者，请考虑将模块 ''{0}'' 放在 Initialize 或 Terminate Function 模块中，该模块的父级子系统包含状态所有者模块 ''{1}''。
    </entry>
    <entry key="StateReaderAndWriterBlocksInSameTaskError">
      The State Reader or State Writer blocks ''{0}'' and ''{1}'' access the same state owned by ''{2}'', and they are driven by the same root-level Inport block or in the same Simulink Function inside an export function model. To ensure deterministic relative execution order, consider placing them in the same non-virtual subsystem. Otherwise, place them in two subsystems that are (1) driven by a branched function-call signal and have different execution orders specified by Function-Call Split blocks or (2) controlled by a common function-call initiator, an If block, or a Switch Case block. Alternatively, consider placing blocks ''{0}'' and ''{1}'' in Initialize and Terminate Function blocks whose parent subsystem contains the state owner block ''{2}''.
    </entry>
    <entry key="StateReaderAndWriterBlocksInNonExpFcnMdlSameTsError">
      The State Reader or State Writer blocks ''{0}'' and ''{1}'' access the same state owned by ''{2}'', and they have the same sample time. To ensure deterministic relative execution order, consider placing them in the same non-virtual subsystem. Otherwise, place them in two subsystems that are (1) driven by a branched function-call signal and have different execution orders specified by Function-Call Split blocks or (2) controlled by a common function-call initiator, an If block, or a Switch Case block. Alternatively, consider placing blocks ''{0}'' and ''{1}'' in Initialize and Terminate Function blocks whose parent subsystem contains the state owner block ''{2}''.
    </entry>
    <entry key="StateAccessorBlocksInSameTaskError">
      State Reader or State Writer blocks ''{0}'' and ''{1}'' access the same state owned by ''{2}'', and they are driven by the same root-level Inport block or are in the same Simulink Function inside an export function model. To ensure deterministic relative execution order, consider placing them in two subsystems that are (1) driven by a branched function-call signal and have different execution orders specified by Function-Call Split blocks or (2) controlled by a common function-call initiator, an If block, or a Switch Case block. Alternatively, consider placing blocks ''{0}'' and ''{1}'' in Initialize and Terminate Function blocks whose parent subsystem contains the state owner block ''{2}''.
    </entry>
    <entry key="StateAccessorBlocksInNonExpFcnMdlSameTsError">
      State Reader or State Writer blocks ''{0}'' and ''{1}'' access the same state owned by ''{2}'', and they have the same sample time. To ensure deterministic relative execution order, consider placing them in two subsystems that are (1) driven by a branched function-call signal and have different execution orders specified by Function-Call Split blocks or (2) controlled by a common function-call initiator, an If block, or a Switch Case block. Alternatively, consider placing blocks ''{0}'' and ''{1}'' in Initialize and Terminate Function blocks whose parent subsystem contains the state owner block ''{2}''.
    </entry>
    <entry key="StateAccessorAndOwnerInSameTaskError">
      Block ''{0}'' accesses the state owned by ''{1}'', and both blocks are driven by the same root-level Inport block or in the same Simulink Function inside an export function model. To ensure deterministic relative execution order, consider placing them in two subsystems that are (1) driven by a branched function-call signal and have different execution orders specified by Function-Call Split blocks or (2) controlled by a common function-call initiator, an If block, or a Switch Case block. Alternatively, consider placing block ''{0}'' in an Initialize or Terminate Function block whose parent subsystem contains the state owner block ''{1}''.
    </entry>
    <entry key="StateAccessorInSimulinkFunction">
      The State Reader or State Writer block ''{0}'' is inside Simulink Function ''{1}''.
    </entry>
    <entry key="StateAccessorAndOwnerCallerInSameSimulinkFunctionChain">
      The Function Caller blocks ''{0}'' and ''{1}'' are in the same task. They call Simulink Function ''{2}'' which contains ''{3}'', and Simulink Function ''{4}'' which contains ''{5}'', respectively.
    </entry>
    <entry key="StateAccessorAndFcnCallerInSameTask">
      The State Reader or State Writer block ''{0}'' and the Function Caller block ''{1}'' that calls ''{2}'' are driven by the same root-level Inport block or in the same Simulink Function inside an export function model.
    </entry>
    <entry key="StateOwnerInSimulinkFunction">
      The state owner block ''{0}'' is inside Simulink Function ''{1}''.
    </entry>
    <entry key="StateOwnerAndFcnCallerInSameTask">
      Both the state owner block ''{0}'' and the Function Caller block ''{1}'' that calls ''{2}'' are driven by the same root-level Inport block or in the same Simulink Function inside an export function model.
    </entry>
    <entry key="StateAccessorAndOwnerInNonExpFcnMdlSameTsError">
      模块 ''{0}'' 访问具有相同采样时间的 ''{1}'' 所拥有的状态。为了确保确定的相对执行顺序，请考虑将它们放在符合以下条件的两个子系统中: (1) 由一个分支函数调用信号驱动，并且具有由 Function-Call Split 模块指定的不同执行顺序，或 (2) 由一个公共函数调用发起方、If 模块或 Switch Case 模块控制。或者，请考虑将模块 ''{0}'' 放在 Initialize 或 Terminate Function 模块中，该模块的父级子系统包含状态所有者模块 ''{1}''。
    </entry>
    <entry key="StateUnnamedForMulStatesBlks">Name the states of the block ''{0}'' before selecting.</entry>
    <entry key="StateUnnamedForMultipleStatesOwner">模块 ''{0}'' 有一个或多个未命名的状态。由于模块 ''{0}'' 有多个状态，需要先显式命名这些状态，然后才能访问它们。</entry>
    <entry key="InvalidStateNameForMultipleStatesAccessor">The state ''{0}'' that the block ''{1}'' is attempting to access from the block ''{2}'' does not exist. Ensure that ''{1}'' is configured to access the right state.</entry>
    <entry key="StateUnnamedForMulStatesBlksDropMenu">Cannot create a State Reader or State Writer since the states of the block ''{0}'' are unnamed. Name all the states of the block before creating a State Reader or State Writer.</entry>
    <entry key="StateNameAccessedCanNotBeEmpty">无法将状态名称设置为空，因为 State Reader/Writer 模块正在访问该模块。</entry>
    <entry key="StateReaderOrWriterInvalidStateOwner">Cannot set block ''{0}'' as the state owner block for State Reader, State Writer or Stateflow chart ''{1}''.</entry>
    <entry key="InvalidStateOwnerInitTermResetSS">State Reader 或 State Writer 模块 ''{0}'' 位于 Initialize Function、Terminate Function、Reinitialize Function 或 Reset Function 模块 ''{1}'' 中。其状态所有者模块 ''{2}'' 不能位于模块 ''{1}'' 的父级子系统之外。</entry>
    <entry key="InvalidStateOwnerReasonGeneric">Block of type ''{0}'' cannot be a state owner block.</entry>
    <entry key="InvalidParameterOwnerReasonGeneric">Block of type ''{0}'' cannot be a parameter owner block.</entry>
    <entry key="ParamAccessorNotWithinIRT">Parameter Writer 模块 ''{0}'' 只能在 Initialize Function、Reinitialize Function、Reset Function 或 Terminate Function 模块中使用。在此类上下文中未使用模块 ''{0}''。</entry>
    <entry key="ParameterAccessorBlockNotConnected"> 在指定参数名称之前，必须为 Parameter Writer 模块 ''{0}'' 指定参数所有者模块。 </entry>
    <entry key="ParamAccessorParamNameExpired">在 Parameter Writer 模块 ''{0}'' 中指定的所有者模块 ''{1}'' 的参数名称 ''{2}'' 无法识别。</entry>
    <entry key="ParamAccessorParamNameNotUsed">在 Parameter Writer 模块 ''{0}'' 中指定的 Model 模块 ''{1}'' 的参数 ''{2}'' 未使用。</entry>
    <entry key="ParamAccessorParamBeenPromoted">Model 模块 ''{1}'' 的参数 ''{2}'' 无法被 Parameter Writer 模块 ''{0}'' 访问，因为它由 Model 模块 ''{1}'' 提升为参数。请选择其他参数或清除 Model 模块对话框中的 ''参数'' 复选框，以确保该参数不会进一步提升。</entry>
    <entry key="ParamAccessorInLibraryLink">Parameter Writer 模块 ''{0}'' 无法设置参数所有者模块，因为它是链接模块。</entry>
    <entry key="ParamAccessorAndOwnerInDiffForEach">Parameter Writer 模块 ''{0}'' 无法访问模块 ''{1}'' 的参数。Parameter Writer 模块必须与 Parameter Owner 模块位于同一 For Each 子系统中。 </entry>
    <entry key="ParamAccessorParamBusTypeInfoNotAvailable">Parameter Writer 模块 ''{0}'' 无法写入模块 ''{1}'' 的总线类型参数，因为总线类型信息不可用。</entry>
    <entry key="InvalidStateOwnerReasonSFcn">To configure an S-Function block as a state owner block, exactly one data type work vector must be declared as discrete state vector using ssSetDWorkUsedAsDState and named using ssSetDWorkName or ssSetDWorkRTWIdentifier in mdlInitializeSizes.</entry>
    <entry key="InvalidStateOwnerReasonOutport">对于将输出端口表示为状态所有者模块的模块，该模块必须为条件执行子系统中的 Outport 模块。不支持 Out Bus Element 模块作为状态所有者模块。</entry>
    <entry key="InvalidStateOwnerReasonTriggerPort">To configure a Trigger Port block as a state owner block, set parameter ''Trigger type'' to ''rising'', ''falling'', or ''either''.</entry>
    <entry key="InvalidStateOwnerReasonDiscreteFilter">To configure a Discrete Filter block as a state owner block, set parameter ''Filter structure'' to ''Direct form II''.</entry>
    <entry key="InvalidStateOwnerReasonSampleBasedInputs">如果 {0} 模块是具有一个多通道输入的状态所有者模块，并且您在模块对话框上将 "输入处理" 参数设置为 '元素作为通道(基于采样)'，则 {0} 模块不支持行优先代码生成。要生成代码，请将 "代码生成 &gt; 接口" 窗格下的 '数组布局' 模型配置参数设置为 '列优先'。</entry>
    <entry key="InvalidStateOwnerInDiffModel">模块 ''{0}'' 和 ''{1}'' 不在同一模型中。</entry>
    <entry key="InvalidResourceOwnerCommented">模块 ''{0}'' 带注释。</entry>
    <entry key="InvalidStateOwnerInactiveVariant1">模块 ''{0}'' 是非活动变体的一部分。请考虑以下解决方案之一:\n (1) 如果此模块位于可变子系统内，请将 ''变体激活时间'' 设置为 ''代码编译'' 或 ''启动'' 或 ''运行时''。\n (2) 如果此模块连接到 Variant Source 或 Variant Sink 模块，请将 ''变体激活时间'' 设置为 ''代码编译'' 或 ''启动''。\n (3) 更改变体条件，使该模块处于活动状态，并且所有对应的 State Reader 和 State Writer 模块都处于相同的活动性状态。</entry>
    <entry key="InvalidStateOwnerInactiveVariant2">模型 ''{2}'' 只能更新或生成用于 ERT 目标的代码，而无法进行仿真，因为 State Reader 或 State Writer 模块 ''{0}'' 已配置为访问属于非活动变体的 ''{1}'' 所拥有的状态。请考虑更改变体条件，使此模块处于活动状态，并且所有对应的 State Reader 和 State Writer 模块都处于相同的活动性状态。</entry>
    <entry key="InvalidParameterOwnerInactiveVariant2">模型 ''{2}'' 只能更新或生成用于 ERT 目标的代码，而无法进行仿真，因为 Parameter Writer 模块 ''{0}'' 已配置为访问属于非活动变体的 ''{1}'' 所拥有的参数。请考虑更改变体条件，使该模块处于活动状态，并且所有对应的 Parameter Writer 模块处于相同的活动性状态。</entry>
    <entry key="StateAccessorBlockJacobianNotSupported">不支持 State Reader 和 State Writer 模块的线性化。</entry>
    <entry key="ParameterReadOrWriteHasNoOwnerBlk">没有为 Parameter Writer 模块 ''{0}'' 指定参数。</entry>
    <entry key="ParameterReaderWriterSelectorTreeEmpty">没有可供写入的模块参数。</entry>
    <entry key="MdlWithParamAccessorCannotHaveInlinedParams">具有 Parameter Writer 模块的模型不能有内联参数。请将 configset 参数 "默认参数行为" 的值更改为 "可调"。</entry>
    <entry key="InvalidParameterAccessorSimulinkFunction">不支持在 Simulink Function 模块 ''{1}'' 中使用 Parameter Writer 模块 ''{0}''。</entry>
    <entry key="ParameterAccessorPromotedParamsOrderMismatch">在模块 ''{1}'' 的封装对话框中，Parameter Writer 模块 ''{0}'' 的参数 ''ParameterOwnerBlock'' 应置于参数 ''ParameterName'' 之前。</entry>
    <entry key="ParameterAccessorParamsCannotBeFurtherPromoted">不支持将 Parameter Writer 模块 ''{0}'' 的参数 ''ParameterOwnerBlock'' 和 ''ParameterName'' 提升到模型层次结构中比模块 ''{1}'' 层级更高的封装。</entry>
    <entry key="ParamWriterWritingToBlockParamUsedOutsideParentSS">无法使用 Parameter Writer 模块 ''{0}'' 写入模块 ''{2}'' 的参数 ''{1}''，因为模块 ''{2}'' 在子系统 ''{3}'' 之外。</entry>
    <entry key="ParamWriterInsideReinitSSWithParamChangeEventOutport">无法在子系统 ''{1}'' 中使用 Parameter Writer 模块 ''{0}''，因为子系统 ''{1}'' 具有重新初始化端口，并包含具有固定采样时间的 Outport 模块。</entry>
    <entry key="InvalidParameterAccessToOlderProtectedModel1">Parameter Writer 模块 ''{0}'' 无法写入受保护 Model 模块 ''{2}'' 的参数 ''{1}''，因为模型是在较早版本的 Simulink 中创建的。要允许 Parameter Writer 模块写入 Model 模块参数，请在 R2019a 或更高版本中保存该受保护模型。</entry>
    <entry key="InvalidParameterAccessToOlderProtectedModel2">Parameter Writer 模块 ''{0}'' 正尝试写入受保护函数调用 Model 模块 ''{2}'' 的参数 ''{1}''。该模型是在旧版本的 Simulink 中创建的，没有允许访问其参数所需的信息。请确保受保护模型是在 R2022a 或更高版本中创建的。</entry>
    <entry key="MultipleParameterAccessorsInSameIRTSystem">Parameter Writer 模块 ''{0}'' 和 ''{1}'' 访问 ''{2}'' 的相同参数，并且它们具有相同的采样时间。为了确保确定的相对执行顺序，请考虑为这两个写入器模块选择不同的参数，或将它们放在两个子系统中，这两个子系统 (1) 由一个公共函数调用发起方、If 模块或 Switch Case 模块控制，或 (2) 由一个分支函数调用信号驱动，并且具有由 Function-Call Split 模块指定的不同执行顺序。</entry>
    <entry key="InvalidParameterOwnerInitTermResetSS">Parameter Writer 模块 ''{0}'' 位于 Initialize Function、Terminate Function、Reinitialize Function 或 Reset Function 模块 ''{1}'' 中。它正在访问的 Model 模块 ''{2}'' 不能在模块 ''{1}'' 的父级子系统之外。</entry>
    <entry key="InvalidParameterOwnerInDiffModel">模块 ''{0}'' 和 ''{1}'' 不在同一模型中。</entry>
    <entry key="InvalidParameterAccessorOutsideIRT">
      
               Parameter Writer 模块 ''{0}'' 不在 Initialize Function、Reset Function、Reinitialize Function 或 Terminate Function 模块中。Writer 模块只能在这样的 Function 模块中使用。有关详细信息，请参阅 Simulink 文档中有关 &lt;a href="matlab:helpview([docroot ''/simulink/helptargets.map''],''ParameterWriter'')"&gt;Parameter Writer 模块&lt;/a&gt;的用法的详细信息。
      
    </entry>
    <entry key="InvalidParameterAccessorOutsideIRTAndCondSS">
      
               Parameter Writer 模块 ''{0}'' 不在 Initialize Function、Reset Function、Terminate Function 模块或条件执行子系统(如使能子系统或函数调用子系统)中。Writer 模块只能在这样的 Function 模块中使用。有关详细信息，请参阅 Simulink 文档中有关 &lt;a href="matlab:helpview([docroot ''/simulink/helptargets.map''],''ParameterWriter'')"&gt;Parameter Writer 模块&lt;/a&gt;的用法的详细信息。
      
    </entry>
    <entry key="InvalidParameterOwnerInactiveVariant1">模块 ''{0}'' 是非活动变体的一部分。请考虑以下解决方案之一:\n (1) 如果此模块位于可变子系统内部，请将 ''变体激活时间'' 设置为 ''代码编译'' 或 ''启动''\n (2) 如果此模块连接到 Variant Source 或 Variant Sink 模块，请将 ''变体激活时间'' 设置为 ''代码编译'' 或 ''启动''。\n (3) 更改变体条件，使该模块处于活动状态，并且所有对应的 Parameter Writer 模块处于相同的活动性状态。</entry>
    <entry key="ParamAccessorCannotWriteToInvalidStorageClassParam">
      
               Unable to generate code for model ''{0}'' since a Parameter Writer block is attempting to write to parameter ''{1}'' which does not have ''Auto'' or ''Model default'' Storage Class.
               &lt;actions exclusiveFixIts="yes"&gt;
               &lt;action type="suggestion"&gt;
               &lt;txt&gt;Set the storage class of the workspace parameter ''{1}'' to ''Auto'' or ''Model default''.
               &lt;/txt&gt;
               &lt;/action&gt;
               &lt;/actions&gt;
      
    </entry>
    <entry key="ParamAccessorCannotWriteToInvalidStorageClassParam2">无法生成代码，因为 Parameter Writer 模块 ''{0}'' 正在写入参数 ''{1}'' (其存储类生成为代码中的宏或常量)。
    </entry>
    <entry key="ParamAccessorCannotWriteToAutoStorageClassModelParam">
      
               无法为模型 ''{0}'' 生成代码，因为 Parameter Writer 模块正在尝试写入属于 Model 模块 ''{2}'' 且具有 ''自动'' 存储类的参数 ''{1}''。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;configset.internal.fixIt(''{0}'','DefaultParameterBehavior','Tunable');&lt;/cmd&gt; &lt;txt&gt;将参数 ''默认参数行为'' 设置为 ''可调''。&lt;/txt&gt; &lt;/action&gt; &lt;action type="suggestion"&gt; &lt;txt&gt;将模型中参数 ''{2}'' 的存储类设置为 ''自动'' 以外的值。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
      
    </entry>
    <entry key="ParamAccessWritingToParamWithinIRT">The parameter ''{0}'' of the Model block ''{1}'' which is being written to by the Parameter Writer Block ''{2}'', is being referenced within an Initialize, Reinitialize, Reset or Terminate Function block within ''{1}''. Writing to such parameters is not allowed using the Parameter Writer block. Ensure that the parameter is used outside Initialize, Reinitialize, Reset or Terminate Functions.</entry>
    <entry key="ParamAccessWritingToParamUsedAsInitialValue">Parameter ''{0}'' of Model block ''{1}'' is written to by Parameter Writer block ''{2}'' and is used as an Initial Condition of a block in model ''{1}'', which is not supported.</entry>
    <entry key="ParamAccessWritingToParamUsedAsNonTunableParam">无法使用 Parameter Writer 模块 ''{2}'' 写入 Model 模块 ''{1}'' 的参数 ''{0}''，因为该参数由 Parameter Writer 模块不支持的引用模型中的模块参数使用。</entry>
    <entry key="ParamAccessWritingToParamAssociatedWithVariantCond">Parameter Writer 模块 ''{1}'' 无法写入 Model 模块 ''{2}'' 的参数 ''{0}''，因为该参数有与之相关联的变体条件。</entry>
    <entry key="ParamAccessWritingToParamWhichIsNotSimulinkParameterObj">Parameter Writer 模块 ''{2}'' 无法写入 Model 模块 ''{1}'' 的参数 ''{0}''，因为该参数不是 Simulink.Parameter 对象或 matlab 变量。</entry>
    <entry key="ParamWriterWritingToParamWhichHasNonAutoParamMapping">Parameter Writer block ''{2}'' is unable to write to parameter ''{0}'' of Model block ''{1}'' because the parameter is from an AUTOSAR target or does not have auto parameter mapping in an AUTOSAR target.</entry>
    <entry key="ParamWriterWritingToParamWithConstTs">Parameter Writer 模块 ''{2}'' 无法写入 Model 模块 ''{1}'' 的参数 ''{0}''，因为该参数由模型 ''{1}'' 中具有固定采样时间的模块使用。不支持在初始化、重置和终止函数之外使用 Parameter Writer 模块写入此类参数。</entry>
    <entry key="ParamWriterWritingToWSVarNonExisting">无法使用 Parameter Writer 模块 ''{0}'' 写入工作区变量 ''{1}''，因为变量 ''{1}'' 在 {2} 工作区中不存在。</entry>
    <entry key="ParamWriterWritingToWSVarNotUsed">Unable to write to {2} workspace variable ''{1}'' using Parameter Writer block ''{0}'' because {2} workspace variable ''{1}'' is not used by any blocks in the model.</entry>
    <entry key="ParamWriterWritingToWSVarSubField">无法使用 Parameter Writer 模块 ''{0}'' 写入 ''{1}''，因为它是结构体类型 {2} 工作区变量的字段。</entry>
    <entry key="ParamWriterWritingToGWSVarNotUsedInBd">无法使用 Parameter Writer 模块 ''{0}'' 写入基础工作区变量 ''{1}''，因为当前模型中的任何模块都未使用变量 ''{1}''。</entry>
    <entry key="ParamWriterWritingToWSVarUsedByParentSS">无法使用 Parameter Writer 模块 ''{0}'' 写入工作区变量 ''{1}''，因为变量 ''{1}'' 由模块 ''{0}'' 的父级子系统 ''{2}'' 使用。</entry>
    <entry key="ParamWriterWritingToModelParamArg1">Unable to write to model workspace variable ''{1}'' in model ''{0}'' using Parameter Writer blocks because it is a model parameter argument.</entry>
    <entry key="ParamWriterWritingToModelParamArg2">无法使用 Parameter Writer 模块写入模型工作区变量 ''{0}''，因为它是一个模型参数参量。</entry>
    <entry key="ParamWriterWritingToWSVarNonSimulinkObj">Parameter Writer 模块 ''{0}'' 正尝试写入非 Simulink.Parameter 对象的变量 ''{1}''。不支持使用 Parameter Writer 模块写入未定义为 Simulink.Parameter 对象的工作区变量。</entry>
    <entry key="ParamWriterWritingToWSVarUsedAsInitialValue">The Parameter Writer block ''{0}'' is trying to write to the variable ''{1}'' which is used as an initial condition of a block within the model. Writing to parameters used as initial conditions using the Parameter Writer block is not supported.</entry>
    <entry key="ParamWriterWritingToWSVarUsedAsNonTunableParam">Unable to write to workspace variable ''{2}'' using Parameter Writer block ''{0}'' because variable ''{2}'' is used by a parameter of block ''{1}'' that the Parameter Writer block does not support.</entry>
    <entry key="ParamWriterWritingToWSVarUsedByNonBlock">无法使用 Parameter Writer 模块 ''{0}'' 写入工作区变量 ''{1}''，因为变量 ''{1}'' 的某个用户不是 Simulink 模块。</entry>
    <entry key="ParamWriterWritingToWSVarUsedByPort">无法使用 Parameter Writer 模块 ''{0}'' 写入工作区变量 ''{1}''，因为变量 ''{1}'' 由 ''{2}'' 的端口使用。</entry>
    <entry key="ParamWriterWritingToWSVarUsedInExpression">无法使用 Parameter Writer 模块 ''{0}'' 写入工作区变量 ''{1}''，因为变量 ''{1}'' 用在模块 ''{3}'' 上的表达式 ''{2}'' 中。</entry>
    <entry key="ParamWriterWritingToWSVarWithConstTs">无法使用 Parameter Writer 模块 ''{0}'' 写入工作区变量 ''{1}''，因为变量 ''{1}'' 由具有固定采样时间的模块使用。</entry>
    <entry key="MultipleParamWriteToSameWSVar">Parameter Writer 模块 ''{0}'' 和 ''{1}'' 访问相同的工作区变量，并且它们具有相同的采样时间。为了确保确定的相对执行顺序，请考虑为这两个写入器模块选择不同的参数，或将它们放在两个子系统中，这两个子系统 (1) 由一个公共函数调用发起方、If 模块或 Switch Case 模块控制，或 (2) 由一个分支函数调用信号驱动，并且具有由 Function-Call Split 模块指定的不同执行顺序。</entry>
    <entry key="MultipleParamWriteToSameWSVarDiffIRT">Initialize Function、Reset Function 或 Reinitialize Function 模块 ''{2}'' 和 ''{3}'' 必须位于同一原子子系统中，因为它们包含写入到同一工作区变量的 Parameter Writer 模块 ''{0}'' 和 ''{1}''。</entry>
    <entry key="ParamWriterWritingToWSVarUpdatedInSim">在仿真期间，无法手动更改工作区/数据字典变量 ''{0}'' 的值，因为其值是由 Parameter Writer 模块写入的。</entry>
    <entry key="ParamWriterWritingToGWSVarInMultiModels">无法写入基础工作区变量 ''{0}''，因为它是由 Parameter Writer 模块 ''{1}'' 和 ''{2}'' 写入的，而这两个模块位于不同模型中或位于被多次引用的同一模型中。</entry>
    <entry key="ParamWriterWritingToGWSVarUsedInRefMdl">Parameter Writer 模块 ''{0}'' 正在写入工作区变量 ''{1}''，该变量可以在使用变量 ''{1}'' 的任何引用模型的生成代码中内联，因为该变量不是具有非自动存储类的 Simulink.Parameter 对象。</entry>
    <entry key="ParamWriterWritingToGWSVarUsedInRefMdlInlined">Parameter Writer 模块 ''{0}'' 正在写入工作区变量 ''{1}''，该变量可以在 Model 模块 ''{2}'' 的引用模型的生成代码中内联，因为该引用模型的配置参数 ''默认参数行为'' 设置为 ''内联''。</entry>
    <entry key="ParamWriterWritingToGWSVarValidationOff">
        
                 无法将 Parameter Writer 模块 ''{0}'' 的 ''IsParameterValidationOn'' 参数设置为 ''off''，因为该模块写入 Model 模块 ''{2}'' 引用的模型中使用的工作区变量 ''{1}''。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param(''{0}'','IsParameterValidationOn','on');&lt;/cmd&gt; &lt;txt&gt;将 Parameter Writer 模块参数 ''IsParameterValidationOn'' 设置为 ''on''。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
        
    </entry>
    <entry key="ParamWriterWritingToGWSVarUsedInUpperLevel">Unable to use variable ''{1}'' in block ''{2}'' because a Parameter Writer block writes to workspace variable ''{1}'' in the model referenced by Model block ''{0}''.</entry>
    <entry key="ParamWriterWritingToGWSVarUsedByVariantInUpperLevel">无法在模块 ''{2}'' 中使用变量 ''{1}''，因为 Parameter Writer 模块写入 Model 模块 ''{0}'' 引用的模型中的工作区变量 ''{1}''，并且该 Model 模块正在将包含此参数的变体条件传播到顶层模型。</entry>
    <entry key="ParamWriterWritingToGWSVarUsedInXILModelBlock">无法将 Model 模块 ''{0}'' 的仿真模式设置为 ''软件在环(SIL)'' 或 ''处理器在环(PIL)''，因为写入基础工作区变量的 Parameter Writer 模块同时在当前模型和 Model 模块 ''{0}'' 引用的模型中使用。</entry>
    <entry key="ParamWriterWritingToGWSVarNonWritableInModelBlock">无法写入基础工作区变量 ''{1}''，因为在 Model 模块 ''{0}'' 引用的模型中，它未设置为在仿真期间由 Parameter Writer 更改，例如，它由具有固定采样时间的模块使用，或由模块的不可调参数使用，等等。</entry>
    <entry key="ParamWriterWritingToWSVarUsedOutsideParentSS">无法使用 Parameter Writer 模块 ''{0}'' 写入工作区变量 ''{1}''，因为变量 ''{1}'' 由子系统 ''{3}'' 之外的模块 ''{2}'' 使用。</entry>
    <entry key="ParamWriterWritingToVirtualMaskedSubsys">
  
           Parameter Writer 模块 ''{2}'' 无法写入封装子系统 ''{1}'' 的参数 ''{0}''，因为该子系统是虚拟子系统。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param(''{1}'','TreatAsAtomicUnit','on');&lt;/cmd&gt; &lt;txt&gt;请将子系统参数 ''视为原子单元'' 设置为 ''打开''。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
  
</entry>
    <entry key="ParamWriterWritingToMaskParamNonExisting">Parameter Writer 模块 ''{2}'' 无法写入封装子系统 ''{1}'' 的参数 ''{0}''，因为该参数不存在或未被封装子系统中的任何模块使用。</entry>
    <entry key="ParamWriterWritingToMaskParamUsedWithinIRT">Parameter Writer 模块 ''{2}'' 无法写入封装子系统 ''{1}'' 的参数 ''{0}''，因为该参数被封装子系统内的 Initialize Function、Reset Function、Reinitialize Function 或 Terminate Function 模块引用。不支持使用 Parameter Writer 模块写入这样的参数。</entry>
    <entry key="ParamWriterWritingToMaskParamUsedAsInitialValue">Parameter Writer 模块 ''{2}'' 无法写入封装子系统 ''{1}'' 的参数 ''{0}''，因为该参数用作封装子系统内的模块的初始条件。不支持使用 Parameter Writer 模块写入用作初始条件的参数。</entry>
    <entry key="ParamWriterWritingToMaskParamUsedAsNonTunableParam">无法使用 Parameter Writer 模块 ''{2}'' 写入封装子系统 ''{1}'' 的参数 ''{0}''，因为该参数由封装子系统中的某个模块参数使用，而 Parameter Writer 模块不支持该参数。</entry>
    <entry key="ParamWriterWritingToMaskParamAssociatedWithVariantCond">Parameter Writer 模块 ''{2}'' 无法写入封装子系统 ''{1}'' 的参数 ''{0}''，因为该参数与某个变体条件相关联。不支持使用 Parameter Writer 模块写入与变体条件相关联的参数。</entry>
    <entry key="ParamWriterWritingToMaskParamUsedByNonBlock">Parameter Writer 模块 ''{2}'' 无法写入封装子系统 ''{1}'' 的参数 ''{0}''，因为该参数未被 Simulink 模块使用。不支持使用 Parameter Writer 模块写入这样的参数。</entry>
    <entry key="ParamWriterWritingToMaskParamUsedInExpression">Parameter Writer 模块 ''{2}'' 无法写入封装子系统 ''{1}'' 的参数 ''{0}''，因为该参数在模块 ''{4}'' 的表达式 ''{3}'' 中使用。不支持使用 Parameter Writer 模块写入表达式中使用的封装参数。</entry>
    <entry key="ParamWriterWritingToMaskParamWithConstTs">Parameter Writer 模块 ''{2}'' 无法写入封装子系统 ''{1}'' 的参数 ''{0}''，因为该参数由该子系统内具有固定采样时间的模块使用。不支持在初始化、重置和终止函数之外使用 Parameter Writer 模块写入此类参数。</entry>
    <entry key="ParamWriterWritingToDisabledMaskParam">无法使用 Parameter Writer 模块 ''{2}'' 写入封装子系统 ''{1}'' 的参数 ''{0}''，因为该参数未启用。</entry>
    <entry key="ParamWriterToMaskInitInSimOn">无法使用 Parameter Writer 模块 ''{1}'' 写入封装模块 ''{0}''，因为正在写入的参数由具有初始化代码的封装模块使用，并且配置参数 ''SkipMaskInitInSimulation'' 设置为 ''off''。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit" id="SetSkipMaskInitInSimulation1" retvalue="false"&gt; &lt;cmd&gt;set_param(''{2}'', ''SkipMaskInitInSimulation'', ''on'')&lt;/cmd&gt; &lt;txt&gt;仿真期间将跳过封装初始化。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
    </entry>
    <entry key="ParamWriterToMaskInitInSimOnThroughWSVar">无法使用 Parameter Writer 模块 ''{1}'' 写入工作区变量 ''{2}''，因为该工作区变量由具有初始化代码的封装模块使用，并且配置参数 ''SkipMaskInitInSimulation'' 设置为 ''off''。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit" id="SetSkipMaskInitInSimulation2" retvalue="false"&gt; &lt;cmd&gt;set_param(''{0}'', ''SkipMaskInitInSimulation'', ''on'')&lt;/cmd&gt; &lt;txt&gt;仿真期间将跳过封装初始化。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
    </entry>
    <entry key="RunFirstLastDateTimeBlk">Block ''{0}'' does not support an ''Execution Order'' value of 'First' or 'Last' because block ''{0}'' is a DateTime Clock or DateTime Clock Reader block.</entry>
    <entry key="RunFirstLastDSMBlk">Block ''{0}'' does not support an ''Execution Order'' value of 'First' or 'Last' because block ''{0}'' is a Data Store Memory block.</entry>
    <entry key="RunFirstLastBlockWithFcnCallOutput">模块 ''{0}'' 的&lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;输出端口 {1,number,integer}&lt;/sldiag&gt; 不支持函数调用信号，因为模块的 ''执行顺序'' 值设置为 '首先' 或 '最后'。</entry>
    <entry key="RunFirstLastBlockWithFcnCallInput">模块 ''{0}'' 的&lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{0}"&gt;输入端口 {1,number,integer}&lt;/sldiag&gt; 不支持函数调用信号，因为模块的 ''执行顺序'' 值设置为 '首先' 或 '最后'。</entry>
    <entry key="RunFirstLastVirtualBlock">模块 ''{0}'' 不支持 ''执行顺序'' 值为 '首先' 或 '最后'，因为模块 ''{0}'' 是虚拟模块。</entry>
    <entry key="RunFirstLastIRTSubsystemBlock">Block ''{0}'' does not support an ''Execution Order'' value of 'First' or 'Last' because block ''{0}'' is an Initialize Function, Reset Function, Reinitialize Function, or Terminate Function block.</entry>
    <entry key="RunFirstLastActionBlock">Block ''{0}'' does not support ''Execution Order'' value of 'First' or 'Last' because block ''{0}'' is an If or Switch Case block.</entry>
    <entry key="RunFirstLastInportOutportBlk">Block ''{0}'' with ''Execution Order'' value set to 'First' or 'Last' is not supported because block ''{0}'' is an Inport or Outport block.</entry>
    <entry key="RunLastBlockNotConnectedToOutport">无法将模块 ''{0}'' 连接到 ''执行顺序'' 设置为 '最后' 的模块 ''{2}'' 的&lt;sldiag objui="outport" objparam="{1, number, integer}" objname="{0}"&gt;输出端口 {1, number, integer}&lt;/sldiag&gt;。请使用 Outport 模块连接来自 ''执行顺序'' 设置为 '最后' 的模块的输出信号。</entry>
    <entry key="RunFirstBlockNotConnectedToInport">无法将模块 ''{0}'' 连接到 ''执行顺序'' 设置为 '最前' 的模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{1, number, integer}" objname="{0}"&gt;输入端口 {1, number, integer}&lt;/sldiag&gt;。请使用 Inport 模块将输入信号连接到 ''执行顺序'' 设置为 '最前' 的模块。</entry>
    <entry key="RunFirstLastBlockCannotBeHardwareSubsystem">Subsystem 模块 ''{0}'' 不支持 ''执行顺序'' 值为 '首先' 或 '最后'，因为该模块包含选项设置为 '同步' 的 State Control 模块。</entry>
    <entry key="RunFirstLastBlockCannotBeSSHavingControlPorts">Subsystem 模块 ''{0}'' 不支持 ''执行顺序'' 值为 '首先' 或 '最后'，因为该模块具有与诸如 Enable 或 Trigger 模块之类的模块对应的控制端口。</entry>
    <entry key="RunFirstLastBlockInMultiTaskingSystem">'执行顺序' 设置为 '首先' 或 '最后' 的模块 ''{0}'' 必须用于在单个任务中执行的系统。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param_action(''{1}'', 'Solver', 'FixedStepDiscrete');set_param_action(''{1}'', ''SolverMode'', ''SingleTasking'');&lt;/cmd&gt; &lt;txt&gt;考虑将模型 ''{1}'' 配置为在单任务模式下执行。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
    </entry>
    <entry key="RunFirstLastBlockInVirtualSystem"> Block ''{0}'' with 'Execution Order' value set to 'First' or 'Last' is not supported because block ''{0}'' is placed inside a Virtual Subsystem block ''{1}''.
    &lt;actions exclusiveFixIts="yes"&gt;
        &lt;action type="fixit"&gt;
            &lt;cmd&gt;set_param_action(''{1}'', 'TreatAsAtomicUnit', 'on');&lt;/cmd&gt;
            &lt;txt&gt;Consider configuring its parent ''{1}'' to an Atomic subsystem.&lt;/txt&gt;
        &lt;/action&gt;
      &lt;/actions&gt;
    </entry>
    <entry key="RunFirstLastBlockInVariantSystem">不支持 '执行顺序' 值设置为 '首先' 或 '最后' 的模块 ''{0}''，因为模块 ''{0}'' 位于 Variant Subsystem 模块 ''{1}'' 内。</entry>
    <entry key="DupRunFirstLastBlock">无法将模块 ''{0}'' 和模块 ''{1}'' 的 '执行顺序' 值设置为 '首先' 或 '最后'，因为这两个模块处于同一层次结构级别。</entry>
    <entry key="RunFirstLastBlockWithVariantCondition">无法通过变体条件控制模块 ''{0}''，因为模块 ''{0}'' 的 '执行顺序' 值设置为 '首先' 或 '最后'。或者将模块 ''{0}'' 的 '执行顺序' 值设置为 '基于优先级'，或者避免使用变体条件 ''{1}'' 来控制模块 ''{0}''。</entry>
    <entry key="RunFirstLastBlockInContinuousTimeSystem">在包含连续采样时间的系统中，不支持 '执行顺序' 值设置为 '首先' 或 '最后' 的模块 ''{0}''。</entry>
    <entry key="RunFirstLastBlockInConstantRate">不支持 '执行顺序' 值设置为 '首先' 或 '最后' 的模块 ''{0}''，因为它仅包含固定采样时间。</entry>
    <entry key="RunFirstLastBlockWithCState">不支持将 '执行顺序' 值设置为 '首先' 或 '最后' 的模块 ''{0}''，因为模块 ''{0}'' 包含连续状态。</entry>
    <entry key="RunFirstLastBlockMinAlgLoop1">Subsystem 模块 ''{0}'' 中参数 '尽量减少出现人为代数环' 的设置无效。不支持此设置，因为在子系统层次结构中，子系统包含的模块 ''{1}'' 的 '执行顺序' 值设置为 '首先' 或 '最后'。请将 '尽量减少出现人为代数环' 参数设置为 'off'。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param_action(''{0}'', 'MinAlgLoopOccurrences', 'off');&lt;/cmd&gt; &lt;txt&gt;请考虑清除 ''{0}'' 的选项 ''尽量减少出现人为代数环''。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
    </entry>
    <entry key="RunFirstLastBlockMinAlgLoop2">Subsystem 模块 ''{0}'' 中参数 '尽量减少出现人为代数环' 的设置无效。不支持此设置，因为 Subsystem 模块 ''{0}'' 包含的 Model 模块 ''{1}'' 引用包含模块 ''{2}'' 的模型。模块 ''{2}'' 或者是 '执行顺序' 值设置为 '首先' 或 '最后' 的模块，或者是在所引用模型的子系统或模型引用层次结构中更低层次包含此类模块的另一个 Model 模块。请将 '尽量减少出现人为代数环' 参数设置为 'off'。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param_action(''{0}'', 'MinAlgLoopOccurrences', 'off');&lt;/cmd&gt; &lt;txt&gt;请考虑清除 ''{0}'' 的选项 ''尽量减少出现人为代数环''。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
    </entry>
    <entry key="RunFirstLastBlockMdlRefMinAlgLoop1">模型 ''{0}'' 中模型配置参数 &lt;sldiag objui="configset" objparam="ModelReferenceMinAlgLoopOccurrences"&gt;'尽量减少出现人为代数环'&lt;/sldiag&gt; 的设置无效。不支持此设置，因为模块 ''{1}'' 的 '执行顺序' 值设置为 '首先' 或 '最后'。请将 &lt;sldiag objui="configset" objparam="ModelReferenceMinAlgLoopOccurrences"&gt;'尽量减少出现人为代数环'&lt;/sldiag&gt; 参数设置为 'off'。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param_action(''{0}'', 'ModelReferenceMinAlgLoopOccurrences', 'off');&lt;/cmd&gt; &lt;txt&gt;请考虑清除 ''{0}'' 的配置参数 &lt;sldiag objui="configset" objparam="ModelReferenceMinAlgLoopOccurrences"&gt;''尽量减少出现人为代数环''&lt;/sldiag&gt;。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
    </entry>
    <entry key="RunFirstLastBlockMdlRefMinAlgLoop2">模型 ''{0}'' 中配置参数 &lt;sldiag objui="configset" objparam="ModelReferenceMinAlgLoopOccurrences"&gt;'尽量减少出现人为代数环'&lt;/sldiag&gt; 的设置无效。不支持此设置，因为模型 ''{0}'' 包含 Model 模块 ''{1}''，该 Model 模块引用其 '执行顺序' 值设置为 '首先' 或 '最后' 的模块 ''{2}''。请将 &lt;sldiag objui="configset" objparam="ModelReferenceMinAlgLoopOccurrences"&gt;'尽量减少出现人为代数环'&lt;/sldiag&gt; 参数设置为 'off'。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param_action(''{0}'', 'ModelReferenceMinAlgLoopOccurrences', 'off');&lt;/cmd&gt; &lt;txt&gt;请考虑清除 ''{0}'' 的配置参数 &lt;sldiag objui="configset" objparam="ModelReferenceMinAlgLoopOccurrences"&gt;''尽量减少出现人为代数环''&lt;/sldiag&gt;。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
    </entry>
    <entry key="RunFirstLastBlockInAlgebraicLoop1">无法求解包含 Subsystem 模块 ''{0}'' 的代数环，因为 Subsystem 模块 ''{0}'' 内的模块 ''{1}'' 的 '执行顺序' 值设置为 '首先' 或 '最后'。
    </entry>
    <entry key="RunFirstLastBlockInAlgebraicLoop2">无法求解包含 Subsystem 模块 ''{0}'' 的代数环，因为 Subsystem 模块 ''{0}'' 包含的 Model 模块 ''{1}'' 引用了包含模块 ''{2}'' 的模型。模块 ''{2}'' 或者是 '执行顺序' 值设置为 '首先' 或 '最后' 的模块，或者是在所引用模型的子系统或模型引用层次结构中更低层次包含此类模块的另一个 Model 模块。
    </entry>
    <entry key="RunFirstLastBlockInAlgebraicLoop3">Unable to solve algebraic loop containing Model block ''{0}'' because Model block ''{0}'' refers to a model that contains block ''{1}'' which is either a block with 'Execution Order' value set to 'First' or 'Last' or another Model block that refers to a model containing such subsystem further down in the subsystem or model reference hierarchy.
    </entry>
    <entry key="FcnCallCompBlockWithFcnCallOutput">模块 ''{0}'' 不支持函数调用信号输出，因为它不是软件架构组件，便是位于软件架构组件内。</entry>
    <entry key="SWArchCompBlockWithSelfLoop">软件架构组件 ''{0}'' 不支持自环。</entry>
    <entry key="SWArchCompBlockWithSelfLoop2">模块 ''{0}'' 不支持自环，因为该模块位于软件架构组件内。</entry>
    <entry key="SWArchComposationWithFcnSplit">软件架构功能组合模型不支持模块 ''{0}''，因为该模块是一个 Function-Call Split 模块。</entry>
    <entry key="SWArchComposationWithFcnLatch">软件架构功能组合模型不支持模块 ''{0}''，因为该模块是一个 Function-Call Feedback Latch 模块。</entry>
    <entry key="ParamWriterWritingToBlockParamInitWithWSVariable">Parameter Writer 模块 ''{2}'' 无法写入模块 ''{1}'' 的参数 ''{0}''，因为该模块使用其对话框中的封装参数或工作区变量进行了初始化。不支持使用 Parameter Writer 模块写入这样的参数。</entry>
    <entry key="ParamWriterWritingToBlockParamWithConstTs">Parameter Writer 模块 ''{2}'' 无法写入模块 ''{1}'' 的参数 ''{0}''，因为该模块具有固定采样时间。不支持在 Initialize Function、Reset Function 和 Terminate Function 模块之外使用 Parameter Writer 模块写入此类模块参数。</entry>
    <entry key="ParamAccessorCannotWriteToInlinedBlockParam">
      
               不能为模型 ''{0}'' 生成代码，因为模型中使用 Parameter Writer 模块，并且模型的参数行为设置为 "内联"。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;configset.internal.fixIt(''{0}'','DefaultParameterBehavior','Tunable');&lt;/cmd&gt; &lt;txt&gt;将参数 ''默认参数行为'' 设置为 ''可调''。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
      
    </entry>
    <entry key="ParameterReaderOrWriterInvalidParameterOwner">无法将模块 ''{0}'' 设置为 Parameter Writer 模块 ''{1}'' 的参数所有者模块。</entry>
    <entry key="ParamWriterWritingToBlockParamNotTunable">无法使用 Parameter Writer 模块 ''{2}'' 写入模块 ''{1}'' 的参数 ''{0}''，因为该参数在运行时不可调。</entry>
    <entry key="ParamWriterWritingToBlockParamNoRTP">无法使用 Parameter Writer 模块 ''{2}'' 写入模块 ''{1}'' 的参数 ''{0}''，因为该参数没有对应的运行时参数。</entry>
    <entry key="ParamWriterWritingToBlockParamInvalidTransform">Parameter Writer 模块 ''{2}'' 无法写入模块 ''{1}'' 的参数 ''{0}''，因为对应的对话框参数和运行时参数没有一对一映射。</entry>
    <entry key="ParamWriterWritingToBlockUnderDiffMask">无法使用 Parameter Writer 模块 ''{2}'' 写入模块 ''{1}'' 的参数 ''{0}''，因为这些模块没有相同的直接父级封装子系统，或模块 ''{1}'' 的封装没有名为 ''{0}'' 的参数。</entry>
    <entry key="ParamWriterAndOwnerInDiffCharts"> Parameter Writer 模块 ''{0}'' 必须与 Parameter Owner 模块 ''{1}'' 位于同一 Stateflow 图中。</entry>
    <entry key="ParamWriterParameterNameNotSet">No parameter has been selected. A parameter of owner block ''{0}'' must be selected.</entry>
    <entry key="ParamWriterParameterNameNotSet2">尚未为 Parameter Writer ''{0}'' 选择参数。必须选择所选所有者模块的参数。</entry>
    <entry key="ParamWriterParameterNameNotValid">Parameter Writer 模块 ''{2}'' 无法写入模块 ''{1}'' 的参数 ''{0}''，因为该参数不再有效。由于最近的模块配置，参数 ''{0}'' 可能已删除或重命名。</entry>
    <entry key="ParamWriterWritingToBlockParamArg">无法使用 Parameter Writer 模块 ''{2}'' 写入模块 ''{1}'' 的参数 ''{0}''，因为该参数作为参量被检查。</entry>
    <entry key="ParamWriterBlockParameterMultiInstances">
        模型 ''{0}'' 或其层次结构中由 Model 模块 ''{1}'' 和 ''{2}'' 同时直接或间接引用的模型具有写入模块、封装或 Model 模块参数的 Parameter Writer 模块。在一个多实例模型中，不支持写入模块、封装或 Model 模块参数的 Parameter Writer 模块。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;Simulink.ModelReference.internal.ModelRefFixes(''MultiInstanceToFile'',''{0}'')&lt;/cmd&gt; &lt;txt&gt;将配置参数 ''每个顶层模型允许的实例总数'' 设置为 ''1''。&lt;/txt&gt; &lt;/action&gt; &lt;action type="suggestion"&gt; &lt;txt&gt;编辑模型引用层次结构，以便模型 ''{0}'' 仅被引用一次。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
      </entry>
    <entry key="ParamWriterWritingToSigGenBlock">无法使用 Parameter Writer 模块 ''{2}'' 写入模块 ''{1}'' 的参数 ''{0}''，因为该参数的单位设置为 "rad/sec"。</entry>
    <entry key="ParamWriterWritingToMultiWordParam">无法仿真和生成代码，因为 Parameter Writer 模块 ''{1}'' 提供的值已转换为多字类型的参数 ''{0}''。</entry>
    <entry key="ParamWriterWritingToLongLongParam">无法生成代码，因为 Parameter Writer 模块 ''{1}'' 提供的值转换为数据类型为 ''int64'' 的参数 ''{0}''，这超过了支持的位数。
    
             &lt;actions&gt;
             &lt;action type="fixit" id="SetLongLongModeForParamWriter"&gt;
             &lt;cmd&gt;configset.internal.fixIt(''{2}'','ProdLongLongMode',''on'')&lt;/cmd&gt;
             &lt;txt&gt;&lt;sldiag objui="configset" objparam="ProdLongLongMode"&gt;指定您的 C 编译器支持 C long long 数据类型。&lt;/sldiag&gt;&lt;/txt&gt;
             &lt;/action&gt;
             &lt;/actions&gt;
    </entry>
    <entry key="ParamWriterWritingToBlockParamUpdatedInSim">在仿真期间，无法手动更改模块 ''{1}'' 的参数 ''{0}'' 的值，因为其值是由 Parameter Writer 模块写入的。</entry>
    <entry key="ParamWriterWritingToBlockParamValidation">''{0}'' 中写入参数所有者模块 ''{1}'' 的 Parameter Writer 模块必须具有相同的参数验证设置。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit" id="SetValidationLocalOffForBlockParamWriters" retvalue="false"&gt; &lt;cmd&gt;Simulink.internal.setParamWriterValidationStatus(''{1}'',''off'')&lt;/cmd&gt; &lt;txt&gt;为写入所有者模块 ''{1}'' 的所有 Parameter Writer 模块禁用参数验证。&lt;/txt&gt; &lt;/action&gt; &lt;action type="fixit" id="SetValidationLocalOnForBlockParamWriters" retvalue="false"&gt; &lt;cmd&gt;Simulink.internal.setParamWriterValidationStatus(''{1}'',''on'')&lt;/cmd&gt; &lt;txt&gt;为写入所有者模块 ''{1}'' 的所有 Parameter Writer 模块启用参数验证。&lt;/txt&gt; &lt;/action&gt; &lt;action type="fixit" id="SetValidationGlobalOffForParamWriters1"&gt; &lt;cmd&gt;configset.internal.fixIt(''{0}'',''ParamWriterValidationControl'',''DisableAll'')&lt;/cmd&gt; &lt;txt&gt;&lt;sldiag objui="configset" objparam="ParamWriterValidationControl"&gt;为所有 Parameter Writer 模块禁用参数验证。&lt;/sldiag&gt;&lt;/txt&gt; &lt;/action&gt; &lt;action type="fixit" id="SetValidationGlobalOnForParamWriters1"&gt; &lt;cmd&gt;configset.internal.fixIt(''{0}'',''ParamWriterValidationControl'',''EnableAll'')&lt;/cmd&gt; &lt;txt&gt;&lt;sldiag objui="configset" objparam="ParamWriterValidationControl"&gt;为所有 Parameter Writer 模块启用参数验证。&lt;/sldiag&gt;&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
   </entry>
    <entry key="ParamWriterWritingToWSParamValidation">Parameter Writer blocks in ''{0}'' that write to workspace variables must have the same parameter validation settings.
    
             &lt;actions exclusiveFixIts="yes"&gt;
             &lt;action type="fixit" id="SetValidationLocalOffForWSParamWriters" retvalue="false"&gt; 
             &lt;cmd&gt;Simulink.internal.setParamWriterValidationStatus(''{0}'',''off'')&lt;/cmd&gt;
             &lt;txt&gt;Disable parameter validation for all Parameter Writer blocks that write to workspace variables.&lt;/txt&gt;
             &lt;/action&gt;
             &lt;action type="fixit" id="SetValidationLocalOnForWSParamWriters" retvalue="false"&gt; 
             &lt;cmd&gt;Simulink.internal.setParamWriterValidationStatus(''{0}'',''on'')&lt;/cmd&gt;
             &lt;txt&gt;Enable parameter validation for all Parameter Writer blocks that write to workspace variables.&lt;/txt&gt;
             &lt;/action&gt;
             &lt;action type="fixit" id="SetValidationGlobalOffForParamWriters2"&gt;
             &lt;cmd&gt;configset.internal.fixIt(''{0}'',''ParamWriterValidationControl'',''DisableAll'')&lt;/cmd&gt;
             &lt;txt&gt;&lt;sldiag objui="configset" objparam="ParamWriterValidationControl"&gt;Disable parameter validation for all Parameter Writer blocks.&lt;/sldiag&gt;&lt;/txt&gt;
             &lt;/action&gt;
             &lt;action type="fixit" id="SetValidationGlobalOnForParamWriters2"&gt;
             &lt;cmd&gt;configset.internal.fixIt(''{0}'',''ParamWriterValidationControl'',''EnableAll'')&lt;/cmd&gt;
             &lt;txt&gt;&lt;sldiag objui="configset" objparam="ParamWriterValidationControl"&gt;Enable parameter validation for all Parameter Writer blocks.&lt;/sldiag&gt;&lt;/txt&gt;
             &lt;/action&gt;
             &lt;/actions&gt;
   </entry>
    <entry key="ParamWriterToModelArgValidationOff1">
      无法禁用 Parameter Writer 模块 ''{1}'' 的参数验证，因为它写入 Model 模块 ''{0}''。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit" id="SetValidationLocalOnForMdlArgParamWriters1" retvalue="false"&gt; &lt;cmd&gt;Simulink.internal.setParamWriterValidationStatus(''{0}'',''on'')&lt;/cmd&gt; &lt;txt&gt;为写入 Model 模块 ''{1}'' 的所有 Parameter Writer 模块启用参数验证。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;           
   </entry>
    <entry key="ParamWriterToModelArgValidationOff2">
      无法禁用 Parameter Writer 模块 ''{2}'' 的参数验证，因为模块 ''{1}'' 的封装参数 ''{0}'' 被 Model 模块所使用。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit" id="SetValidationLocalOnForMdlArgParamWriters2" retvalue="false"&gt; &lt;cmd&gt;Simulink.internal.setParamWriterValidationStatus(''{1}'',''on'')&lt;/cmd&gt; &lt;txt&gt;为写入封装模块 ''{1}'' 的所有 Parameter Writer 模块启用参数验证。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;  
   </entry>
    <entry key="ParamWriterToModelArgValidationOff3">
      无法禁用 Parameter Writer 模块 ''{1}'' 的参数验证，因为工作区变量 ''{0}'' 被 Model 模块所使用。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit" id="SetValidationLocalOnForMdlArgParamWriters3" retvalue="false"&gt; &lt;cmd&gt;Simulink.internal.setParamWriterValidationStatus(bdroot(''{1}''),''on'')&lt;/cmd&gt; &lt;txt&gt;为写入工作区变量的所有 Parameter Writer 模块启用参数验证。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;  
   </entry>
    <entry key="ParamAccessorBlocksInSameCompInfo">
      不能将模块 ''{0}'' 和 ''{1}'' 放在同一个非虚拟层次结构中，因为它们访问 ''{2}'' 所拥有的同一个参数。请考虑将它们放在两个符合以下条件的函数调用子系统中: (1) 由导出函数模型内的不同根级 Inport 模块驱动 (2) 由分支函数调用信号驱动，并具有由 Function-Call Split 模块指定的不同执行顺序，或 (3) 由公共发起方、If 模块或 Switch Case 模块控制。\n或者，请考虑将模块 ''{0}'' 和 ''{1}'' 放在 Initialize 和 Terminate Function 模块中，这些模块的父级子系统包含参数所有者模块 ''{2}''。
    </entry>
    <entry key="ParamAccessorBlocksInSameCompInfo2">
      Blocks ''{0}'' and ''{1}'' cannot be placed in the same non-virtual hierarchy because they access the same workspace parameter ''{2}''. Consider placing them in two function-call subsystems (1) driven by different root-level Inport blocks inside an export function model (2) driven by a branched function-call signal and having different execution orders specified by Function-Call Split blocks, or (3) controlled by a common initiator, an If block, or a Switch Case block.\n Alternatively, consider placing blocks ''{0}'' and ''{1}'' in Initialize and Terminate Function blocks whose parent subsystem contains the parameter owner block ''{2}''.
    </entry>
    <entry key="ParamAccessorAndOwnerInSameCompInfo">
      模块 ''{0}'' 访问 ''{1}'' 所拥有的参数，因此它们无法放在同一非虚拟层次结构中。请考虑将它们放在两个符合以下条件的函数调用子系统中: (1) 由导出函数模型内的不同根级 Inport 模块驱动 (2) 由分支函数调用信号驱动，并具有由 Function-Call Split 模块指定的不同执行顺序，或 (3) 由公共发起方、If 模块或 Switch Case 模块控制。\n或者，请考虑将模块 ''{0}'' 放在 Initialize Function 或 Terminate Function 模块中，该模块的父级子系统包含参数所有者模块 ''{1}''。
    </entry>
    <entry key="ParamAccessorBlocksInSameTaskError">
      Param Writer 模块 ''{0}'' 和 ''{1}'' 访问 ''{2}'' 所拥有的同一参数，它们由同一根级 Inport 模块驱动，或位于某个导出函数模型内的同一 Simulink Function 中。为了确保确定的相对执行顺序，请考虑将它们放在两个符合以下条件的子系统中: (1) 由一个分支函数调用信号驱动，并且具有由 Function-Call Split 模块指定的不同执行顺序，或 (2) 由一个公共函数调用发起方、If 模块或 Switch Case 模块控制。或者，请考虑将模块 ''{0}'' 和 ''{1}'' 放置在 Initialize 和 Terminate Function 模块中，这些模块的父级子系统包含参数所有者模块 ''{2}''。
    </entry>
    <entry key="ParamAccessorBlocksInSameTaskError2">
      Param Writer 模块 ''{0}'' 和 ''{1}'' 访问同一工作区参数 ''{2}''，它们由同一根级 Inport 模块驱动，或位于某个导出函数模型内的同一 Simulink Function 中。为了确保确定的相对执行顺序，请考虑将它们放在符合以下条件的两个子系统中: (1) 由一个分支函数调用信号驱动，并且具有由 Function-Call Split 模块指定的不同执行顺序，或 (2) 由一个公共函数调用发起方、If 模块或 Switch Case 模块控制。或者，请考虑将模块 ''{0}'' 和 ''{1}'' 放置在 Initialize 和 Terminate Function 模块中，这些模块的父级子系统包含参数所有者模块 ''{2}''。
    </entry>
    <entry key="ParamAccessorBlocksInNonExpFcnMdlSameTsError">
      Parameter Writer 模块 ''{0}'' 和 ''{1}'' 访问 ''{2}'' 所拥有的同一参数，并且它们具有相同的采样时间。为了确保确定的相对执行顺序，请考虑将它们放在符合以下条件的两个子系统中: (1) 由一个分支函数调用信号驱动，并且具有由 Function-Call Split 模块指定的不同执行顺序，或 (2) 由一个公共函数调用发起方、If 模块或 Switch Case 模块控制。或者，考虑将模块 ''{0}'' 和 ''{1}'' 放置在 Initialize 和 Terminate Function 模块中，这些函数模块的父级子系统包含参数所属模块 ''{2}''。
    </entry>
    <entry key="ParamAccessorBlocksInNonExpFcnMdlSameTsError2">
      Parameter Writer blocks ''{0}'' and ''{1}'' access the same workspace parameter ''{2}'', and they have the same sample time. To ensure deterministic relative execution order, consider placing them in two subsystems that are (1) driven by a branched function-call signal and have different execution orders specified by Function-Call Split blocks or (2) controlled by a common function-call initiator, an If block, or a Switch Case block. Alternatively, consider placing blocks ''{0}'' and ''{1}'' in Initialize and Terminate Function blocks whose parent subsystem contains the parameter owner block ''{2}''.
    </entry>
    <entry key="ParamAccessorAndOwnerInSameTaskError">
     模块 ''{0}'' 访问 ''{1}'' 所拥有的参数，这两个模块由某同一根级 Inport 模块驱动，或位于某个导出函数模型内的同一 Simulink Function 模块中。为了确保确定的相对执行顺序，请考虑将它们放在符合以下条件的两个子系统中: (1) 由一个分支函数调用信号驱动，并且具有由 Function-Call Split 模块指定的不同执行顺序，或 (2) 由一个公共函数调用发起方、If 模块或 Switch Case 模块控制。或者，请考虑将模块 ''{0}'' 放在 Initialize Function 或 Terminate Function 模块中，该模块的父级子系统包含参数所有者模块 ''{1}''。
    </entry>
    <entry key="ParamAccessorAndOwnerInNonExpFcnMdlSameTsError">
      模块 ''{0}'' 访问具有相同采样时间的 ''{1}'' 所拥有的参数。为了确保确定的相对执行顺序，请考虑将它们放在符合以下条件的两个子系统中: (1) 由一个分支函数调用信号驱动，并且具有由 Function-Call Split 模块指定的不同执行顺序，或 (2) 由一个公共函数调用发起方、If 模块或 Switch Case 模块控制。或者，请考虑将模块 ''{0}'' 放在 Initialize Function 或 Terminate Function 模块中，该模块的父级子系统包含参数所有者模块 ''{1}''。
    </entry>
    <entry key="ParamWriteNotDrvByFcnCallRootInport">Parameter Writer 模块 ''{0}'' 必须放在由输出函数调用信号的根级 Inport 模块驱动的函数调用上下文中，或放在 Initialize Function 或 Terminate Function 模块中，因为模型是导出函数模型。</entry>
    <entry key="ParamOwnerNotInExpFcnMdlRootFcnCall">配置为由 Parameter Writer 模块 ''{1}'' 访问的模块 ''{0}'' 必须位于由根级函数调用 Inport 模块驱动的函数调用子系统内部，因为模型是导出函数模型。</entry>
    <entry key="ParamOwnerNotSingleRate">无法使用 Parameter Writer 模块 ''{1}'' 更新模块 ''{0}'' 的参数，因为模块 ''{0}'' 与多个任务相关联。</entry>
    <entry key="ParamOwnerNotSingleRate2">Parameter Writer 模块 ''{2}'' 无法写入 Model 模块 ''{1}'' 的参数 ''{0}''，因为该 Model 模块不是导出函数模型并且具有多个任务，或该 Model 模块虽为导出函数模型但参数由 Model 模块中的多个端口组引用。</entry>
    <entry key="ParamOwnerBlkCannotBeInsideForEachSS">模块 ''{0}'' 设置为允许 Parameter Writer 模块访问其参数。它不能放在 For Each 子系统中。</entry>
    <entry key="ParamAccessorAndOwnerInDiffTasks">
            Parameter Writer 模块 ''{0}'' 正在写入 ''{1}'' 拥有的参数，该参数位于诊断 &lt;sldiag objui="configset" objparam="MultiTaskRateTransMsg"&gt;''多任务数据传输''&lt;/sldiag&gt; 设置为 '错误' 的不同任务中。请考虑将该参数从 ''错误'' 更改为 ''警告''，或将模块放在符合以下条件的单独函数调用子系统中: (1) 由导出函数模型中的不同根级 Inport 模块驱动，(2) 由分支函数调用信号驱动，且具有由 Function-Call Split 模块指定的不同执行顺序，或 (3) 由公共发起方、If 模块或 Switch Case 模块控制。\n或者，请考虑将模块 ''{0}'' 放在 Initialize 或 Terminate Function 模块中，该模块的父级子系统包含参数所有者模块 ''{1}''。
    </entry>
    <entry key="ParamAccessorAndOwnerInDiffTasksWarning">
      Parameter Writer 模块 ''{0}'' 无法写入位于不同任务中的 ''{1}'' 所拥有的参数。请考虑将它们放在两个符合以下条件的函数调用子系统中: (1) 由导出函数模型内的不同根级 Inport 模块驱动 (2) 由分支函数调用信号驱动，并具有由 Function-Call Split 模块指定的不同执行顺序，或 (3) 由公共发起方、If 模块或 Switch Case 模块控制。\n或者，请考虑将模块 ''{0}'' 放在 Initialize 或 Terminate Function 模块中，该模块的父级子系统包含参数所有者模块 ''{1}''。
    </entry>
    <entry key="ParamAccessorAndOwnerCallerInSameSimulinkFunctionChain">
      Function Caller 模块 ''{0}'' 和 ''{1}'' 在同一任务中。它们分别调用包含 ''{3}'' 的 Simulink Function ''{2}'' 和包含 ''{5}'' 的 Simulink Function ''{4}''。
    </entry>
    <entry key="ParamWriteHasConstantTs">Parameter Writer ''{0}'' 不能有固定采样时间，也不能放在具有固定采样时间的子系统中。</entry>
    <entry key="ParamOwnerHasConstantTs">模块 ''{0}'' 设置为允许其参数被 Initialize、Reinitialize、Reset 或 Terminate Function 模块之外的 Parameter Writer 模块访问。因此，该模块不能有固定采样时间，也不能放在具有固定采样时间的子系统中。</entry>
    <entry key="StateSpaceXformErr">Error from ''{0}'' in ''{1}''.</entry>
    <entry key="StrictMsgIsSetToNonStrict">The ''Mux blocks used to create bus signals'' option in the block diagram ''{0}'' is set to ''warning'' or ''none''. Before getting the compiled bus structure, you should set this option to ''error'' in the Connectivity pane of the Diagnostics page in the Configuration Parameters Dialog. It is assumed all Mux blocks in the model are used to concatenate signals. That is, no Mux block is used to create a bus signal. See Simulink documentation for more information about StrictBusMsg.</entry>
    <entry key="StrictMsgIsSetToNonStrictBusType">模块图 ''{0}'' 中的 ''Mux 模块用于创建总线信号'' 选项设置为 ''警告'' 或 ''无''。在获取已编译的总线数据类型之前，您应在 "配置参数" 对话框的 "诊断" 页的 "连接" 窗格中将此选项设置为 ''错误''。</entry>
    <entry key="StrictMsgIsSetToNonStrictSigHier">The ''Mux blocks used to create bus signals'' option in the block diagram ''{0}'' is set to ''warning'' or ''none''. Before getting the signal hierarchy, you should set this option to ''error'' in the Connectivity pane of the Diagnostics page in the Configuration Parameters Dialog.</entry>
    <entry key="StrictMsgIsSetToNonStrictBusDesignMinMax">模块图 ''{0}'' 中的 ''Mux 模块用于创建总线信号'' 选项设置为 ''警告'' 或 ''无''。在从具有总线信号的端口获取已编译的设计最小值或最大值之前，您应在 "配置参数" 对话框的 "诊断" 页的 "连接" 窗格中将此选项设置为 ''错误''。</entry>
    <entry key="SubscriptOutOfBounds">索引超出模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{0}" objname="{2}"&gt;输入端口 {0}&lt;/sldiag&gt;{1,number,integer} 的表维度。</entry>
    <entry key="EnforceSubscriptOutOfBounds">索引超出模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{0}" objname="{2}"&gt;输入端口 {0}&lt;/sldiag&gt;{1,number,integer} 的表维度。请或者清除 '假设索引在范围内' 参数，或者将索引限制在表维度的范围内。</entry>
    <entry key="InterpSubscriptOutOfBoundsIndexFromBus">索引超出传播到模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{0}" objname="{2}"&gt;输入端口 {0}&lt;/sldiag&gt;{1,number,integer} 的总线对象中第一个信号的表维度。</entry>
    <entry key="EnforceInterpSubscriptOutOfBoundsIndexFromBus">索引超出传播到模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{0}" objname="{2}"&gt;输入端口 {0}&lt;/sldiag&gt;{1,number,integer} 的总线对象中第一个信号的表维度。请或者清除 '假设索引在范围内' 参数，或者将索引限制在表维度的范围内。</entry>
    <entry key="SubsysDisableFcnCallError">Subsystem ''{0}'' had an error during function-call disabling on function-call input port element {1,number,integer} at time {2}</entry>
    <entry key="SubsysEnableFcnCallError">Subsystem ''{0}'' had an error during function-call enabling on function-call input port element {1,number,integer} at time {2}</entry>
    <entry key="SubsysGndedFCSSCodeGenError">Simulink Coder does not guarantee proper execution of models containing unconnected function-call inputs. Try using the Simulink Function-Call Generator block to drive the function-call input port of block ''{0}''.</entry>
    <entry key="SubsysErrFcnMsg">''{0}'' 中出错。{1}</entry>
    <entry key="SubsysErrFcnMsgInvCB">尝试调用子系统 ''{1}'' 的错误回调函数 ''{0}'' 时出错。该回调函数应接受模块句柄和错误 ID 作为输入参数，并返回用来替换子系统中产生的错误的字符向量。调用错误回调函数时产生以下错误: {2}</entry>
    <entry key="SubsysErrFcnMsgInvCBRetVal">Error occurred while calling the error callback function ''{0}'' of subsystem ''{1}''. The function incorrectly returns a non-character vector value. The callback function should take a block handle and error ID as input arguments, and return a character vector that replaces the error produced within the subsystem</entry>
    <entry key="SubsysReadProtectErr">受读取保护的 ''{0}'' 中出错。除非打开读取权限，否则无法显示此错误。</entry>
    <entry key="SubsysRunFcnCallError">Subsystem ''{0}'' had an error during function-call invocation on function-call input port element {1,number,integer} at time {2}</entry>
    <entry key="SubsysSetAsFcnNotSupported">The parameter ''Code generation function packaging'' of subsystem ''{0}'' is set to ''Function''. However, this subsystem is inside subsystem ''{1}'', which contains a For Each block (''{2}''). Simulink does not support this scenario. Consider changing the parameter ''Code generation function packaging'' of subsystem ''{3}'' to ''Inline'', ''Auto'' or ''Reusable function''.</entry>
    <entry key="DataflowForEachNotSupported">Setting the execution domain of ''{0}'' to ''Dataflow'' is not supported because the subsystem ''{1}'' contains a For Each block (''{2}''). Change the execution domain of subsystem ''{0}'' or remove (''{2}'').</entry>
    <entry key="SubsysSettingSetNotAllowed">Cannot change parameter ''{0}'' of subsystem ''{1}'' when it is being compiled or while the simulation is running</entry>
    <entry key="SubsysWriteProtected">Modifying ''{0}'' is not supported because it is in a write-protected subsystem.</entry>
    <entry key="SumBlockOutputDataTypeIsBool"> Cannot set the output data type of ''{0}'' to ''Boolean''. One way to eliminate the error is to manually set the output data type of this block.</entry>
    <entry key="SwitchEnumTypeAndNonZeroCriteria">Cannot use criteria ''u2 ~= 0'' for ''{0}'' because the control input has an enumerated data type. Either change the criteria or use a Relational Operator block to do the comparison for the control input signal.</entry>
    <entry key="SwitchIgnoringThreshold">The control input of ''{0}'' is a boolean signal. Input 3 is passed to the output if control input is false (0), otherwise input 1 is passed to the output. The current threshold values are being ignored. To eliminate this warning, set the criteria and threshold to any of the following three combinations: u2 ~= 0, u2 &gt; Threshold with Threshold equal to 0, or u2 &gt;= Threshold with Threshold equal to 1.</entry>
    <entry key="SwitchTurnOnVarDimsMode">Switch 模块 ''{0}'' 的第一个和第三个输入端口的信号维度不同。要支持可变大小输出信号，请在模块对话框的 "信号属性" 窗格中，选择参数 "允许不同数据输入大小(产生可变大小的输出信号)"。</entry>
    <entry key="TDelayBufferTooSmall">The specified buffer for ''{0}'' was too small. During simulation, the buffer size was temporarily increased to {1,number,integer}. In order to generate code, you need to update the buffer size parameter</entry>
    <entry key="TDelayDirectThroughAutoSet">When delay time is set to zero, the transport delay block ''{0}'' is automatically set to support direct feedthrough. This may cause an algebraic loop. A Memory Block can be used in place of the Transport Delay to break the loop</entry>
    <entry key="TDelayFixedBuffer">Use fixed buffer size in ''{0}'' is not selected. When generating GRT/ERT code, Simulink will automatically use fixed buffer of the initial buffer size set by user. Code generation results and simulation results may differ</entry>
    <entry key="TDelayNegDelayErr">''{0}'' 中不支持负时滞</entry>
    <entry key="TDelayNegDelayOutputFcn">Negative time delay in ''{0}'' is not allowed. Delay has been set to zero. The output has been computed using forward extrapolation based on previous input history</entry>
    <entry key="TDelayOverMaximumDelay">At time {0}, the value ({1}) of element {2,number,integer} of the delay input port is greater than the specified maximum delay parameter value ({3}) in block ''{4}''. Limiting delay value to maximum delay. Consider increasing maximum delay parameter value to improve simulation accuracy</entry>
    <entry key="TDelayPadeOrder">Pade order in ''{0}'' must contain non-negative integers</entry>
    <entry key="TDelayTimeTooSmall">The specified delay time for ''{0}'' is
    smaller than the step size of the fixed-step solver. This may cause
    simulation results to be inaccurate. Consider decreasing the step size of
    the solver to improve accuracy</entry>
    <entry key="TDelayUndefinedFixedStep">时滞参数依赖于求解器的定步长，而它无法获取其值。</entry>
    <entry key="TFLMutexEntryNotFound">Code replacement library must provide entries for semaphore/mutex creation.</entry>
    <entry key="CRLAtomicCheckAndSetEntryNotFound">Code Replacement Library registers keyword AtomicCheckAndSet, however, a replacement is not found in this Code Replacement Library for the given input type. Run RTW.viewTfl(get_param(bdroot,'TargetFcnLibHandle')) to identify the possible replacements that did not occur in MissCache. Code Replacement Library table must have an entry that have an input that is a pointer of {0}, or switch to use the default Code Replacement Library</entry>
    <entry key="TableDimAtLeastTwo">模块 ''{1}'' 中表的维度 {0,number,integer} 的大小为 1。每个表维度必须有至少 2 个元素。</entry>
    <entry key="TableDimExceedsIndexType">对于模块 ''{2}''，&lt;sldiag objui="inport" objparam="{0}" objname="{2}"&gt;输入端口 {0}&lt;/sldiag&gt; {1,number,integer} 的数据类型为 ''{3}''。'表数据' 参数的对应维度是({4,number,integer})。数据类型不能表示此维度的最大索引({5,number,integer})。请更新数据类型，使其能够表示最大索引。</entry>
    <entry key="TableDimExceedsIndexFromBusType">For block ''{2}'', data type of the first signal in the bus object propagated to &lt;sldiag objui="inport" objparam="{0}" objname="{2}"&gt;input port {0}&lt;/sldiag&gt;{1,number,integer} is ''{3}''. The corresponding dimension from the 'Table data' parameter is ({4,number,integer}).The data type cannot represent max index ({5,number,integer}) for this dimension. Update the data type so that it can represent the max index.</entry>
    <entry key="TableDimensionMismatch">在模块 ''{0}'' 中，''表数据'' 的维数为 {1,number,integer}，但模块参数 ''表维数'' 为 {2,number,integer}。''表数据'' 的维数和 ''表维数'' 的值必须匹配。</entry>
    <entry key="LUTObjTableDimensionMismatch">In block ''{0}'', the ''Number of table dimensions'' ({1,number,integer}) must match the number of dimensions of ''Table'' ({2,number,integer}) in Lookup Table Object ''{3}''.</entry>
    <entry key="TablePortDimensionMismatch">In block ''{0}'', the number of dimensions ({1,number,integer}) specified by the table input port must match the ''{2}'' parameter value ({3,number,integer}).</entry>
    <entry key="TableMayNotBeComplex">Complex values specified for ''Table data'' parameter in block ''{0}''. Only real data is supported.</entry>
    <entry key="TableMayNotBeComplexForSpline">Complex values specified for ''Table data'' parameter in block ''{0}''. Only real data is supported for ''Cubic spline'' and ''Akima spline'' interpolation methods.</entry>
    <entry key="TableMustBeNonEmpty">模块 ''{0}'' 的表数据应为非空。</entry>
    <entry key="TableMustBeNumeric">Non-numeric values specified for ''Table data'' parameter in block ''{0}''. Only numeric data is supported.</entry>
    <entry key="TimeseriesNotSupportedInRTW">使用当前目标 ''{1}'' 时，为 ''{0}'' 生成的代码无法支持 "时间序列" 记录格式。请考虑将记录格式切换为 "数组"，或选择支持 "时间序列" 格式的目标。</entry>
    <entry key="ToFileInconsistentFormatVsComplexityErr">''{0}'' 的输入端口的数据复/实性不匹配。只能以数组格式记录非复数数据。请考虑使用时间序列格式。</entry>
    <entry key="ToFileInconsistentFormatVsDatatypeErr">''{0}''的输入端口的数据类型不匹配。只能以数组格式记录双精度类型或别名为双精度类型的数据。请考虑使用时间序列格式。</entry>
    <entry key="ToFileInconsistentFormatVsDimensionErr">''{0}'' 的输入端口的维度不匹配。只能以数组格式记录一维数据。请考虑使用时间序列格式。</entry>
    <entry key="ToFileInvalidDimRank">Number of dimensions at the input port of To File block ''{0}'' is {1,number,integer}. To File blocks do not support inputs with number dimensions greater than {2,number,integer}.</entry>
    <entry key="ToFileInvalidFileDir">对于 ''{1}'' 中指定的文件名 ''{0}''，目录不存在。</entry>
    <entry key="ToFileInvalidInputDataType">The To File block ''{0}'' cannot log the given data type.  Supported types are double, single, int8, uint8, int16, uint16, int32, uint32, and 32-bit signed enum types. However, the input port is driven by a signal of data type ''{1}''</entry>
    <entry key="ToFromFileGeneralErr">从模块 ''{0}'' 报告的诊断结果</entry>
    <entry key="ToFromFileLicenseError">Logging and loading of fixed-point data requires a Fixed-Point Designer license.</entry>
    <entry key="ToFromFileMultiwordFiError">Logging and loading fixed-point data with word length greater than 32 bits is not supported.</entry>
    <entry key="TranposeBlkInvDims">Invalid dimensions specified for input port of ''{0}''. The dimensions {1} are not consistent with the output dimensions {2}.</entry>
    <entry key="CordicPositiveNumOfIterations">The number of iterations for block ''{0}'' should be a positive real number greater than zero</entry>
    <entry key="CordicSlopeBiasScaledInputNotSupported">Invalid data type specified for the input port of block ''{0}''. CORDIC approximation supports floating point or fixed-point data types with bias equal to zero and slope power of two.</entry>
    <entry key="CordicViolateInheritOutDType">模块 ''{0}'' 的输出数据类型在计算时应为 ''{1}''，但它被设置为 ''{2}''</entry>
    <entry key="TrigfcnSineInvalid">在 ''{0}'' 中，无穷大输入对 sin 无效。</entry>
    <entry key="TrigfcnCosineInvalid">在 ''{0}'' 中，无穷大输入对 cos 无效。</entry>
    <entry key="TrigfcnTanInvalid">在 ''{0}'' 中，无穷大输入对 tan 无效。</entry>
    <entry key="TrigfcnHypsineSaturates">在 ''{0}'' 中，sinh 的结果饱和处理为无穷大。</entry>
    <entry key="TrigfcnHypcosineSaturates">在 ''{0}'' 中，cosh 的结果饱和处理为无穷大。</entry>
    <entry key="TrigfcnArchyptanDivByZero">在 ''{0}'' 的 atanh 中出现除以零错误。</entry>
    <entry key="TrigfcnArccosineArgOutOfRange">arccosine 的参数超出 ''{0}'' 的范围。请考虑将 ''输出信号类型'' 设置为复数</entry>
    <entry key="TrigfcnArccosineArgOutOfRangeWithoutProtection">arccosine 的参数超出 ''{0}'' 的范围。针对超出范围的输入的防护被禁用。</entry>
    <entry key="TrigfcnArchypcosArgOutOfRange">arccosh 的参数超出 ''{0}'' 的范围。请考虑将 ''输出信号类型'' 设置为复数</entry>
    <entry key="TrigfcnArchyptanArgOutOfRange">arctanh 的参数超出 ''{0}'' 的范围。请考虑将 ''输出信号类型'' 设置为复数</entry>
    <entry key="TrigfcnArcsineArgOutOfRange">arcsine 的参数超出 ''{0}'' 的范围。请考虑将 ''输出信号类型'' 设置为复数</entry>
    <entry key="TrigfcnArcsineArgOutOfRangeWithoutProtection">arcsine 的参数超出 ''{0}'' 的范围。针对超出范围的输入的防护被禁用。</entry>
    <entry key="CordicAngleOutOfRange">The input angle for block ''{0}'' is out-of-range after being recast to double. For CORDIC approximation, this angle must be between [ double(-2pi), double(2pi) ).</entry>
    <entry key="LutAngleOutOfRangeRad">重新转换为双精度后，模块 ''{0}'' 的输入角度超出范围。对于查找逼近，此角度必须介于 [ double(-2pi), double(2pi) ) 之间。</entry>
    <entry key="LutAngleOutOfRangeRev">重新转换为双精度后，模块 ''{0}'' 的输入角度超出范围。对于查找逼近，此角度必须介于 [ double(-1), double(1) ) 之间。</entry>
    <entry key="CordicMagnitudeIsInfOrNaN">The magnitude for block ''{0}'' is either Inf or NaN. CORDIC Approximation method does not support Inf or NaN values.</entry>
    <entry key="CordicATan2InputIsInfOrNaN">The input for block ''{0}'' is either Inf or NaN. CORDIC Approximation method does not support Inf or NaN values.</entry>
    <entry key="LUTInputIsInfOrNaN">模块 ''{0}'' 的输入是 Inf 或 NaN。Lookup 逼近方法不支持 Inf 或 NaN 值。</entry>
    <entry key="CordicWordLengthEqualToNumberIterations">The word length of the input fixed point data type for the block ''{0}'' is equal to the number of iterations specified in the block. This word length is not supported for "CORDIC" setting of the "Approximation method" parameter. Choose the number of iterations to be less than the word length of the input data type.</entry>
    <entry key="CordicLutATan2RequireHomogeneousPortDataTypes">Input port data types for ''{0}'' must be homogeneous. Set all ports to the same data type (double, single, or fixed-point)</entry>
    <entry key="CordicInputWLCannotRepresentPi">为模块 ''{0}'' 的输入端口指定的数据类型无效。由于输入数据类型无法表示 Pi，并且输入字长达到仿真的最大限制，因此 CORDIC 逼近无法进行必要的象限更正</entry>
    <entry key="CordicInputUnsignedMaxWL">为模块 ''{0}'' 的输入端口指定的数据类型无效。由于输入数据类型为无符号类型，并且输入字长达到仿真的最大限制，因此 CORDIC 逼近无法进行必要的象限更正</entry>
    <entry key="CordicOutputWLGreaterThan128"> Input data type word length specified for the input port of block ''{0}'' is large, which requires output data type word length to exceed maximum supported limit.</entry>
    <entry key="CordicIterationsGreaterThanInputWL">The number of specified iterations must be less than the input word length at port {0, number, integer} for CORDIC approximation in block ''{1}''.</entry>
    <entry key="CordicIterationsGreaterThanMax">对于模块 ''{1}'' 中的 CORDIC 逼近，端口 {0, number, integer} 处指定的迭代次数必须小于 127 次。</entry>
    <entry key="CordicATan2SignedInputWLGreaterThan126"> 对于模块 ''{0}''，为有符号输入数据类型指定的字长等于或大于 127。这将导致内部数据类型的字长超过支持的最大限制(128)。对于输入端口，请指定 126 或更短的字长。</entry>
    <entry key="CordicATan2UnSignedInputWLGreaterThan125"> 对于模块 ''{0}''，为无符号输入数据类型指定的字长等于或大于 126。这将导致内部数据类型的字长超过支持的最大限制(128)。对于输入端口，请指定 125 或更短的字长。</entry>
    <entry key="MagAng2CmpxMixedFloatFixed">CORDIC Approximation for block ''{0}'' does not support one port to be fixed point type and other to be floating point type. Input port data types can be homogeneous or heterogeneous fixed point types, or homogeneous floating point types. </entry>
    <entry key="MagAng2CmpxPortMixedFloat">CORDIC Approximation for block ''{0}'' supports fixed point data types and homogeneous floating point data types via input ports </entry>
    <entry key="MagAng2CmpxFloatPortFixedDialog">CORDIC Approximation for block ''{0}'' does not support floating point input port data type and non floating point types for dialog parameter. When the input port type is floating point, the dialog parameter (Angle or Magnitude) must be floating point data type. When the input port type is fixed point, the dialog parameter can be fixed point or floating point data type </entry>
    <entry key="BlockInOutCannotBeBoolean">Input and output data types of block ''{0}'' cannot be boolean. They must be one of the Simulink built-in ''uint8'', ''uint16'', ''uint32'', ''int8'', ''int16'', ''int32'', ''single'', or ''double'' data types, or one of the fixed-point data types.</entry>
    <entry key="CORDICNotSupportedForComplexToMagnitudeBlock">''{0}'' 模块不支持 CORDIC 算法。</entry>
    <entry key="TrigfcnSineLookupWordLengthTooSmall">在模块 ''{0}'' 中，参数输出字长(OutputWordLength)必须为数值标量且为大于 1 的整数值。</entry>
    <entry key="TrigfcnSineLookupNumDataPtsTooSmall">模块 ''{0}'' 的数据点数参数(NumberOfDataPoints)必须为数值标量，并且必须为不小于 2 的精确整数。</entry>
    <entry key="TrigfcnSineLookupEitherTooSmall">In the block ''{0}'', the input data type fraction length is not large enough to hold the number of data points provided by the parameter "Number of data points for lookup table". One alternative is to decrease number of data points from {1,number,integer} to {2,number,integer}. Another alternative is to increase the input data type fraction length from {3,number,integer} to {4,number,integer}.</entry>
    <entry key="TrigfcnLookupNumDataPtsTooBigSingle">在模块 ''{0}'' 中，当输入数据类型为单精度时，数据点的数量必须小于 {1, number, integer}。</entry>
    <entry key="TrigfcnSineLookupWordLengthTooBig">在模块 ''{0}'' 中，参数输出字长(OutputWordLength)必须为数值标量且为小于 65 的整数值。</entry>
    <entry key="TrigfcnDoubleOrSingleOnly">不支持将 ''{0}'' 的输入和输出端口的数据类型设置为 {1}。数据类型必须为双精度或单精度。</entry>
    <entry key="TrigfcnRTWComplexInpNotSupported">在 Simulink Coder 中，模块 ''{0}'' 当前不支持复信号</entry>
    <entry key="TrigfcnLUTHalfNotSupported">在模块 ''{0}'' 中，不支持对查找逼近方法使用半精度输入。</entry>
    <entry key="TrigfcnLUTOutputCannotBeUnsigned">模块 ''{0}'' 的输出必须为有符号类型。</entry>
    <entry key="TrigFcnLUTSlopeBiasScaledInputNotSupported">Invalid data type specified for the input port of block ''{0}''. 'Lookup' approximation supports floating point or fixed-point data types with bias equal to zero and slope power of two.</entry>
    <entry key="TrigfcnSingularArgument">在模块 {0} 中，当“函数”设置为 'atan' 时，如果输入为 +i 或 -i，则不会定义输出。</entry>
    <entry key="TriggerPortExists">A trigger port already exists in ''{0}''. Adding another trigger port is not allowed.</entry>
    <entry key="RTBBetweenAsyncWithCommonInitiator"> Rate Transition 模块 ''{0}'' 用一个公共发起方连接两个异步函数调用子系统。当源任务抢占目标任务时，此模块无法确保数据完整性。请考虑为源任务分配较低优先级，或使用两个单独的异步发起方来驱动这些函数调用子系统</entry>
    <entry key="TsMultipleNotWorkWithAsyncTs">Asynchronous sample time is found at {0} port {1,number,integer} of Rate Transition block ''{2}''. When Rate Transition block parameter ''Output port sample time option'' is ''Multiple of input port sample time'', asynchronous sample time is not allowed. Consider changing ''Output port sample time option'' to "Specify" or "Inherit"</entry>
    <entry key="TsMultipleNotWorkWithAperiodicTs">
      Aperiodic partition is found at {0} port {1,number,integer} of Rate Transition block ''{2}''. Aperiodic partitions are not allowed When Rate Transition block parameter ''Output port sample time option'' is ''Multiple of input port sample time''.
               &lt;actions exclusiveFixIts="yes"&gt;
               &lt;action type="fixit" id="Inherit"&gt;
               &lt;cmd&gt;set_param_action(''{2}'', ''OutPortSampleTimeOpt'',''Inherit'');&lt;/cmd&gt;
               &lt;txt&gt;Change ''Output port sample time option'' to ''Inherit''.&lt;/txt&gt;
               &lt;/action&gt;
               &lt;action type="fixit" id="Specify"&gt;
               &lt;cmd&gt;set_param_action(''{2}'', ''OutPortSampleTimeOpt'',''Specify'',''OutPortSampleTime'',''__ARG1__'');&lt;/cmd&gt;
               &lt;cargs&gt;
               &lt;carg name="__ARG1__"&gt;
               &lt;txt_prompt&gt;Specify a periodic discrete sample time&lt;/txt_prompt&gt;
               &lt;/carg&gt;
               &lt;/cargs&gt;
               &lt;txt&gt;Specify a periodic discrete sample time.&lt;/txt&gt;
               &lt;/action&gt;
               &lt;/actions&gt;
      
    </entry>
    <entry key="TsMultipleNotWorkWithContinuousTs">Continuous sample time is found at {0} port {1,number,integer} of Rate Transition block ''{2}''. When Rate Transition block parameter ''Output port sample time option'' is ''Multiple of input port sample time'', continuous sample time is not allowed. Consider changing ''Output port sample time option'' to "Specify" or "Inherit"</entry>
    <entry key="TsMultipleNotWorkWithTrigTs">Triggered sample time is found at {0} port {1,number,integer} of Rate Transition block ''{2}''. When Rate Transition block parameter ''Output port sample time option'' is ''Multiple of input port sample time'', triggered sample time is not allowed. Consider changing ''Output port sample time option'' to "Inherit"</entry>
    <entry key="TsMultipleNotWorkWithZOHContinuousTs">在 Rate Transition 模块 ''{2}'' 的 {0} 端口 {1,number,integer} 处发现 ZOH 连续采样时间。当 Rate Transition 模块参数 ''输出端口采样时间选项'' 为 ''输入端口采样时间的倍数'' 时，不允许 ZOH 连续采样时间。在许多情况下，Rate Transition 模块可能继承 ZOH 连续采样时间。当源或目标模块具有连续或固定采样时间或者未指定采样时间时，Simulink 可能在采样时间传播期间在 Rate Transition 模块上设置 ZOH 连续采样时间。要消除此错误，请考虑将 ''输出端口采样时间选项'' 更改为 "指定" 或 "继承"，或在此 Rate Transition 模块的源模块之一上指定离散采样时间</entry>
    <entry key="TsMultipleNotWorkWithTooSmallTs"> The sample time at {0} port {1,number,integer} of Rate Transition block ''{2}'' is very small. This small sample time causes continuous sample time at output port. The reason is that the block parameter ''Output port sample time option'' is set to ''Multiple of input port sample time'' and the value of ''Sample time multiple'' is less than 1. These conditions propagate continuous sample time to the output port of the block. Rate Transition block doesn't support continuous sample time.</entry>
    <entry key="TwowayConnInvInterSysConn">Two-Way Connection block ''{0}'' cannot cross nonvirtual subsystem boundaries.</entry>
    <entry key="TwowayConnTooManyConnections">Invalid multiple Two-Way Connection block connections, must be a pair: ''{0}'', ''{1}'', ''{2}''.</entry>
    <entry key="UnableToFindSymbolInLibrary">在共享目标文件 ''{1}'' 中找不到符号 ''{0}''</entry>
    <entry key="UnableToLoadUserData">无法为模块 ''{0}'' 加载用户数据。这可能是因为 MATLAB 路径中缺失包含类定义的文件夹。</entry>
    <entry key="UnifiedAllPortSameDataType">All input and output ports of ''{0}'' are required to have the same data type.</entry>
    <entry key="UnifiedInputDataPortsSameDataType">All data inputs of ''{0}'' are required to have the same data type.</entry>
    <entry key="UnifiedInputDataPortsSameNonNumericDataType">如果 ''{0}'' 的数据输入之一的数据类型不是数值，则其所有数据输入都需要具有相同的数据类型。</entry>
    <entry key="UnifiedInputPortSameDataType">All inputs of ''{0}'' are required to have the same data type.</entry>
    <entry key="UnifiedOutputPortSameNonNumericDataType">Output port of ''{0}'' is required to have the same data type as its inputs if their data type is not numeric.</entry>
    <entry key="UnitDelayMixedSamplingModeBusForCodeGen">The nonvirtual bus entering the Delay block ''{0}'' has both frame-based and sample-based elements. Nonvirtual buses with mixed sampling mode is not supported for code generation. </entry>
    <entry key="UnitDelayMixedSamplingModeBusWarning">The bus entering the Delay block ''{0}'' has both frame-based and sample-based elements. Buses with mixed sampling mode will not be supported in a future release.</entry>
    <entry key="UnitDelayFrameNonScalarParameter" context="error">为在基于帧的模式下运行的 ''{0}'' 指定的参数无效。对于基于帧的模式，初始条件必须为标量。</entry>
    <entry key="Unnamed_Library">未命名的库警告</entry>
    <entry key="Unnamed_Library_Message">在配置子系统模板之前，必须保存库</entry>
    <entry key="UnsupportedParameterDataType">The value of parameter ''{0}'' in ''{1}'' is of an unsupported data type. This parameter supports floating point data types and fixed-point data types with up to 32 Mantissa bits.</entry>
    <entry key="UserMSFcnBlockDoesNotSupportMultiExecInstances">Simulink does not support block ''{0}'' inside subsystem ''{1}'' because the subsystem contains a For Each block (''{2}''). If this is a user-defined S-Function and it satisfies the multiple execution instances requirements, consider turning on the compliance flag using the ''SupportsMultipleExecInstances'' property in the setup method.</entry>
    <entry key="UserSFcnBlockDoesNotSupportMultiExecInstances">Simulink does not support block ''{0}'' inside subsystem ''{1}'' because the subsystem contains a For Each block (''{2}''). If this is a user-defined S-Function and it satisfies the multiple execution instances requirements, consider turning on the compliance flag using the SimStruct function ''ssSupportsMultipleExecInstances'' in the ''mdlSetWorkWidths'' method.</entry>
    <entry key="UserSystemObjectDoesNotSupportMultiExecInstances">Simulink does not support block ''{0}'' inside subsystem ''{1}'' because the subsystem contains a For Each block (''{2}''). If this is a user-defined System object and it satisfies the multiple execution instances requirements, consider implementing the System object authoring method ''supportsMultipleInstanceImpl'' for ''{3}''.</entry>
    <entry key="VTDelayWrongDirection">Negative value to the input port two of ''{0}'' is not allowed. Its value has been set to infinity.</entry>
    <entry key="VTDelayZeroDelay">在时间 ''{0}'' 到 ''{1}'' 的输入端口 2 的零延迟可能会导致不正确的仿真结果。为确保正确的结果，请选中参数对话框中的 ''处理零延迟''。选中此选项后，它会将 Variable Time Delay 模块转变为直接馈通模块。</entry>
    <entry key="VTDelayZeroMaxDelay">Maximum Delay of Transport delay mode can not be set to zero.</entry>
    <entry key="VarDimsIteratedInputNotSupported">The dimensions mode of the signal at input {0,number,integer} is variable-size for subsystem ''{1}''. Variable-size input signals are not supported by subsystem ''{2}'' because the subsystem contains a For Each block (''{3}'').</entry>
    <entry key="VarDimsModeFrameReqFirstDimMatch">When the "Allow different data input sizes (Results in variable-size output signal)" parameter is selected for ''{0}'', and the signals to input 1 and 3 are frame-based signals, the size of the first dimension of these two signals must be the same. For example, the pair [3x3] and [3x2] is allowed, but the pair [3x3] and [2x2] is disallowed.</entry>
    <entry key="VarDimsModeReqOneBranchFitOther">Simulink does not support the input signals provided to the block ''{0}''. The "Allow different data input sizes (Results in variable-size output signal)" parameter is selected. Therefore, the size of each dimension of one data input must be larger than the size of the corresponding dimension of the other data input. In other words, the maximum dimension sizes for the block must be determined completely from one input.</entry>
    <entry key="VarDimsModeReqScalarTrigPort">When the "Allow different data input sizes (Results in variable-size output signal)" parameter is selected for ''{0}'', the input signal to the control port and the threshold value must both be scalars.</entry>
    <entry key="BlkCannotBeCommented">Block ''{0}'' cannot be commented as it is not supported.</entry>
    <entry key="BlkCannotBeCommentedInCallback">Incorrect to comment or uncomment block “{0}” during callback execution. </entry>
    <entry key="BlkHasNoPorts">Block ''{0}'' cannot be commented through because it does not contain any ports.</entry>
    <entry key="BlkHasMixOfDataAndConnPorts">Block ''{0}'' cannot be commented through because it has a mix of both data and connection ports.</entry>
    <entry key="BlkHasUnequalInAndOutPorts">Block ''{0}'' cannot be commented through because the number of input ports do not match the number of output ports.</entry>
    <entry key="BlkHasControlPorts">Block ''{0}'' cannot be commented through because it contains control ports.</entry>
    <entry key="SimscapeBlkWithoutExactlyTwoConnPorts">Block ''{0}'' cannot be commented through because it does not have exactly two connection ports.</entry>
    <entry key="SimscapeBlkWithPortsFromMultipleDomains">Block ''{0}'' cannot be commented through because it has connection ports from multiple domains.</entry>
    <entry key="BlkIsSimscapeBus">模块 ''{0}'' 是不支持注释直通的 Simscape 总线。</entry>
    <entry key="InvCommentThroughWireLoop">Invalid wire loop detected involving block ''{0}'' &lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{0}"&gt;output port {1,number,integer}&lt;/sldiag&gt; due to one or more blocks that act as pass-through blocks.</entry>
    <entry key="VariantMemberInputConnected">&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;Input port {0,number,integer}&lt;/sldiag&gt; of the variant block ''{1}'' must be unconnected because it is part of a Variant Subsystem block.</entry>
    <entry key="VariantMemberOutputConnected">&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;Output port {0,number,integer}&lt;/sldiag&gt; of the variant block ''{1}'' must be unconnected because it is part of a Variant Subsystem block.</entry>
    <entry key="VariantInportConnected">Inport block ''{0}'' must be unconnected because it is part of a Variant Subsystem block.</entry>
    <entry key="VariantInvalidBlock">Invalid block ''{0}'' found in Variant Subsystem block ''{1}''. Only Inport, Outport, Connection Port, Subsystem and Model blocks are allowed in a Variant Subsystem.
    &lt;actions exclusiveFixIts="yes"&gt;
    &lt;action type="fixit"&gt;
    &lt;cmd&gt;slprivate(''variantfixes'',''DeleteBlock'',''{1}'', ''{0}'')&lt;/cmd&gt;
    &lt;txt&gt;Delete Variant choice block ''{0}'' from ''{1}''.&lt;/txt&gt;
    &lt;/action&gt;
    &lt;/actions&gt;</entry>
    <entry key="VariantInvalidBlock_fix">变体模块选择项 ''{0}'' 被删除。</entry>
    <entry key="CommentedNotSupported">Invalid block ''{0}'' found in Variant Subsystem block ''{1}''. Commenting of blocks in a Variant Subsystem is not allowed.</entry>
    <entry key="VariantInvalidSet">The variant property of a Subsystem block ''{0}'' cannot be changed.</entry>
    <entry key="VariantMultipleVariants">对于 Variant Subsystem 模块 ''{0}''，只能有一个变体控制项处于活动状态，但以下变体控制项处于活动状态: {1}。</entry>
    <entry key="VariantMultipleDefaultVariants">Only one variant choice block can be default variant for the Variant Subsystem block ''{0}''. There are more than one default variants specified for ''{1}'', which is invalid.</entry>
    <entry key="VariantNoVariants">Variant Subsystem 模块 ''{0}'' 不包含活动变体控制项。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;slprivate(''variantfixes'',''VariantSubsystemEnableAZVC'',''{0}'')&lt;/cmd&gt; &lt;txt&gt;在 Variant Subsystem 模块 ''{0}'' 中必须选中 '内置空选择项'。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;</entry>
    <entry key="VariantNoVariantsWithoutFixIt">Variant Subsystem block ''{0}'' contains no active variant controls.
    &lt;actions&gt;
    &lt;action type="suggestion"&gt;
    &lt;txt&gt;To explicitly allow empty choice variant for this block, turn off ''Fast Restart'' and select the ''Built-in empty choice'' check box in the block parameters dialog box.&lt;/txt&gt;
    &lt;/action&gt;
    &lt;/actions&gt; </entry>
    <entry key="EmptyVariantControl">Variant Subsystem 模块 ''{0}'' 的至少一个模块选择项对应的变体控制项必须为非空且未注释掉。</entry>
    <entry key="VariantNoVariants_fix">对 Variant Subsystem 模块执行了命令 set_param(blkName, 'EmptyChoice', 'on')'</entry>
    <entry key="VariantNoVariantsFixAll">  Fix all nested Variant Subsystem blocks of loaded systems with no active variant controls.
    &lt;actions exclusiveFixIts="yes"&gt;
    &lt;action type="fixit"&gt;
    &lt;cmd&gt;slprivate(''variantfixes'',''AllVariantSubsystemEnableAZVC'')&lt;/cmd&gt;
    &lt;txt&gt;'Built-in empty choice' must be selected in all nested Variant Subsystem blocks.&lt;/txt&gt;
    &lt;/action&gt;
    &lt;/actions&gt;</entry>
    <entry key="VariantSubsystemPortsNotSynched"> Ports of variant choices do not match the ports of containing Variant Subsystem block ''{0}'' .
	&lt;actions exclusiveFixIts="yes"&gt;
    &lt;action type="fixit"&gt;
	&lt;cmd&gt;slprivate(''variantfixes'',''MatchVariantSubsystemPorts'', ''{0}'')&lt;/cmd&gt;
    &lt;txt&gt;Match ports of variant choices with ports of ''{0}''.&lt;/txt&gt;
    &lt;/action&gt;
	&lt;action type="fixit"&gt;
	&lt;cmd&gt;slprivate(''variantfixes'',''EnableFlexibleInterface'', ''{0}'')&lt;/cmd&gt;
    &lt;txt&gt;Set ''Allow flexible interface'' of ''{0}'' to ''on''.&lt;/txt&gt;
    &lt;/action&gt;
    &lt;/actions&gt;
	</entry>
    <entry key="PortMatchingPerformedSuccessfully">变体选择项及其所在的 Variant Subsystem 模块具有相同的端口集。</entry>
    <entry key="UnsupportedBlockPortMatchFixedOthers">Port matching performed on variant choices, but matching the ports with variant subsystem is required for the following failed variant choices.</entry>
    <entry key="UnsupportedBlockOperationFail">Port matching failed for following variant choices.</entry>
    <entry key="TurnFlexibleInterfaceOn">Variant Subsystem 模块 ''{0}'' 的 '允许灵活接口' 设置为 'on'。</entry>
    <entry key="UnsupportedBlockWarning">''{0}''</entry>
    <entry key="FindSystemFailedForFix">无法从模块 ''{0}'' 中收集端口信息，可能是 Model 模块未加载，或此模块不支持修复操作。</entry>
    <entry key="SamePortNamesDifferentPortTypes">端口匹配失败，因为无法将 ''{0}'' 模块添加到选择项模块 ''{1}''，原因是存在名称相同但端口类型不同的 ''{2}'' 模块。</entry>
    <entry key="AddBlockFailure">不支持将可变子系统的端口模块 ''{0}'' 添加到模块选择项 ''{1}'' 中，因为已存在同名模块。</entry>
    <entry key="VariantNoVariantsFixAll_fix">对以下 Variant Subsystem 模块执行了命令 'set_param(blkName, 'EmptyChoice', 'on')': {0} </entry>
    <entry key="NotValidSubsystemToConvertToVariant">Unable to convert block ''{0}'' to Variant Subsystem. Only Subsystem or Model blocks can be converted to Variant Subsystem.</entry>
    <entry key="PartitionedSubsystemConvertToVariantInvalid">Unable to convert block ''{0}'' to Variant Subsystem because only a non-partitioned Subsystem can be converted to a Variant Subsystem.</entry>
    <entry key="VariantOutportConnected">Outport block ''{0}'' must be unconnected because it is part of a Variant Subsystem block.</entry>
    <entry key="VectSelInvDataInpDims">当参数 ''{1}'' 指定为 1 时，''{0}'' 要求在输入端口 &lt;U&gt; 接受向量输入。输入端口 &lt;U&gt; 的维数不能大于 2。请尝试将维数设置为 {2,number,integer}。</entry>
    <entry key="VirtualSelectorCannotSupportVarDims">''{0}'' cannot take 1-D variable sized input signal when its dialog parameter ''{1}'' is set to ''{2}''. To fix the problem, try to change the ''{3}'' setting to ''{4}''</entry>
    <entry key="WSTimeDivideByZero">In block ''{0}'', weight parameter is set to ''zero'' and operation parameter selected is ''/'' or ''1/Ts'', division produces infinity</entry>
    <entry key="WSTimeInfiniteSampleTime">模块 ''{0}'' 的采样时间需要是有限值</entry>
    <entry key="WSTimeOnlineBiasHandling">For * or / case, online bias handling is not supported by block ''{0}''</entry>
    <entry key="WSTimeTriggeredAndNonPositiveWeight">Block ''{0}'' is being used in a triggered subsystem with an integer elapsed time counter. For this use, the weight value must be strictly positive</entry>
    <entry key="WSTimeTrivialScaling">Block ''{0}'' is attempting to scale data types such as boolean, double, or single that only allow trivial scaling</entry>
    <entry key="WSTimeControllableSampleTime">Controllable sample time is not supported by block ''{0}''</entry>
    <entry key="WSTimeIODifferentBias">Block ''{0}'' requires that the input data type and output data type have same bias when the output data type is not inherited via internal rule.</entry>
    <entry key="WarnBdMuxBlksUsedAsBusCreator">模块图 ''{0}'' 不正确地使用 {1,number,integer} 个 Mux 模块作为 Bus Creator。这可能会导致建模错误(请参阅 Mux 模块文档了解详细信息)。请使用升级顾问和 slreplace_mux 命令来修复 Mux 模块的不正确用法。然后将 ''Mux 模块用于创建总线信号'' (在 "配置参数" 对话框 -&gt; "诊断" -&gt; "连接" 中)设置为 ''错误''。请注意，此诊断的 ''无'' 和 ''警告'' 选项将在以后的 Simulink 版本中删除。\n下面为每个 Mux 模块报告单独的警告(最多 10 个)。</entry>
    <entry key="WarnIISSkippedForStateLogging">Model ''{0}'' has blocks with states inside one or more subsystems, which contain a For Each block. Simulink does not log such states.</entry>
    <entry key="WarnMuxUsedAsBusIsSetToNone">对于模块图 ''{0}''，''Mux 模块用于创建总线信号'' (在 "配置参数" 对话框 -&gt; "诊断" -&gt; "连接" 中)设置为 ''无''。此诊断的 ''无'' 和 ''警告'' 选项将在以后的 Simulink 版本中删除。请执行以下操作:\n 1.首先将诊断设置为 ''警告''，以发现模型中 Mux 模块的不正确用法。\n 2.使用升级顾问或 ''slreplace_mux'' 命令来修复 Mux 模块的不正确用法。</entry>
    <entry key="WarnTuningWhenCoverage">Cannot tune parameters in block ''{0}'' while using the Lookup Table Coverage option. The Coverage tool will ignore the new parameter values.</entry>
    <entry key="WarningMatCheckPureSingularity">Input matrix at &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' at time {2} is singular. Matrix inversion results from Simulink Product may be inaccurate. Suppressing additional warnings about singular matrices and continuing simulation&lt;actions exclusiveFixIts="no"&gt;&lt;action type="suppression"&gt;&lt;/action&gt;&lt;/actions&gt;</entry>
    <entry key="WarningMatCheckSingularity">Input matrix at &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' at time {2} is close to being singular. Matrix inversion results from Simulink Product may be inaccurate. Suppressing additional warnings about singular matrices and continuing simulation</entry>
    <entry key="WhileExceedMaxIters">''{0}'' 的迭代次数已超过输出端口数据类型 ''{1}'' 的最大允许值</entry>
    <entry key="WhileInvalidMaxItersSymbolicParamValue">Parameter ''{0}'' of the While Iterator block has a value of -1 specified using a Simulink.Parameter object, which is not supported in the generated code. For unlimited iterations, specify the ''{0}'' parameter using numeric constant ''-1''.</entry>
    <entry key="WhileInvalidMaxItersParamWithOutputPortOn">The While Iterator block is configured to output iteration number of type {0} in ''{1}'' mode. Under this configuration, the parameter ''{2}'' of the While Iterator block must evaluate to a scalar integer either with value of -1 or within the range from {3} to {4}.</entry>
    <entry key="WhileInvalidMaxItersParamWithOutputPortOff">The While Iterator block is configured to operate in ''{0}'' mode. Under this configuration, the parameter ''{1}'' of the While Iterator block must evaluate to a scalar integer either with value of -1 or within the range from {2} to {3}.</entry>
    <entry key="WideSignalsNotConsistent">Nonscalar input and output signals of block ''{0}'' are inconsistent.</entry>
    <entry key="WidthOverflow">''{0}'' 中的输出溢出。无法使用指定的输出类型 {2} 来表示信号宽度 {1,number,integer}</entry>
    <entry key="BlockDoesNotSupportVB">当 "配置参数 -&gt; 诊断 -&gt; 连接" -&gt; \"总线信号视为向量\" 诊断设置为 \"错误\" 时，''{0}'' 模块无法接受虚拟总线信号。虚拟总线连接到模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;输入端口 {1,number,integer}&lt;/sldiag&gt;。请考虑在输入端使用 Bus to Vector 模块将虚拟总线转换为向量，或通过在输入端插入其 \"输出\" 选项设置为 \"非虚拟总线\" 的 Signal Conversion 模块来将虚拟总线转换为非虚拟总线。</entry>
    <entry key="InvalidVirtualBusUsageSelector">Selector block does NOT support virtual bus input signals. It can only accept vector/matrix/multidimensional non-bus signals or arrays of nonvirtual bus signals.\n\nA virtual bus signal is connected to &lt;sldiag objui="inport" objparam="{0, number, integer}" objname="{1}"&gt;input port {0, number, integer}&lt;/sldiag&gt; of Selector block ''{1}''. To correct this error, please consider one of the following options: \n\n(1) If the input virtual bus signal consists only of scalar elements, 1-D elements, or either row or column vectors, and all elements have the same data type, signal type, and sampling mode, convert the bus signal into a vector using a Bus to Vector block. \n(2) Otherwise, replace the Selector block with a Bus Selector block. </entry>
    <entry key="InvalidVirtualBusUsageDelay">Delay block does not support virtual bus input signals when its ''State name'' field is specified and its ''Initial condition'' is of struct type or a zero scalar from dialog, or its ''Initial condition'' is from an input port. The block accepts only vector/matrix/multidimensional non-bus signals or arrays of nonvirtual bus signals.\n\nA virtual bus signal is connected to &lt;sldiag objui="inport" objparam="{0, number, integer}" objname="{1}"&gt;input port {0, number, integer}&lt;/sldiag&gt; of Delay block ''{1}''. To correct this error, consider converting the bus signal into a vector using a Bus to Vector block.</entry>
    <entry key="InvalidVirtualBusUsageOther">{0} block does NOT support virtual bus input signals. It can only accept vector/matrix/multidimensional non-bus signals or arrays of nonvirtual bus signals.\n\nA virtual bus signal is connected to &lt;sldiag objui="inport" objparam="{1, number, integer}" objname="{3}"&gt;input port {1, number, integer}&lt;/sldiag&gt; of {2} block ''{3}''. To correct this error, please consider converting the bus signal into a vector using a Bus to Vector block.</entry>
    <entry key="InvalidVirtualBusUsageSuggestUA">上述报告的虚拟总线使用错误在模型中出现 {0, number, integer} 次。\n\n要自动更新模型并插入 Bus to Vector 模块，或如果您正在从 Simulink 的以前版本升级，请执行以下操作:\n(1) {1} 并运行 ''检查模块的虚拟总线输入'' 检查。\n(2) 按照此检查的建议进行操作，使您的模型符合要求。</entry>
    <entry key="a0EqualOneCheckboxSelect">在 ''{0}'' 中，必须选中 ''通过跳过除以分母首项系数(a0)进行优化'' 复选框。</entry>
    <entry key="a0MustBeNonZero">在 ''{0}'' 中，分母首项系数必须为非零</entry>
    <entry key="a0MustBeOne">在 ''{0}'' 中，分母首项系数必须等于 1</entry>
    <entry key="DisallowSIMOInFrameBasedProcessing">当 ''{0}'' 中的 '输入处理' 参数设置为 '列作为通道(基于帧)' 时，滤波器系数必须为标量或行向量</entry>
    <entry key="a0MustBeReal">在 ''{0}'' 中，对于以下情况，分母首项系数必须为实数: 当输出为定点时，当为模型参数 MinMaxOverflowLogging 指定 ''MinMaxAndOverflow'' 时，或当在 "定点工具" 中为 ''数据类型覆盖'' 选择 ''定标双精度'' 时</entry>
    <entry key="denOrderGTEnumOrder">在 ''{0}'' 中，分母的阶必须大于或等于分子的阶。</entry>
    <entry key="unsupportedStructure">In ''{0}'', the transfer function structure must be 'Direct form II'</entry>
    <entry key="dialogDTMustBeFixpt">In ''{0}'', the data type specified on the ''Data Type Attributes'' tab cannot be floating-point. If you choose to specify the data type using a data type expression, that expression must evaluate to a fixed-point data type</entry>
    <entry key="invalidIntermediateDtypeWL">Invalid word length for ''Intermediate results data type'' in block ''{0}''. It needs at least 4 bits.</entry>
    <entry key="CannotEnsureRTBControlDWTypeAtomic">Control flags used by Rate Transition block ''{0}'' may not be atomic because model's ''Number of bits per char in test hardware'' ({1,number,integer}) configuration parameter is not 8, 16, or 32. The next largest data type that is multiple of 8 has been chosen.</entry>
    <entry key="MultiCoreRateTransNotSupportedInRightClickBuild"> Rate Transition 模块 ''{0}'' 处于支持并发任务的模式中。此模式不支持右键点击编译。 </entry>
    <entry key="sigLicenseFailed">当 '输入处理' 参数设置为 '列作为通道(基于帧)' 并且滤波器结构未设置为默认值时，''{0}'' 中需要 DSP System Toolbox 许可证。</entry>
    <entry key="inNotSampForElemChan">当 ''{0}'' 模块的输入是基于帧的信号时，必须将 '输入处理' 参数设置为 '列作为通道(基于帧)'。</entry>
    <entry key="fvtoolCoefficientsPortIIR">当 ''分子源'' 或 ''分母源'' 设置为 ''输入端口'' 时，无法计算滤波器响应。\n要查看滤波器响应，请将 ''分子源'' 和 ''分母源'' 参数设置为 ''对话框''。</entry>
    <entry key="fvtoolCoefficientsPortFIR">当 ''系数来源'' 设置为 ''输入端口'' 时，无法计算滤波器响应。\n要查看滤波器响应，请将 ''系数来源'' 参数设置为 ''对话框参数''。</entry>
    <entry key="prodInvTempMtx">Invalid temp matrix index</entry>
    <entry key="prodResultInOutputPortBuff">Last entry in chain must place result into output port buffer</entry>
    <entry key="BusInputNotAllowed"> Block ''{0}'' does not support nonvirtual bus input signals when you select the 'Allow different data input sizes (Results in variable-size output signal)' parameter.</entry>
    <entry key="PreLookupComparisonDataTypeIsNotIdeal">In block ''{0}'',  there is no ideal comparison data type which can exactly represent both input and breakpoint data. Please change either the input data types or the breakpoint data types.</entry>
    <entry key="PreLookupBadParamValue">Invalid breakpoint data for block ''{0}''. The data should be a 1D finite real numeric vector of width greater than 1</entry>
    <entry key="LookupBadParamValue">模块 ''{0}'' 在维度({1,number,integer})中有无效的断点数据。数据应为宽度大于 1 的一维有限实数向量。</entry>
    <entry key="PreLookupCannotAnalyzeBpMsg">索引搜索无法分析模块 ''{0}'' 中指定的断点集。</entry>
    <entry key="PreLookupExtrapMethodError">Block ''{0}'' has parameter ''Extrapolation method'' set to 'Linear'. This setting is supported only when the input, breakpoint, and fraction output are all floating-point data types and the index data type specifies a built-in integer. Consider setting ''Extrapolation method'' to 'Clip'.</entry>
    <entry key="PreLookupFractionOverflow">Block ''{0}'' has been assigned an invalid ''Fraction data type''.\nIf parameter ''{1}'' is ''off'', when specifying a signed data type,''Fraction length'' must be less than or equal to ''Word length'' minus 2. When specifying an unsigned data type, the ''Fraction length'' must be less than or equal to the ''Word length'' minus 1.\nIf parameter ''{2}'' is ''on'',  when specifying a signed data type, ''Fraction length'' must be less than or equal to ''Word length'' minus 1. When specifying an unsigned data type, the ''Fraction length'' must be less than or equal to ''Word length''.\nChange the ''Fraction length'' to {3,number,integer} or less to prevent the error.</entry>
    <entry key="PreLookupInvalidBpBoolType">{0} does not accept ''boolean'' breakpoint data type. The breakpoint data type in ''{1}'' must be one of the Simulink built-in ''uint8'', ''uint16'', ''uint32'', ''int8'', ''int16'', ''int32'', ''single'', or ''double'' data types, or one of the fixed-point data types.</entry>
    <entry key="PreLookupNearestUAndBpDataTypeMismatch">The breakpoint data type of block ''{0}'' does not match the corresponding input data type. When interpolation method is ''{1}'', the breakpoint and input data types must match. To fix this error, change the breakpoint data type to ''Inherit: Same as corresponding input''.</entry>
    <entry key="LUTObjNearestUAndBpDataTypeMismatch">The breakpoint data type of block ''{0}'' does not match the corresponding input data type. When interpolation method is ''{1}'', the breakpoint and input data types must match. To fix this error, change the breakpoint data type to be same as the corresponding input data type.</entry>
    <entry key="LUTObjectReferencedBPObjectMismatch">The Simulink.Breakpoint object used in block ''{0}'' is not the same as the Simulink.Breakpoint object referenced by the Simulink.LookupTable object used in block ''{1}''.</entry>
    <entry key="PrelookupInvalidBreakpointsSpecification">The Simulink.LookupTable object used in block ''{0}'' refers to a Simulink.Breakpoint object. Therefore, block ''{1}'' must set 'BreakpointsSpecification' to 'Breakpoint object' and use the same Simulink.Breakpoint object.</entry>
    <entry key="PreLookupInvalidBpTypeBias">The input and breakpoint data types of block ''{0}'' do not have the same bias. The breakpoint data type has a bias of {1} and the input data type has a bias of {2}.</entry>
    <entry key="PreLookupInvalidBpTypeSetting">''{0}'' 具有不兼容的输入和断点数据类型。</entry>
    <entry key="PreLookupInvalidBpTypeSlope">The input and breakpoint data types of block ''{0}'' do not have the same SlopeAdjustmentFactor. The breakpoint data type has a SlopeAdjustmentFactor of {1} and the input data type has a SlopeAdjustmentFactor of {2}.</entry>
    <entry key="PreLookupInvalidExtrapMethod">For ''{0}'' block, when ''Extrapolation method'' is set to ''Linear'', the ''Output selection'' must be set to ''Index and fraction'' or ''Index and fraction as bus''.</entry>
    <entry key="PreLookupInvalidFractionDataType">''{0}'' has been assigned an invalid ''Fraction data type''. Fraction data type only supports ''Binary-point-only'' scaling mode. Also, the ''Fraction length'' must be greater than or equal to zero.</entry>
    <entry key="PreLookupInvalidFractionSetting">''{0}'' has incompatible input and fraction data types.</entry>
    <entry key="PreLookupInvalidIndexDataType">''{0}'' has been assigned an invalid index data type. The index must be an integer.</entry>
    <entry key="PreLookupInvalidIndexType">The specified index data type of ''{0}'' cannot represent the index range of the breakpoint data set.</entry>
    <entry key="PreLookupNonBooleanMsg">The breakpoints data of ''{0}'' does not support Boolean data type.</entry>
    <entry key="PreLookupNonFloatIndexType">Block ''{0}'' does not support double or single data types for the index.</entry>
    <entry key="PreLookupNonMonotonicErr">''{1}'' 中 ''{0}'' 的值必须严格单调递增。问题出现在元素 {2,number,integer} 上。请更改断点数据或使用定点工具(如自动定标或定点顾问)来确定不同的参数对话框类型。</entry>
    <entry key="PreLookupEnumNonMonotonicErr">Values of ''{0}'' in ''{1}'' must be strictly monotonically increasing. For enumerated breakpoints data, if the ''Index search method'' is 'Linear' and the ''Begin index search using previous index result'' check box is selected, the breakpoints data must be strictly monotonically increasing. The values become not strictly monotonically increasing at element {2,number,integer}. Change the breakpoints data or clear the "Begin index search using previous index result" parameter.</entry>
    <entry key="PreLookupOutOfRangeRemoveInputProtectionChecked">''{0}'' 的输入值超出断点范围 ''{1}''，当选择 '假设输入在范围内' 选项时，这可能导致生成的代码中出现未定义的行为。要防止出现此行为，请在执行生成的代码之前，将输入值更改为断点范围内的值。</entry>
    <entry key="PreLookupOutofRangeInputError">''{0}'' 的输入值超出断点范围。</entry>
    <entry key="EnforcePreLookupOutofRangeInputError">''{0}'' 的输入值超出断点范围。请或者清除 '假设输入在范围内' 参数，或者将输入限制在表维度的范围内。</entry>
    <entry key="PreLookupOutofRangeInputWarn_Clip">模块 ''{0}'' 的输入超出其断点数据范围。将输入裁剪到范围内并继续仿真。</entry>
    <entry key="PreLookupOutofRangeInputWarn_Extrap">模块 ''{0}'' 的输入超出其断点数据范围。在超出范围的区域进行外插并继续仿真。</entry>
    <entry key="UdtEmptyDataTypeInBus">元素 ''{0}'' 的数据类型字符串不能为空</entry>
    <entry key="AlgorithmDescriptorInternalErrorAlgorithmNameInvalid">''{0}'' 模块 '算法名称' ''{1}'' 只能包含字母数字字符。</entry>
    <entry key="AlgorithmDescriptorInternalErrorAlgorithmParameterNameInvalid">''{0}'' 模块 '算法参数名称 {1,number,integer}' ''{2}'' 只能包含字母数字字符。</entry>
    <entry key="AlgorithmDescriptorInternalErrorAlgorithmParameterValueInvalid">''{0}'' 模块 '算法参数值 {1,number,integer}' ''{2}'' 只能包含字母数字字符。</entry>
    <entry key="AlgorithmDescriptorInternalErrorReferencedBlockNotValidSource">连接到模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 的模块必须为 Inport 模块或 Data Store Read 模块。</entry>
    <entry key="AlgorithmDescriptorInternalErrorReferencedBlockNotValidDestination">连接到模块 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;输出端口 {0,number,integer}&lt;/sldiag&gt; 的模块必须为 Outport 模块或 Data Store Write 模块。</entry>
    <entry key="AlgorithmDescriptorInternalErrorReferencedBlockNotAtCorrectGraphicalLevel">''{0}'' 模块和指定的模块 ''{1}'' 必须处于相同的层级。</entry>
    <entry key="AlgorithmDescriptorInternalErrorReferencedBlockNotFound">在 ''{0}'' 模块中，找不到指定的模块 ''{1}''。''{1}'' 必须为相对于模块 ''{0}'' 的有效模块路径。请使用 '/' 向下遍历层次结构。</entry>
    <entry key="AlgorithmDescriptorInternalErrorReferencedParameterNotFound">对于 ''{0}'' 模块，模块 ''{2}'' 的指定参数 ''{1}'' 必须为有效的编程参数名称。</entry>
    <entry key="AlgorithmDescriptorInternalErrorRTPDoesNotExist">For ''{0}'' block, parameter ''{1}'' of block ''{2}'' not supported because the corresponding run-time parameter (RTP) could not be found.</entry>
    <entry key="AlgorithmDescriptorInternalErrorStateDoesNotExist">For ''{0}'' block, state of block ''{1}'' must be registered.</entry>
    <entry key="AlgorithmDescriptorInternalErrorBlockNotAllowedInSubsystem">Block ''{0}'' is not supported inside Algorithm Descriptor subsystems.</entry>
    <entry key="AlgorithmDescriptorInternalErrorParentSSNotAtomic">Subsystem ''{0}'' must be atomic when it contains ''{1}''.</entry>
    <entry key="AlgorithmDescriptorUnsupportedSampleTime">Subsystem block containing block ''{0}'' supports only discrete, constant, triggered and asynchronous sample times.</entry>
    <entry key="AlgorithmDescriptorSupportsOnlySingleRateSampleTime">Subsystem block containing block ''{0}'' supports only single-rate sample time.</entry>
    <entry key="AlgorithmDescriptorInternalErrorParentNotSS">Block ''{0}'' must be inside an atomic subsystem.</entry>
    <entry key="UdtInvBuiltinInBus">Built-in data type ''{0}'' is not allowed for element ''{1}''</entry>
    <entry key="UdtInvBuiltinInBusWithSuggestion">
      Data type ''{0}'' is not allowed for element ''{1}''
               &lt;actions exclusiveFixIts="no"&gt;
               &lt;action type="fixit"&gt;
               &lt;cmd&gt;sl('busUtils','resetprelookupbusindexdatatypefordtoprotection', ''{2}'', ''{3}'')&lt;/cmd&gt;
               &lt;txt&gt;This may have been caused by data type overriding(DTO). The first signal of the bus must remain integer. To protect it against DTO, consider redefining the signal type to a fixed point type with zero fraction length and DTO mode 'off'.&lt;/txt&gt;
               &lt;/action&gt;
               &lt;/actions&gt;
      
    </entry>
    <entry key="UdtInvNoDataTypeOverrideForIndexInVirtualBus">Noninteger built-in data types are not supported for the first signal of the bus specified as the output of ''{0}''. If data type override created this bus, define the signal with a fixed-point data type with a fraction length of zero and data type override set to ''Off''. </entry>
    <entry key="UdtInvInheritInBus">对于元素 ''{1}''，不允许使用继承规则 ''{0}''</entry>
    <entry key="UdtNoEnumInBus">Enumerated data type is not allowed for element ''{0}'' of bus ''{1}''</entry>
    <entry key="UdtInvEnumNameInBus">枚举数据类型名称 ''{0}'' 对于元素 ''{1}'' 无效</entry>
    <entry key="UdtNoBusInBus">Bus data types are not allowed for element ''{0}'' of bus ''{1}''</entry>
    <entry key="UdtInvBusNameInBus">总线数据类型名称 ''{0}'' 对于元素 ''{1}'' 无效</entry>
    <entry key="UdtInvFixdtInBus">对于元素 ''{1}''，定点数据类型 ''{0}'' 表达式的语法不正确</entry>
    <entry key="InterpInvalidInputBus">Bus object ''{0}'' specified at &lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;input port {1,number,integer}&lt;/sldiag&gt; of block ''{2}'' is invalid.</entry>
    <entry key="InterpInvalidInputVirtBusNoName">Bus signal specified at &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of block ''{1}'' is invalid.</entry>
    <entry key="PreLookupInvalidOutputBus">Bus object ''{0}'' specified at output port of Prelookup block ''{1}'' is invalid. Prelookup block only supports bus output with bus objects consisting of two non-bus signals. The data type of the first (index) and the second (fraction) signal in the bus is respectively subject to the same restrictions imposed on individual index and fraction signals (block parameters ''{2}'' and ''{3}''). For more details on these restrictions, refer to the documentation for Prelookup block.</entry>
    <entry key="InterpInputBusWrongNumberOfElements">Bus object ''{0}'' can have only two elements and each element must be scalar.</entry>
    <entry key="InterpInputBusHasBusElements">&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;Input port {0,number,integer}&lt;/sldiag&gt; of block ''{1}'' connects to a bus signal composed of bus signals. The block input expects a bus signal composed of two non-bus signals.</entry>
    <entry key="InterpRequiresBusSignal">The signal connected to &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' must be a bus signal when the ''{2}'' checkbox is checked. Note that the port cannot be grounded or unconnected when the ''{2}'' checkbox is checked.</entry>
    <entry key="InterpRequiresNonBusSignal">The signal connected to &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of ''{1}'' must be not a bus signal when the ''{2}'' checkbox is unchecked.</entry>
    <entry key="PreLookupOutputBusWrongNumberOfElements">Bus object ''{0}'' can have only two elements.</entry>
    <entry key="PreLookupOutputBusElementIsABus">Element ''{0}'' in bus object ''{1}'' is itself a bus. Bus object ''{1}'' can have only non-bus elements.</entry>
    <entry key="PreLookupBusObjectComplex">Element ''{0}'' in bus object ''{1}'' is complex. Prelookup block only supports real signals.</entry>
    <entry key="InterpInputBusElementIsABus">Element ''{0}'' in bus object ''{1}'' is itself a bus. Bus object ''{1}'' can have only non-bus elements.</entry>
    <entry key="BreakpointsSpacingNoBias">In block ''{0}'', breakpoint spacing data type has a non-zero bias in dimension {1, number, integer}, which is not supported </entry>
    <entry key="BreakpointsSpacingLargerThanZero">In block ''{0}'', value of breakpoint spacing is less than or equal to zero in dimension {1, number, integer} of Simulink.Lookuptable object ''{2}''. Change the breakpoint spacing to a positive value. </entry>
    <entry key="PrelookupBreakpointsSpacingNoBias">In block ''{0}'', breakpoint spacing data type has a non-zero bias, which is not supported </entry>
    <entry key="PreLookupBreakpointsSpacingDoesNotFitInDerivedDatatype">In block ''{0}'', data type ''{2}'' cannot represent parameter ''{1}''. The data type for ''{1}'' is internally computed as the unsigned version of the breakpoint data type with zero bias. The value of ''{1}'' must fit in data type ''{2}'' to the last precision bit. Either change the breakpoint data type or the breakpoint spacing value.</entry>
    <entry key="PreLookupArrayofBusDoesnotSupportJacobian">Block ''{0}'' must not have array of buses as output to run model linearization, select separate index and fraction outputs if input is not a scalar.</entry>
    <entry key="LookupNdBreakpointsSpacingDoesNotFitInDerivedDatatype">In block ''{0}'', data type ''{1}'' cannot represent breakpoint spacing. The data type ''{1}'' is internally computed as the unsigned version of the breakpoint data type with zero bias. The value of breakpoints spacing for dimension {2,number,integer} must fit in data type ''{1}'' to the last precision bit. Either change the breakpoint data type or the breakpoint spacing value.</entry>
    <entry key="LookupNdBreakpointsValueOutOfRange">In block "{0}", the breakpoint data type specified for dimension {1, number, integer} cannot represent all generated breakpoints. Consider changing the data type or the even spacing parameters to generate these breakpoints.</entry>
    <entry key="PreLookupBreakpointsValueOutOfRange">In block ''{0}'', the range of the breakpoint data type specified is not large enough to represent all breakpoints</entry>
    <entry key="PreLookupBreakpointsNumPointsInvalid">In block ''{0}'', the number of breakpoints must be an unsigned integer value greater than or equal to 2 and less than maximum of unsigned 32 bit integer.</entry>
    <entry key="GetInternalDataTypeAPIInvalidParameter">Simulink.Block.getInternalDataType does not support parameter ''{0}'' in block ''{1}''. For a list of supported blocks and parameters, see the Simulink.Block.getInternalDataType reference page.</entry>
    <entry key="GetInternalDataTypeAPILUTOnlySupportCompiled">n-D Lookup Table 模块仅支持 ''compiled'' 模式。</entry>
    <entry key="GetInternalDataTypeAPIPutModelToCompilation">当模式设置为 ''compiled'' 时，模型处于编译阶段。</entry>
    <entry key="SecondOrderIntegrator_ContAttrInconsistentArrayDimension">The number of elements in the arrays for one ''State name'' parameter differs from the other. The arrays for both ''State name'' parameters should have the same number of elements.</entry>
    <entry key="SecondOrderIntegrator_ContAttrInconsistentCharArrayDimension">The character array for the ''State name'' parameter ''{0}'' has more than one dimension. It should have only one dimension because it is treated as a character vector.</entry>
    <entry key="SecondOrderIntegrator_ContAttrInvalidType">The ''State name'' parameter for x ''{0}'' is of type ''{1}'' while the ''State name'' parameter for dx/dt ''{2}'' is of type ''{3}''. Both ''State name'' parameters must have identical type and must be string, cell or character arrays.</entry>
    <entry key="SecondOrderIntegrator_ContAttrNotStringOrCellOrCharArray">Both ''State name'' parameters must have identical type and must be string, cell or character arrays.</entry>
    <entry key="SecondOrderIntegrator_ContAttrOnlyxORdxIsSet">Only one of the ''State name'' parameters is specified. Specify all state names or none.</entry>
    <entry key="SecondOrderIntegrator_ContAttrMissingStringSpecified">One of the ''State name'' parameters is specified as one or more missing strings. Missing strings are not supported for state names. </entry>
    <entry key="SecondOrderIntegrator_ICDXDTIgnored">For the block ''{0}'', element {1,number,integer} of state x is saturated at time {2}; whereas, the initial condition for the state dx/dt is {3}. Consequently, the block states are mathematically inconsistent and dx/dt will be initialized to zero. If this behavior is unexpected, ensure that the sign of the initial condition for dx/dt allows x to leave the saturation. You can turn off this warning by using the MATLAB command: warning(''off'', ''Simulink:blocks:SecondOrderIntegrator_ICDXDTIgnored'')</entry>
    <entry key="ContinuousIntegrator_InconsistentParameterOrPortWidth">Either the parameter widths or port widths associated with block ''{0}'' are inconsistent.</entry>
    <entry key="SecondOrderIntegrator_Invalid_dxdt_Bounds">The interval defined by the upper and lower limits of dx/dt does not contain zero. The derivative of x must be zero when x is saturated and must cross zero to enable x to leave saturation. Therefore, adjust your dx/dt limits such that they are nonzero and the corresponding interval includes zero.</entry>
    <entry key="SecondOrderIntegrator_SizeOverflow">模块 ''{0}'' 请求的内存预计将超过 32 位整数的最大限制。因此，无法分配内存。</entry>
    <entry key="CheckPWLBound_LogWriteError">The ''{0}'' block could not pass the logged data to MATLAB.</entry>
    <entry key="invalidblocktype">不是连接端口。</entry>
    <entry key="CrossCorrelationReplacement">The Cross Correlation scope ''{0}'' should be replaced with a new version from the simulink_extras block library.</entry>
    <entry key="OutportOverwritesSignalObjectIC">The ''Initial output'' parameter of Outport block ''{0}'' has been explicitly specified. Therefore, the initial value being specified by the signal object on its signal line will not be honored.
    
             &lt;actions exclusiveFixIts="yes"&gt;
             &lt;action type="fixit"&gt;
             &lt;cmd&gt;set_param(''{0}'', ''InitialOutput'',''[]'')&lt;/cmd&gt;
             &lt;txt&gt;To avoid this diagnostic, Use ''[]'' as Initial output.&lt;/txt&gt;
             &lt;/action&gt;
             &lt;action type="suggestion"&gt;
             &lt;txt&gt;Alternatively, set ''[]'' as the value for the 'InitialValue' field of the Simulink.Signal object specified on the input signal of the Outport block.&lt;/txt&gt;
             &lt;/action&gt;
             &lt;/actions&gt;
    
    </entry>
    <entry key="WarnSigObjWithICOutsideOutport">信号对象 ''{0}'' 具有显式初始值，但是在子系统 ''{1}'' 之外指定的。在这种情况下，信号对象的初始值将被忽略。为确保使用初始值，请将信号对象设定移入子系统 ''{1}'' 内。 </entry>
    <entry key="WarnSigObjWithICIgnoredDefaultIC">Outport 模块 ''{0}'' 将不使用信号对象 ''{1}'' 提供的初始值，因为该模块至少有一个其他源没有提供有效的初始条件。因此，Outport 模块将获得默认初始值 0。 </entry>
    <entry key="SigObjWithICFoundOnVirtualOutport">Outport 模块 ''{0}'' 有一个初始值在其输入信号线上指定的信号对象。当发生这种情形时，Simulink 需要插入缓冲区以确保信号正确地从信号对象获得初始值。但是，由于 Outport 模块 ''{0}'' 的复选框 ''确保输出端口为虚拟端口'' 处于选中状态，Simulink 无法在其输入端插入任何缓冲区。要解决此问题，请关闭参数 ''确保输出端口为虚拟端口'' 或在其输入端将信号对象的 InitialValue 字段设置为 ''''。 </entry>
    <entry key="SigObjWithICRootOutportExpFcnMdl">根 Outport 模块 ''{0}'' 具有在其输入信号线上定义了初始值的信号对象。在这种情况下，Simulink 需要插入一个缓冲区来确保正确初始化。但是，由于这是一个导出函数模型，因此无法在根级插入缓冲区。要解决此问题，请将信号对象的设定移至内部子系统，或将信号对象的 InitialValue 字段设置为 ''''。 </entry>
    <entry key="WarnMergeOverwriteSignalObjectICParam">在简化初始化模式下，不能再由信号对象指定 Merge 模块 ''{0}'' 的 ''初始输出'' 参数。您仍可以使用信号对象来初始化 Merge 模块的输入或输出信号，但初始化结果可能被 Merge 模块的初始化结果覆盖。&lt;actions exclusiveFixIts="no"&gt;&lt;action type="suppression"&gt;&lt;/action&gt;&lt;/actions&gt;</entry>
    <entry key="InportOutportNameConflict">成员模块在输入端口和输出端口之间存在名称冲突</entry>
    <entry key="InvalidWrapperMode">Invalid Wrapper mode</entry>
    <entry key="InvalidIOSignalCellArrayDimension">IO signals cell array cannot have more than 2 dimensions</entry>
    <entry key="InvalidIOSignalCellArray">IO signals cell array must be column or row vector</entry>
    <entry key="IOSignalCellArrayLengthMismatch">Length of IO signals cell array must equal number of IO ports</entry>
    <entry key="InvalidIOSignalCell">IO signals cell should have 1 handle per cell</entry>
    <entry key="InvalidConnPortConnection">''{0}'' 和 ''{1}'' 的端口连接无效，因为端口不兼容。</entry>
    <entry key="BlockNameConflict">无法添加名为 ''{1}'' 的 ''{0}''，因为已存在同名的 ''{2}''。您需要修改您的库以消除此冲突</entry>
    <entry key="ConfigSubsysNotInModel">可配置子系统必须位于模型中才能工作</entry>
    <entry key="SubsysconfigInvalidArg">subsystem_configuration 必须使用以下五个参数之一来调用: 'new'、'establish'、'reestablish'、'copy' 或 'update'</entry>
    <entry key="SubsysNotALib">系统 ''{0}'' 是单个模块，而不是库</entry>
    <entry key="LibraryNotFound">在路径中找不到库 ''{0}''</entry>
    <entry key="MissingLibraryNameInModel">在 ''{1}'' 中找不到系统 ''{0}''</entry>
    <entry key="MuxedOutputPortWidthMustMatchSignalElementSrcDims">The width {0, number, integer} of the outport of the bus selector block ''{1}'' does not match the sum of the widths {2, number, integer} of the selected signals.</entry>
    <entry key="UnitDelayCouldNotDefineBus">Block ''{1}'' specifies bus object ''{0}'' for its input port. However, the input of this block is not a bus. To use that bus object, connect a Signal Specification block to the input of the block. In the Signal Specification block, use the above bus object for the data type.</entry>
    <entry key="VariantSameInportName">Inport blocks ''{0}'' and ''{1}'' have the same name, ignoring whitespace characters in block names. For a variant subsystem or a variant choice block, use port block names with unique characters excluding whitespace characters.</entry>
    <entry key="VariantModelBlockSameInportName">Input ports {0, number, integer} and {1, number, integer} of variant choice block ''{2}'' have the same name, ignoring whitespace characters in port names. For a variant choice block, use port names with unique characters excluding whitespace characters.</entry>
    <entry key="VariantSameOutportName">Outport blocks ''{0}'' and ''{1}'' have the same name, ignoring whitespace characters in block names. For a variant subsystem or a variant choice block, use port block names with unique characters excluding whitespace characters.</entry>
    <entry key="VariantModelBlockSameOutportName">Output ports {0, number, integer} and {1, number, integer} of variant choice block ''{2}'' have the same name, ignoring whitespace characters in port names. For a variant choice block, use port names with unique characters excluding whitespace characters.</entry>
    <entry key="VariantSameLeftConnPortName">Left connection port blocks ''{0}'' and ''{1}'' have the same name, ignoring whitespace characters in block names. For a variant subsystem or a variant choice block, use port block names with unique characters excluding whitespace characters.</entry>
    <entry key="VariantSameRightConnPortName">Right connection port blocks ''{0}'' and ''{1}'' have the same name, ignoring whitespace characters in block names. For a variant subsystem or a variant choice block, use port block names with unique characters excluding whitespace characters.</entry>
    <entry key="SetModelVariantChoiceNotAllowedInVSS">不允许将 ''{0}'' 的 "变体" 参数设置为 ''打开''，因为此 Model 模块是可变子系统的变体选择项。在这种情况下，您可以创建一个包含多个 Model 模块的 ''{1}'' 的可变子系统模块选择项。 </entry>
    <entry key="UniqueName">''{0}'' 已存在。请指定唯一名称。</entry>
    <entry key="UnitConversionError"> Unit Conversion 模块 ''{0}'' 在计算转换因子时检测到错误。</entry>
    <entry key="UnitConversionTypeMismatch"> Unit Conversion block ''{0}'' determined output port data type to be ''{1}'', but the propagated data type  is ''{2}''. Consider changing 'Output data type' parameter to 'Inherit: Inherit via back propagation'.</entry>
    <entry key="InvalidBlockMaskForCompositionSubDomain">A masked block cannot be converted to a component in an architecture model.</entry>
    <entry key="NonCompositePortBlockNotValidForCompositionSubDomain">Inport and Outport blocks cannot be added to an architecture model. Use In Bus Element and Out Bus Element blocks instead.</entry>
    <entry key="InvalidBlockTypeForCompositionSubDomain">无法将类型为 ''{0}'' 的模块添加到架构模型中。</entry>
    <entry key="InvalidBlockServiceComponentForAutosarAdaptiveComposition">AUTOSAR 服务组件无法添加到 AUTOSAR Adaptive 架构模型中。</entry>
    <entry key="InvalidBlockTypeForActivityDiagram">Unable to add block type ''{0}'' to activity models.</entry>
    <entry key="InvalidBlockAddedToAdapterSubDomain">Block of type ''{0}'' cannot be added to an Adapter block.</entry>
    <entry key="InvalidBlockAddedToMergeSubDomain">无法将类型为 ''{0}'' 的模块添加到 Merge 组件。</entry>
    <entry key="InvalidCrossDomainSubsystemForCompositionSubDomain">A {0} subsystem cannot be converted to a component in an architecture model.</entry>
    <entry key="InvalidSubsystemConversionAttemptForCompositionSubDomain"> Component ''{0}'' in an architecture model cannot be converted into an atomic subsystem.</entry>
    <entry key="InvalidCrossDomainComponentForSimulinkSubDomain">An architecture component cannot be converted to a block in a Simulink model.</entry>
    <entry key="NonEmptyVirtualSubsystemForCompositionSubDomain">A non-empty subsystem cannot be converted to a component in an architecture model.</entry>
    <entry key="InvalidMaskForCompositionSubDomain">A masked block cannot be converted to a component in an architecture model.</entry>
    <entry key="DataPortNotAllowedForCompositionSubDomain">Block of type ''{0}'' cannot be added to architecture ''{1}''. Use Bus Element Ports.</entry>
    <entry key="CannotDisableScheduleRatesInSWArch">Setting the ScheduleRates parameter of the component ''{0}'' to ''off'' in software architectures is not supported.</entry>
    <entry key="CannotChangeScheduleRatesWithInSWArch">不支持在软件架构中更改组件 ''{0}'' 的 ScheduleRatesWith 参数。</entry>
    <entry key="ConnectionPortBlockCannotBeAddedAtArchitectureTopLevel">无法将物理端口添加到模型 ''{0}'' 的根架构中。</entry>
    <entry key="ConvertToVariantUnsupportedInArchitectureModel">Simulink.VariantUtils.convertToVariantSubsystem is not supported for architecture models. Use systemcomposer.arch.Component.makeVariant instead to convert a component into a variant choice.</entry>
    <entry key="bufferOutDimBufSizeMismatch">Error in ''{0}'': Error propagating outport dimensions.</entry>
    <entry key="bufferFrmSizeSpecMismatch">Error in ''{0}'': The output frame size does not match specifications on the block dialog box.</entry>
    <entry key="bufferOverlapTooBig">Error in ''{0}'': The buffer overlap must be less than the buffer size.</entry>
    <entry key="bufferSampTimeNotDiscreteNonConst">''{0}'' 中出错: 所有采样时间必须为离散采样时间。不允许连续或固定采样时间。</entry>
    <entry key="bufferSampTimeAtDFBoundary">Automatic buffering at dataflow input ports to match required input sizes is not supported for ''{0}'' because the signal at &lt;sldiag objui="inport" objparam="{1, number, integer}" objname="{2}"&gt;input port {1, number, integer}&lt;/sldiag&gt; of block ''{2}'' has continuous or constant sample time. Adjust the frames sizes of the input signals to match the calculated frame sizes.</entry>
    <entry key="bufferUnderlapNotSupported">Error in ''{0}'':Underlap is not supported when unbuffering.</entry>
    <entry key="bufferUnderlapNotSupportFrm">Error in ''{0}'': Underlap is not supported for frame-based inputs.</entry>
    <entry key="bufferInitCondWrongDims">Error in ''{0}'': The initial conditions vector has incorrect dimensions.</entry>
    <entry key="bufferChansInNotChanOut">Error in ''{0}'': The number of channels of the input must equal the number of channel of the output.</entry>
    <entry key="complexICNotAllowed">Error in ''{0}'': The initial conditions must be real when the inputs are real.</entry>
    <entry key="bufferHiddenBufferDataflowBusNotSupported">The signal at the input port {0,number,integer} of Dataflow subsystem ''{1}'' is a bus signal. Buses are not supported for automatic frame-size calculation. Do not use buses or disable automatic frame-size calculation for the ''{1}'' subsystem.
    
             &lt;actions&gt;
               &lt;action type="fixit" retvalue="yes"&gt;
                 &lt;cmd&gt;dfs.disableMultirateForSubsystem(''{1}'');&lt;/cmd&gt;
                 &lt;txt&gt;Disable automatic frame-size calculation for the ''{1}'' subsystem.&lt;/txt&gt;
               &lt;/action&gt;
             &lt;/actions&gt;
             
    </entry>
    <entry key="SystemBlockParameterNameClash">Block ''{0}'' has a property named ''{1}'', which conflicts with a reserved parameter name. Simulink cannot set this property as a parameter on the block. Rename the property.</entry>
    <entry key="SysExtInterfParameterNameClash">Simulink 无法在模块 ''{1}'' 上设置参数 ''{0}'' 的值，因为参数名称与保留的参数名称冲突。请重命名参数。</entry>
    <entry key="SystemBlockInvalidModification">Invalid to modify block ''{0}'', modify class definition instead. </entry>
    <entry key="SysExtInterfInvalidModification">Simulink is unable to modify the mask on block ''{0}''.</entry>
    <entry key="MatFileWriteError">为模型 ''{0}'' 中的 MATLAB System 模块写入缓存时遇到错误。
</entry>
    <entry key="BlockOutsideOfBlockDiagram">检测到无效操作: ''{0}'' 未与模块图关联。</entry>
    <entry key="OutportDoesNotSupportReusableCSC">Outport 模块 ''{1}'' 不支持存储类 ''{0}''。要使用此存储类，请将 Outport 模块 ''{1}'' 上的存储类设置为 ''自动''，并使用 ''{0}'' 存储类配置驱动信号。</entry>
    <entry key="OutportDoesNotSupportReusableCSC2">Outport 模块 ''{1}'' 不支持存储类 ''{0}''。由于使用 ''{0}'' 存储类配置驱动信号，请将 Outport 模块上的存储类设置为 ''自动''。</entry>
    <entry key="OutportDoesNotSupportCoderDictReusableCSC">Unsupported storage class ''{0}'' on outport block ''{1}''. To use this storage class, configure the driving signal with ''{0}'' storage class.</entry>
    <entry key="OutportDoesNotSupportCSCforMessages">Unsupported storage class on outport block ''{0}''. Outport blocks that receive message signals must have their storage class set to ''Auto''.</entry>
    <entry key="UnifiedOutputPortLargerStringBufferNeeded">Output port of ''{0}'' must have a string type whose maximum length equals or exceeds the maximum length of the largest input string type.</entry>
    <entry key="BlockDoesNotSupportStringInput">模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 不支持字符串数据类型的信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="HiddenBlockDoesNotSupportStringInput">插入的隐藏模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 不支持字符串数据类型的信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="BlockDoesNotSupportVirtualBusInputContainingStrings">模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 不支持包含字符串数据类型的虚拟总线信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="BlockDoesNotSupportNonVirtualBusInputContainingStrings">模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 不支持包含字符串数据类型的非虚拟总线信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="BlockDoesNotSupportStringOutput">A signal of data type string is not supported on &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of block ''{1}''. For a list of supported data types, see the block documentation page.</entry>
    <entry key="BlockDoesNotSupportNonVirtualBusOutputContainingStrings">A nonvirtual bus signal containing string data type is not supported on &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of block ''{1}''. For a list of supported data types, see the block documentation page.</entry>
    <entry key="BlockDoesNotSupportImageInput">A signal of data type image is not supported on &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of block ''{1}''. For a list of supported data types, see the block documentation page.</entry>
    <entry key="BlockDoesNotSupportImageOutput">模块 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;输出端口 {0,number,integer}&lt;/sldiag&gt; 不支持图像数据类型的信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="BlockDoesNotSupportFMUBinaryInput"> ''{0}'' 模块无法接受 FMUBinary 类型的信号。有一个 FMUBinary 类型的信号连接到了模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;输入端口 {1,number,integer}&lt;/sldiag&gt;。</entry>
    <entry key="BlockDoesNotSupportFMUBinaryOutput">''{0}'' 模块无法生成 FMUBinary 类型的信号。有一个 FMUBinary 类型的信号连接到了模块 ''{2}'' 的&lt;sldiag objui="outport" objparam="{1,number,integer}" objname="{2}"&gt;输出端口 {1,number,integer}&lt;/sldiag&gt;。</entry>
    <entry key="BlockDoesNotSupportOpaqueInput">A signal of custom data type is not supported on &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of block ''{1}''. For a list of supported data types, see the block documentation page.</entry>
    <entry key="BlockDoesNotSupportOpaqueOutput">模块 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;输出端口 {0,number,integer}&lt;/sldiag&gt; 不支持自定义数据类型的信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="BlockDoesNotSupportOpaqueMatrixInput">模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 不支持自定义数据类型的矩阵信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="BlockDoesNotSupportOpaqueMatrixOutput">模块 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;输出端口 {0,number,integer}&lt;/sldiag&gt; 不支持自定义数据类型的矩阵信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="BlockDoesNotSupportDynamicArrayInput">模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 不支持无界数组类型的信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="BlockDoesNotSupportDynamicArrayOutput">模块 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;输出端口 {0,number,integer}&lt;/sldiag&gt; 不支持无界数组类型的信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="HalfUnsupportedTypes">Half-precision type can only be combined with other floating-point types for block ''{0}''.</entry>
    <entry key="BlockDoesNotSupportBusInputContainingFMUBinaries"> 有一个包含 FMUBinary 的总线连接到了模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{1,number,integer}" objname="{2}"&gt;输入端口 {1,number,integer}&lt;/sldiag&gt;。模块 ''{0}'' 不支持包含 FMUBinary 的总线输入。</entry>
    <entry key="BlockDoesNotSupportHalfPrecisionInput">A signal of data type half is not supported on &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; of block ''{1}''. For a list of supported data types, see the block documentation page.</entry>
    <entry key="BlockDoesNotSupportHalfPrecisionOutput">A signal of data type half is not supported on &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; of block ''{1}''. For a list of supported data types, see the block documentation page.</entry>
    <entry key="BlockDoesNotSupportBusInputContainingImages">模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 不支持包含图像数据类型的总线信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="BlockDoesNotSupportBusInputContainingOpaques">模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 不支持包含自定义数据类型的总线信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="BlockDoesNotSupportBusInputContainingOpaqueMatrices">模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 不支持包含自定义数据类型矩阵的总线信号。有关支持的数据类型列表，请参阅模块文档页。</entry>
    <entry key="InvInputVarDimSignal"> Variable-size signals are not supported at &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; in block ''{1}'' when data type is {2}. </entry>
    <entry key="InvInputFramedSignal"> Frame-based signals are not supported at &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; in block ''{1}'' when data type is {2}. </entry>
    <entry key="InvOutputVarDimSignal"> Variable-size signals are not supported at &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; in block ''{1}'' when data type is {2}. </entry>
    <entry key="InvOutputFramedSignal"> Frame-based signals are not supported at &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; in block ''{1}'' when data type is {2}. </entry>
    <entry key="InvInputContinuousSignal"> &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;Input port {0,number,integer}&lt;/sldiag&gt; in block ''{1}'' either sets or inherits a non-discrete sample time. However, the input port must have discrete sample time when it is a {2} signal or a bus signal that contains {2} elements. </entry>
    <entry key="InvOutputContinuousSignal"> &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;Output port {0,number,integer}&lt;/sldiag&gt; in block ''{1}'' either sets or inherits a non-discrete sample time. However, the input port must have discrete sample time when it is a {2} signal or a bus signal that contains {2} elements. </entry>
    <entry key="InvInputNonScalarSignal"> &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;Input port {0,number,integer}&lt;/sldiag&gt; in block ''{1}'' must be a scalar signal when data type is {2}. </entry>
    <entry key="InvOutputNonScalarSignal"> &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;Output port {0,number,integer}&lt;/sldiag&gt; in block ''{1}'' must be a scalar signal when data type is {2}. </entry>
    <entry key="InvInputComplexSignal">Complex signals are not supported at &lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;input port {0,number,integer}&lt;/sldiag&gt; in block ''{1}'' when data type is {2}. </entry>
    <entry key="InvOutputComplexSignal">Complex signals are not supported at &lt;sldiag objui="outport" objparam="{0,number,integer}" objname="{1}"&gt;output port {0,number,integer}&lt;/sldiag&gt; in block ''{1}'' when data type is {2}. </entry>
    <entry key="InvContinuousSignal"> 不支持具有连续采样时间的 {0} 信号。 </entry>
    <entry key="InvNonScalarSignal"> Non-scalar {0} signals are not supported. </entry>
    <entry key="InvVarDimSignal"> Variable-size {0} signals are not supported. </entry>
    <entry key="InvComplexSignal"> Complex {0} signals are not supported. </entry>
    <entry key="HomogeneousVirtualBusBecomesVector"> The virtual bus output of block ''{0}'' is treated as a vector because all its elements have the same type. Vectors of type {1} are not supported. </entry>
    <entry key="NoControlBlocksAndDataflowDomain">子系统模块 ''{0}'' 指定了数据流域类型。数据流域不支持 Control 模块。</entry>
    <entry key="NoEventListenerAndDataflowDomain">子系统模块 ''{0}'' 指定了数据流域类型。数据流域中不支持 Event Listener 模块。</entry>
    <entry key="matrixInterpolationTitle">矩阵插值</entry>
    <entry key="matrixInterpolationDesc">在矩阵数据点之间执行内插或外插。对于具有 m 维矩阵数据点的 n 维插值，该表是(m+n)维矩阵。当数据点是标量时，表的维数与插值维数相同。例如，对于二维数据点大小为 [4,5] 的一维插值，表维数为 [4,5,9]，其中 9 是对应断点的大小。输入是预先计算的索引和区间比值。</entry>
    <entry key="TitleParameters">参数</entry>
    <entry key="PropInterpMethod">内插方法</entry>
    <entry key="PropExtrapMethod">外插方法</entry>
    <entry key="PropInterpolateDimension">插值维度</entry>
    <entry key="PropTableData">表数据</entry>
    <entry key="BlockDoesNotSupportRowMajor">Block ''{0}'' at ''{1}'' does not support row major code generation.</entry>
    <entry key="RowMajorSFunctionDoesNotSupportCodeGeneration">S-Function ''{0}'' has SS_ROW_MAJOR configuration and does not support column major code generation.</entry>
    <entry key="BlockDoesNotSupportPreserveDimensionsForBuses">Block ''{0}'' at ''{1}'' does not support bus objects that preserve dimensions for code generation.</entry>
    <entry key="CompiledOutportError">Failed to find the requested compiled port parameter for the block ''{0}'' as the block was optimized during compilation.</entry>
    <entry key="PortValidationInputError"> 模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0, number, integer}" objname="{1}"&gt;输入端口 {0, number, integer}&lt;/sldiag&gt; 的数据无效。</entry>
    <entry key="RunTimeDataConstraintError">Run-time value is ''{1}''. However, run-time value must be ''{0}''.</entry>
    <entry key="PortValidationOutputError"> 模块 ''{1}'' 的&lt;sldiag objui="outport" objparam="{0, number, integer}" objname="{1}"&gt;输出端口 {0, number, integer}&lt;/sldiag&gt; 的数据无效。</entry>
    <entry key="PortCrossSatisfyMatrixMultiplication">以下端口的维度必须为二维矩阵，并且对矩阵乘法有效。</entry>
    <entry key="PortCrossSameDataType">The following ports or parameters must have same data type.</entry>
    <entry key="PortCrossSameComplexity">以下端口或参数必须具有相同的复/实性。</entry>
    <entry key="PortCrossSameDimension">The following ports or parameters must have same dimensions.</entry>
    <entry key="PortCrossSameWordLength">The following two ports must have same word length.</entry>
    <entry key="PortCrossGEIntegerBits">此端口的数据类型必须具有比另一个端口的数据类型更多或相等的整数位数。</entry>
    <entry key="PortCrossGEWordLengthMinusSignBit">此端口的数据类型的字长必须大于或等于另一个端口的数据类型的字长。如果两者具有相同的字长，则认为无符号类型的端口大于有符号类型的端口。</entry>
    <entry key="PortCrossValidationInputInputError"> Data at &lt;sldiag objui="inport" objparam="{0, number, integer}" objname="{4}"&gt;input port {0, number, integer}&lt;/sldiag&gt; of block ''{4}'' is ''{1}''. However, &lt;sldiag objui="inport" objparam="{2, number, integer}" objname="{4}"&gt;input port {2, number, integer}&lt;/sldiag&gt; of block ''{4}'' is ''{3}''.</entry>
    <entry key="PortCrossValidationError"> 模块 ''{4}'' 的&lt;sldiag objui="port" objparam="{0, number, integer}" objname="{4}"&gt;端口 {0, number, integer}&lt;/sldiag&gt; 上的数据(即 ''{1}'')必须与模块 ''{4}'' 的&lt;sldiag objui="port" objparam="{2, number, integer}" objname="{4}"&gt;端口 {2, number, integer}&lt;/sldiag&gt; 上的数据(即 ''{3}'')相同。</entry>
    <entry key="PortCrossValidationInputOutputError"> Data at &lt;sldiag objui="inport" objparam="{0, number, integer}" objname="{4}"&gt;input port {0, number, integer}&lt;/sldiag&gt; of block ''{4}'' is ''{1}''. However, &lt;sldiag objui="outport" objparam="{2, number, integer}" objname="{4}"&gt;output port {2, number, integer}&lt;/sldiag&gt; of block ''{4}'' is ''{3}''.</entry>
    <entry key="PortCrossValidationOutputInputError"> Data at &lt;sldiag objui="outport" objparam="{0, number, integer}" objname="{4}"&gt;output port {0, number, integer}&lt;/sldiag&gt; of block ''{4}'' is ''{1}''. However, &lt;sldiag objui="inport" objparam="{2, number, integer}" objname="{4}"&gt;input port {2, number, integer}&lt;/sldiag&gt; of block ''{4}'' is ''{3}''.</entry>
    <entry key="PortCrossValidationOutputOutputError"> Data at &lt;sldiag objui="outport" objparam="{0, number, integer}" objname="{4}"&gt;output port {0, number, integer}&lt;/sldiag&gt; of block ''{4}'' is ''{1}''. However, &lt;sldiag objui="outport" objparam="{2, number, integer}" objname="{4}"&gt;output port {2, number, integer}&lt;/sldiag&gt; of block ''{4}'' is ''{3}''.</entry>
    <entry key="InputPortInformation"> 模块 ''{2}'' 的&lt;sldiag objui="inport" objparam="{0, number, integer}" objname="{2}"&gt;输入端口 {0, number, integer}&lt;/sldiag&gt; 的数据为 ''{1}''。 </entry>
    <entry key="OutputPortInformation"> 模块 ''{2}'' 的&lt;sldiag objui="outport" objparam="{0, number, integer}" objname="{2}"&gt;输出端口 {0, number, integer}&lt;/sldiag&gt; 的数据为 ''{1}''。 </entry>
    <entry key="ParameterInformation"> 模块 ''{2}'' 的参数 &lt;sldiag objui="blockdlg" objparam="{0}" objname="{2}"&gt;''{0}''&lt;/sldiag&gt; 处的数据是 ''{1}''。</entry>
    <entry key="CrossValidationSameDataTypeCanNotSupportStruct"> 总线数据类型的端口信号和结构体数据类型的参数值不支持根据相同数据类型规则进行验证。</entry>
    <entry key="PortValidationFixptError"> Expected data type must be ''{1}''. However, the port data type is ''{0}''.</entry>
    <entry key="PortValidationSignalTypeError"> Expected signal type must be ''{1}''. However, the port signal type is ''{0}''.</entry>
    <entry key="PortValidation2dSquareDimsError"> 预期的信号必须为 '二维方阵'。但端口维度是 ''{0}''。</entry>
    <entry key="FixedpointConstraintsConflict"> Adding a fixed-point constraint of ''{1}''  to an existing fixed-point constraint of ''{0}'' is not supported.</entry>
    <entry key="PortValidationErrorMsgPlaceHolder"> ''{0}''。</entry>
    <entry key="SameInputPortHasDifferentConstraints"> 模块 ''{0}'' 的输入端口 {1, number, integer} 通过端口标识符 ''{3}'' 和 ''{2}'' 与不兼容的属性约束相关联。因此，输入端口 {1, number, integer} 将取两个属性约束的并集。如果这不是有意为之，请从 ''{3}'' 或 ''{2}'' 中删除重复的端口标识符。</entry>
    <entry key="SameOutputPortHasDifferentConstraints"> 模块 ''{0}'' 的输出端口 {1, number, integer} 通过端口标识符 ''{3}'' 和 ''{2}'' 与不兼容的属性约束相关联。因此，输出端口 {1, number, integer} 将取两个属性约束的并集。如果这不是有意为之，请从 ''{3}'' 或 ''{2}'' 中删除重复的端口标识符。</entry>
    <entry key="InvalidKeywords">Invalid value specified for 'BlockKeywords' at  block ''{0}''. The value must be character vector, string scalar or string array.</entry>
    <entry key="KeywordUnSupported">关键字中不支持逗号(,)。</entry>
    <entry key="SubsystemContainingScopedSimulinkFunctionCallChangedToBeInline">将 ''{0}'' 的实现更改为内联函数，因为模块 ''{1}'' 包含限定作用域的 Simulink 函数调用方。</entry>
    <entry key="UninitializedBlockData">模块 ''{0}'' 包含 Simulink 正在访问的未初始化的数据。</entry>
    <entry key="ValueTypeMismatch1">模块 ''{0}'' 需要值类型为 ''{1}'' 的信号，但收到值类型为 ''{2}'' 的信号。</entry>
    <entry key="ValueTypeShadowWarning">模块 ''{0}'' 指定了值类型 ''{1}''，它会遮蔽 ''{2}'' 属性。 </entry>
    <entry key="TransposeUnsupportedForDynamicArraySignals">模块 ''{0}'' 不支持动态数组信号的转置运算。</entry>
    <entry key="SingleInputSumUnsupportedForDynamicArraySignals">模块 ''{0}'' 不支持动态数组信号的单个输入。</entry>
    <entry key="FOHInvInitOutPrm">
  {1} 模块 ''{0}'' 的 ''{2}'' 参数必须为双精度有限值。
</entry>
    <entry key="FOHInvErrTolPrm">
  {1} 模块 ''{0}'' 的 ''{2}'' 参数必须为双精度非负值。
</entry>
    <entry key="FOHInconsitentPrmDims">
  {1} 模块 ''{0}'' 的参数维度不一致。
</entry>
    <entry key="FOHInputCannotBeContinuous">
      
               {1} 模块 ''{0}'' 未配置为允许连续输入。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="suggestion"&gt; &lt;cmd&gt; load_system(''{0}''); open_system(''{0}''); &lt;/cmd&gt; &lt;txt&gt;要允许连续输入，请启用模块的 ''允许连续输入'' 参数并将参数 ''相对外插误差超过以下值时重置'' 设置为有限数(例如 0.1)以产生连续输出信号，该信号是连续输入信号的分段线性逼近。请注意，启用此参数可能导致仿真中的数值不准确。&lt;/txt&gt; &lt;/action&gt; &lt;action type="suggestion"&gt; &lt;txt&gt;请考虑将此模块移至模型中输入信号为离散信号的一个不同位置。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
      
    </entry>
    <entry key="EntityDelayNonPositiveTi">Input port two of block ''{0}'' expects a positive value, but the input signal is less than or equal to zero. Its value has been set to infinity.</entry>
    <entry key="FOHWarnNumericInaccuracy">
      The input signal of the block ''{0}'' is continuous and the parameter 'ErrorTolerance' is set to 'Inf'. This may lead to numerical inaccuracies in the simulation.
      Consider moving this block to a different location in the model where the input signal is discrete signal.
    </entry>
    <entry key="InvSamplingModeSetting" context="error">
  
           模块 ''{0}'' 未配置为使用定步长求解器。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param(''{0}'',''RunAtFixedTimeIntervals'',''on'')&lt;/cmd&gt; &lt;txt&gt;对模块启用 '以固定时间间隔运行' 参数&lt;/txt&gt; &lt;/action&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param(''{1}'',''SolverType'',''Variable-step'')&lt;/cmd&gt; &lt;txt&gt;请考虑将 'SolverType' 设置为变步长求解器。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
  
</entry>
    <entry key="InvInputDutyCycleForVPG">
      
               At time {2}, the duty cycle input {1} of the Variable Pulse Generator block ''{0}'' is invalid. To produce 
               a valid output the duty cycle must be greater than 0.
               &lt;actions exclusiveFixIts="yes"&gt;
                   &lt;action type="fixit"&gt;
                       &lt;cmd&gt;set_param(''{0}'',''AllowZeroPulseWidth'',''on'');&lt;/cmd&gt;
                       &lt;txt&gt;Enable the parameter 'Allow zero pulse width' to allow zero duty cycle. Note that
                            this may cause algebraic loops.
                       &lt;/txt&gt;
                   &lt;/action&gt;
               &lt;/actions&gt;
      
    </entry>
    <entry key="InvInputPeriodForVPG">
      
               At time {2}, the period input {1} of the Variable Pulse Generator block ''{0}'' is invalid. To produce a 
               valid output the period must be finite and greater than the smallest time resolution in 
               Simulink (128*eps).
      
    </entry>
    <entry key="InvInputPeriodForVPGDiscMode" context="error">
  
           在时间 {2} 处，Variable Pulse Generator 模块 ''{0}'' 的周期输入 {1} 无效。要生成有效的输出，周期必须为有限值，并且大于采样时间 {3} 的两倍。
  
</entry>
    <entry key="InvSamplingRateForVPG">
      
               At time {4}, the product of the duty cycle input signal value {2} and the period input signal value {3} for 
               the variable pulse generator block ''{0}''is too small. To produce a valid output, this product must be 
               greater than the parameter sample time {1}.
               &lt;actions exclusiveFixIts="yes"&gt;
                   &lt;action type="fixit"&gt;
                       &lt;cmd&gt;set_param(''{0}'',''AllowZeroPulseWidth'',''on'');&lt;/cmd&gt;
                       &lt;txt&gt;Enable the parameter 'Allow zero pulse width' to allow small pulse width. Note that
                            this may cause algebraic loops.
                       &lt;/txt&gt;
                   &lt;/action&gt;
                   &lt;action type="suggestion"&gt;
                       &lt;txt&gt;Decrease the sample time for the block {0}.&lt;/txt&gt;
                   &lt;/action&gt;
               &lt;/actions&gt;
      
    </entry>
    <entry key="OutofBoundSamplingRateForVPG">
      
               Invalid value of the parameter 'Sample time' on the block ''{0}''. The sampling rate must be finite and
               greater than the smallest time resolution in Simulink (128*eps).
      
    </entry>
    <entry key="FailedToCopyPortsForSubsystemBlock">无法复制子系统模块 ''{0}'' 的端口，请检查子系统模块，确保端口有效且模型未损坏。</entry>
    <entry key="InvPulseWidthForVPG">
  
           在时间 {3} 处，Variable Pulse Generator 模块 {0} 的占空比输入 {1} 和周期输入 {2} 的乘积太小。要生成有效的输出，该乘积必须大于当前时间的 eps {4}。
  
</entry>
    <entry key="warnDutyCycleGreaterThanOne">
  
           在时间 {0} 处，Variable Pulse Generator 模块 {2} 的输入占空比 {1} 大于 1。为了生成有效信号，在此时以及在仿真其余部分中出现这种情况时，输入占空比将截断为 1。
  
</entry>
    <entry key="warnDutyCycleLessThanZero">
  
           在时间 {0} 处，Variable Pulse Generator 模块 {2} 的输入占空比 {1} 小于零。为了生成有效信号，在此时以及在仿真其余部分中出现这种情况时，输入占空比将截断为 0。
  
</entry>
    <entry key="InvInputDutyCycleForPWM">
      
               At time {2}, the duty cycle input {1} of the PWM block ''{0}'' is invalid. To produce 
               a valid output the duty cycle must be greater than 0.
               &lt;actions exclusiveFixIts="yes"&gt;
                   &lt;action type="fixit"&gt;
                       &lt;cmd&gt;set_param(''{0}'',''DisallowZeroDutyCycle'',''off'');&lt;/cmd&gt;
                       &lt;txt&gt;Disable the parameter 'Disallow zero duty cycle' to allow zero 
                            duty cycle. Note that this may cause algebraic loops.
                       &lt;/txt&gt;
                   &lt;/action&gt;
               &lt;/actions&gt;
      
      
    </entry>
    <entry key="InvSampleTimeForPWM">
      
               At time {4}, the product of the duty cycle input signal value {2} and the parameter period {3} for 
               the PWM block ''{0}''is too small. To produce a valid output, this product must be 
               greater than the parameter sample time {1}.
               &lt;actions exclusiveFixIts="yes"&gt;
                   &lt;action type="fixit"&gt;
                       &lt;cmd&gt;set_param(''{0}'',''DisallowZeroDutyCycle'',''off'');&lt;/cmd&gt;
                       &lt;txt&gt;Disable the parameter 'Disallow zero duty cycle' to allow small pulse width. Note that
                            this may cause algebraic loops.
                       &lt;/txt&gt;
                   &lt;/action&gt;
                   &lt;action type="suggestion"&gt;
                       &lt;txt&gt;Decrease the sample time for the block {0}.&lt;/txt&gt;
                   &lt;/action&gt;
               &lt;/actions&gt;
      
    </entry>
    <entry key="InvInitialDelayForPWM" context="error">
        
                 PWM 模块 {1} 的初始延迟 {0} 小于采样时间参数 {2}。要产生有效的 PWM 信号，
                 初始延迟必须为正值并且是采样时间参数值 {2} 的倍数。
        
    </entry>
    <entry key="VarSizeAoBNotSupportedInPermuteDimensions">不支持包含可变大小的总线数组的信号作为 Permute Dimensions 模块 {0} 的输入。</entry>
    <entry key="ZcNotSupportedInFixedStep" context="error">
      
               定步长仿真中的过零检测不支持模块 {0}。Simulink 不会检测与此模块相关联的过零点。&lt;actions exclusiveFixIts="no"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param(''{0}'',''ZeroCross'',''off'');&lt;/cmd&gt; &lt;txt&gt;禁用模块 {0} 的过零检测。&lt;/txt&gt; &lt;/action&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;set_param(bdroot(''{0}''),''SolverType'',''Variable-Step'');&lt;/cmd&gt; &lt;txt&gt;使用变步长求解器检测与模块 {0} 相关联的过零点。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;
      
    </entry>
    <entry key="HitSchedulerRequireVariableStep" context="error">
      
               Hit Scheduler block ''{0}'' does not support simulation with fixed-step solver.
               &lt;actions exclusiveFixIts="no"&gt;
               &lt;action type="fixit"&gt;
               &lt;cmd&gt;set_param(bdroot(''{0}''),''SolverType'',''Variable-Step'');&lt;/cmd&gt;
               &lt;txt&gt;Select a variable-step solver to use Hit Scheduler block in this model.
               &lt;/txt&gt;
               &lt;/action&gt;
               &lt;/actions&gt;
      
    </entry>
    <entry key="HitSchedulerInvalidInput" context="error">
      
               Invalid time delay value ''{1}'' for block ''{0}''. Time delay value must be positive and finite.
      
    </entry>
    <entry key="warnBufferOverwrite">
      
               Hit Scheduler 模块 ''{0}'' 的缓冲区已满。现在，系统将从缓冲区中删除最旧的值，并且在接下来的仿真过程中，只要发生缓冲区溢出，便会执行相同的操作。为了避免缓冲区溢出，请增大缓冲区大小，或不使用固定缓冲区大小。
      
    </entry>
    <entry key="warnDeltaTTooSmall">
      
               Hit Scheduler 模块 {2} 在时间 {0} 的 &amp;Delta;t 输入值 {1} 小于求解器允许的最小步长。将在时间 {0} 处和接下来的仿真期间中 &amp;Delta;t 值太小的任何时间处使用由求解器确定的最小步长。
      
    </entry>
    <entry key="StructVariableWithInherit">模块 ''{0}'' 的变体激活时间设置为 '从 Simulink.VariantControl 继承'，但将结构体元素作为变体控制项变量。</entry>
    <entry key="UseInheritVATWithSlVarCtrl">变体模块 ''{0}'' 的变体条件具有 Simulink.VariantControl 类型的变体控制项变量 {1}，但该模块的变体激活时间设置为 ''{2}''。模块 ''{0}'' 需要从具有相同变体激活时间的 Simulink.VariantControl 变量中继承激活时间。&lt;actions exclusiveFixIts="yes"&gt; &lt;action type="fixit"&gt; &lt;cmd&gt;slprivate(''variantfixes'',''ActivationTimeToInheritVATFromSVC'',''{0}'')&lt;/cmd&gt; &lt;txt&gt;将模块 ''{0}'' 的变体激活时间设置为 ''从 Simulink.VariantControl 继承''。&lt;/txt&gt; &lt;/action&gt; &lt;/actions&gt;</entry>
    <entry key="OutportRequiresNVBusForAOBValueType">Outport 模块 ''{0}'' 必须输出维度为 ''{1}'' 的非虚拟总线数组，以匹配父模型中的值类型 ''{2}''。请指定非虚拟总线输出或不同的数据类型。</entry>
    <entry key="InportRequiresNVBusForAOBValueType">Inport block ''{0}'' must output an array of nonvirtual buses with dimensions ''{1}'' to match value type ''{2}''. Specify nonvirtual bus output or a different data type.</entry>
    <entry key="VarSizeConvInconsistentNumDims">Bus Creator 模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 需要维数等于 {3,number,integer} 的可变大小信号，但它却由维数等于 {2,number,integer} 的可变大小信号所驱动。</entry>
    <entry key="VarSizeConvIncompatibleDims">Bus Creator 模块 ''{1}'' 的&lt;sldiag objui="inport" objparam="{0,number,integer}" objname="{1}"&gt;输入端口 {0,number,integer}&lt;/sldiag&gt; 需要维度 ''{3}'' 大小可变的信号，但它却由维度 ''{2}'' 大小可变的信号所驱动。</entry>
    <entry key="ConstantValueTypeDimensionsModeMismatchWithValue">Constant 模块 ''{0}'' 不支持可变维度，但其值类型(''{1}'')指定 ''Variable'' 维度模式。</entry>
    <entry key="ConstantValueTypeComplexityMismatchWithValue">Constant 模块 ''{0}'' 常量输出值的复/实性为 ''{1}''，但模块值类型(''{2}'')的复/实性为 ''{3}''。</entry>
    <entry key="ConstantValueTypeSymbDimsMismatchWithValue1">Constant 模块 ''{0}'' 常量输出值的符号维度为 ''{1}''，但模块值类型(''{2}'')的符号维度为 ''{3}''。</entry>
    <entry key="ConstantValueTypeSymbDimsMismatchWithValue2">Constant 模块 ''{0}'' 常量输出值不指定符号维度，但模块值类型(''{1}'')指定符号维度 ''{2}''。</entry>
    <entry key="ConstantValueTypeSymbDimsMismatchWithValue3">Constant 模块 ''{0}'' 常量输出值的符号维度为 ''{1}''，但模块值类型(''{2}'')不指定符号维度。</entry>
    <entry key="ConstantValueTypeDimsMismatchWithValue">Constant 模块 ''{0}'' 常量输出值的维度为 ''{1}''，但模块值类型(''{2}'')的维度为 ''{3}''。</entry>
    <entry key="InheritVatActivationTime">对该模块执行命令 'set_param(''{0}'','VariantActivationTime','inherit from Simulink.VariantControl')'。</entry>
    <entry key="InvalidNVB2VConversionAtMultiInputBusCapableBlocks">Block ''{1}'' expects all inputs to have the same data type, but the nonvirtual bus at input port {0, number, integer} has a different data type than another input.</entry>
    <entry key="globalNumberOfFieldsChanged">在执行期间不能更改全局结构体 ''{0}'' 的字段数。字段数最初为 {1,number,integer}，现在被更改为 {2,number,integer}。</entry>
    <entry key="globalFieldNamesChanged">在执行期间不能更改全局结构体 ''{0}'' 的字段名称。字段名称最初为 ''{1}''，现在被更改为 ''{2}''。</entry>
    <entry key="globalDimsChanged">在执行期间无法更改全局变量 ''{0}'' 的维度。指定的维度最初为 "{1}"，后来更改为 "{2}"。</entry>
    <entry key="globalTypeChangedSummary">在执行期间无法更改全局变量 ''{0}'' 的数据类型。</entry>
    <entry key="globalTypeChangedDetailed">The data type for global variable ''{0}'' cannot be changed during execution.  Specified data type was initially "{1}" and changed to "{2}".</entry>
    <entry key="globalComplexityChanged">在执行期间无法更改全局变量 ''{0}'' 的复/实性。指定的复/实性最初为 "{1}"，后来更改为 "{2}"。</entry>
    <entry key="SizeOfBitRangeArray">值必须为标量或由两个元素组成的向量。</entry>
    <entry key="TunableSizeValueMustBeIntegerGeq2">维度 {0, number, integer} 的可调大小必须为大于或等于 2 的整数。</entry>
    <entry key="TunableSizeCanNotBeDefaultWhenBPFromPort">维度 {0, number, integer} 的可调大小无效。当断点源是 "输入端口" 时，可调大小值必须为大于或等于 2 且小于或等于断点数组长度的整数。</entry>
    <entry key="TunableSizeCanNotBeDefaultWhenTableFromPort">维度 {0, number, integer} 的可调大小无效。当断点设定为 "等间距" 且表源为 "输入端口" 时，可调大小值必须为大于或等于 2 且小于或等于查找表维度 {0, number, integer} 长度的整数。</entry>
    <entry key="TunableSizeValueMustBeLeqBPArrayLen">维度 {0, number, integer} 的可调大小无效，因为可调大小值超过了断点数组的长度。可调大小值必须小于或等于 {2, number, integer}，但它设置为 {1, number, integer}。</entry>
    <entry key="TunableSizeValueMustBeLeqTableDimSize">维度 {0, number, integer} 的可调大小无效，因为可调大小值超过表中对应维度的大小。可调大小值必须小于或等于 {2, number, integer}，但它设置为 {1, number, integer}。</entry>
    <entry key="ConflictingTunableSizeParameters">不支持同时启用 ''SupportTunableSize'' 和 ''SupportTunableTableSize''。请将 ''SupportTunableTableSize'' 设置为 'off'。</entry>
    <entry key="CannotChangeMaskHideContentsToOff">对于 MathWorks 库模块，不能将 'MaskHideContents' 设置为 'off'。</entry>
    <entry key="BlockDoesNotSupportMultiExecInstancesCustomMsg">{0}</entry>
    <entry key="FIRFilterBlockType">Discrete FIR Filter</entry>
    <entry key="IIRFilterBlockType">Discrete Filter</entry>
    <entry key="AllpoleFilterBlockType">Allpole Filter</entry>
    <entry key="DTFBlockType">Discrete Transfer Fcn</entry>
    <entry key="HPODerivativeCoefficientInTFapproximation">c</entry>
    <entry key="HPOUDPSendRemoteURL">IP</entry>
  </message>
</rsccat>
