# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/Adder.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_Data_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_Data_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_Data_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/Comparator.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/Comparator_2_into_1.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/Compute_processor.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/Data_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_Data_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_Data_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/Multiply.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX_Flow_ctrl.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_TX.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_TX_Flow_ctrl.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/Weights_RAM.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/Wrapper.v" \
"../../../../FYP_CNN_FPGA.srcs/sources_1/new/uCode.v" \
"../../../../FYP_CNN_FPGA.srcs/sim_1/imports/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
