{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509983623418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509983623418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 16:53:43 2017 " "Processing started: Mon Nov 06 16:53:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509983623418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509983623418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram_example -c sram_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram_example -c sram_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509983623418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1509983623699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_rw_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_rw_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_rw_vhd-arch " "Found design unit 1: sdram_rw_vhd-arch" {  } { { "sdram_rw_vhd.vhd" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/sdram_rw_vhd.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_rw_vhd " "Found entity 1: sdram_rw_vhd" {  } { { "sdram_rw_vhd.vhd" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/sdram_rw_vhd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_rw " "Found entity 1: sdram_rw" {  } { { "sdram_rw.v" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/sdram_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(148) " "Verilog HDL warning at sdram_controller.v(148): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/sdram_controller.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1509983624089 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(391) " "Verilog HDL warning at sdram_controller.v(391): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/sdram_controller.v" 391 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1509983624089 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(395) " "Verilog HDL warning at sdram_controller.v(395): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/sdram_controller.v" 395 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1509983624089 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(398) " "Verilog HDL warning at sdram_controller.v(398): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/sdram_controller.v" 398 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1509983624089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/sdram_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.v" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/sdram.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/pll.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_main-arch " "Found design unit 1: sdram_main-arch" {  } { { "sdram_main.vhd" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/sdram_main.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_main " "Found entity 1: sdram_main" {  } { { "sdram_main.vhd" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/sdram_main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509983624089 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"+\" sdram_rw_vhd.vhd(104) " "VHDL error at sdram_rw_vhd.vhd(104): can't determine definition of operator \"\"+\"\" -- found 0 possible definitions" {  } { { "sdram_rw_vhd.vhd" "" { Text "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/sdram_rw_vhd.vhd" 104 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Quartus II" 0 -1 1509983624089 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/output_files/sram_example.map.smsg " "Generated suppressed messages file D:/PROJET_Dervieux_Bian_Geoffroy/Projet_altera_sdram/output_files/sram_example.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1509983624152 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509983624214 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 06 16:53:44 2017 " "Processing ended: Mon Nov 06 16:53:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509983624214 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509983624214 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509983624214 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509983624214 ""}
