

Implementation tool: Xilinx Vivado v.2024.2
Project:             lz4CompressEngineRun
Solution:            hls
Device target:       xc7z020-clg484-1
Report date:         Fri Oct 31 14:54:35 +0800 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           3881
FF:            3477
DSP:              0
BRAM:            90
URAM:             0
LATCH:            0
SRL:             89
CLB:              0

#=== Final timing ===
CP required:                     7.000
CP achieved post-synthesis:      5.788
Timing met
