--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Single_Cpu_board.twx Single_Cpu_board.ncd -o
Single_Cpu_board.twr Single_Cpu_board.pcf -ucf Single_Cpu.ucf

Design file:              Single_Cpu_board.ncd
Physical constraint file: Single_Cpu_board.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    9.440(R)|      SLOW  |   -2.262(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.408|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Switch<0>      |En<0>          |    9.702|
Switch<0>      |Segs<0>        |   12.549|
Switch<0>      |Segs<1>        |   12.306|
Switch<0>      |Segs<2>        |   11.777|
Switch<0>      |Segs<3>        |   12.099|
Switch<0>      |Segs<4>        |   12.542|
Switch<0>      |Segs<5>        |   12.329|
Switch<0>      |Segs<6>        |   11.877|
Switch<1>      |En<1>          |    9.515|
Switch<1>      |Segs<0>        |   12.848|
Switch<1>      |Segs<1>        |   12.605|
Switch<1>      |Segs<2>        |   12.076|
Switch<1>      |Segs<3>        |   12.398|
Switch<1>      |Segs<4>        |   12.841|
Switch<1>      |Segs<5>        |   12.628|
Switch<1>      |Segs<6>        |   12.176|
Switch<2>      |En<2>          |    9.492|
Switch<2>      |Segs<0>        |   12.381|
Switch<2>      |Segs<1>        |   12.138|
Switch<2>      |Segs<2>        |   11.609|
Switch<2>      |Segs<3>        |   11.931|
Switch<2>      |Segs<4>        |   12.374|
Switch<2>      |Segs<5>        |   12.161|
Switch<2>      |Segs<6>        |   11.709|
Switch<3>      |En<3>          |    9.730|
Switch<3>      |Segs<0>        |   12.655|
Switch<3>      |Segs<1>        |   12.412|
Switch<3>      |Segs<2>        |   11.883|
Switch<3>      |Segs<3>        |   12.205|
Switch<3>      |Segs<4>        |   12.648|
Switch<3>      |Segs<5>        |   12.435|
Switch<3>      |Segs<6>        |   11.983|
Switch<4>      |En<4>          |    9.210|
Switch<4>      |Segs<0>        |   12.000|
Switch<4>      |Segs<1>        |   11.757|
Switch<4>      |Segs<2>        |   11.228|
Switch<4>      |Segs<3>        |   11.550|
Switch<4>      |Segs<4>        |   11.993|
Switch<4>      |Segs<5>        |   11.780|
Switch<4>      |Segs<6>        |   11.328|
Switch<5>      |En<5>          |    9.591|
Switch<5>      |Segs<0>        |   12.259|
Switch<5>      |Segs<1>        |   12.016|
Switch<5>      |Segs<2>        |   11.487|
Switch<5>      |Segs<3>        |   11.809|
Switch<5>      |Segs<4>        |   12.252|
Switch<5>      |Segs<5>        |   12.039|
Switch<5>      |Segs<6>        |   11.587|
---------------+---------------+---------+


Analysis completed Sat Jun 19 10:33:28 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4667 MB



