# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
# File: D:\home\hi3519\tmp2004\epm2020\spi-gen-3k\spi_gen\readme-pins-jun6.csv
# Generated on: Sat Jun 06 19:20:46 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
altera_reserved_tck,Input,,,,PIN_H3,,,,,,
altera_reserved_tdi,Input,,,,PIN_H4,,,,,,
altera_reserved_tdo,Output,,,,PIN_J4,,,,,,
altera_reserved_tms,Input,,,,PIN_J5,,,,,,
CLOCK50,Input,PIN_R8,3,B3_N0,PIN_R8,3.3-V LVTTL,,,,,
JP1_2_GPIO_00_OUT,Output,PIN_D3,8,B8_N0,PIN_D3,3.3-V LVTTL,,4ma,,,
JP1_4_GPIO_01_OUT,Output,PIN_C3,8,B8_N0,PIN_C3,3.3-V LVTTL,,4ma,,,
JP1_6_GPIO_03_OUT,Output,PIN_A3,8,B8_N0,PIN_A3,3.3-V LVTTL,,4ma,,,
JP1_8_GPIO_05_OUT,Output,PIN_B4,8,B8_N0,PIN_B4,3.3-V LVTTL,,4ma,,,
JP1_10_GPIO_07_OUT,Output,PIN_B5,8,B8_N0,PIN_B5,3.3-V LVTTL,,4ma,,,
JP1_14_GPIO_09_OUT,Output,PIN_D5,8,B8_N0,PIN_D5,3.3-V LVTTL,,4ma,,,
JP1_16_GPIO_011_OUT,Output,PIN_A6,8,B8_N0,PIN_A6,3.3-V LVTTL,,4ma,,,
JP1_18_GPIO_013_OUT,Output,PIN_D6,8,B8_N0,PIN_D6,3.3-V LVTTL,,4ma,,,
JP1_20_GPIO_015_OUT,Output,PIN_C6,8,B8_N0,PIN_C6,3.3-V LVTTL,,4ma,,,
JP1_22_GPIO_017_OUT,Output,PIN_E6,8,B8_N0,PIN_E6,3.3-V LVTTL,,4ma,,,
JP1_24_GPIO_019_OUT,Output,PIN_D8,8,B8_N0,PIN_D8,3.3-V LVTTL,,4ma,,,
JP1_26_GPIO_021_OUT,Output,PIN_F8,8,B8_N0,PIN_F8,3.3-V LVTTL,,4ma,,,
JP1_28_GPIO_023_OUT,Output,PIN_E9,7,B7_N0,PIN_E9,3.3-V LVTTL,,4ma,,,
JP1_32_GPIO_025_OUT,Output,PIN_D9,7,B7_N0,PIN_D9,3.3-V LVTTL,,4ma,,,
JP1_34_GPIO_027_OUT,Output,PIN_E10,7,B7_N0,PIN_E10,3.3-V LVTTL,,4ma,,,
JP1_36_GPIO_029_OUT,Output,PIN_B11,7,B7_N0,PIN_B11,3.3-V LVTTL,,4ma,,,
JP1_40_GPIO_033_OUT,Output,PIN_B12,7,B7_N0,PIN_B12,3.3-V LVTTL,,4ma,,,
JP2_32_GPIO_125_INPUT,Input,,,,PIN_F15,3.3-V LVTTL,,,,,
JP2_32_GPIO_125_OUT,Output,PIN_P14,4,B4_N0,PIN_P14,3.3-V LVTTL,,4ma,,,
JP2_34_GPIO_127_INPUT,Input,,,,PIN_R7,3.3-V LVTTL,,,,,
JP2_34_GPIO_127_OUT,Output,PIN_N14,5,B5_N0,PIN_N14,3.3-V LVTTL,,4ma,,,
JP2_36_GPIO_129_INPUT,Input,PIN_L13,5,B5_N0,PIN_L13,3.3-V LVTTL,,,,,
JP2_38_GPIO_131_INPUT,Input,PIN_K15,5,B5_N0,PIN_K15,3.3-V LVTTL,,,,,
JP2_40_GPIO_133_INPUT,Input,PIN_J14,5,B5_N0,PIN_J14,3.3-V LVTTL,,,,,
KEY[1],Input,PIN_E1,1,B1_N0,PIN_E1,3.3-V LVTTL,,,,,
KEY[0],Input,PIN_J15,5,B5_N0,PIN_J15,3.3-V LVTTL,,,,,
LED[7],Output,PIN_L3,2,B2_N0,PIN_L3,3.3-V LVTTL,,,,,
LED[6],Output,PIN_B1,1,B1_N0,PIN_B1,3.3-V LVTTL,,,,,
LED[5],Output,PIN_F3,1,B1_N0,PIN_F3,3.3-V LVTTL,,,,,
LED[4],Output,PIN_D1,1,B1_N0,PIN_D1,3.3-V LVTTL,,,,,
LED[3],Output,PIN_A11,7,B7_N0,PIN_A11,3.3-V LVTTL,,,,,
LED[2],Output,PIN_B13,7,B7_N0,PIN_B13,3.3-V LVTTL,,,,,
LED[1],Output,PIN_A13,7,B7_N0,PIN_A13,3.3-V LVTTL,,,,,
LED[0],Output,PIN_A15,7,B7_N0,PIN_A15,3.3-V LVTTL,,,,,
