{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574441841633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574441841680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 11:57:21 2019 " "Processing started: Fri Nov 22 11:57:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574441841680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441841680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ps2Controller -c Ps2Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ps2Controller -c Ps2Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441841680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574441843071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574441843071 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/PS2_Data_In.v " "Can't analyze file -- file //SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/PS2_Data_In.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1574441852102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ps2Controller " "Found entity 1: Ps2Controller" {  } { { "Ps2Controller.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/Ps2Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574441852227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441852227 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MandelBrotDisplay.v(61) " "Verilog HDL information at MandelBrotDisplay.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574441852305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandelbrotdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file mandelbrotdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 MandelBrotDisplay " "Found entity 1: MandelBrotDisplay" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574441852368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441852368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MandelBrotDisplay " "Elaborating entity \"MandelBrotDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last03_received_data MandelBrotDisplay.v(28) " "Verilog HDL or VHDL warning at MandelBrotDisplay.v(28): object \"last03_received_data\" assigned a value but never read" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 "|MandelBrotDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MandelBrotDisplay.v(66) " "Verilog HDL assignment warning at MandelBrotDisplay.v(66): truncated value with size 32 to match size of target (1)" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 "|MandelBrotDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MandelBrotDisplay.v(67) " "Verilog HDL assignment warning at MandelBrotDisplay.v(67): truncated value with size 32 to match size of target (1)" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 "|MandelBrotDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MandelBrotDisplay.v(68) " "Verilog HDL assignment warning at MandelBrotDisplay.v(68): truncated value with size 32 to match size of target (1)" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 "|MandelBrotDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MandelBrotDisplay.v(69) " "Verilog HDL assignment warning at MandelBrotDisplay.v(69): truncated value with size 32 to match size of target (1)" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 "|MandelBrotDisplay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 MandelBrotDisplay.v(14) " "Output port \"HEX5\" at MandelBrotDisplay.v(14) has no driver" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 "|MandelBrotDisplay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 MandelBrotDisplay.v(14) " "Output port \"HEX3\" at MandelBrotDisplay.v(14) has no driver" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 "|MandelBrotDisplay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 MandelBrotDisplay.v(14) " "Output port \"HEX4\" at MandelBrotDisplay.v(14) has no driver" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 "|MandelBrotDisplay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 MandelBrotDisplay.v(14) " "Output port \"HEX2\" at MandelBrotDisplay.v(14) has no driver" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 "|MandelBrotDisplay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 MandelBrotDisplay.v(14) " "Output port \"HEX1\" at MandelBrotDisplay.v(14) has no driver" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 "|MandelBrotDisplay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 MandelBrotDisplay.v(14) " "Output port \"HEX0\" at MandelBrotDisplay.v(14) has no driver" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 "|MandelBrotDisplay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] MandelBrotDisplay.v(15) " "Output port \"LEDR\[9..4\]\" at MandelBrotDisplay.v(15) has no driver" {  } { { "MandelBrotDisplay.v" "" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574441852633 "|MandelBrotDisplay"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ps2 PS2_Controller " "Node instance \"ps2\" instantiates undefined entity \"PS2_Controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "MandelBrotDisplay.v" "ps2" { Text "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/MandelBrotDisplay.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1574441852837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/output_files/Ps2Controller.map.smsg " "Generated suppressed messages file //SRVD/Homes\$/bainesda/Desktop/FinalProject/keyboards/output_files/Ps2Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441853024 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574441853399 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 22 11:57:33 2019 " "Processing ended: Fri Nov 22 11:57:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574441853399 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574441853399 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574441853399 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441853399 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441854415 ""}
