
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4254 (git sha1 a8d67d3c4, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Running command `read_verilog -nomem2reg /export/aman/vtr_aman/vtr-verilog-to-routing/ODIN_II/../vtr_flow/primitives.v' --

1. Executing Verilog-2005 frontend: /export/aman/vtr_aman/vtr-verilog-to-routing/ODIN_II/../vtr_flow/primitives.v
Parsing Verilog input from `/export/aman/vtr_aman/vtr-verilog-to-routing/ODIN_II/../vtr_flow/primitives.v' to AST representation.
Generating RTLIL representation for module `\LUT_K'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\fpga_interconnect'.
Generating RTLIL representation for module `\mux'.
Generating RTLIL representation for module `\adder'.
Generating RTLIL representation for module `\multiply'.
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\dual_port_ram'.
Successfully finished Verilog frontend.

-- Running command `setattr -mod -set keep_hierarchy 1 single_port_ram' --

-- Running command `setattr -mod -set keep_hierarchy 1 dual_port_ram' --

-- Running command `read_verilog -nomem2reg arch_dsp.v' --

2. Executing Verilog-2005 frontend: arch_dsp.v
Parsing Verilog input from `arch_dsp.v' to AST representation.
Generating RTLIL representation for module `\fp32_mult_then_add'.
Generating RTLIL representation for module `\fp32_mult_add'.
Generating RTLIL representation for module `\fp16_mult_fp32_accum'.
Generating RTLIL representation for module `\fp16_mult_fp32_add'.
Generating RTLIL representation for module `\fp16_sop2_accum'.
Generating RTLIL representation for module `\fp16_sop2_mult'.
Generating RTLIL representation for module `\fp16_mult_add'.
Generating RTLIL representation for module `\mac_int'.
Generating RTLIL representation for module `\mac_fp'.
Generating RTLIL representation for module `\int_sop_accum_4'.
Generating RTLIL representation for module `\int_sop_4'.
Generating RTLIL representation for module `\mult_add_int'.
Generating RTLIL representation for module `\int_sop_2'.
Generating RTLIL representation for module `\adder_fp_clk'.
Generating RTLIL representation for module `\adder_fp'.
Generating RTLIL representation for module `\multiply_fp_clk'.
Generating RTLIL representation for module `\multiply_fp'.
Successfully finished Verilog frontend.

-- Running command `read_verilog -sv -nolatches brainwave.v' --

3. Executing Verilog-2005 frontend: brainwave.v
Parsing SystemVerilog input from `brainwave.v' to AST representation.
Generating RTLIL representation for module `\NPU'.
Generating RTLIL representation for module `\controller'.
Generating RTLIL representation for module `\MVU'.
Generating RTLIL representation for module `\MVU_tile'.
Generating RTLIL representation for module `\compute_unit'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\myadder'.
Generating RTLIL representation for module `\SUB_LDPE'.
Generating RTLIL representation for module `\VRF'.
Generating RTLIL representation for module `\MRF'.
Generating RTLIL representation for module `\dsp_block_18_18_int_sop_2'.
Generating RTLIL representation for module `\dp_ram'.
Generating RTLIL representation for module `\sp_ram'.
Generating RTLIL representation for module `\mvm_reduction_unit'.
Generating RTLIL representation for module `\MFU'.
Generating RTLIL representation for module `\mult'.
Generating RTLIL representation for module `\add'.
Generating RTLIL representation for module `\activation'.
Note: Assuming pure combinatorial block at brainwave.v:2869.1-2886.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at brainwave.v:2889.1-2906.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at brainwave.v:2909.1-2948.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\elt_wise_add'.
Generating RTLIL representation for module `\elt_wise_mul'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -check -auto-top -purge_lib' --

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Finding top of design hierarchy..
root of   1 design levels: elt_wise_mul        
root of   1 design levels: elt_wise_add        
root of   0 design levels: activation          
root of   0 design levels: add                 
root of   0 design levels: mult                
root of   2 design levels: MFU                 
root of   1 design levels: mvm_reduction_unit  
root of   0 design levels: sp_ram              
root of   0 design levels: dp_ram              
root of   0 design levels: dsp_block_18_18_int_sop_2
root of   1 design levels: MRF                 
root of   1 design levels: VRF                 
root of   1 design levels: SUB_LDPE            
root of   0 design levels: myadder             
root of   2 design levels: LDPE                
root of   3 design levels: compute_unit        
root of   4 design levels: MVU_tile            
root of   5 design levels: MVU                 
root of   0 design levels: controller          
root of   6 design levels: NPU                 
root of   0 design levels: dual_port_ram       
root of   0 design levels: single_port_ram     
root of   0 design levels: multiply            
root of   0 design levels: adder               
root of   0 design levels: mux                 
root of   0 design levels: fpga_interconnect   
root of   0 design levels: DFF                 
root of   0 design levels: LUT_K               
Automatically selected NPU as design top module.

4.2. Analyzing design hierarchy..
Top module:  \NPU
Used module:     \MFU
Used module:         \activation
Used module:         \elt_wise_mul
Used module:             \mult
Used module:         \elt_wise_add
Used module:             \add
Used module:         \VRF
Used module:             \dp_ram
Used module:     \controller
Used module:     \MVU
Used module:         \mvm_reduction_unit
Used module:             \myadder
Used module:         \MVU_tile
Used module:             \compute_unit
Used module:                 \LDPE
Used module:                     \SUB_LDPE
Used module:                         \dsp_block_18_18_int_sop_2
Used module:                 \MRF
Used module:                     \sp_ram
Parameter \VRF_AWIDTH = 10
Parameter \VRF_DWIDTH = 32

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\VRF'.
Parameter \VRF_AWIDTH = 10
Parameter \VRF_DWIDTH = 32
Generating RTLIL representation for module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Parameter \AWIDTH = 10
Parameter \DWIDTH = 64

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\dp_ram'.
Parameter \AWIDTH = 10
Parameter \DWIDTH = 64
Generating RTLIL representation for module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram'.
Parameter \VRF_AWIDTH = 10
Parameter \VRF_DWIDTH = 32
Found cached RTLIL representation for module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Parameter \VRF_AWIDTH = 10
Parameter \VRF_DWIDTH = 32
Found cached RTLIL representation for module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Parameter \INPUT_WIDTH = 9
Parameter \OUTPUT_WIDTH = 10

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\myadder'.
Parameter \INPUT_WIDTH = 9
Parameter \OUTPUT_WIDTH = 10
Generating RTLIL representation for module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Parameter \INPUT_WIDTH = 9
Parameter \OUTPUT_WIDTH = 10
Found cached RTLIL representation for module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Parameter \INPUT_WIDTH = 9
Parameter \OUTPUT_WIDTH = 10
Found cached RTLIL representation for module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Parameter \INPUT_WIDTH = 9
Parameter \OUTPUT_WIDTH = 10
Found cached RTLIL representation for module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Parameter \INPUT_WIDTH = 8
Parameter \OUTPUT_WIDTH = 9

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\myadder'.
Parameter \INPUT_WIDTH = 8
Parameter \OUTPUT_WIDTH = 9
Generating RTLIL representation for module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Parameter \INPUT_WIDTH = 8
Parameter \OUTPUT_WIDTH = 9
Found cached RTLIL representation for module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Parameter \INPUT_WIDTH = 8
Parameter \OUTPUT_WIDTH = 9
Found cached RTLIL representation for module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Parameter \INPUT_WIDTH = 8
Parameter \OUTPUT_WIDTH = 9
Found cached RTLIL representation for module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Parameter \INPUT_WIDTH = 8
Parameter \OUTPUT_WIDTH = 9
Found cached RTLIL representation for module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Parameter \INPUT_WIDTH = 8
Parameter \OUTPUT_WIDTH = 9
Found cached RTLIL representation for module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Parameter \INPUT_WIDTH = 8
Parameter \OUTPUT_WIDTH = 9
Found cached RTLIL representation for module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Parameter \INPUT_WIDTH = 8
Parameter \OUTPUT_WIDTH = 9
Found cached RTLIL representation for module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Parameter \AWIDTH = 10
Parameter \DWIDTH = 64

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sp_ram'.
Parameter \AWIDTH = 10
Parameter \DWIDTH = 64
Generating RTLIL representation for module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram'.

4.8. Analyzing design hierarchy..
Top module:  \NPU
Used module:     \MFU
Used module:         \activation
Used module:         \elt_wise_mul
Used module:             \mult
Used module:         \elt_wise_add
Used module:             \add
Used module:         $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF
Used module:             \dp_ram
Used module:     \controller
Used module:     \MVU
Used module:         \mvm_reduction_unit
Used module:             $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder
Used module:             $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder
Used module:         \MVU_tile
Used module:             \compute_unit
Used module:                 \LDPE
Used module:                     \SUB_LDPE
Used module:                         \dsp_block_18_18_int_sop_2
Used module:                 \MRF
Used module:                     $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram
Used module:             \VRF
Used module:                 $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram
Parameter \AWIDTH = 10
Parameter \DWIDTH = 32

4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\dp_ram'.
Parameter \AWIDTH = 10
Parameter \DWIDTH = 32
Generating RTLIL representation for module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram'.

4.10. Analyzing design hierarchy..
Top module:  \NPU
Used module:     \MFU
Used module:         \activation
Used module:         \elt_wise_mul
Used module:             \mult
Used module:         \elt_wise_add
Used module:             \add
Used module:         $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF
Used module:             $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram
Used module:     \controller
Used module:     \MVU
Used module:         \mvm_reduction_unit
Used module:             $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder
Used module:             $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder
Used module:         \MVU_tile
Used module:             \compute_unit
Used module:                 \LDPE
Used module:                     \SUB_LDPE
Used module:                         \dsp_block_18_18_int_sop_2
Used module:                 \MRF
Used module:                     $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram
Used module:             \VRF
Used module:                 $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram

4.11. Analyzing design hierarchy..
Top module:  \NPU
Used module:     \MFU
Used module:         \activation
Used module:         \elt_wise_mul
Used module:             \mult
Used module:         \elt_wise_add
Used module:             \add
Used module:         $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF
Used module:             $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram
Used module:     \controller
Used module:     \MVU
Used module:         \mvm_reduction_unit
Used module:             $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder
Used module:             $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder
Used module:         \MVU_tile
Used module:             \compute_unit
Used module:                 \LDPE
Used module:                     \SUB_LDPE
Used module:                         \dsp_block_18_18_int_sop_2
Used module:                 \MRF
Used module:                     $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram
Used module:             \VRF
Used module:                 $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram
Removing unused module `\sp_ram'.
Removing unused module `\dp_ram'.
Removing unused module `\myadder'.
Removing unused module `\multiply_fp'.
Removing unused module `\multiply_fp_clk'.
Removing unused module `\adder_fp'.
Removing unused module `\adder_fp_clk'.
Removing unused module `\int_sop_2'.
Removing unused module `\mult_add_int'.
Removing unused module `\int_sop_4'.
Removing unused module `\int_sop_accum_4'.
Removing unused module `\mac_fp'.
Removing unused module `\mac_int'.
Removing unused module `\fp16_mult_add'.
Removing unused module `\fp16_sop2_mult'.
Removing unused module `\fp16_sop2_accum'.
Removing unused module `\fp16_mult_fp32_add'.
Removing unused module `\fp16_mult_fp32_accum'.
Removing unused module `\fp32_mult_add'.
Removing unused module `\fp32_mult_then_add'.
Removing unused module `\dual_port_ram'.
Removing unused module `\single_port_ram'.
Removing unused module `\multiply'.
Removing unused module `\adder'.
Removing unused module `\mux'.
Removing unused module `\fpga_interconnect'.
Removing unused module `\DFF'.
Removing unused module `\LUT_K'.
Removed 28 unused modules.

-- Running command `proc; opt;' --

5. Executing PROC pass (convert processes to netlists).

5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$brainwave.v:3057$307 in module elt_wise_mul.
Marked 2 switch rules as full_case in process $proc$brainwave.v:3003$297 in module elt_wise_add.
Marked 44 switch rules as full_case in process $proc$brainwave.v:2909$184 in module activation.
Marked 4 switch rules as full_case in process $proc$brainwave.v:2889$183 in module activation.
Marked 4 switch rules as full_case in process $proc$brainwave.v:2869$182 in module activation.
Marked 10 switch rules as full_case in process $proc$brainwave.v:2798$154 in module activation.
Removed 1 dead cases from process $proc$brainwave.v:2656$137 in module MFU.
Marked 2 switch rules as full_case in process $proc$brainwave.v:2656$137 in module MFU.
Marked 1 switch rules as full_case in process $proc$brainwave.v:2535$117 in module mvm_reduction_unit.
Marked 1 switch rules as full_case in process $proc$brainwave.v:2445$354 in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Marked 1 switch rules as full_case in process $proc$brainwave.v:2435$346 in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Marked 1 switch rules as full_case in process $proc$brainwave.v:2495$336 in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Marked 1 switch rules as full_case in process $proc$brainwave.v:2374$85 in module dsp_block_18_18_int_sop_2.
Marked 1 switch rules as full_case in process $proc$brainwave.v:2299$84 in module SUB_LDPE.
Marked 1 switch rules as full_case in process $proc$brainwave.v:2163$333 in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Marked 14 switch rules as full_case in process $proc$brainwave.v:736$72 in module controller.
Marked 1 switch rules as full_case in process $proc$brainwave.v:518$69 in module NPU.
Marked 1 switch rules as full_case in process $proc$brainwave.v:509$67 in module NPU.
Marked 1 switch rules as full_case in process $proc$brainwave.v:498$65 in module NPU.
Marked 2 switch rules as full_case in process $proc$brainwave.v:251$42 in module NPU.
Marked 1 switch rules as full_case in process $proc$brainwave.v:2163$331 in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Marked 1 switch rules as full_case in process $proc$brainwave.v:2445$323 in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Marked 1 switch rules as full_case in process $proc$brainwave.v:2435$315 in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Removed a total of 1 dead cases.

5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 12 redundant assignments.
Promoted 39 assignments to connections.

5.4. Executing PROC_INIT pass (extract init attributes).

5.5. Executing PROC_ARST pass (detect async resets in processes).

5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\elt_wise_mul.$proc$brainwave.v:3057$307'.
     1/2: $0\state[0:0]
     2/2: $0\output_available_mul[0:0]
Creating decoders for process `\elt_wise_add.$proc$brainwave.v:3003$297'.
     1/2: $0\state[0:0]
     2/2: $0\output_available_add[0:0]
Creating decoders for process `\activation.$proc$brainwave.v:2909$184'.
     1/44: $44\address[15:12]
     2/44: $43\address[15:12]
     3/44: $42\address[15:12]
     4/44: $41\address[15:12]
     5/44: $40\address[15:12]
     6/44: $39\address[15:12]
     7/44: $38\address[15:12]
     8/44: $37\address[15:12]
     9/44: $36\address[15:12]
    10/44: $35\address[15:12]
    11/44: $34\address[15:12]
    12/44: $33\address[11:8]
    13/44: $32\address[11:8]
    14/44: $31\address[11:8]
    15/44: $30\address[11:8]
    16/44: $29\address[11:8]
    17/44: $28\address[11:8]
    18/44: $27\address[11:8]
    19/44: $26\address[11:8]
    20/44: $25\address[11:8]
    21/44: $24\address[11:8]
    22/44: $23\address[11:8]
    23/44: $22\address[7:4]
    24/44: $21\address[7:4]
    25/44: $20\address[7:4]
    26/44: $19\address[7:4]
    27/44: $18\address[7:4]
    28/44: $17\address[7:4]
    29/44: $16\address[7:4]
    30/44: $15\address[7:4]
    31/44: $14\address[7:4]
    32/44: $13\address[7:4]
    33/44: $12\address[7:4]
    34/44: $11\address[3:0]
    35/44: $10\address[3:0]
    36/44: $9\address[3:0]
    37/44: $8\address[3:0]
    38/44: $7\address[3:0]
    39/44: $6\address[3:0]
    40/44: $5\address[3:0]
    41/44: $4\address[3:0]
    42/44: $3\address[3:0]
    43/44: $2\address[3:0]
    44/44: $1\address[3:0]
Creating decoders for process `\activation.$proc$brainwave.v:2889$183'.
     1/4: $4\data_intercept[31:24]
     2/4: $3\data_intercept[23:16]
     3/4: $2\data_intercept[15:8]
     4/4: $1\data_intercept[7:0]
Creating decoders for process `\activation.$proc$brainwave.v:2869$182'.
     1/4: $4\data_slope[31:24]
     2/4: $3\data_slope[23:16]
     3/4: $2\data_slope[15:8]
     4/4: $1\data_slope[7:0]
Creating decoders for process `\activation.$proc$brainwave.v:2798$154'.
     1/23: $0\data_intercept_delayed[31:0] [31:24]
     2/23: $0\relu_applied_data_internal[31:0] [15:8]
     3/23: $0\intercept_applied_data_internal[31:0] [15:8]
     4/23: $0\data_intercept_delayed[31:0] [15:8]
     5/23: $0\slope_applied_data_internal[31:0] [15:8]
     6/23: $0\relu_applied_data_internal[31:0] [7:0]
     7/23: $0\intercept_applied_data_internal[31:0] [7:0]
     8/23: $0\data_intercept_delayed[31:0] [7:0]
     9/23: $0\slope_applied_data_internal[31:0] [7:0]
    10/23: $0\intercept_applied_data_internal[31:0] [31:24]
    11/23: $0\slope_applied_data_internal[31:0] [31:24]
    12/23: $0\relu_applied_data_internal[31:0] [31:24]
    13/23: $0\relu_applied_data_internal[31:0] [23:16]
    14/23: $2\cycle_count[31:0]
    15/23: $0\activation_in_progress[0:0]
    16/23: $1\cycle_count[31:0]
    17/23: $1\i[31:0]
    18/23: $0\data_intercept_delayed[31:0] [23:16]
    19/23: $0\slope_applied_data_internal[31:0] [23:16]
    20/23: $0\intercept_applied_data_internal[31:0] [23:16]
    21/23: $2\i[31:0]
    22/23: $0\out_data_available_internal[0:0]
    23/23: $0\done_activation_internal[0:0]
Creating decoders for process `\add.$proc$brainwave.v:2756$148'.
     1/1: $0\p[7:0]
Creating decoders for process `\mult.$proc$brainwave.v:2735$145'.
     1/1: $0\mult_result[15:0]
Creating decoders for process `\MFU.$proc$brainwave.v:2656$137'.
     1/2: $2\out_data[31:0]
     2/2: $1\out_data[31:0]
Creating decoders for process `\mvm_reduction_unit.$proc$brainwave.v:2535$117'.
     1/1: $0\result_mvm_final_stage[31:0]
Creating decoders for process `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2445$354'.
     1/3: $1$memwr$\ram$brainwave.v:2448$345_EN[31:0]$360
     2/3: $1$memwr$\ram$brainwave.v:2448$345_DATA[31:0]$359
     3/3: $1$memwr$\ram$brainwave.v:2448$345_ADDR[9:0]$358
Creating decoders for process `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2435$346'.
     1/3: $1$memwr$\ram$brainwave.v:2438$344_EN[31:0]$352
     2/3: $1$memwr$\ram$brainwave.v:2438$344_DATA[31:0]$351
     3/3: $1$memwr$\ram$brainwave.v:2438$344_ADDR[9:0]$350
Creating decoders for process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.$proc$brainwave.v:2495$336'.
     1/3: $1$memwr$\ram$brainwave.v:2498$335_EN[63:0]$342
     2/3: $1$memwr$\ram$brainwave.v:2498$335_DATA[63:0]$341
     3/3: $1$memwr$\ram$brainwave.v:2498$335_ADDR[9:0]$340
Creating decoders for process `\dsp_block_18_18_int_sop_2.$proc$brainwave.v:2374$85'.
     1/5: $0\by_reg[18:0]
     2/5: $0\bx_reg[17:0]
     3/5: $0\ay_reg[18:0]
     4/5: $0\ax_reg[17:0]
     5/5: $0\result_reg[36:0]
Creating decoders for process `\SUB_LDPE.$proc$brainwave.v:2299$84'.
     1/1: $0\result[31:0]
Creating decoders for process `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.$proc$brainwave.v:2163$333'.
     1/1: $0\sum[8:0]
Creating decoders for process `\controller.$proc$brainwave.v:736$72'.
     1/95: $5\mrf_addr_wr[159:0] [159:150]
     2/95: $5\mrf_addr_wr[159:0] [129:120]
     3/95: $5\mrf_addr_wr[159:0] [109:100]
     4/95: $5\mrf_addr_wr[159:0] [89:80]
     5/95: $5\mrf_addr_wr[159:0] [69:60]
     6/95: $5\mrf_addr_wr[159:0] [49:40]
     7/95: $5\mrf_addr_wr[159:0] [29:20]
     8/95: $5\mrf_addr_wr[159:0] [139:130]
     9/95: $5\mrf_addr_wr[159:0] [149:140]
    10/95: $5\mrf_addr_wr[159:0] [99:90]
    11/95: $5\mrf_addr_wr[159:0] [59:50]
    12/95: $5\mrf_addr_wr[159:0] [19:10]
    13/95: $5\mrf_addr_wr[159:0] [119:110]
    14/95: $5\mrf_addr_wr[159:0] [39:30]
    15/95: $5\mrf_addr_wr[159:0] [79:70]
    16/95: $0\mrf_wr_enable[15:0] [15]
    17/95: $0\mrf_wr_enable[15:0] [14]
    18/95: $0\mrf_wr_enable[15:0] [13]
    19/95: $0\mrf_wr_enable[15:0] [12]
    20/95: $0\mrf_wr_enable[15:0] [11]
    21/95: $0\mrf_wr_enable[15:0] [10]
    22/95: $0\mrf_wr_enable[15:0] [9]
    23/95: $0\mrf_wr_enable[15:0] [8]
    24/95: $0\mrf_wr_enable[15:0] [7]
    25/95: $0\mrf_wr_enable[15:0] [6]
    26/95: $0\mrf_wr_enable[15:0] [5]
    27/95: $0\mrf_wr_enable[15:0] [4]
    28/95: $0\mrf_wr_enable[15:0] [3]
    29/95: $0\mrf_wr_enable[15:0] [2]
    30/95: $0\mrf_wr_enable[15:0] [1]
    31/95: $0\mrf_wr_enable[15:0] [0]
    32/95: $4\mrf_addr_wr[159:0]
    33/95: $3\mrf_addr_wr[159:0] [159:150]
    34/95: $3\mrf_addr_wr[159:0] [129:120]
    35/95: $3\mrf_addr_wr[159:0] [119:110]
    36/95: $3\mrf_addr_wr[159:0] [109:100]
    37/95: $3\mrf_addr_wr[159:0] [99:90]
    38/95: $3\mrf_addr_wr[159:0] [89:80]
    39/95: $3\mrf_addr_wr[159:0] [79:70]
    40/95: $3\mrf_addr_wr[159:0] [69:60]
    41/95: $3\mrf_addr_wr[159:0] [59:50]
    42/95: $3\mrf_addr_wr[159:0] [49:40]
    43/95: $3\mrf_addr_wr[159:0] [39:30]
    44/95: $3\mrf_addr_wr[159:0] [29:20]
    45/95: $3\mrf_addr_wr[159:0] [19:10]
    46/95: $3\mrf_addr_wr[159:0] [9:0]
    47/95: $3\mrf_addr_wr[159:0] [149:140]
    48/95: $3\mrf_addr_wr[159:0] [139:130]
    49/95: $2\mrf_addr_wr[159:0]
    50/95: $1\mrf_addr_wr[159:0]
    51/95: $0\state[1:0]
    52/95: $5\mrf_addr_wr[159:0] [9:0]
    53/95: $0\vrf_addr_wr_mfu_mul_1[9:0]
    54/95: $0\vrf_addr_read_mfu_mul_1[9:0]
    55/95: $0\vrf_wr_enable_mfu_mul_1[0:0]
    56/95: $0\vrf_readn_enable_mfu_mul_1[0:0]
    57/95: $0\vrf_addr_wr_mfu_add_1[9:0]
    58/95: $0\vrf_addr_read_mfu_add_1[9:0]
    59/95: $0\vrf_wr_enable_mfu_add_1[0:0]
    60/95: $0\vrf_readn_enable_mfu_add_1[0:0]
    61/95: $0\vrf_addr_wr_mfu_mul_0[9:0]
    62/95: $0\vrf_addr_read_mfu_mul_0[9:0]
    63/95: $0\vrf_wr_enable_mfu_mul_0[0:0]
    64/95: $0\vrf_readn_enable_mfu_mul_0[0:0]
    65/95: $0\vrf_addr_wr_mfu_add_0[9:0]
    66/95: $0\vrf_addr_read_mfu_add_0[9:0]
    67/95: $0\vrf_wr_enable_mfu_add_0[0:0]
    68/95: $0\vrf_readn_enable_mfu_add_0[0:0]
    69/95: $0\vrf_wr_enable_mvu_3[0:0]
    70/95: $0\vrf_readn_enable_mvu_3[0:0]
    71/95: $0\vrf_wr_enable_mvu_2[0:0]
    72/95: $0\vrf_readn_enable_mvu_2[0:0]
    73/95: $0\vrf_wr_enable_mvu_1[0:0]
    74/95: $0\vrf_readn_enable_mvu_1[0:0]
    75/95: $0\vrf_wr_enable_mvu_0[0:0]
    76/95: $0\vrf_readn_enable_mvu_0[0:0]
    77/95: $0\start_mv_mul[0:0]
    78/95: $0\start_mfu_1[0:0]
    79/95: $0\start_mfu_0[0:0]
    80/95: $0\output_data_to_dram[159:0]
    81/95: $0\dram_addr_wr[9:0]
    82/95: $0\vrf_muxed_readn_enable[0:0]
    83/95: $0\vrf_muxed_wr_enable_dram[0:0]
    84/95: $0\vrf_muxed_wr_addr_dram[9:0]
    85/95: $0\operation[1:0]
    86/95: $0\activation[1:0]
    87/95: $0\in_data_available_mfu_1[0:0]
    88/95: $0\in_data_available_mfu_0[0:0]
    89/95: $0\mrf_in_data[63:0]
    90/95: $0\vrf_addr_read[9:0]
    91/95: $0\vrf_addr_wr[9:0]
    92/95: $0\vrf_in_data[63:0]
    93/95: $0\get_instr_addr[9:0]
    94/95: $0\get_instr[0:0]
    95/95: $0\dram_write_enable[0:0]
Creating decoders for process `\NPU.$proc$brainwave.v:518$69'.
     1/1: $0\reset_mfu_1_with_single_cyc_latency[0:0]
Creating decoders for process `\NPU.$proc$brainwave.v:509$67'.
     1/1: $0\reset_mfu_0_with_single_cyc_latency[0:0]
Creating decoders for process `\NPU.$proc$brainwave.v:498$65'.
     1/2: $0\reset_tile_with_single_cyc_latency[0:0]
     2/2: $0\start_tile_with_single_cyc_latency[0:0]
Creating decoders for process `\NPU.$proc$brainwave.v:350$52'.
     1/1: $0\output_mfu_stage_0_buffer[31:0]
Creating decoders for process `\NPU.$proc$brainwave.v:343$48'.
     1/1: $0\output_mvu_stage_buffer[31:0]
Creating decoders for process `\NPU.$proc$brainwave.v:251$42'.
     1/2: $0\num_cycles_mvm[3:0]
     2/2: $0\done_mvm[0:0]
Creating decoders for process `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.$proc$brainwave.v:2163$331'.
     1/1: $0\sum[9:0]
Creating decoders for process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2445$323'.
     1/3: $1$memwr$\ram$brainwave.v:2448$314_EN[63:0]$329
     2/3: $1$memwr$\ram$brainwave.v:2448$314_DATA[63:0]$328
     3/3: $1$memwr$\ram$brainwave.v:2448$314_ADDR[9:0]$327
Creating decoders for process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2435$315'.
     1/3: $1$memwr$\ram$brainwave.v:2438$313_EN[63:0]$321
     2/3: $1$memwr$\ram$brainwave.v:2438$313_DATA[63:0]$320
     3/3: $1$memwr$\ram$brainwave.v:2438$313_ADDR[9:0]$319

5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\activation.\i' from process `\activation.$proc$brainwave.v:2909$184'.
No latch inferred for signal `\activation.\address' from process `\activation.$proc$brainwave.v:2909$184'.
No latch inferred for signal `\activation.\i' from process `\activation.$proc$brainwave.v:2889$183'.
No latch inferred for signal `\activation.\data_intercept' from process `\activation.$proc$brainwave.v:2889$183'.
No latch inferred for signal `\activation.\i' from process `\activation.$proc$brainwave.v:2869$182'.
No latch inferred for signal `\activation.\data_slope' from process `\activation.$proc$brainwave.v:2869$182'.
No latch inferred for signal `\MFU.\out_data' from process `\MFU.$proc$brainwave.v:2656$137'.
No latch inferred for signal `\mvm_reduction_unit.\result_mvm_final_stage' from process `\mvm_reduction_unit.$proc$brainwave.v:2535$117'.
No latch inferred for signal `\SUB_LDPE.\result' from process `\SUB_LDPE.$proc$brainwave.v:2299$84'.
No latch inferred for signal `\NPU.\reset_mfu_1_with_single_cyc_latency' from process `\NPU.$proc$brainwave.v:518$69'.
No latch inferred for signal `\NPU.\reset_mfu_0_with_single_cyc_latency' from process `\NPU.$proc$brainwave.v:509$67'.

5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\elt_wise_mul.\state' using process `\elt_wise_mul.$proc$brainwave.v:3057$307'.
  created $dff cell `$procdff$4042' with positive edge clock.
Creating register for signal `\elt_wise_mul.\output_available_mul' using process `\elt_wise_mul.$proc$brainwave.v:3057$307'.
  created $dff cell `$procdff$4043' with positive edge clock.
Creating register for signal `\elt_wise_add.\state' using process `\elt_wise_add.$proc$brainwave.v:3003$297'.
  created $dff cell `$procdff$4044' with positive edge clock.
Creating register for signal `\elt_wise_add.\output_available_add' using process `\elt_wise_add.$proc$brainwave.v:3003$297'.
  created $dff cell `$procdff$4045' with positive edge clock.
Creating register for signal `\activation.\done_activation_internal' using process `\activation.$proc$brainwave.v:2798$154'.
  created $dff cell `$procdff$4046' with positive edge clock.
Creating register for signal `\activation.\out_data_available_internal' using process `\activation.$proc$brainwave.v:2798$154'.
  created $dff cell `$procdff$4047' with positive edge clock.
Creating register for signal `\activation.\slope_applied_data_internal' using process `\activation.$proc$brainwave.v:2798$154'.
  created $dff cell `$procdff$4048' with positive edge clock.
Creating register for signal `\activation.\intercept_applied_data_internal' using process `\activation.$proc$brainwave.v:2798$154'.
  created $dff cell `$procdff$4049' with positive edge clock.
Creating register for signal `\activation.\relu_applied_data_internal' using process `\activation.$proc$brainwave.v:2798$154'.
  created $dff cell `$procdff$4050' with positive edge clock.
Creating register for signal `\activation.\i' using process `\activation.$proc$brainwave.v:2798$154'.
  created $dff cell `$procdff$4051' with positive edge clock.
Creating register for signal `\activation.\cycle_count' using process `\activation.$proc$brainwave.v:2798$154'.
  created $dff cell `$procdff$4052' with positive edge clock.
Creating register for signal `\activation.\activation_in_progress' using process `\activation.$proc$brainwave.v:2798$154'.
  created $dff cell `$procdff$4053' with positive edge clock.
Creating register for signal `\activation.\data_intercept_delayed' using process `\activation.$proc$brainwave.v:2798$154'.
  created $dff cell `$procdff$4054' with positive edge clock.
Creating register for signal `\add.\p' using process `\add.$proc$brainwave.v:2756$148'.
  created $dff cell `$procdff$4055' with positive edge clock.
Creating register for signal `\mult.\mult_result' using process `\mult.$proc$brainwave.v:2735$145'.
  created $dff cell `$procdff$4056' with positive edge clock.
Creating register for signal `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.\outb' using process `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2445$354'.
  created $dff cell `$procdff$4057' with positive edge clock.
Creating register for signal `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$memwr$\ram$brainwave.v:2448$345_ADDR' using process `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2445$354'.
  created $dff cell `$procdff$4058' with positive edge clock.
Creating register for signal `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$memwr$\ram$brainwave.v:2448$345_DATA' using process `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2445$354'.
  created $dff cell `$procdff$4059' with positive edge clock.
Creating register for signal `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$memwr$\ram$brainwave.v:2448$345_EN' using process `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2445$354'.
  created $dff cell `$procdff$4060' with positive edge clock.
Creating register for signal `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.\outa' using process `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2435$346'.
  created $dff cell `$procdff$4061' with positive edge clock.
Creating register for signal `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$memwr$\ram$brainwave.v:2438$344_ADDR' using process `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2435$346'.
  created $dff cell `$procdff$4062' with positive edge clock.
Creating register for signal `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$memwr$\ram$brainwave.v:2438$344_DATA' using process `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2435$346'.
  created $dff cell `$procdff$4063' with positive edge clock.
Creating register for signal `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$memwr$\ram$brainwave.v:2438$344_EN' using process `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2435$346'.
  created $dff cell `$procdff$4064' with positive edge clock.
Creating register for signal `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.\out' using process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.$proc$brainwave.v:2495$336'.
  created $dff cell `$procdff$4065' with positive edge clock.
Creating register for signal `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.$memwr$\ram$brainwave.v:2498$335_ADDR' using process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.$proc$brainwave.v:2495$336'.
  created $dff cell `$procdff$4066' with positive edge clock.
Creating register for signal `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.$memwr$\ram$brainwave.v:2498$335_DATA' using process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.$proc$brainwave.v:2495$336'.
  created $dff cell `$procdff$4067' with positive edge clock.
Creating register for signal `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.$memwr$\ram$brainwave.v:2498$335_EN' using process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.$proc$brainwave.v:2495$336'.
  created $dff cell `$procdff$4068' with positive edge clock.
Creating register for signal `\dsp_block_18_18_int_sop_2.\ax_reg' using process `\dsp_block_18_18_int_sop_2.$proc$brainwave.v:2374$85'.
  created $dff cell `$procdff$4069' with positive edge clock.
Creating register for signal `\dsp_block_18_18_int_sop_2.\ay_reg' using process `\dsp_block_18_18_int_sop_2.$proc$brainwave.v:2374$85'.
  created $dff cell `$procdff$4070' with positive edge clock.
Creating register for signal `\dsp_block_18_18_int_sop_2.\bx_reg' using process `\dsp_block_18_18_int_sop_2.$proc$brainwave.v:2374$85'.
  created $dff cell `$procdff$4071' with positive edge clock.
Creating register for signal `\dsp_block_18_18_int_sop_2.\by_reg' using process `\dsp_block_18_18_int_sop_2.$proc$brainwave.v:2374$85'.
  created $dff cell `$procdff$4072' with positive edge clock.
Creating register for signal `\dsp_block_18_18_int_sop_2.\result_reg' using process `\dsp_block_18_18_int_sop_2.$proc$brainwave.v:2374$85'.
  created $dff cell `$procdff$4073' with positive edge clock.
Creating register for signal `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.\sum' using process `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.$proc$brainwave.v:2163$333'.
  created $dff cell `$procdff$4074' with positive edge clock.
Creating register for signal `\controller.\dram_write_enable' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4075' with positive edge clock.
Creating register for signal `\controller.\get_instr' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4076' with positive edge clock.
Creating register for signal `\controller.\get_instr_addr' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4077' with positive edge clock.
Creating register for signal `\controller.\vrf_in_data' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4078' with positive edge clock.
Creating register for signal `\controller.\vrf_addr_wr' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4079' with positive edge clock.
Creating register for signal `\controller.\vrf_addr_read' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4080' with positive edge clock.
Creating register for signal `\controller.\mrf_in_data' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4081' with positive edge clock.
Creating register for signal `\controller.\mrf_addr_wr' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4082' with positive edge clock.
Creating register for signal `\controller.\in_data_available_mfu_0' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4083' with positive edge clock.
Creating register for signal `\controller.\in_data_available_mfu_1' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4084' with positive edge clock.
Creating register for signal `\controller.\activation' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4085' with positive edge clock.
Creating register for signal `\controller.\operation' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4086' with positive edge clock.
Creating register for signal `\controller.\vrf_muxed_wr_addr_dram' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4087' with positive edge clock.
Creating register for signal `\controller.\vrf_muxed_wr_enable_dram' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4088' with positive edge clock.
Creating register for signal `\controller.\vrf_muxed_readn_enable' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4089' with positive edge clock.
Creating register for signal `\controller.\dram_addr_wr' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4090' with positive edge clock.
Creating register for signal `\controller.\output_data_to_dram' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4091' with positive edge clock.
Creating register for signal `\controller.\start_mfu_0' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4092' with positive edge clock.
Creating register for signal `\controller.\start_mfu_1' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4093' with positive edge clock.
Creating register for signal `\controller.\start_mv_mul' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4094' with positive edge clock.
Creating register for signal `\controller.\vrf_readn_enable_mvu_0' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4095' with positive edge clock.
Creating register for signal `\controller.\vrf_wr_enable_mvu_0' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4096' with positive edge clock.
Creating register for signal `\controller.\vrf_readn_enable_mvu_1' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4097' with positive edge clock.
Creating register for signal `\controller.\vrf_wr_enable_mvu_1' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4098' with positive edge clock.
Creating register for signal `\controller.\vrf_readn_enable_mvu_2' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4099' with positive edge clock.
Creating register for signal `\controller.\vrf_wr_enable_mvu_2' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4100' with positive edge clock.
Creating register for signal `\controller.\vrf_readn_enable_mvu_3' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4101' with positive edge clock.
Creating register for signal `\controller.\vrf_wr_enable_mvu_3' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4102' with positive edge clock.
Creating register for signal `\controller.\vrf_readn_enable_mfu_add_0' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4103' with positive edge clock.
Creating register for signal `\controller.\vrf_wr_enable_mfu_add_0' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4104' with positive edge clock.
Creating register for signal `\controller.\vrf_addr_read_mfu_add_0' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4105' with positive edge clock.
Creating register for signal `\controller.\vrf_addr_wr_mfu_add_0' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4106' with positive edge clock.
Creating register for signal `\controller.\vrf_readn_enable_mfu_mul_0' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4107' with positive edge clock.
Creating register for signal `\controller.\vrf_wr_enable_mfu_mul_0' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4108' with positive edge clock.
Creating register for signal `\controller.\vrf_addr_read_mfu_mul_0' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4109' with positive edge clock.
Creating register for signal `\controller.\vrf_addr_wr_mfu_mul_0' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4110' with positive edge clock.
Creating register for signal `\controller.\vrf_readn_enable_mfu_add_1' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4111' with positive edge clock.
Creating register for signal `\controller.\vrf_wr_enable_mfu_add_1' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4112' with positive edge clock.
Creating register for signal `\controller.\vrf_addr_read_mfu_add_1' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4113' with positive edge clock.
Creating register for signal `\controller.\vrf_addr_wr_mfu_add_1' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4114' with positive edge clock.
Creating register for signal `\controller.\vrf_readn_enable_mfu_mul_1' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4115' with positive edge clock.
Creating register for signal `\controller.\vrf_wr_enable_mfu_mul_1' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4116' with positive edge clock.
Creating register for signal `\controller.\vrf_addr_read_mfu_mul_1' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4117' with positive edge clock.
Creating register for signal `\controller.\vrf_addr_wr_mfu_mul_1' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4118' with positive edge clock.
Creating register for signal `\controller.\mrf_wr_enable' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4119' with positive edge clock.
Creating register for signal `\controller.\state' using process `\controller.$proc$brainwave.v:736$72'.
  created $dff cell `$procdff$4120' with positive edge clock.
Creating register for signal `\NPU.\start_tile_with_single_cyc_latency' using process `\NPU.$proc$brainwave.v:498$65'.
  created $dff cell `$procdff$4121' with positive edge clock.
Creating register for signal `\NPU.\reset_tile_with_single_cyc_latency' using process `\NPU.$proc$brainwave.v:498$65'.
  created $dff cell `$procdff$4122' with positive edge clock.
Creating register for signal `\NPU.\output_mfu_stage_0_buffer' using process `\NPU.$proc$brainwave.v:350$52'.
  created $dff cell `$procdff$4123' with positive edge clock.
Creating register for signal `\NPU.\output_mvu_stage_buffer' using process `\NPU.$proc$brainwave.v:343$48'.
  created $dff cell `$procdff$4124' with positive edge clock.
Creating register for signal `\NPU.\done_mvm' using process `\NPU.$proc$brainwave.v:251$42'.
  created $dff cell `$procdff$4125' with positive edge clock.
Creating register for signal `\NPU.\num_cycles_mvm' using process `\NPU.$proc$brainwave.v:251$42'.
  created $dff cell `$procdff$4126' with positive edge clock.
Creating register for signal `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.\sum' using process `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.$proc$brainwave.v:2163$331'.
  created $dff cell `$procdff$4127' with positive edge clock.
Creating register for signal `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.\outb' using process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2445$323'.
  created $dff cell `$procdff$4128' with positive edge clock.
Creating register for signal `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$memwr$\ram$brainwave.v:2448$314_ADDR' using process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2445$323'.
  created $dff cell `$procdff$4129' with positive edge clock.
Creating register for signal `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$memwr$\ram$brainwave.v:2448$314_DATA' using process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2445$323'.
  created $dff cell `$procdff$4130' with positive edge clock.
Creating register for signal `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$memwr$\ram$brainwave.v:2448$314_EN' using process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2445$323'.
  created $dff cell `$procdff$4131' with positive edge clock.
Creating register for signal `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.\outa' using process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2435$315'.
  created $dff cell `$procdff$4132' with positive edge clock.
Creating register for signal `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$memwr$\ram$brainwave.v:2438$313_ADDR' using process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2435$315'.
  created $dff cell `$procdff$4133' with positive edge clock.
Creating register for signal `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$memwr$\ram$brainwave.v:2438$313_DATA' using process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2435$315'.
  created $dff cell `$procdff$4134' with positive edge clock.
Creating register for signal `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$memwr$\ram$brainwave.v:2438$313_EN' using process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2435$315'.
  created $dff cell `$procdff$4135' with positive edge clock.

5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\elt_wise_mul.$proc$brainwave.v:3057$307'.
Removing empty process `elt_wise_mul.$proc$brainwave.v:3057$307'.
Found and cleaned up 2 empty switches in `\elt_wise_add.$proc$brainwave.v:3003$297'.
Removing empty process `elt_wise_add.$proc$brainwave.v:3003$297'.
Found and cleaned up 44 empty switches in `\activation.$proc$brainwave.v:2909$184'.
Removing empty process `activation.$proc$brainwave.v:2909$184'.
Found and cleaned up 4 empty switches in `\activation.$proc$brainwave.v:2889$183'.
Removing empty process `activation.$proc$brainwave.v:2889$183'.
Found and cleaned up 4 empty switches in `\activation.$proc$brainwave.v:2869$182'.
Removing empty process `activation.$proc$brainwave.v:2869$182'.
Found and cleaned up 12 empty switches in `\activation.$proc$brainwave.v:2798$154'.
Removing empty process `activation.$proc$brainwave.v:2798$154'.
Found and cleaned up 1 empty switch in `\add.$proc$brainwave.v:2756$148'.
Removing empty process `add.$proc$brainwave.v:2756$148'.
Found and cleaned up 1 empty switch in `\mult.$proc$brainwave.v:2735$145'.
Removing empty process `mult.$proc$brainwave.v:2735$145'.
Found and cleaned up 2 empty switches in `\MFU.$proc$brainwave.v:2656$137'.
Removing empty process `MFU.$proc$brainwave.v:2656$137'.
Found and cleaned up 1 empty switch in `\mvm_reduction_unit.$proc$brainwave.v:2535$117'.
Removing empty process `mvm_reduction_unit.$proc$brainwave.v:2535$117'.
Found and cleaned up 1 empty switch in `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2445$354'.
Removing empty process `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2445$354'.
Found and cleaned up 1 empty switch in `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2435$346'.
Removing empty process `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.$proc$brainwave.v:2435$346'.
Found and cleaned up 1 empty switch in `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.$proc$brainwave.v:2495$336'.
Removing empty process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.$proc$brainwave.v:2495$336'.
Found and cleaned up 1 empty switch in `\dsp_block_18_18_int_sop_2.$proc$brainwave.v:2374$85'.
Removing empty process `dsp_block_18_18_int_sop_2.$proc$brainwave.v:2374$85'.
Found and cleaned up 1 empty switch in `\SUB_LDPE.$proc$brainwave.v:2299$84'.
Removing empty process `SUB_LDPE.$proc$brainwave.v:2299$84'.
Found and cleaned up 1 empty switch in `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.$proc$brainwave.v:2163$333'.
Removing empty process `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.$proc$brainwave.v:2163$333'.
Found and cleaned up 16 empty switches in `\controller.$proc$brainwave.v:736$72'.
Removing empty process `controller.$proc$brainwave.v:736$72'.
Found and cleaned up 1 empty switch in `\NPU.$proc$brainwave.v:518$69'.
Removing empty process `NPU.$proc$brainwave.v:518$69'.
Found and cleaned up 1 empty switch in `\NPU.$proc$brainwave.v:509$67'.
Removing empty process `NPU.$proc$brainwave.v:509$67'.
Found and cleaned up 1 empty switch in `\NPU.$proc$brainwave.v:498$65'.
Removing empty process `NPU.$proc$brainwave.v:498$65'.
Found and cleaned up 1 empty switch in `\NPU.$proc$brainwave.v:350$52'.
Removing empty process `NPU.$proc$brainwave.v:350$52'.
Found and cleaned up 1 empty switch in `\NPU.$proc$brainwave.v:343$48'.
Removing empty process `NPU.$proc$brainwave.v:343$48'.
Found and cleaned up 2 empty switches in `\NPU.$proc$brainwave.v:251$42'.
Removing empty process `NPU.$proc$brainwave.v:251$42'.
Found and cleaned up 1 empty switch in `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.$proc$brainwave.v:2163$331'.
Removing empty process `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.$proc$brainwave.v:2163$331'.
Found and cleaned up 1 empty switch in `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2445$323'.
Removing empty process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2445$323'.
Found and cleaned up 1 empty switch in `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2435$315'.
Removing empty process `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.$proc$brainwave.v:2435$315'.
Cleaned up 105 empty switches.

5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
Optimizing module elt_wise_mul.
<suppressed ~5 debug messages>
Optimizing module elt_wise_add.
<suppressed ~5 debug messages>
Optimizing module activation.
<suppressed ~17 debug messages>
Optimizing module add.
<suppressed ~2 debug messages>
Optimizing module mult.
<suppressed ~2 debug messages>
Optimizing module MFU.
<suppressed ~7 debug messages>
Optimizing module mvm_reduction_unit.
Optimizing module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Optimizing module dsp_block_18_18_int_sop_2.
Optimizing module MRF.
Optimizing module VRF.
Optimizing module SUB_LDPE.
Optimizing module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Optimizing module LDPE.
Optimizing module compute_unit.
Optimizing module MVU_tile.
Optimizing module MVU.
Optimizing module controller.
<suppressed ~78 debug messages>
Optimizing module NPU.
<suppressed ~6 debug messages>
Optimizing module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
Optimizing module elt_wise_mul.
Optimizing module elt_wise_add.
Optimizing module activation.
Optimizing module add.
Optimizing module mult.
Optimizing module MFU.
Optimizing module mvm_reduction_unit.
Optimizing module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Optimizing module dsp_block_18_18_int_sop_2.
Optimizing module MRF.
Optimizing module VRF.
Optimizing module SUB_LDPE.
Optimizing module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Optimizing module LDPE.
Optimizing module compute_unit.
Optimizing module MVU_tile.
Optimizing module MVU.
Optimizing module controller.
Optimizing module NPU.
Optimizing module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Finding identical cells in module `\elt_wise_mul'.
<suppressed ~9 debug messages>
Finding identical cells in module `\elt_wise_add'.
<suppressed ~9 debug messages>
Finding identical cells in module `\activation'.
<suppressed ~54 debug messages>
Finding identical cells in module `\add'.
Finding identical cells in module `\mult'.
Finding identical cells in module `\MFU'.
<suppressed ~15 debug messages>
Finding identical cells in module `\mvm_reduction_unit'.
Finding identical cells in module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram'.
Finding identical cells in module `\dsp_block_18_18_int_sop_2'.
Finding identical cells in module `\MRF'.
Finding identical cells in module `\VRF'.
Finding identical cells in module `\SUB_LDPE'.
Finding identical cells in module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Finding identical cells in module `\LDPE'.
Finding identical cells in module `\compute_unit'.
Finding identical cells in module `\MVU_tile'.
Finding identical cells in module `\MVU'.
Finding identical cells in module `\controller'.
<suppressed ~2715 debug messages>
Finding identical cells in module `\NPU'.
Finding identical cells in module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram'.
Removed a total of 934 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elt_wise_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$brainwave.v:2817$170: \inp_data [23:16] -> { \inp_data [23:17] 1'0 }
      Replacing known input bits on port A of cell $ternary$brainwave.v:2817$174: \inp_data [31:24] -> { \inp_data [31:25] 1'0 }
      Replacing known input bits on port A of cell $ternary$brainwave.v:2817$162: \inp_data [7:0] -> { \inp_data [7:1] 1'0 }
      Replacing known input bits on port A of cell $ternary$brainwave.v:2817$166: \inp_data [15:8] -> { \inp_data [15:9] 1'0 }
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1379.
    dead port 1/2 on $mux $procmux$1433.
    dead port 1/2 on $mux $procmux$1173.
    dead port 1/2 on $mux $procmux$1167.
    dead port 1/2 on $mux $procmux$1164.
    dead port 1/2 on $mux $procmux$1158.
    dead port 1/2 on $mux $procmux$1155.
    dead port 1/2 on $mux $procmux$1152.
    dead port 1/2 on $mux $procmux$1146.
    dead port 1/2 on $mux $procmux$1143.
    dead port 1/2 on $mux $procmux$1140.
    dead port 1/2 on $mux $procmux$1137.
    dead port 1/2 on $mux $procmux$1131.
    dead port 1/2 on $mux $procmux$1128.
    dead port 1/2 on $mux $procmux$1125.
    dead port 1/2 on $mux $procmux$1122.
    dead port 1/2 on $mux $procmux$1119.
    dead port 1/2 on $mux $procmux$1113.
    dead port 1/2 on $mux $procmux$1110.
    dead port 1/2 on $mux $procmux$1107.
    dead port 1/2 on $mux $procmux$1104.
    dead port 1/2 on $mux $procmux$1101.
    dead port 1/2 on $mux $procmux$1098.
    dead port 1/2 on $mux $procmux$1092.
    dead port 1/2 on $mux $procmux$1089.
    dead port 1/2 on $mux $procmux$1086.
    dead port 1/2 on $mux $procmux$1083.
    dead port 1/2 on $mux $procmux$1080.
    dead port 1/2 on $mux $procmux$1077.
    dead port 1/2 on $mux $procmux$1074.
    dead port 1/2 on $mux $procmux$1068.
    dead port 1/2 on $mux $procmux$1065.
    dead port 1/2 on $mux $procmux$1062.
    dead port 1/2 on $mux $procmux$1059.
    dead port 1/2 on $mux $procmux$1056.
    dead port 1/2 on $mux $procmux$1053.
    dead port 1/2 on $mux $procmux$1050.
    dead port 1/2 on $mux $procmux$1047.
    dead port 1/2 on $mux $procmux$1041.
    dead port 1/2 on $mux $procmux$1038.
    dead port 1/2 on $mux $procmux$1035.
    dead port 1/2 on $mux $procmux$1032.
    dead port 1/2 on $mux $procmux$1029.
    dead port 1/2 on $mux $procmux$1026.
    dead port 1/2 on $mux $procmux$1023.
    dead port 1/2 on $mux $procmux$1020.
    dead port 1/2 on $mux $procmux$1017.
    dead port 1/2 on $mux $procmux$1011.
    dead port 1/2 on $mux $procmux$1008.
    dead port 1/2 on $mux $procmux$1005.
    dead port 1/2 on $mux $procmux$1002.
    dead port 1/2 on $mux $procmux$999.
    dead port 1/2 on $mux $procmux$996.
    dead port 1/2 on $mux $procmux$993.
    dead port 1/2 on $mux $procmux$990.
    dead port 1/2 on $mux $procmux$987.
    dead port 1/2 on $mux $procmux$984.
    dead port 1/2 on $mux $procmux$975.
    dead port 1/2 on $mux $procmux$969.
    dead port 1/2 on $mux $procmux$966.
    dead port 1/2 on $mux $procmux$960.
    dead port 1/2 on $mux $procmux$957.
    dead port 1/2 on $mux $procmux$954.
    dead port 1/2 on $mux $procmux$948.
    dead port 1/2 on $mux $procmux$945.
    dead port 1/2 on $mux $procmux$942.
    dead port 1/2 on $mux $procmux$939.
    dead port 1/2 on $mux $procmux$933.
    dead port 1/2 on $mux $procmux$930.
    dead port 1/2 on $mux $procmux$927.
    dead port 1/2 on $mux $procmux$924.
    dead port 1/2 on $mux $procmux$921.
    dead port 1/2 on $mux $procmux$915.
    dead port 1/2 on $mux $procmux$912.
    dead port 1/2 on $mux $procmux$909.
    dead port 1/2 on $mux $procmux$906.
    dead port 1/2 on $mux $procmux$903.
    dead port 1/2 on $mux $procmux$900.
    dead port 1/2 on $mux $procmux$894.
    dead port 1/2 on $mux $procmux$891.
    dead port 1/2 on $mux $procmux$888.
    dead port 1/2 on $mux $procmux$885.
    dead port 1/2 on $mux $procmux$882.
    dead port 1/2 on $mux $procmux$879.
    dead port 1/2 on $mux $procmux$876.
    dead port 1/2 on $mux $procmux$870.
    dead port 1/2 on $mux $procmux$867.
    dead port 1/2 on $mux $procmux$864.
    dead port 1/2 on $mux $procmux$861.
    dead port 1/2 on $mux $procmux$858.
    dead port 1/2 on $mux $procmux$855.
    dead port 1/2 on $mux $procmux$852.
    dead port 1/2 on $mux $procmux$849.
    dead port 1/2 on $mux $procmux$843.
    dead port 1/2 on $mux $procmux$840.
    dead port 1/2 on $mux $procmux$837.
    dead port 1/2 on $mux $procmux$834.
    dead port 1/2 on $mux $procmux$831.
    dead port 1/2 on $mux $procmux$828.
    dead port 1/2 on $mux $procmux$825.
    dead port 1/2 on $mux $procmux$822.
    dead port 1/2 on $mux $procmux$819.
    dead port 1/2 on $mux $procmux$813.
    dead port 1/2 on $mux $procmux$810.
    dead port 1/2 on $mux $procmux$807.
    dead port 1/2 on $mux $procmux$804.
    dead port 1/2 on $mux $procmux$801.
    dead port 1/2 on $mux $procmux$798.
    dead port 1/2 on $mux $procmux$795.
    dead port 1/2 on $mux $procmux$792.
    dead port 1/2 on $mux $procmux$789.
    dead port 1/2 on $mux $procmux$786.
    dead port 1/2 on $mux $procmux$777.
    dead port 1/2 on $mux $procmux$771.
    dead port 1/2 on $mux $procmux$768.
    dead port 1/2 on $mux $procmux$762.
    dead port 1/2 on $mux $procmux$759.
    dead port 1/2 on $mux $procmux$756.
    dead port 1/2 on $mux $procmux$750.
    dead port 1/2 on $mux $procmux$747.
    dead port 1/2 on $mux $procmux$744.
    dead port 1/2 on $mux $procmux$741.
    dead port 1/2 on $mux $procmux$735.
    dead port 1/2 on $mux $procmux$732.
    dead port 1/2 on $mux $procmux$729.
    dead port 1/2 on $mux $procmux$726.
    dead port 1/2 on $mux $procmux$723.
    dead port 1/2 on $mux $procmux$717.
    dead port 1/2 on $mux $procmux$714.
    dead port 1/2 on $mux $procmux$711.
    dead port 1/2 on $mux $procmux$708.
    dead port 1/2 on $mux $procmux$705.
    dead port 1/2 on $mux $procmux$702.
    dead port 1/2 on $mux $procmux$696.
    dead port 1/2 on $mux $procmux$693.
    dead port 1/2 on $mux $procmux$690.
    dead port 1/2 on $mux $procmux$687.
    dead port 1/2 on $mux $procmux$684.
    dead port 1/2 on $mux $procmux$681.
    dead port 1/2 on $mux $procmux$678.
    dead port 1/2 on $mux $procmux$672.
    dead port 1/2 on $mux $procmux$669.
    dead port 1/2 on $mux $procmux$666.
    dead port 1/2 on $mux $procmux$663.
    dead port 1/2 on $mux $procmux$660.
    dead port 1/2 on $mux $procmux$657.
    dead port 1/2 on $mux $procmux$654.
    dead port 1/2 on $mux $procmux$651.
    dead port 1/2 on $mux $procmux$645.
    dead port 1/2 on $mux $procmux$642.
    dead port 1/2 on $mux $procmux$639.
    dead port 1/2 on $mux $procmux$636.
    dead port 1/2 on $mux $procmux$633.
    dead port 1/2 on $mux $procmux$630.
    dead port 1/2 on $mux $procmux$627.
    dead port 1/2 on $mux $procmux$624.
    dead port 1/2 on $mux $procmux$621.
    dead port 1/2 on $mux $procmux$615.
    dead port 1/2 on $mux $procmux$612.
    dead port 1/2 on $mux $procmux$609.
    dead port 1/2 on $mux $procmux$606.
    dead port 1/2 on $mux $procmux$603.
    dead port 1/2 on $mux $procmux$600.
    dead port 1/2 on $mux $procmux$597.
    dead port 1/2 on $mux $procmux$594.
    dead port 1/2 on $mux $procmux$591.
    dead port 1/2 on $mux $procmux$588.
    dead port 1/2 on $mux $procmux$579.
    dead port 1/2 on $mux $procmux$573.
    dead port 1/2 on $mux $procmux$570.
    dead port 1/2 on $mux $procmux$564.
    dead port 1/2 on $mux $procmux$561.
    dead port 1/2 on $mux $procmux$558.
    dead port 1/2 on $mux $procmux$552.
    dead port 1/2 on $mux $procmux$549.
    dead port 1/2 on $mux $procmux$546.
    dead port 1/2 on $mux $procmux$543.
    dead port 1/2 on $mux $procmux$537.
    dead port 1/2 on $mux $procmux$534.
    dead port 1/2 on $mux $procmux$531.
    dead port 1/2 on $mux $procmux$528.
    dead port 1/2 on $mux $procmux$525.
    dead port 1/2 on $mux $procmux$519.
    dead port 1/2 on $mux $procmux$516.
    dead port 1/2 on $mux $procmux$513.
    dead port 1/2 on $mux $procmux$510.
    dead port 1/2 on $mux $procmux$507.
    dead port 1/2 on $mux $procmux$504.
    dead port 1/2 on $mux $procmux$498.
    dead port 1/2 on $mux $procmux$495.
    dead port 1/2 on $mux $procmux$492.
    dead port 1/2 on $mux $procmux$489.
    dead port 1/2 on $mux $procmux$486.
    dead port 1/2 on $mux $procmux$483.
    dead port 1/2 on $mux $procmux$480.
    dead port 1/2 on $mux $procmux$474.
    dead port 1/2 on $mux $procmux$471.
    dead port 1/2 on $mux $procmux$468.
    dead port 1/2 on $mux $procmux$465.
    dead port 1/2 on $mux $procmux$462.
    dead port 1/2 on $mux $procmux$459.
    dead port 1/2 on $mux $procmux$456.
    dead port 1/2 on $mux $procmux$453.
    dead port 1/2 on $mux $procmux$447.
    dead port 1/2 on $mux $procmux$444.
    dead port 1/2 on $mux $procmux$441.
    dead port 1/2 on $mux $procmux$438.
    dead port 1/2 on $mux $procmux$435.
    dead port 1/2 on $mux $procmux$432.
    dead port 1/2 on $mux $procmux$429.
    dead port 1/2 on $mux $procmux$426.
    dead port 1/2 on $mux $procmux$423.
    dead port 1/2 on $mux $procmux$417.
    dead port 1/2 on $mux $procmux$414.
    dead port 1/2 on $mux $procmux$411.
    dead port 1/2 on $mux $procmux$408.
    dead port 1/2 on $mux $procmux$405.
    dead port 1/2 on $mux $procmux$402.
    dead port 1/2 on $mux $procmux$399.
    dead port 1/2 on $mux $procmux$396.
    dead port 1/2 on $mux $procmux$393.
    dead port 1/2 on $mux $procmux$390.
Running muxtree optimizer on module \add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \MFU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1473.
Running muxtree optimizer on module \mvm_reduction_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_block_18_18_int_sop_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \MRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SUB_LDPE..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LDPE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \compute_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU_tile..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2541.
    dead port 1/2 on $mux $procmux$2538.
    dead port 1/2 on $mux $procmux$2529.
    dead port 1/2 on $mux $procmux$2526.
    dead port 1/2 on $mux $procmux$2517.
    dead port 1/2 on $mux $procmux$2514.
    dead port 1/2 on $mux $procmux$2505.
    dead port 1/2 on $mux $procmux$2502.
    dead port 1/2 on $mux $procmux$2493.
    dead port 1/2 on $mux $procmux$2490.
    dead port 1/2 on $mux $procmux$2481.
    dead port 1/2 on $mux $procmux$2478.
    dead port 1/2 on $mux $procmux$2469.
    dead port 1/2 on $mux $procmux$2466.
    dead port 1/2 on $mux $procmux$2457.
    dead port 1/2 on $mux $procmux$2454.
    dead port 1/2 on $mux $procmux$2445.
    dead port 1/2 on $mux $procmux$2442.
    dead port 1/2 on $mux $procmux$2433.
    dead port 1/2 on $mux $procmux$2430.
    dead port 1/2 on $mux $procmux$2421.
    dead port 1/2 on $mux $procmux$2418.
    dead port 1/2 on $mux $procmux$2409.
    dead port 1/2 on $mux $procmux$2406.
    dead port 1/2 on $mux $procmux$2397.
    dead port 1/2 on $mux $procmux$2394.
    dead port 1/2 on $mux $procmux$2391.
    dead port 1/2 on $mux $procmux$2595.
    dead port 1/2 on $mux $procmux$2589.
    dead port 1/2 on $mux $procmux$2586.
    dead port 1/2 on $mux $procmux$2577.
    dead port 1/2 on $mux $procmux$2574.
    dead port 1/2 on $mux $procmux$2565.
    dead port 1/2 on $mux $procmux$2562.
    dead port 1/2 on $mux $procmux$2553.
    dead port 1/2 on $mux $procmux$2550.
    dead port 1/2 on $mux $procmux$1857.
    dead port 1/2 on $mux $procmux$1854.
    dead port 1/2 on $mux $procmux$1851.
    dead port 2/2 on $mux $procmux$1848.
    dead port 1/2 on $mux $procmux$1834.
    dead port 1/2 on $mux $procmux$1831.
    dead port 1/2 on $mux $procmux$1828.
    dead port 2/2 on $mux $procmux$1825.
    dead port 1/2 on $mux $procmux$1807.
    dead port 1/2 on $mux $procmux$1804.
    dead port 1/2 on $mux $procmux$1801.
    dead port 2/2 on $mux $procmux$1798.
    dead port 1/2 on $mux $procmux$1788.
    dead port 1/2 on $mux $procmux$1785.
    dead port 1/2 on $mux $procmux$1782.
    dead port 2/2 on $mux $procmux$1779.
    dead port 1/2 on $mux $procmux$1759.
    dead port 1/2 on $mux $procmux$1756.
    dead port 1/2 on $mux $procmux$1753.
    dead port 2/2 on $mux $procmux$1750.
    dead port 1/2 on $mux $procmux$1734.
    dead port 1/2 on $mux $procmux$1731.
    dead port 1/2 on $mux $procmux$1728.
    dead port 2/2 on $mux $procmux$1725.
    dead port 1/2 on $mux $procmux$1713.
    dead port 1/2 on $mux $procmux$1710.
    dead port 1/2 on $mux $procmux$1707.
    dead port 2/2 on $mux $procmux$1704.
    dead port 1/2 on $mux $procmux$1697.
    dead port 1/2 on $mux $procmux$1694.
    dead port 1/2 on $mux $procmux$1691.
    dead port 2/2 on $mux $procmux$1688.
    dead port 1/2 on $mux $procmux$1680.
    dead port 1/2 on $mux $procmux$1677.
    dead port 1/2 on $mux $procmux$1674.
    dead port 2/2 on $mux $procmux$1671.
    dead port 1/2 on $mux $procmux$1652.
    dead port 1/2 on $mux $procmux$1649.
    dead port 1/2 on $mux $procmux$1646.
    dead port 2/2 on $mux $procmux$1643.
    dead port 1/2 on $mux $procmux$1626.
    dead port 1/2 on $mux $procmux$1623.
    dead port 1/2 on $mux $procmux$1620.
    dead port 2/2 on $mux $procmux$1617.
    dead port 1/2 on $mux $procmux$1602.
    dead port 1/2 on $mux $procmux$1599.
    dead port 1/2 on $mux $procmux$1596.
    dead port 2/2 on $mux $procmux$1593.
    dead port 1/2 on $mux $procmux$1580.
    dead port 1/2 on $mux $procmux$1577.
    dead port 1/2 on $mux $procmux$1574.
    dead port 2/2 on $mux $procmux$1571.
    dead port 1/2 on $mux $procmux$2655.
    dead port 1/2 on $mux $procmux$1560.
    dead port 1/2 on $mux $procmux$1557.
    dead port 1/2 on $mux $procmux$1554.
    dead port 2/2 on $mux $procmux$1551.
    dead port 1/2 on $mux $procmux$2652.
    dead port 1/2 on $mux $procmux$2649.
    dead port 1/2 on $mux $procmux$1542.
    dead port 1/2 on $mux $procmux$1539.
    dead port 1/2 on $mux $procmux$1536.
    dead port 2/2 on $mux $procmux$1533.
    dead port 2/2 on $mux $procmux$2646.
Running muxtree optimizer on module \NPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 323 multiplexer ports.
<suppressed ~138 debug messages>

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
  Optimizing cells in module \elt_wise_mul.
  Optimizing cells in module \elt_wise_add.
  Optimizing cells in module \activation.
    New ctrl vector for $mux cell $procmux$1400: { }
    New ctrl vector for $pmux cell $procmux$1251: { $auto$opt_reduce.cc:134:opt_mux$4146 $auto$opt_reduce.cc:134:opt_mux$4144 $auto$opt_reduce.cc:134:opt_mux$4142 }
    New ctrl vector for $pmux cell $procmux$1241: { $auto$opt_reduce.cc:134:opt_mux$4152 $auto$opt_reduce.cc:134:opt_mux$4150 $auto$opt_reduce.cc:134:opt_mux$4148 }
    New ctrl vector for $pmux cell $procmux$1231: { $auto$opt_reduce.cc:134:opt_mux$4158 $auto$opt_reduce.cc:134:opt_mux$4156 $auto$opt_reduce.cc:134:opt_mux$4154 }
    New ctrl vector for $pmux cell $procmux$1221: { $auto$opt_reduce.cc:134:opt_mux$4164 $auto$opt_reduce.cc:134:opt_mux$4162 $auto$opt_reduce.cc:134:opt_mux$4160 }
  Optimizing cells in module \activation.
  Optimizing cells in module \add.
  Optimizing cells in module \mult.
  Optimizing cells in module \MFU.
  Optimizing cells in module \mvm_reduction_unit.
  Optimizing cells in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
    Consolidated identical input bits for $mux cell $procmux$1491:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1491_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1491_Y [0]
      New connections: $procmux$1491_Y [31:1] = { $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] $procmux$1491_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1482:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1482_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1482_Y [0]
      New connections: $procmux$1482_Y [31:1] = { $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] $procmux$1482_Y [0] }
  Optimizing cells in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
    Consolidated identical input bits for $mux cell $procmux$1500:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1500_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1500_Y [0]
      New connections: $procmux$1500_Y [63:1] = { $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] $procmux$1500_Y [0] }
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
  Optimizing cells in module \dsp_block_18_18_int_sop_2.
  Optimizing cells in module \MRF.
  Optimizing cells in module \VRF.
  Optimizing cells in module \SUB_LDPE.
  Optimizing cells in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
  Optimizing cells in module \LDPE.
  Optimizing cells in module \compute_unit.
  Optimizing cells in module \MVU_tile.
  Optimizing cells in module \MVU.
  Optimizing cells in module \controller.
    New ctrl vector for $pmux cell $procmux$2376: $auto$opt_reduce.cc:134:opt_mux$4166
    New ctrl vector for $pmux cell $procmux$3282: { $procmux$3907_CMP $auto$opt_reduce.cc:134:opt_mux$4168 }
    New ctrl vector for $pmux cell $procmux$3279: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4170 }
    New ctrl vector for $pmux cell $procmux$2356: { $procmux$3908_CMP $auto$opt_reduce.cc:134:opt_mux$4172 }
    New ctrl vector for $pmux cell $procmux$2343: $auto$opt_reduce.cc:134:opt_mux$4174
    New ctrl vector for $pmux cell $procmux$3382: $auto$opt_reduce.cc:134:opt_mux$4176
    New ctrl vector for $pmux cell $procmux$3254: $auto$opt_reduce.cc:134:opt_mux$4178
    New ctrl vector for $pmux cell $procmux$2608: { $auto$opt_reduce.cc:134:opt_mux$4180 $procmux$3402_CTRL }
    New ctrl vector for $pmux cell $procmux$3949: $auto$opt_reduce.cc:134:opt_mux$4182
    New ctrl vector for $pmux cell $procmux$2323: { $procmux$3907_CMP $auto$opt_reduce.cc:134:opt_mux$4184 }
    New ctrl vector for $pmux cell $procmux$3944: $auto$opt_reduce.cc:134:opt_mux$4186
    New ctrl vector for $pmux cell $procmux$2310: $auto$opt_reduce.cc:134:opt_mux$4188
    New ctrl vector for $pmux cell $procmux$3663: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4190 }
    New ctrl vector for $pmux cell $procmux$3220: { $procmux$3906_CMP $auto$opt_reduce.cc:134:opt_mux$4192 }
    New ctrl vector for $pmux cell $procmux$3217: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4194 }
    New ctrl vector for $pmux cell $procmux$3193: $auto$opt_reduce.cc:134:opt_mux$4196
    New ctrl vector for $pmux cell $procmux$2290: { $procmux$3906_CMP $auto$opt_reduce.cc:134:opt_mux$4198 }
    New ctrl vector for $pmux cell $procmux$2277: $auto$opt_reduce.cc:134:opt_mux$4200
    New ctrl vector for $pmux cell $procmux$2603: $auto$opt_reduce.cc:134:opt_mux$4202
    New ctrl vector for $pmux cell $procmux$3928: $auto$opt_reduce.cc:134:opt_mux$4204
    New ctrl vector for $pmux cell $procmux$2257: { $procmux$3905_CMP $auto$opt_reduce.cc:134:opt_mux$4206 }
    New ctrl vector for $pmux cell $procmux$3621: { $auto$opt_reduce.cc:134:opt_mux$4208 $procmux$3900_CMP }
    New ctrl vector for $pmux cell $procmux$2244: $auto$opt_reduce.cc:134:opt_mux$4210
    New ctrl vector for $pmux cell $procmux$3912: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4212 }
    New ctrl vector for $pmux cell $procmux$3160: { $procmux$3905_CMP $auto$opt_reduce.cc:134:opt_mux$4214 }
    New ctrl vector for $pmux cell $procmux$3618: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4216 }
    New ctrl vector for $pmux cell $procmux$3157: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4218 }
    New ctrl vector for $pmux cell $procmux$2224: { $procmux$3904_CMP $auto$opt_reduce.cc:134:opt_mux$4220 }
    New ctrl vector for $pmux cell $procmux$2211: $auto$opt_reduce.cc:134:opt_mux$4222
    New ctrl vector for $pmux cell $procmux$2191: { $procmux$3971_CMP $auto$opt_reduce.cc:134:opt_mux$4224 }
    New ctrl vector for $pmux cell $procmux$3899: $auto$opt_reduce.cc:134:opt_mux$4226
    New ctrl vector for $pmux cell $procmux$2178: $auto$opt_reduce.cc:134:opt_mux$4228
    New ctrl vector for $pmux cell $procmux$3098: { $procmux$3904_CMP $auto$opt_reduce.cc:134:opt_mux$4230 }
    New ctrl vector for $pmux cell $procmux$3095: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4232 }
    New ctrl vector for $pmux cell $procmux$2158: { $procmux$3902_CMP $auto$opt_reduce.cc:134:opt_mux$4234 }
    New ctrl vector for $pmux cell $procmux$2145: $auto$opt_reduce.cc:134:opt_mux$4236
    New ctrl vector for $pmux cell $procmux$3563: { $procmux$3984_CMP $auto$opt_reduce.cc:134:opt_mux$4238 }
    New ctrl vector for $pmux cell $procmux$3026: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4240 }
    New ctrl vector for $pmux cell $procmux$2125: { $procmux$3901_CMP $auto$opt_reduce.cc:134:opt_mux$4242 }
    New ctrl vector for $pmux cell $procmux$3551: $auto$opt_reduce.cc:134:opt_mux$4244
    New ctrl vector for $pmux cell $procmux$2112: $auto$opt_reduce.cc:134:opt_mux$4246
    New ctrl vector for $pmux cell $procmux$3882: $auto$opt_reduce.cc:134:opt_mux$4248
    New ctrl vector for $pmux cell $procmux$2092: { $procmux$3900_CMP $auto$opt_reduce.cc:134:opt_mux$4250 }
    New ctrl vector for $pmux cell $procmux$2079: $auto$opt_reduce.cc:134:opt_mux$4252
    New ctrl vector for $pmux cell $procmux$3859: $auto$opt_reduce.cc:134:opt_mux$4254
    New ctrl vector for $pmux cell $procmux$3851: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4256 }
    New ctrl vector for $pmux cell $procmux$2969: { $procmux$3971_CMP $auto$opt_reduce.cc:134:opt_mux$4258 }
    New ctrl vector for $pmux cell $procmux$3525: $auto$opt_reduce.cc:134:opt_mux$4260
    New ctrl vector for $pmux cell $procmux$2966: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4262 }
    New ctrl vector for $pmux cell $procmux$2059: { $procmux$3970_CMP $auto$opt_reduce.cc:134:opt_mux$4264 }
    New ctrl vector for $pmux cell $procmux$3843: $auto$opt_reduce.cc:134:opt_mux$4266
    New ctrl vector for $pmux cell $procmux$2046: $auto$opt_reduce.cc:134:opt_mux$4268
    New ctrl vector for $pmux cell $procmux$2901: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4270 }
    New ctrl vector for $pmux cell $procmux$2026: { $procmux$2635_CMP $auto$opt_reduce.cc:134:opt_mux$4272 }
    New ctrl vector for $pmux cell $procmux$2013: $auto$opt_reduce.cc:134:opt_mux$4274
    New ctrl vector for $pmux cell $procmux$3499: { $procmux$3984_CMP $auto$opt_reduce.cc:134:opt_mux$4276 }
    New ctrl vector for $pmux cell $procmux$1993: { $procmux$2634_CMP $auto$opt_reduce.cc:134:opt_mux$4278 }
    New ctrl vector for $pmux cell $procmux$1980: $auto$opt_reduce.cc:134:opt_mux$4280
    New ctrl vector for $pmux cell $procmux$2629: { $procmux$3908_CMP $auto$opt_reduce.cc:134:opt_mux$4282 }
    New ctrl vector for $pmux cell $procmux$2846: { $procmux$3902_CMP $auto$opt_reduce.cc:134:opt_mux$4284 $procmux$3900_CMP }
    New ctrl vector for $pmux cell $procmux$2843: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4286 }
    New ctrl vector for $pmux cell $procmux$1960: { $procmux$2633_CMP $auto$opt_reduce.cc:134:opt_mux$4288 }
    New ctrl vector for $pmux cell $procmux$1947: $auto$opt_reduce.cc:134:opt_mux$4290
    New ctrl vector for $pmux cell $procmux$2780: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4292 }
    New ctrl vector for $pmux cell $procmux$1927: { $procmux$2632_CMP $auto$opt_reduce.cc:134:opt_mux$4294 }
    New ctrl vector for $pmux cell $procmux$1914: $auto$opt_reduce.cc:134:opt_mux$4296
    New ctrl vector for $pmux cell $procmux$3453: $auto$opt_reduce.cc:134:opt_mux$4298
    New ctrl vector for $pmux cell $procmux$1894: { $procmux$2631_CMP $auto$opt_reduce.cc:134:opt_mux$4300 }
    New ctrl vector for $pmux cell $procmux$1881: $auto$opt_reduce.cc:134:opt_mux$4302
    New ctrl vector for $pmux cell $procmux$3975: $auto$opt_reduce.cc:134:opt_mux$4304
    New ctrl vector for $pmux cell $procmux$2727: { $auto$opt_reduce.cc:134:opt_mux$4306 $procmux$3901_CMP $procmux$3900_CMP }
    New ctrl vector for $pmux cell $procmux$2724: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4308 }
    New ctrl vector for $pmux cell $procmux$1861: { $auto$opt_reduce.cc:134:opt_mux$4310 $procmux$2630_CMP }
    New ctrl vector for $pmux cell $procmux$3346: { $procmux$3908_CMP $auto$opt_reduce.cc:134:opt_mux$4312 }
    New ctrl vector for $pmux cell $procmux$3343: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4314 }
    New ctrl vector for $pmux cell $procmux$3712: { $procmux$2614_CTRL $procmux$3954_CMP $auto$opt_reduce.cc:134:opt_mux$4316 }
    New ctrl vector for $pmux cell $procmux$3317: $auto$opt_reduce.cc:134:opt_mux$4318
    New ctrl vector for $pmux cell $procmux$3396: $auto$opt_reduce.cc:134:opt_mux$4320
    New ctrl vector for $pmux cell $procmux$3362: { $procmux$3886_CMP $auto$opt_reduce.cc:134:opt_mux$4322 }
    New ctrl vector for $pmux cell $procmux$2665: { $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$4324 }
    New ctrl vector for $pmux cell $procmux$3980: { $procmux$3984_CMP $auto$opt_reduce.cc:134:opt_mux$4326 }
    New ctrl vector for $pmux cell $procmux$3415: $auto$opt_reduce.cc:134:opt_mux$4328
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4165: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4173: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4175: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4177: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4179: { $procmux$3984_CMP $procmux$3983_CMP $procmux$3982_CMP $procmux$3956_CMP $procmux$3955_CMP $procmux$3954_CMP $procmux$3953_CMP $procmux$3952_CMP $procmux$3951_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4181: { $procmux$3984_CMP $procmux$3983_CMP $procmux$3982_CMP $procmux$3981_CMP $procmux$3956_CMP $procmux$3955_CMP $procmux$3954_CMP $procmux$3953_CMP $procmux$3952_CMP $procmux$3951_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4187: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4195: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4199: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4209: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4221: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4227: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4235: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4245: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4251: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4267: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4273: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4279: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4289: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4295: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4301: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4317: { $procmux$3981_CMP $procmux$3956_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4325: { $procmux$3983_CMP $procmux$3982_CMP $procmux$3981_CMP }
  Optimizing cells in module \controller.
  Optimizing cells in module \NPU.
  Optimizing cells in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
    Consolidated identical input bits for $mux cell $procmux$4034:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$4034_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4034_Y [0]
      New connections: $procmux$4034_Y [63:1] = { $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4025:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$4025_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4025_Y [0]
      New connections: $procmux$4025_Y [63:1] = { $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] $procmux$4025_Y [0] }
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Performed a total of 115 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Finding identical cells in module `\elt_wise_mul'.
Finding identical cells in module `\elt_wise_add'.
Finding identical cells in module `\activation'.
Finding identical cells in module `\add'.
Finding identical cells in module `\mult'.
Finding identical cells in module `\MFU'.
Finding identical cells in module `\mvm_reduction_unit'.
Finding identical cells in module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram'.
Finding identical cells in module `\dsp_block_18_18_int_sop_2'.
Finding identical cells in module `\MRF'.
Finding identical cells in module `\VRF'.
Finding identical cells in module `\SUB_LDPE'.
Finding identical cells in module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Finding identical cells in module `\LDPE'.
Finding identical cells in module `\compute_unit'.
Finding identical cells in module `\MVU_tile'.
Finding identical cells in module `\MVU'.
Finding identical cells in module `\controller'.
<suppressed ~186 debug messages>
Finding identical cells in module `\NPU'.
Finding identical cells in module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram'.
Removed a total of 62 cells.

6.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4043 ($dff) from module elt_wise_mul (D = $procmux$370_Y, Q = \output_available_mul, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4329 ($sdff) from module elt_wise_mul (D = 1'1, Q = \output_available_mul).
Adding SRST signal on $procdff$4042 ($dff) from module elt_wise_mul (D = $add$brainwave.v:3061$312_Y [0], Q = \state, rval = 1'0).
Adding SRST signal on $procdff$4045 ($dff) from module elt_wise_add (D = $procmux$382_Y, Q = \output_available_add, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4336 ($sdff) from module elt_wise_add (D = 1'1, Q = \output_available_add).
Adding SRST signal on $procdff$4044 ($dff) from module elt_wise_add (D = $add$brainwave.v:3006$302_Y [0], Q = \state, rval = 1'0).
Adding SRST signal on $procdff$4054 ($dff) from module activation (D = { $procmux$1260_Y $procmux$1404_Y $procmux$1287_Y $procmux$1323_Y }, Q = \data_intercept_delayed, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$4347 ($sdff) from module activation (D = { $procmux$1179_Y $procmux$1189_Y $procmux$1199_Y $procmux$1209_Y }, Q = \data_intercept_delayed).
Adding SRST signal on $procdff$4053 ($dff) from module activation (D = $procmux$1389_Y, Q = \activation_in_progress, rval = 1'0).
Adding SRST signal on $procdff$4052 ($dff) from module activation (D = $2\cycle_count[31:0], Q = \cycle_count, rval = 0).
Adding SRST signal on $procdff$4050 ($dff) from module activation (D = { $procmux$1359_Y $procmux$1368_Y $procmux$1269_Y $procmux$1305_Y }, Q = \relu_applied_data_internal, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$4359 ($sdff) from module activation (D = { $ternary$brainwave.v:2817$174_Y $ternary$brainwave.v:2817$170_Y $ternary$brainwave.v:2817$166_Y $ternary$brainwave.v:2817$162_Y }, Q = \relu_applied_data_internal).
Adding SRST signal on $procdff$4049 ($dff) from module activation (D = { $procmux$1341_Y $procmux$1422_Y $procmux$1278_Y $procmux$1314_Y }, Q = \intercept_applied_data_internal, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$4365 ($sdff) from module activation (D = { $add$brainwave.v:2815$173_Y $add$brainwave.v:2815$169_Y $add$brainwave.v:2815$165_Y $add$brainwave.v:2815$161_Y }, Q = \intercept_applied_data_internal).
Adding SRST signal on $procdff$4046 ($dff) from module activation (D = $procmux$1456_Y, Q = \done_activation_internal, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4371 ($sdff) from module activation (D = $procmux$1456_Y, Q = \done_activation_internal).
Adding SRST signal on $procdff$4047 ($dff) from module activation (D = $procmux$1441_Y, Q = \out_data_available_internal, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4383 ($sdff) from module activation (D = $procmux$1441_Y, Q = \out_data_available_internal).
Adding SRST signal on $procdff$4048 ($dff) from module activation (D = { $procmux$1350_Y $procmux$1413_Y $procmux$1296_Y $procmux$1332_Y }, Q = \slope_applied_data_internal, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$4395 ($sdff) from module activation (D = { $mul$brainwave.v:2813$172_Y $mul$brainwave.v:2813$168_Y $mul$brainwave.v:2813$164_Y $mul$brainwave.v:2813$160_Y }, Q = \slope_applied_data_internal).
Adding EN signal on $procdff$4055 ($dff) from module add (D = $add$brainwave.v:2759$150_Y, Q = \p).
Adding EN signal on $procdff$4056 ($dff) from module mult (D = $mul$brainwave.v:2738$147_Y, Q = \mult_result).
Adding SRST signal on $procdff$4069 ($dff) from module dsp_block_18_18_int_sop_2 (D = \ax, Q = \ax_reg, rval = 18'000000000000000000).
Adding SRST signal on $procdff$4070 ($dff) from module dsp_block_18_18_int_sop_2 (D = \ay, Q = \ay_reg, rval = 19'0000000000000000000).
Adding SRST signal on $procdff$4071 ($dff) from module dsp_block_18_18_int_sop_2 (D = \bx, Q = \bx_reg, rval = 18'000000000000000000).
Adding SRST signal on $procdff$4072 ($dff) from module dsp_block_18_18_int_sop_2 (D = \by, Q = \by_reg, rval = 19'0000000000000000000).
Adding SRST signal on $procdff$4073 ($dff) from module dsp_block_18_18_int_sop_2 (D = $add$brainwave.v:2387$89_Y, Q = \result_reg, rval = 37'0000000000000000000000000000000000000).
Adding SRST signal on $procdff$4074 ($dff) from module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder (D = $add$brainwave.v:2168$334_Y, Q = \sum, rval = 9'000000000).
Adding SRST signal on $procdff$4120 ($dff) from module controller (D = $procmux$2622_Y [0], Q = \state [0], rval = 1'0).
Adding SRST signal on $procdff$4120 ($dff) from module controller (D = $procmux$2619_Y [1], Q = \state [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4408 ($sdff) from module controller (D = $procmux$2619_Y [1], Q = \state [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$4405 ($sdff) from module controller (D = $procmux$2622_Y [0], Q = \state [0]).
Adding EN signal on $procdff$4115 ($dff) from module controller (D = $procmux$2756_Y, Q = \vrf_readn_enable_mfu_mul_1).
Adding EN signal on $procdff$4117 ($dff) from module controller (D = $procmux$2714_Y, Q = \vrf_addr_read_mfu_mul_1).
Adding EN signal on $procdff$4116 ($dff) from module controller (D = $procmux$2753_Y, Q = \vrf_wr_enable_mfu_mul_1).
Adding SRST signal on $procdff$4075 ($dff) from module controller (D = $procmux$3985_Y, Q = \dram_write_enable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4460 ($sdff) from module controller (D = $procmux$3985_Y, Q = \dram_write_enable).
Adding EN signal on $procdff$4076 ($dff) from module controller (D = $procmux$3966_Y, Q = \get_instr).
Adding SRST signal on $procdff$4077 ($dff) from module controller (D = $procmux$3936_Y, Q = \get_instr_addr, rval = 10'0000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$4479 ($sdff) from module controller (D = $procmux$3928_Y, Q = \get_instr_addr).
Adding EN signal on $procdff$4078 ($dff) from module controller (D = $procmux$3912_Y, Q = \vrf_in_data).
Adding EN signal on $procdff$4079 ($dff) from module controller (D = $procmux$3895_Y, Q = \vrf_addr_wr).
Adding EN signal on $procdff$4080 ($dff) from module controller (D = $procmux$3834_Y, Q = \vrf_addr_read).
Adding EN signal on $procdff$4081 ($dff) from module controller (D = \input_data_from_dram [63:0], Q = \mrf_in_data).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [9:0], Q = \mrf_addr_wr [9:0]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [159:150], Q = \mrf_addr_wr [159:150]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [149:140], Q = \mrf_addr_wr [149:140]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [139:130], Q = \mrf_addr_wr [139:130]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [129:120], Q = \mrf_addr_wr [129:120]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [119:110], Q = \mrf_addr_wr [119:110]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [109:100], Q = \mrf_addr_wr [109:100]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [89:80], Q = \mrf_addr_wr [89:80]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [79:70], Q = \mrf_addr_wr [79:70]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [69:60], Q = \mrf_addr_wr [69:60]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [49:40], Q = \mrf_addr_wr [49:40]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [39:30], Q = \mrf_addr_wr [39:30]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [29:20], Q = \mrf_addr_wr [29:20]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [19:10], Q = \mrf_addr_wr [19:10]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [99:90], Q = \mrf_addr_wr [99:90]).
Adding EN signal on $procdff$4082 ($dff) from module controller (D = $procmux$2598_Y [59:50], Q = \mrf_addr_wr [59:50]).
Adding SRST signal on $procdff$4083 ($dff) from module controller (D = $procmux$3802_Y, Q = \in_data_available_mfu_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4711 ($sdff) from module controller (D = $procmux$3772_Y, Q = \in_data_available_mfu_0).
Adding SRST signal on $procdff$4084 ($dff) from module controller (D = $procmux$3766_Y, Q = \in_data_available_mfu_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4723 ($sdff) from module controller (D = $procmux$3741_Y, Q = \in_data_available_mfu_1).
Adding EN signal on $procdff$4085 ($dff) from module controller (D = $procmux$3728_Y, Q = \activation).
Adding EN signal on $procdff$4086 ($dff) from module controller (D = $procmux$3712_Y, Q = \operation).
Adding EN signal on $procdff$4087 ($dff) from module controller (D = $procmux$3702_Y, Q = \vrf_muxed_wr_addr_dram).
Adding EN signal on $procdff$4088 ($dff) from module controller (D = $procmux$3654_Y, Q = \vrf_muxed_wr_enable_dram).
Adding EN signal on $procdff$4118 ($dff) from module controller (D = $procmux$2695_Y, Q = \vrf_addr_wr_mfu_mul_1).
Adding EN signal on $procdff$4119 ($dff) from module controller (D = { $procmux$1890_Y $procmux$1923_Y $procmux$1956_Y $procmux$1989_Y $procmux$2022_Y $procmux$2055_Y $procmux$2088_Y $procmux$2121_Y $procmux$2154_Y $procmux$2187_Y $procmux$2220_Y $procmux$2253_Y $procmux$2286_Y $procmux$2319_Y $procmux$2352_Y $procmux$2385_Y }, Q = \mrf_wr_enable).
Adding EN signal on $procdff$4089 ($dff) from module controller (D = $procmux$3609_Y, Q = \vrf_muxed_readn_enable).
Adding EN signal on $procdff$4090 ($dff) from module controller (D = $procmux$3573_Y, Q = \dram_addr_wr).
Adding EN signal on $procdff$4091 ($dff) from module controller (D = $procmux$3537_Y, Q = \output_data_to_dram).
Adding SRST signal on $procdff$4092 ($dff) from module controller (D = $procmux$3488_Y, Q = \start_mfu_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4846 ($sdff) from module controller (D = $procmux$3485_Y, Q = \start_mfu_0).
Adding SRST signal on $procdff$4093 ($dff) from module controller (D = $procmux$3445_Y, Q = \start_mfu_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4862 ($sdff) from module controller (D = $procmux$3442_Y, Q = \start_mfu_1).
Adding SRST signal on $procdff$4094 ($dff) from module controller (D = $procmux$3407_Y, Q = \start_mv_mul, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4878 ($sdff) from module controller (D = $procmux$3404_Y, Q = \start_mv_mul).
Adding EN signal on $procdff$4095 ($dff) from module controller (D = $procmux$3391_Y, Q = \vrf_readn_enable_mvu_0).
Adding EN signal on $procdff$4096 ($dff) from module controller (D = $procmux$3379_Y, Q = \vrf_wr_enable_mvu_0).
Adding EN signal on $procdff$4097 ($dff) from module controller (D = $procmux$3326_Y, Q = \vrf_readn_enable_mvu_1).
Adding EN signal on $procdff$4098 ($dff) from module controller (D = $procmux$3314_Y, Q = \vrf_wr_enable_mvu_1).
Adding EN signal on $procdff$4099 ($dff) from module controller (D = $procmux$3263_Y, Q = \vrf_readn_enable_mvu_2).
Adding EN signal on $procdff$4100 ($dff) from module controller (D = $procmux$3251_Y, Q = \vrf_wr_enable_mvu_2).
Adding EN signal on $procdff$4101 ($dff) from module controller (D = $procmux$3202_Y, Q = \vrf_readn_enable_mvu_3).
Adding EN signal on $procdff$4102 ($dff) from module controller (D = $procmux$3190_Y, Q = \vrf_wr_enable_mvu_3).
Adding EN signal on $procdff$4103 ($dff) from module controller (D = $procmux$3130_Y, Q = \vrf_readn_enable_mfu_add_0).
Adding EN signal on $procdff$4104 ($dff) from module controller (D = $procmux$3127_Y, Q = \vrf_wr_enable_mfu_add_0).
Adding EN signal on $procdff$4105 ($dff) from module controller (D = $procmux$3082_Y, Q = \vrf_addr_read_mfu_add_0).
Adding EN signal on $procdff$4106 ($dff) from module controller (D = $procmux$3062_Y, Q = \vrf_addr_wr_mfu_add_0).
Adding EN signal on $procdff$4107 ($dff) from module controller (D = $procmux$3000_Y, Q = \vrf_readn_enable_mfu_mul_0).
Adding EN signal on $procdff$4108 ($dff) from module controller (D = $procmux$2997_Y, Q = \vrf_wr_enable_mfu_mul_0).
Adding EN signal on $procdff$4109 ($dff) from module controller (D = $procmux$2954_Y, Q = \vrf_addr_read_mfu_mul_0).
Adding EN signal on $procdff$4110 ($dff) from module controller (D = $procmux$2935_Y, Q = \vrf_addr_wr_mfu_mul_0).
Adding EN signal on $procdff$4111 ($dff) from module controller (D = $procmux$2876_Y, Q = \vrf_readn_enable_mfu_add_1).
Adding EN signal on $procdff$4112 ($dff) from module controller (D = $procmux$2873_Y, Q = \vrf_wr_enable_mfu_add_1).
Adding EN signal on $procdff$4113 ($dff) from module controller (D = $procmux$2832_Y, Q = \vrf_addr_read_mfu_add_1).
Adding EN signal on $procdff$4114 ($dff) from module controller (D = $procmux$2812_Y, Q = \vrf_addr_wr_mfu_add_1).
Adding SRST signal on $procdff$4126 ($dff) from module NPU (D = $procmux$4010_Y, Q = \num_cycles_mvm, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5110 ($sdff) from module NPU (D = $add$brainwave.v:259$47_Y, Q = \num_cycles_mvm).
Adding SRST signal on $procdff$4125 ($dff) from module NPU (D = $procmux$4016_Y, Q = \done_mvm, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5112 ($sdff) from module NPU (D = 1'1, Q = \done_mvm).
Adding EN signal on $procdff$4124 ($dff) from module NPU (D = \result_mvm, Q = \output_mvu_stage_buffer).
Adding EN signal on $procdff$4123 ($dff) from module NPU (D = $ternary$brainwave.v:353$56_Y, Q = \output_mfu_stage_0_buffer).
Adding SRST signal on $procdff$4127 ($dff) from module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder (D = $add$brainwave.v:2168$332_Y, Q = \sum, rval = 10'0000000000).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
Finding unused cells or wires in module \elt_wise_mul..
Finding unused cells or wires in module \elt_wise_add..
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \add..
Finding unused cells or wires in module \mult..
Finding unused cells or wires in module \MFU..
Finding unused cells or wires in module \mvm_reduction_unit..
Finding unused cells or wires in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
Finding unused cells or wires in module \dsp_block_18_18_int_sop_2..
Finding unused cells or wires in module \MRF..
Finding unused cells or wires in module \VRF..
Finding unused cells or wires in module \SUB_LDPE..
Finding unused cells or wires in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
Finding unused cells or wires in module \LDPE..
Finding unused cells or wires in module \compute_unit..
Finding unused cells or wires in module \MVU_tile..
Finding unused cells or wires in module \MVU..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \NPU..
Finding unused cells or wires in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
Removed 146 unused cells and 2369 unused wires.
<suppressed ~168 debug messages>

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Optimizing module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Optimizing module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Optimizing module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Optimizing module LDPE.
Optimizing module MFU.
Optimizing module MRF.
Optimizing module MVU.
Optimizing module MVU_tile.
Optimizing module NPU.
Optimizing module SUB_LDPE.
Optimizing module VRF.
Optimizing module activation.
<suppressed ~2 debug messages>
Optimizing module add.
Optimizing module compute_unit.
Optimizing module controller.
<suppressed ~64 debug messages>
Optimizing module dsp_block_18_18_int_sop_2.
Optimizing module elt_wise_add.
Optimizing module elt_wise_mul.
Optimizing module mult.
Optimizing module mvm_reduction_unit.

6.9. Rerunning OPT passes. (Maybe there is more to do..)

6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LDPE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MFU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \MRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU_tile..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SUB_LDPE..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \compute_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_block_18_18_int_sop_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mvm_reduction_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~119 debug messages>

6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
  Optimizing cells in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
  Optimizing cells in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
  Optimizing cells in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
  Optimizing cells in module \LDPE.
  Optimizing cells in module \MFU.
  Optimizing cells in module \MRF.
  Optimizing cells in module \MVU.
  Optimizing cells in module \MVU_tile.
  Optimizing cells in module \NPU.
  Optimizing cells in module \SUB_LDPE.
  Optimizing cells in module \VRF.
  Optimizing cells in module \activation.
  Optimizing cells in module \add.
  Optimizing cells in module \compute_unit.
  Optimizing cells in module \controller.
    New ctrl vector for $pmux cell $procmux$2629: $procmux$1877_CMP
    New ctrl vector for $pmux cell $procmux$2703: $procmux$2686_CMP
    New ctrl vector for $pmux cell $procmux$2727: { $auto$opt_reduce.cc:134:opt_mux$4306 $procmux$1847_CMP }
    New ctrl vector for $pmux cell $procmux$2759: $procmux$2686_CMP
    New ctrl vector for $pmux cell $procmux$2821: $procmux$2803_CMP
    New ctrl vector for $pmux cell $procmux$2846: { $procmux$1616_CMP $auto$opt_reduce.cc:134:opt_mux$4284 }
    New ctrl vector for $pmux cell $procmux$2879: $procmux$2803_CMP
    New ctrl vector for $pmux cell $procmux$2943: $procmux$2705_CMP
    New ctrl vector for $pmux cell $procmux$3003: $procmux$2705_CMP
    New ctrl vector for $pmux cell $procmux$3071: $procmux$2823_CMP
    New ctrl vector for $pmux cell $procmux$3133: $procmux$2823_CMP
    New ctrl vector for $pmux cell $procmux$3362: $procmux$3371_CMP
    New ctrl vector for $pmux cell $procmux$3420: { $procmux$2614_CTRL $procmux$2613_CMP $auto$opt_reduce.cc:134:opt_mux$5118 $procmux$1882_CTRL }
    New ctrl vector for $pmux cell $procmux$3458: { $procmux$2614_CTRL $procmux$2613_CMP $auto$opt_reduce.cc:134:opt_mux$5120 $procmux$1882_CTRL }
    New ctrl vector for $pmux cell $procmux$3476: $procmux$2705_CMP
    New ctrl vector for $pmux cell $procmux$3481: $procmux$2823_CMP
    New ctrl vector for $pmux cell $procmux$3576: { $procmux$2614_CTRL $procmux$2613_CMP $auto$opt_reduce.cc:134:opt_mux$5122 $procmux$1882_CTRL }
    New ctrl vector for $pmux cell $procmux$3671: { $procmux$2606_CMP $procmux$2614_CTRL $procmux$2613_CMP $auto$opt_reduce.cc:134:opt_mux$5124 $procmux$1882_CTRL }
    New ctrl vector for $pmux cell $procmux$3741: { $procmux$2614_CTRL $procmux$2613_CMP $auto$opt_reduce.cc:134:opt_mux$5126 $procmux$1882_CTRL }
    New ctrl vector for $pmux cell $procmux$3772: { $procmux$2614_CTRL $procmux$2613_CMP $auto$opt_reduce.cc:134:opt_mux$5128 $procmux$1882_CTRL }
    New ctrl vector for $pmux cell $procmux$3790: $procmux$2705_CMP
    New ctrl vector for $pmux cell $procmux$3795: $procmux$2823_CMP
  Optimizing cells in module \controller.
  Optimizing cells in module \dsp_block_18_18_int_sop_2.
  Optimizing cells in module \elt_wise_add.
  Optimizing cells in module \elt_wise_mul.
  Optimizing cells in module \mult.
  Optimizing cells in module \mvm_reduction_unit.
Performed a total of 22 changes.

6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Finding identical cells in module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram'.
Finding identical cells in module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Finding identical cells in module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram'.
Finding identical cells in module `\LDPE'.
Finding identical cells in module `\MFU'.
Finding identical cells in module `\MRF'.
Finding identical cells in module `\MVU'.
Finding identical cells in module `\MVU_tile'.
Finding identical cells in module `\NPU'.
Finding identical cells in module `\SUB_LDPE'.
Finding identical cells in module `\VRF'.
Finding identical cells in module `\activation'.
<suppressed ~57 debug messages>
Finding identical cells in module `\add'.
Finding identical cells in module `\compute_unit'.
Finding identical cells in module `\controller'.
<suppressed ~705 debug messages>
Finding identical cells in module `\dsp_block_18_18_int_sop_2'.
Finding identical cells in module `\elt_wise_add'.
Finding identical cells in module `\elt_wise_mul'.
Finding identical cells in module `\mult'.
Finding identical cells in module `\mvm_reduction_unit'.
Removed a total of 254 cells.

6.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:682:run$4354 ($sdff) from module activation (D = $add$brainwave.v:2809$158_Y, Q = \cycle_count, rval = 0).
Adding EN signal on $auto$opt_dff.cc:744:run$4877 ($sdffe) from module controller (D = $procmux$3442_Y, Q = \start_mfu_1).
Adding EN signal on $auto$opt_dff.cc:744:run$4861 ($sdffe) from module controller (D = $procmux$3485_Y, Q = \start_mfu_0).
Adding EN signal on $auto$opt_dff.cc:744:run$4815 ($dffe) from module controller (D = $0\vrf_muxed_readn_enable[0:0], Q = \vrf_muxed_readn_enable).
Adding EN signal on $auto$opt_dff.cc:744:run$4771 ($dffe) from module controller (D = $procmux$3702_Y, Q = \vrf_muxed_wr_addr_dram).
Adding EN signal on $auto$opt_dff.cc:744:run$4734 ($sdffe) from module controller (D = $procmux$3741_Y, Q = \in_data_available_mfu_1).
Adding EN signal on $auto$opt_dff.cc:744:run$4722 ($sdffe) from module controller (D = $procmux$3772_Y, Q = \in_data_available_mfu_0).

6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
Finding unused cells or wires in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
Finding unused cells or wires in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
Finding unused cells or wires in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
Finding unused cells or wires in module \LDPE..
Finding unused cells or wires in module \MFU..
Finding unused cells or wires in module \MRF..
Finding unused cells or wires in module \MVU..
Finding unused cells or wires in module \MVU_tile..
Finding unused cells or wires in module \NPU..
Finding unused cells or wires in module \SUB_LDPE..
Finding unused cells or wires in module \VRF..
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \add..
Finding unused cells or wires in module \compute_unit..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \dsp_block_18_18_int_sop_2..
Finding unused cells or wires in module \elt_wise_add..
Finding unused cells or wires in module \elt_wise_mul..
Finding unused cells or wires in module \mult..
Finding unused cells or wires in module \mvm_reduction_unit..
Removed 1 unused cells and 253 unused wires.
<suppressed ~3 debug messages>

6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Optimizing module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Optimizing module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Optimizing module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Optimizing module LDPE.
Optimizing module MFU.
Optimizing module MRF.
Optimizing module MVU.
Optimizing module MVU_tile.
Optimizing module NPU.
Optimizing module SUB_LDPE.
Optimizing module VRF.
Optimizing module activation.
Optimizing module add.
Optimizing module compute_unit.
Optimizing module controller.
Optimizing module dsp_block_18_18_int_sop_2.
Optimizing module elt_wise_add.
Optimizing module elt_wise_mul.
Optimizing module mult.
Optimizing module mvm_reduction_unit.

6.16. Rerunning OPT passes. (Maybe there is more to do..)

6.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LDPE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MFU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \MRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU_tile..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SUB_LDPE..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \compute_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_block_18_18_int_sop_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mvm_reduction_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~130 debug messages>

6.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
  Optimizing cells in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
  Optimizing cells in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
  Optimizing cells in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
  Optimizing cells in module \LDPE.
  Optimizing cells in module \MFU.
  Optimizing cells in module \MRF.
  Optimizing cells in module \MVU.
  Optimizing cells in module \MVU_tile.
  Optimizing cells in module \NPU.
  Optimizing cells in module \SUB_LDPE.
  Optimizing cells in module \VRF.
  Optimizing cells in module \activation.
  Optimizing cells in module \add.
  Optimizing cells in module \compute_unit.
  Optimizing cells in module \controller.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$5162: { $auto$opt_dff.cc:197:make_patterns_logic$4712 $auto$opt_dff.cc:197:make_patterns_logic$5159 $auto$opt_dff.cc:197:make_patterns_logic$4716 $auto$opt_dff.cc:197:make_patterns_logic$4714 $auto$rtlil.cc:2180:Not$4430 $eq$brainwave.v:820$75_Y }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$5152: { $auto$opt_dff.cc:197:make_patterns_logic$4753 $auto$opt_dff.cc:197:make_patterns_logic$5149 $auto$opt_dff.cc:197:make_patterns_logic$4763 $auto$opt_dff.cc:197:make_patterns_logic$4761 $auto$opt_dff.cc:197:make_patterns_logic$4759 $auto$opt_dff.cc:197:make_patterns_logic$4757 $auto$opt_dff.cc:197:make_patterns_logic$4755 $auto$rtlil.cc:2180:Not$4430 $auto$rtlil.cc:2180:Not$4428 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$5142: { $auto$opt_dff.cc:197:make_patterns_logic$4409 $auto$opt_dff.cc:197:make_patterns_logic$5139 $auto$opt_dff.cc:197:make_patterns_logic$4855 $auto$opt_dff.cc:197:make_patterns_logic$4853 $auto$opt_dff.cc:197:make_patterns_logic$4851 $auto$opt_dff.cc:197:make_patterns_logic$4465 $auto$rtlil.cc:2180:Not$4430 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$5137: { $auto$opt_dff.cc:197:make_patterns_logic$4409 $auto$opt_dff.cc:197:make_patterns_logic$5134 $auto$opt_dff.cc:197:make_patterns_logic$4871 $auto$opt_dff.cc:197:make_patterns_logic$4869 $auto$opt_dff.cc:197:make_patterns_logic$4851 $auto$opt_dff.cc:197:make_patterns_logic$4465 $auto$rtlil.cc:2180:Not$4430 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$5147: { $auto$opt_dff.cc:197:make_patterns_logic$4434 $auto$opt_dff.cc:197:make_patterns_logic$5144 $auto$opt_dff.cc:197:make_patterns_logic$4809 $auto$opt_dff.cc:197:make_patterns_logic$4807 $auto$opt_dff.cc:197:make_patterns_logic$4805 $auto$opt_dff.cc:197:make_patterns_logic$4440 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$5157: { $auto$opt_dff.cc:197:make_patterns_logic$4712 $auto$opt_dff.cc:197:make_patterns_logic$5154 $auto$opt_dff.cc:197:make_patterns_logic$4728 $auto$opt_dff.cc:197:make_patterns_logic$4726 $auto$rtlil.cc:2180:Not$4430 $eq$brainwave.v:820$75_Y }
    New ctrl vector for $pmux cell $procmux$3471: $procmux$3371_CMP
    New ctrl vector for $pmux cell $procmux$3785: $procmux$3371_CMP
  Optimizing cells in module \controller.
  Optimizing cells in module \dsp_block_18_18_int_sop_2.
  Optimizing cells in module \elt_wise_add.
  Optimizing cells in module \elt_wise_mul.
  Optimizing cells in module \mult.
  Optimizing cells in module \mvm_reduction_unit.
Performed a total of 8 changes.

6.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Finding identical cells in module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram'.
Finding identical cells in module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Finding identical cells in module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram'.
Finding identical cells in module `\LDPE'.
Finding identical cells in module `\MFU'.
Finding identical cells in module `\MRF'.
Finding identical cells in module `\MVU'.
Finding identical cells in module `\MVU_tile'.
Finding identical cells in module `\NPU'.
Finding identical cells in module `\SUB_LDPE'.
Finding identical cells in module `\VRF'.
Finding identical cells in module `\activation'.
<suppressed ~6 debug messages>
Finding identical cells in module `\add'.
Finding identical cells in module `\compute_unit'.
Finding identical cells in module `\controller'.
<suppressed ~15 debug messages>
Finding identical cells in module `\dsp_block_18_18_int_sop_2'.
Finding identical cells in module `\elt_wise_add'.
Finding identical cells in module `\elt_wise_mul'.
Finding identical cells in module `\mult'.
Finding identical cells in module `\mvm_reduction_unit'.
Removed a total of 7 cells.

6.20. Executing OPT_DFF pass (perform DFF optimizations).

6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
Finding unused cells or wires in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
Finding unused cells or wires in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
Finding unused cells or wires in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
Finding unused cells or wires in module \LDPE..
Finding unused cells or wires in module \MFU..
Finding unused cells or wires in module \MRF..
Finding unused cells or wires in module \MVU..
Finding unused cells or wires in module \MVU_tile..
Finding unused cells or wires in module \NPU..
Finding unused cells or wires in module \SUB_LDPE..
Finding unused cells or wires in module \VRF..
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \add..
Finding unused cells or wires in module \compute_unit..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \dsp_block_18_18_int_sop_2..
Finding unused cells or wires in module \elt_wise_add..
Finding unused cells or wires in module \elt_wise_mul..
Finding unused cells or wires in module \mult..
Finding unused cells or wires in module \mvm_reduction_unit..
Removed 6 unused cells and 13 unused wires.
<suppressed ~8 debug messages>

6.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Optimizing module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Optimizing module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Optimizing module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Optimizing module LDPE.
Optimizing module MFU.
Optimizing module MRF.
Optimizing module MVU.
Optimizing module MVU_tile.
Optimizing module NPU.
Optimizing module SUB_LDPE.
Optimizing module VRF.
Optimizing module activation.
Optimizing module add.
Optimizing module compute_unit.
Optimizing module controller.
Optimizing module dsp_block_18_18_int_sop_2.
Optimizing module elt_wise_add.
Optimizing module elt_wise_mul.
Optimizing module mult.
Optimizing module mvm_reduction_unit.

6.23. Rerunning OPT passes. (Maybe there is more to do..)

6.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LDPE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MFU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \MRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU_tile..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SUB_LDPE..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \compute_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_block_18_18_int_sop_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mvm_reduction_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~127 debug messages>

6.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
  Optimizing cells in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
  Optimizing cells in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
  Optimizing cells in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
  Optimizing cells in module \LDPE.
  Optimizing cells in module \MFU.
  Optimizing cells in module \MRF.
  Optimizing cells in module \MVU.
  Optimizing cells in module \MVU_tile.
  Optimizing cells in module \NPU.
  Optimizing cells in module \SUB_LDPE.
  Optimizing cells in module \VRF.
  Optimizing cells in module \activation.
  Optimizing cells in module \add.
  Optimizing cells in module \compute_unit.
  Optimizing cells in module \controller.
  Optimizing cells in module \dsp_block_18_18_int_sop_2.
  Optimizing cells in module \elt_wise_add.
  Optimizing cells in module \elt_wise_mul.
  Optimizing cells in module \mult.
  Optimizing cells in module \mvm_reduction_unit.
Performed a total of 0 changes.

6.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Finding identical cells in module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram'.
Finding identical cells in module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Finding identical cells in module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram'.
Finding identical cells in module `\LDPE'.
Finding identical cells in module `\MFU'.
Finding identical cells in module `\MRF'.
Finding identical cells in module `\MVU'.
Finding identical cells in module `\MVU_tile'.
Finding identical cells in module `\NPU'.
Finding identical cells in module `\SUB_LDPE'.
Finding identical cells in module `\VRF'.
Finding identical cells in module `\activation'.
Finding identical cells in module `\add'.
Finding identical cells in module `\compute_unit'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\dsp_block_18_18_int_sop_2'.
Finding identical cells in module `\elt_wise_add'.
Finding identical cells in module `\elt_wise_mul'.
Finding identical cells in module `\mult'.
Finding identical cells in module `\mvm_reduction_unit'.
Removed a total of 0 cells.

6.27. Executing OPT_DFF pass (perform DFF optimizations).

6.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
Finding unused cells or wires in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
Finding unused cells or wires in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
Finding unused cells or wires in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
Finding unused cells or wires in module \LDPE..
Finding unused cells or wires in module \MFU..
Finding unused cells or wires in module \MRF..
Finding unused cells or wires in module \MVU..
Finding unused cells or wires in module \MVU_tile..
Finding unused cells or wires in module \NPU..
Finding unused cells or wires in module \SUB_LDPE..
Finding unused cells or wires in module \VRF..
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \add..
Finding unused cells or wires in module \compute_unit..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \dsp_block_18_18_int_sop_2..
Finding unused cells or wires in module \elt_wise_add..
Finding unused cells or wires in module \elt_wise_mul..
Finding unused cells or wires in module \mult..
Finding unused cells or wires in module \mvm_reduction_unit..

6.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Optimizing module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Optimizing module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Optimizing module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Optimizing module LDPE.
Optimizing module MFU.
Optimizing module MRF.
Optimizing module MVU.
Optimizing module MVU_tile.
Optimizing module NPU.
Optimizing module SUB_LDPE.
Optimizing module VRF.
Optimizing module activation.
Optimizing module add.
Optimizing module compute_unit.
Optimizing module controller.
Optimizing module dsp_block_18_18_int_sop_2.
Optimizing module elt_wise_add.
Optimizing module elt_wise_mul.
Optimizing module mult.
Optimizing module mvm_reduction_unit.

6.30. Finished OPT passes. (There is nothing left to do.)

-- Running command `fsm; opt;' --

7. Executing FSM pass (extract and optimize FSM).

7.1. Executing FSM_DETECT pass (finding FSMs in design).

7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
Finding unused cells or wires in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
Finding unused cells or wires in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
Finding unused cells or wires in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
Finding unused cells or wires in module \LDPE..
Finding unused cells or wires in module \MFU..
Finding unused cells or wires in module \MRF..
Finding unused cells or wires in module \MVU..
Finding unused cells or wires in module \MVU_tile..
Finding unused cells or wires in module \NPU..
Finding unused cells or wires in module \SUB_LDPE..
Finding unused cells or wires in module \VRF..
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \add..
Finding unused cells or wires in module \compute_unit..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \dsp_block_18_18_int_sop_2..
Finding unused cells or wires in module \elt_wise_add..
Finding unused cells or wires in module \elt_wise_mul..
Finding unused cells or wires in module \mult..
Finding unused cells or wires in module \mvm_reduction_unit..

7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Optimizing module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Optimizing module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Optimizing module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Optimizing module LDPE.
Optimizing module MFU.
Optimizing module MRF.
Optimizing module MVU.
Optimizing module MVU_tile.
Optimizing module NPU.
Optimizing module SUB_LDPE.
Optimizing module VRF.
Optimizing module activation.
Optimizing module add.
Optimizing module compute_unit.
Optimizing module controller.
Optimizing module dsp_block_18_18_int_sop_2.
Optimizing module elt_wise_add.
Optimizing module elt_wise_mul.
Optimizing module mult.
Optimizing module mvm_reduction_unit.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Finding identical cells in module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram'.
Finding identical cells in module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Finding identical cells in module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram'.
Finding identical cells in module `\LDPE'.
Finding identical cells in module `\MFU'.
Finding identical cells in module `\MRF'.
Finding identical cells in module `\MVU'.
Finding identical cells in module `\MVU_tile'.
Finding identical cells in module `\NPU'.
Finding identical cells in module `\SUB_LDPE'.
Finding identical cells in module `\VRF'.
Finding identical cells in module `\activation'.
Finding identical cells in module `\add'.
Finding identical cells in module `\compute_unit'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\dsp_block_18_18_int_sop_2'.
Finding identical cells in module `\elt_wise_add'.
Finding identical cells in module `\elt_wise_mul'.
Finding identical cells in module `\mult'.
Finding identical cells in module `\mvm_reduction_unit'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LDPE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MFU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \MRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU_tile..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SUB_LDPE..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \compute_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_block_18_18_int_sop_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mvm_reduction_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~127 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
  Optimizing cells in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
  Optimizing cells in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
  Optimizing cells in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
  Optimizing cells in module \LDPE.
  Optimizing cells in module \MFU.
  Optimizing cells in module \MRF.
  Optimizing cells in module \MVU.
  Optimizing cells in module \MVU_tile.
  Optimizing cells in module \NPU.
  Optimizing cells in module \SUB_LDPE.
  Optimizing cells in module \VRF.
  Optimizing cells in module \activation.
  Optimizing cells in module \add.
  Optimizing cells in module \compute_unit.
  Optimizing cells in module \controller.
  Optimizing cells in module \dsp_block_18_18_int_sop_2.
  Optimizing cells in module \elt_wise_add.
  Optimizing cells in module \elt_wise_mul.
  Optimizing cells in module \mult.
  Optimizing cells in module \mvm_reduction_unit.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Finding identical cells in module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram'.
Finding identical cells in module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Finding identical cells in module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram'.
Finding identical cells in module `\LDPE'.
Finding identical cells in module `\MFU'.
Finding identical cells in module `\MRF'.
Finding identical cells in module `\MVU'.
Finding identical cells in module `\MVU_tile'.
Finding identical cells in module `\NPU'.
Finding identical cells in module `\SUB_LDPE'.
Finding identical cells in module `\VRF'.
Finding identical cells in module `\activation'.
Finding identical cells in module `\add'.
Finding identical cells in module `\compute_unit'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\dsp_block_18_18_int_sop_2'.
Finding identical cells in module `\elt_wise_add'.
Finding identical cells in module `\elt_wise_mul'.
Finding identical cells in module `\mult'.
Finding identical cells in module `\mvm_reduction_unit'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
Finding unused cells or wires in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
Finding unused cells or wires in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
Finding unused cells or wires in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
Finding unused cells or wires in module \LDPE..
Finding unused cells or wires in module \MFU..
Finding unused cells or wires in module \MRF..
Finding unused cells or wires in module \MVU..
Finding unused cells or wires in module \MVU_tile..
Finding unused cells or wires in module \NPU..
Finding unused cells or wires in module \SUB_LDPE..
Finding unused cells or wires in module \VRF..
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \add..
Finding unused cells or wires in module \compute_unit..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \dsp_block_18_18_int_sop_2..
Finding unused cells or wires in module \elt_wise_add..
Finding unused cells or wires in module \elt_wise_mul..
Finding unused cells or wires in module \mult..
Finding unused cells or wires in module \mvm_reduction_unit..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Optimizing module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Optimizing module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Optimizing module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Optimizing module LDPE.
Optimizing module MFU.
Optimizing module MRF.
Optimizing module MVU.
Optimizing module MVU_tile.
Optimizing module NPU.
Optimizing module SUB_LDPE.
Optimizing module VRF.
Optimizing module activation.
Optimizing module add.
Optimizing module compute_unit.
Optimizing module controller.
Optimizing module dsp_block_18_18_int_sop_2.
Optimizing module elt_wise_add.
Optimizing module elt_wise_mul.
Optimizing module mult.
Optimizing module mvm_reduction_unit.

8.9. Finished OPT passes. (There is nothing left to do.)

-- Running command `memory_collect; memory_dff; opt;' --

9. Executing MEMORY_COLLECT pass (generating $mem cells).

10. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram'[0] in module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram': merged output FF to cell.
Checking read port `\ram'[1] in module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram': merged output FF to cell.
Checking read port `\ram'[0] in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram': merged output FF to cell.
Checking read port `\ram'[1] in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram': merged output FF to cell.
Checking read port `\ram'[0] in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram': merged output FF to cell.

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Optimizing module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Optimizing module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Optimizing module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Optimizing module LDPE.
Optimizing module MFU.
Optimizing module MRF.
Optimizing module MVU.
Optimizing module MVU_tile.
Optimizing module NPU.
Optimizing module SUB_LDPE.
Optimizing module VRF.
Optimizing module activation.
Optimizing module add.
Optimizing module compute_unit.
Optimizing module controller.
Optimizing module dsp_block_18_18_int_sop_2.
Optimizing module elt_wise_add.
Optimizing module elt_wise_mul.
Optimizing module mult.
Optimizing module mvm_reduction_unit.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Finding identical cells in module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram'.
Finding identical cells in module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Finding identical cells in module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram'.
Finding identical cells in module `\LDPE'.
Finding identical cells in module `\MFU'.
Finding identical cells in module `\MRF'.
Finding identical cells in module `\MVU'.
Finding identical cells in module `\MVU_tile'.
Finding identical cells in module `\NPU'.
Finding identical cells in module `\SUB_LDPE'.
Finding identical cells in module `\VRF'.
Finding identical cells in module `\activation'.
Finding identical cells in module `\add'.
Finding identical cells in module `\compute_unit'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\dsp_block_18_18_int_sop_2'.
Finding identical cells in module `\elt_wise_add'.
Finding identical cells in module `\elt_wise_mul'.
Finding identical cells in module `\mult'.
Finding identical cells in module `\mvm_reduction_unit'.
Removed a total of 0 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LDPE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MFU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \MRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU_tile..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SUB_LDPE..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \compute_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_block_18_18_int_sop_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mvm_reduction_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~127 debug messages>

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
  Optimizing cells in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
  Optimizing cells in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
  Optimizing cells in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
  Optimizing cells in module \LDPE.
  Optimizing cells in module \MFU.
  Optimizing cells in module \MRF.
  Optimizing cells in module \MVU.
  Optimizing cells in module \MVU_tile.
  Optimizing cells in module \NPU.
  Optimizing cells in module \SUB_LDPE.
  Optimizing cells in module \VRF.
  Optimizing cells in module \activation.
  Optimizing cells in module \add.
  Optimizing cells in module \compute_unit.
  Optimizing cells in module \controller.
  Optimizing cells in module \dsp_block_18_18_int_sop_2.
  Optimizing cells in module \elt_wise_add.
  Optimizing cells in module \elt_wise_mul.
  Optimizing cells in module \mult.
  Optimizing cells in module \mvm_reduction_unit.
Performed a total of 0 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Finding identical cells in module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram'.
Finding identical cells in module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Finding identical cells in module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram'.
Finding identical cells in module `\LDPE'.
Finding identical cells in module `\MFU'.
Finding identical cells in module `\MRF'.
Finding identical cells in module `\MVU'.
Finding identical cells in module `\MVU_tile'.
Finding identical cells in module `\NPU'.
Finding identical cells in module `\SUB_LDPE'.
Finding identical cells in module `\VRF'.
Finding identical cells in module `\activation'.
Finding identical cells in module `\add'.
Finding identical cells in module `\compute_unit'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\dsp_block_18_18_int_sop_2'.
Finding identical cells in module `\elt_wise_add'.
Finding identical cells in module `\elt_wise_mul'.
Finding identical cells in module `\mult'.
Finding identical cells in module `\mvm_reduction_unit'.
Removed a total of 0 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
Finding unused cells or wires in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
Finding unused cells or wires in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
Finding unused cells or wires in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
Finding unused cells or wires in module \LDPE..
Finding unused cells or wires in module \MFU..
Finding unused cells or wires in module \MRF..
Finding unused cells or wires in module \MVU..
Finding unused cells or wires in module \MVU_tile..
Finding unused cells or wires in module \NPU..
Finding unused cells or wires in module \SUB_LDPE..
Finding unused cells or wires in module \VRF..
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \add..
Finding unused cells or wires in module \compute_unit..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \dsp_block_18_18_int_sop_2..
Finding unused cells or wires in module \elt_wise_add..
Finding unused cells or wires in module \elt_wise_mul..
Finding unused cells or wires in module \mult..
Finding unused cells or wires in module \mvm_reduction_unit..
Removed 5 unused cells and 261 unused wires.
<suppressed ~8 debug messages>

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Optimizing module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Optimizing module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Optimizing module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Optimizing module LDPE.
Optimizing module MFU.
Optimizing module MRF.
Optimizing module MVU.
Optimizing module MVU_tile.
Optimizing module NPU.
Optimizing module SUB_LDPE.
Optimizing module VRF.
Optimizing module activation.
Optimizing module add.
Optimizing module compute_unit.
Optimizing module controller.
Optimizing module dsp_block_18_18_int_sop_2.
Optimizing module elt_wise_add.
Optimizing module elt_wise_mul.
Optimizing module mult.
Optimizing module mvm_reduction_unit.

11.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LDPE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MFU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \MRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MVU_tile..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SUB_LDPE..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \VRF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \compute_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_block_18_18_int_sop_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elt_wise_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mvm_reduction_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~127 debug messages>

11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
  Optimizing cells in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
  Optimizing cells in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
  Optimizing cells in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
  Optimizing cells in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
  Optimizing cells in module \LDPE.
  Optimizing cells in module \MFU.
  Optimizing cells in module \MRF.
  Optimizing cells in module \MVU.
  Optimizing cells in module \MVU_tile.
  Optimizing cells in module \NPU.
  Optimizing cells in module \SUB_LDPE.
  Optimizing cells in module \VRF.
  Optimizing cells in module \activation.
  Optimizing cells in module \add.
  Optimizing cells in module \compute_unit.
  Optimizing cells in module \controller.
  Optimizing cells in module \dsp_block_18_18_int_sop_2.
  Optimizing cells in module \elt_wise_add.
  Optimizing cells in module \elt_wise_mul.
  Optimizing cells in module \mult.
  Optimizing cells in module \mvm_reduction_unit.
Performed a total of 0 changes.

11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder'.
Finding identical cells in module `$paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram'.
Finding identical cells in module `$paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder'.
Finding identical cells in module `$paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram'.
Finding identical cells in module `$paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram'.
Finding identical cells in module `\LDPE'.
Finding identical cells in module `\MFU'.
Finding identical cells in module `\MRF'.
Finding identical cells in module `\MVU'.
Finding identical cells in module `\MVU_tile'.
Finding identical cells in module `\NPU'.
Finding identical cells in module `\SUB_LDPE'.
Finding identical cells in module `\VRF'.
Finding identical cells in module `\activation'.
Finding identical cells in module `\add'.
Finding identical cells in module `\compute_unit'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\dsp_block_18_18_int_sop_2'.
Finding identical cells in module `\elt_wise_add'.
Finding identical cells in module `\elt_wise_mul'.
Finding identical cells in module `\mult'.
Finding identical cells in module `\mvm_reduction_unit'.
Removed a total of 0 cells.

11.13. Executing OPT_DFF pass (perform DFF optimizations).

11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder..
Finding unused cells or wires in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram..
Finding unused cells or wires in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder..
Finding unused cells or wires in module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram..
Finding unused cells or wires in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram..
Finding unused cells or wires in module \LDPE..
Finding unused cells or wires in module \MFU..
Finding unused cells or wires in module \MRF..
Finding unused cells or wires in module \MVU..
Finding unused cells or wires in module \MVU_tile..
Finding unused cells or wires in module \NPU..
Finding unused cells or wires in module \SUB_LDPE..
Finding unused cells or wires in module \VRF..
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \add..
Finding unused cells or wires in module \compute_unit..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \dsp_block_18_18_int_sop_2..
Finding unused cells or wires in module \elt_wise_add..
Finding unused cells or wires in module \elt_wise_mul..
Finding unused cells or wires in module \mult..
Finding unused cells or wires in module \mvm_reduction_unit..

11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Optimizing module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Optimizing module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Optimizing module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Optimizing module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Optimizing module LDPE.
Optimizing module MFU.
Optimizing module MRF.
Optimizing module MVU.
Optimizing module MVU_tile.
Optimizing module NPU.
Optimizing module SUB_LDPE.
Optimizing module VRF.
Optimizing module activation.
Optimizing module add.
Optimizing module compute_unit.
Optimizing module controller.
Optimizing module dsp_block_18_18_int_sop_2.
Optimizing module elt_wise_add.
Optimizing module elt_wise_mul.
Optimizing module mult.
Optimizing module mvm_reduction_unit.

11.16. Finished OPT passes. (There is nothing left to do.)

-- Running command `autoname' --

12. Executing AUTONAME pass.
Renamed 4 objects in module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder (3 iterations).
Renamed 18 objects in module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram (3 iterations).
Renamed 4 objects in module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder (3 iterations).
Renamed 18 objects in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram (3 iterations).
Renamed 9 objects in module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram (3 iterations).
Renamed 103 objects in module MFU (9 iterations).
Renamed 152 objects in module NPU (10 iterations).
Renamed 1 objects in module SUB_LDPE (2 iterations).
Renamed 4254 objects in module activation (67 iterations).
Renamed 4 objects in module add (3 iterations).
Renamed 9431 objects in module controller (53 iterations).
Renamed 18 objects in module dsp_block_18_18_int_sop_2 (5 iterations).
Renamed 33 objects in module elt_wise_add (7 iterations).
Renamed 33 objects in module elt_wise_mul (7 iterations).
Renamed 5 objects in module mult (4 iterations).
Renamed 1 objects in module mvm_reduction_unit (2 iterations).
<suppressed ~1791 debug messages>

-- Running command `check' --

13. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder...
Checking module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram...
Checking module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder...
Checking module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF...
Checking module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram...
Checking module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram...
Checking module LDPE...
Checking module MFU...
Warning: Wire MFU.\ina_fake [31] is used but has no driver.
Warning: Wire MFU.\ina_fake [30] is used but has no driver.
Warning: Wire MFU.\ina_fake [29] is used but has no driver.
Warning: Wire MFU.\ina_fake [28] is used but has no driver.
Warning: Wire MFU.\ina_fake [27] is used but has no driver.
Warning: Wire MFU.\ina_fake [26] is used but has no driver.
Warning: Wire MFU.\ina_fake [25] is used but has no driver.
Warning: Wire MFU.\ina_fake [24] is used but has no driver.
Warning: Wire MFU.\ina_fake [23] is used but has no driver.
Warning: Wire MFU.\ina_fake [22] is used but has no driver.
Warning: Wire MFU.\ina_fake [21] is used but has no driver.
Warning: Wire MFU.\ina_fake [20] is used but has no driver.
Warning: Wire MFU.\ina_fake [19] is used but has no driver.
Warning: Wire MFU.\ina_fake [18] is used but has no driver.
Warning: Wire MFU.\ina_fake [17] is used but has no driver.
Warning: Wire MFU.\ina_fake [16] is used but has no driver.
Warning: Wire MFU.\ina_fake [15] is used but has no driver.
Warning: Wire MFU.\ina_fake [14] is used but has no driver.
Warning: Wire MFU.\ina_fake [13] is used but has no driver.
Warning: Wire MFU.\ina_fake [12] is used but has no driver.
Warning: Wire MFU.\ina_fake [11] is used but has no driver.
Warning: Wire MFU.\ina_fake [10] is used but has no driver.
Warning: Wire MFU.\ina_fake [9] is used but has no driver.
Warning: Wire MFU.\ina_fake [8] is used but has no driver.
Warning: Wire MFU.\ina_fake [7] is used but has no driver.
Warning: Wire MFU.\ina_fake [6] is used but has no driver.
Warning: Wire MFU.\ina_fake [5] is used but has no driver.
Warning: Wire MFU.\ina_fake [4] is used but has no driver.
Warning: Wire MFU.\ina_fake [3] is used but has no driver.
Warning: Wire MFU.\ina_fake [2] is used but has no driver.
Warning: Wire MFU.\ina_fake [1] is used but has no driver.
Warning: Wire MFU.\ina_fake [0] is used but has no driver.
Checking module MRF...
Checking module MVU...
Checking module MVU_tile...
Warning: Wire MVU_tile.\ina_fake [63] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [62] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [61] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [60] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [59] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [58] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [57] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [56] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [55] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [54] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [53] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [52] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [51] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [50] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [49] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [48] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [47] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [46] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [45] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [44] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [43] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [42] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [41] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [40] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [39] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [38] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [37] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [36] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [35] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [34] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [33] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [32] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [31] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [30] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [29] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [28] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [27] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [26] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [25] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [24] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [23] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [22] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [21] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [20] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [19] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [18] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [17] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [16] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [15] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [14] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [13] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [12] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [11] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [10] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [9] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [8] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [7] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [6] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [5] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [4] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [3] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [2] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [1] is used but has no driver.
Warning: Wire MVU_tile.\ina_fake [0] is used but has no driver.
Checking module NPU...
Warning: multiple conflicting drivers for NPU.\done_mfu_0:
    port done[0] of cell mfu_stage_0 (MFU)
    port out_data_available[0] of cell mfu_stage_0 (MFU)
Warning: Wire NPU.\vrf_muxed_in_data_fake [31] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [30] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [29] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [28] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [27] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [26] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [25] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [24] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [23] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [22] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [21] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [20] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [19] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [18] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [17] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [16] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [15] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [14] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [13] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [12] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [11] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [10] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [9] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [8] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [7] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [6] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [5] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [4] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [3] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [2] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [1] is used but has no driver.
Warning: Wire NPU.\vrf_muxed_in_data_fake [0] is used but has no driver.
Checking module SUB_LDPE...
Checking module VRF...
Checking module activation...
Checking module add...
Checking module compute_unit...
Checking module controller...
Warning: Wire controller.\vrf_muxed_read_addr [9] is used but has no driver.
Warning: Wire controller.\vrf_muxed_read_addr [8] is used but has no driver.
Warning: Wire controller.\vrf_muxed_read_addr [7] is used but has no driver.
Warning: Wire controller.\vrf_muxed_read_addr [6] is used but has no driver.
Warning: Wire controller.\vrf_muxed_read_addr [5] is used but has no driver.
Warning: Wire controller.\vrf_muxed_read_addr [4] is used but has no driver.
Warning: Wire controller.\vrf_muxed_read_addr [3] is used but has no driver.
Warning: Wire controller.\vrf_muxed_read_addr [2] is used but has no driver.
Warning: Wire controller.\vrf_muxed_read_addr [1] is used but has no driver.
Warning: Wire controller.\vrf_muxed_read_addr [0] is used but has no driver.
Checking module dsp_block_18_18_int_sop_2...
Checking module elt_wise_add...
Checking module elt_wise_mul...
Checking module mult...
Checking module mvm_reduction_unit...
Found and reported 139 problems.

-- Running command `techmap -map /export/aman/vtr_aman/vtr-verilog-to-routing/ODIN_II/techlib/adff2dff.v' --

14. Executing TECHMAP pass (map to technology primitives).

14.1. Executing Verilog-2005 frontend: /export/aman/vtr_aman/vtr-verilog-to-routing/ODIN_II/techlib/adff2dff.v
Parsing Verilog input from `/export/aman/vtr_aman/vtr-verilog-to-routing/ODIN_II/techlib/adff2dff.v' to AST representation.
Generating RTLIL representation for module `\adff2dff'.
Successfully finished Verilog frontend.

14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

-- Running command `techmap -map /export/aman/vtr_aman/vtr-verilog-to-routing/ODIN_II/techlib/adffe2dff.v' --

15. Executing TECHMAP pass (map to technology primitives).

15.1. Executing Verilog-2005 frontend: /export/aman/vtr_aman/vtr-verilog-to-routing/ODIN_II/techlib/adffe2dff.v
Parsing Verilog input from `/export/aman/vtr_aman/vtr-verilog-to-routing/ODIN_II/techlib/adffe2dff.v' to AST representation.
Generating RTLIL representation for module `\adffe2dff'.
Successfully finished Verilog frontend.

15.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

-- Running command `techmap */t:$shift */t:$shiftx' --

16. Executing TECHMAP pass (map to technology primitives).

16.1. Executing Verilog-2005 frontend: /export/aman/vtr_aman/vtr-verilog-to-routing/build/libs/EXTERNAL/libyosys/share/yosys/techmap.v
Parsing Verilog input from `/export/aman/vtr_aman/vtr-verilog-to-routing/build/libs/EXTERNAL/libyosys/share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

16.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~67 debug messages>

-- Running command `flatten' --

17. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$413699a3738d1fadf9f572e3c8ddb24430490116\myadder.
Deleting now unused module $paramod$4e8d3aeafedad5a223f27a5e15e34888d51aaecd\dp_ram.
Deleting now unused module $paramod$636f1b25825ad0017144233c2eee230f4cdd1a41\myadder.
Deleting now unused module $paramod$687f2fd0574cf25edab5cf8be243e31af838bcbb\VRF.
Deleting now unused module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\dp_ram.
Deleting now unused module $paramod$f268c577c4402541ffe2e32da83500401c6983b8\sp_ram.
Deleting now unused module LDPE.
Deleting now unused module MFU.
Deleting now unused module MRF.
Deleting now unused module MVU.
Deleting now unused module MVU_tile.
Deleting now unused module SUB_LDPE.
Deleting now unused module VRF.
Deleting now unused module activation.
Deleting now unused module add.
Deleting now unused module compute_unit.
Deleting now unused module controller.
Deleting now unused module dsp_block_18_18_int_sop_2.
Deleting now unused module elt_wise_add.
Deleting now unused module elt_wise_mul.
Deleting now unused module mult.
Deleting now unused module mvm_reduction_unit.
<suppressed ~50 debug messages>

-- Running command `pmuxtree' --

18. Executing PMUXTREE pass.

-- Running command `wreduce' --

19. Executing WREDUCE pass (reducing word size of cells).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5802 ($not).
Removed cell NPU.done_mvm_$mux_S ($mux).
Removed top 1 bits (of 5) from port B of cell NPU.output_final_stage_$mux_Y_S_$logic_and_Y_B_$ne_Y ($ne).
Removed top 1 bits (of 5) from port B of cell NPU.output_mvu_stage_buffer_$dffe_Q_EN_$logic_and_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 5) from port B of cell NPU.output_final_stage_$mux_Y_S_$logic_and_Y_A_$ne_Y ($ne).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5806 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5594 ($mux).
Removed top 3 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5804 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5590 ($not).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5506 ($not).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5526 ($mux).
Removed top 128 bits (of 160) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5556 ($mux).
Removed top 96 bits (of 160) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5562 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5754 ($mux).
Removed top 1 bits (of 5) from port B of cell NPU.output_mfu_stage_0_buffer_$dffe_Q_EN_$logic_and_Y_A_$eq_Y ($eq).
Removed cell NPU.output_final_stage_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5688 ($not).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5632 ($not).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5692 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5698 ($not).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5736 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5710 ($not).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6000 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5906 ($not).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5866 ($mux).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5892 ($mux).
Removed top 7 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5944 ($mux).
Removed top 3 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5856 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5942 ($not).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5922 ($mux).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5998 ($mux).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6002 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5988 ($not).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5838 ($mux).
Removed top 3 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5990 ($mux).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5832 ($mux).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5992 ($mux).
Removed top 1 bits (of 4) from port B of cell NPU.done_mvm_$sdffe_Q_EN_$ne_Y ($ne).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6018 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5828 ($not).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6050 ($mux).
Removed top 3 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6016 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5854 ($not).
Removed top 3 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6042 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$6090 ($not).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5910 ($mux).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6094 ($mux).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5974 ($mux).
Removed top 7 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5908 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$6102 ($not).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5966 ($mux).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5972 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5930 ($not).
Removed top 7 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5920 ($mux).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6106 ($mux).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5894 ($mux).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6024 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5962 ($not).
Removed top 3 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5882 ($mux).
Removed top 7 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5932 ($mux).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5934 ($mux).
Removed top 7 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6104 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$6078 ($not).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5996 ($mux).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5814 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$6014 ($not).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6006 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$6066 ($not).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6052 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5612 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5508 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5514 ($not).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6082 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5522 ($not).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5518 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5620 ($not).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5864 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5544 ($not).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5548 ($mux).
Removed top 96 bits (of 160) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5564 ($mux).
Removed top 96 bits (of 160) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5566 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5624 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5608 ($not).
Removed top 96 bits (of 160) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5570 ($mux).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5858 ($mux).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6026 ($mux).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5840 ($mux).
Removed top 7 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6080 ($mux).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5890 ($mux).
Removed top 7 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6092 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5880 ($not).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6044 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$6040 ($not).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5946 ($mux).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5914 ($mux).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6098 ($mux).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5812 ($mux).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6070 ($mux).
Removed top 3 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5964 ($mux).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6048 ($mux).
Removed top 2 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5884 ($mux).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6022 ($mux).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6110 ($mux).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5810 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5714 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5680 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5636 ($mux).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5868 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5918 ($not).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5926 ($mux).
Removed top 5 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5950 ($mux).
Removed top 1 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5862 ($mux).
Removed top 3 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5830 ($mux).
Removed top 7 bits (of 8) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$6068 ($mux).
Removed cell NPU.start_tile_with_single_cyc_latency_$dff_Q ($dff).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5750 ($not).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5746 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5742 ($not).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5732 ($not).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5724 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5676 ($not).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5666 ($not).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5670 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5720 ($not).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5648 ($mux).
Removed cell NPU.$auto$pmuxtree.cc:101:execute$5644 ($not).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5702 ($mux).
Removed cell NPU.vrf_muxed.vec_mem.web_$mux_S_1 ($mux).
Removed cell NPU.vrf_muxed.vec_mem.wea_$mux_S ($mux).
Removed cell NPU.vrf_muxed.vec_mem.wea_$mux_S_1 ($mux).
Removed cell NPU.vrf_muxed.vec_mem.web_$mux_S ($mux).
Removed top 2 bits (of 10) from FF cell NPU.mvm_unit.mvm_reduction.genblk3[3].adder_units_0_stage_1.sum_$sdff_Q ($sdff).
Removed top 2 bits (of 10) from FF cell NPU.mvm_unit.mvm_reduction.genblk3[2].adder_units_0_stage_1.sum_$sdff_Q ($sdff).
Removed top 2 bits (of 10) from FF cell NPU.mvm_unit.mvm_reduction.genblk3[1].adder_units_0_stage_1.sum_$sdff_Q ($sdff).
Removed top 2 bits (of 10) from port Y of cell NPU.mvm_unit.mvm_reduction.genblk3[3].adder_units_0_stage_1.a_$add_A ($add).
Removed top 2 bits (of 10) from port A of cell NPU.mvm_unit.mvm_reduction.genblk3[3].adder_units_0_stage_1.a_$add_A ($add).
Removed top 2 bits (of 10) from port B of cell NPU.mvm_unit.mvm_reduction.genblk3[3].adder_units_0_stage_1.a_$add_A ($add).
Removed top 2 bits (of 10) from port Y of cell NPU.mvm_unit.mvm_reduction.genblk3[2].adder_units_0_stage_1.a_$add_A ($add).
Removed top 2 bits (of 10) from port A of cell NPU.mvm_unit.mvm_reduction.genblk3[2].adder_units_0_stage_1.a_$add_A ($add).
Removed top 2 bits (of 10) from port B of cell NPU.mvm_unit.mvm_reduction.genblk3[2].adder_units_0_stage_1.a_$add_A ($add).
Removed top 2 bits (of 10) from port Y of cell NPU.mvm_unit.mvm_reduction.genblk3[1].adder_units_0_stage_1.a_$add_A ($add).
Removed top 2 bits (of 10) from port A of cell NPU.mvm_unit.mvm_reduction.genblk3[1].adder_units_0_stage_1.a_$add_A ($add).
Removed top 2 bits (of 10) from port B of cell NPU.mvm_unit.mvm_reduction.genblk3[1].adder_units_0_stage_1.a_$add_A ($add).
Removed cell NPU.mvm_unit.tile_0.vrf.vec_mem.web_$mux_S_1 ($mux).
Removed cell NPU.mvm_unit.tile_0.vrf.vec_mem.wea_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_0.vrf.vec_mem.wea_$mux_S_1 ($mux).
Removed cell NPU.mvm_unit.tile_0.vrf.vec_mem.web_$mux_S ($mux).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_0.genblk1[4].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_0.genblk1[4].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_0.genblk1[3].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_0.genblk1[3].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_0.genblk1[2].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_0.genblk1[2].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_0.genblk1[1].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_0.genblk1[1].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_1.vrf.vec_mem.web_$mux_S_1 ($mux).
Removed cell NPU.mvm_unit.tile_1.vrf.vec_mem.wea_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_1.vrf.vec_mem.wea_$mux_S_1 ($mux).
Removed cell NPU.mvm_unit.tile_1.vrf.vec_mem.web_$mux_S ($mux).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_1.genblk1[4].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_1.genblk1[4].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_1.genblk1[3].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_1.genblk1[3].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_1.genblk1[2].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_1.genblk1[2].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_1.genblk1[1].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_1.genblk1[1].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_2.vrf.vec_mem.web_$mux_S_1 ($mux).
Removed cell NPU.mvm_unit.tile_2.vrf.vec_mem.wea_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_2.vrf.vec_mem.wea_$mux_S_1 ($mux).
Removed cell NPU.mvm_unit.tile_2.vrf.vec_mem.web_$mux_S ($mux).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_2.genblk1[4].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_2.genblk1[4].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_2.genblk1[3].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_2.genblk1[3].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_2.genblk1[2].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_2.genblk1[2].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_2.genblk1[1].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_2.genblk1[1].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_3.vrf.vec_mem.web_$mux_S_1 ($mux).
Removed cell NPU.mvm_unit.tile_3.vrf.vec_mem.wea_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_3.vrf.vec_mem.wea_$mux_S_1 ($mux).
Removed cell NPU.mvm_unit.tile_3.vrf.vec_mem.web_$mux_S ($mux).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_3.genblk1[4].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_3.genblk1[4].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_3.genblk1[3].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_3.genblk1[3].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_3.genblk1[2].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_3.genblk1[2].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 36 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.by_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ay_reg_$sdff_Q ($sdff).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 11 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from mux cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.result_$mux_Y ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$sdff_Q ($sdff).
Removed cell NPU.mvm_unit.tile_3.genblk1[1].unit.mrf.mat_mem.we_$mux_S ($mux).
Removed cell NPU.mvm_unit.tile_3.genblk1[1].unit.mrf.mat_mem.we_$mux_S_1 ($mux).
Removed top 10 bits (of 18) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$sdff_Q ($sdff).
Removed top 2 bits (of 10) from FF cell NPU.mvm_unit.mvm_reduction.genblk3[4].adder_units_0_stage_1.sum_$sdff_Q ($sdff).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed cell NPU.mfu_stage_1.act_unit.out_data_$mux_Y ($mux).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 31 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed cell NPU.mfu_stage_1.act_unit.done_activation_internal_$sdffe_Q_D_$mux_Y_B_$mux_Y ($mux).
Removed cell NPU.mfu_stage_1.act_unit.done_activation_internal_$sdffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_S_4_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_S_6_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_slope_$pmux_Y_S_$reduce_or_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_slope_$pmux_Y_S_$reduce_or_Y_A_1_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_S_7_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_1_S_6_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_1_S_4_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_slope_$pmux_Y_1_S_$reduce_or_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_slope_$pmux_Y_1_S_$reduce_or_Y_A_1_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_1_S_5_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_2_S_6_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_2_S_4_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_slope_$pmux_Y_2_S_$reduce_or_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_slope_$pmux_Y_2_S_$reduce_or_Y_A_1_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_2_S_5_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_3_S_6_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_3_S_4_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_slope_$pmux_Y_3_S_$reduce_or_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_slope_$pmux_Y_3_S_$reduce_or_Y_A_1_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_3_S_5_$eq_Y ($eq).
Removed top 3 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_S_1_$eq_Y ($eq).
Removed top 3 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_1_S_1_$eq_Y ($eq).
Removed top 3 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_2_S_1_$eq_Y ($eq).
Removed top 3 bits (of 4) from port B of cell NPU.mfu_stage_1.act_unit.data_intercept_$pmux_Y_3_S_1_$eq_Y ($eq).
Removed cell NPU.mfu_stage_1.act_unit.done_activation_internal_$sdffe_Q_D_$mux_Y ($mux).
Removed top 5 bits (of 8) from port A of cell NPU.mfu_stage_1.act_unit.slope_applied_data_internal_$sdffe_Q_D_2_$mul_Y ($mul).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 31 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 31 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 31 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_2_S_$ge_Y ($ge).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_1_S_$ge_Y ($ge).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_S_$ge_Y ($ge).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.address_$mux_Y_3_S_$ge_Y ($ge).
Removed top 30 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.activation_in_progress_$sdff_Q_D_$mux_Y_B_$mux_Y_S_$eq_Y ($eq).
Removed top 1 bits (of 2) from port B of cell NPU.mfu_stage_1.act_unit.done_activation_internal_$sdffe_Q_EN_$reduce_and_Y_A_1_$ne_Y ($ne).
Removed top 5 bits (of 8) from port A of cell NPU.mfu_stage_1.act_unit.slope_applied_data_internal_$sdffe_Q_D_3_$mul_Y ($mul).
Removed top 30 bits (of 32) from port B of cell NPU.mfu_stage_1.act_unit.cycle_count_$add_A ($add).
Removed top 31 bits (of 32) from port B of cell NPU.mfu_stage_1.elt_add_unit.state_$add_A ($add).
Removed top 31 bits (of 32) from port Y of cell NPU.mfu_stage_1.elt_add_unit.state_$add_A ($add).
Removed top 8 bits (of 16) from FF cell NPU.mfu_stage_1.elt_mul_unit.m2.mult_result_$dffe_Q ($dffe).
Removed top 8 bits (of 16) from FF cell NPU.mfu_stage_1.elt_mul_unit.m1.mult_result_$dffe_Q ($dffe).
Removed top 8 bits (of 16) from FF cell NPU.mfu_stage_1.elt_mul_unit.m0.mult_result_$dffe_Q ($dffe).
Removed top 31 bits (of 32) from port B of cell NPU.mfu_stage_1.elt_mul_unit.state_$add_A ($add).
Removed top 31 bits (of 32) from port Y of cell NPU.mfu_stage_1.elt_mul_unit.state_$add_A ($add).
Removed top 8 bits (of 16) from port Y of cell NPU.mfu_stage_1.elt_mul_unit.m2.x_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mfu_stage_1.elt_mul_unit.m1.x_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mfu_stage_1.elt_mul_unit.m0.x_$mul_A ($mul).
Removed cell NPU.mfu_stage_1.v0.vec_mem.web_$mux_S ($mux).
Removed cell NPU.mfu_stage_1.v0.vec_mem.wea_$mux_S_1 ($mux).
Removed cell NPU.mfu_stage_1.v0.vec_mem.wea_$mux_S ($mux).
Removed cell NPU.mfu_stage_1.v0.vec_mem.web_$mux_S_1 ($mux).
Removed cell NPU.mfu_stage_1.v1.vec_mem.web_$mux_S ($mux).
Removed cell NPU.mfu_stage_1.v1.vec_mem.wea_$mux_S_1 ($mux).
Removed cell NPU.mfu_stage_1.v1.vec_mem.wea_$mux_S ($mux).
Removed cell NPU.mfu_stage_1.v1.vec_mem.web_$mux_S_1 ($mux).
Removed cell NPU.mfu_stage_1.out_data_available_$or_Y ($or).
Removed cell NPU.mfu_stage_1.out_data_$mux_Y ($mux).
Removed cell NPU.mfu_stage_1.compute_operand_1_$mux_Y ($mux).
Removed top 1 bits (of 2) from port B of cell NPU.mfu_stage_1.done_$or_Y_B_$pmux_S_S_1_$eq_Y ($eq).
Removed cell NPU.mfu_stage_1.compute_operand_2_add_$mux_Y ($mux).
Removed cell NPU.mfu_stage_1.compute_operand_2_mul_$mux_Y ($mux).
Removed top 8 bits (of 16) from FF cell NPU.mfu_stage_1.elt_mul_unit.m3.mult_result_$dffe_Q ($dffe).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed cell NPU.mfu_stage_0.act_unit.out_data_$mux_Y ($mux).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 31 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed cell NPU.mfu_stage_0.act_unit.done_activation_internal_$sdffe_Q_D_$mux_Y_B_$mux_Y ($mux).
Removed cell NPU.mfu_stage_0.act_unit.done_activation_internal_$sdffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_S_4_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_S_6_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_slope_$pmux_Y_S_$reduce_or_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_slope_$pmux_Y_S_$reduce_or_Y_A_1_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_S_7_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_1_S_6_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_1_S_4_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_slope_$pmux_Y_1_S_$reduce_or_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_slope_$pmux_Y_1_S_$reduce_or_Y_A_1_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_1_S_5_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_2_S_6_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_2_S_4_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_slope_$pmux_Y_2_S_$reduce_or_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_slope_$pmux_Y_2_S_$reduce_or_Y_A_1_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_2_S_5_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_3_S_6_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_3_S_4_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_slope_$pmux_Y_3_S_$reduce_or_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_slope_$pmux_Y_3_S_$reduce_or_Y_A_1_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_3_S_5_$eq_Y ($eq).
Removed top 3 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_S_1_$eq_Y ($eq).
Removed top 3 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_1_S_1_$eq_Y ($eq).
Removed top 3 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_2_S_1_$eq_Y ($eq).
Removed top 3 bits (of 4) from port B of cell NPU.mfu_stage_0.act_unit.data_intercept_$pmux_Y_3_S_1_$eq_Y ($eq).
Removed cell NPU.mfu_stage_0.act_unit.done_activation_internal_$sdffe_Q_D_$mux_Y ($mux).
Removed top 5 bits (of 8) from port A of cell NPU.mfu_stage_0.act_unit.slope_applied_data_internal_$sdffe_Q_D_$mul_Y ($mul).
Removed top 5 bits (of 8) from port A of cell NPU.mfu_stage_0.act_unit.slope_applied_data_internal_$sdffe_Q_D_1_$mul_Y ($mul).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 31 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 31 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 31 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 27 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_S_$logic_and_Y_B_$lt_Y ($lt).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 26 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$ge_Y ($ge).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_2_S_$ge_Y ($ge).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_1_S_$ge_Y ($ge).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_S_$ge_Y ($ge).
Removed top 25 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.address_$mux_Y_3_S_$ge_Y ($ge).
Removed top 30 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.activation_in_progress_$sdff_Q_D_$mux_Y_B_$mux_Y_S_$eq_Y ($eq).
Removed top 1 bits (of 2) from port B of cell NPU.mfu_stage_0.act_unit.done_activation_internal_$sdffe_Q_EN_$reduce_and_Y_A_1_$ne_Y ($ne).
Removed top 5 bits (of 8) from port A of cell NPU.mfu_stage_0.act_unit.slope_applied_data_internal_$sdffe_Q_D_3_$mul_Y ($mul).
Removed top 30 bits (of 32) from port B of cell NPU.mfu_stage_0.act_unit.cycle_count_$add_A ($add).
Removed top 31 bits (of 32) from port B of cell NPU.mfu_stage_0.elt_add_unit.state_$add_A ($add).
Removed top 31 bits (of 32) from port Y of cell NPU.mfu_stage_0.elt_add_unit.state_$add_A ($add).
Removed top 8 bits (of 16) from FF cell NPU.mfu_stage_0.elt_mul_unit.m2.mult_result_$dffe_Q ($dffe).
Removed top 8 bits (of 16) from FF cell NPU.mfu_stage_0.elt_mul_unit.m1.mult_result_$dffe_Q ($dffe).
Removed top 8 bits (of 16) from FF cell NPU.mfu_stage_0.elt_mul_unit.m0.mult_result_$dffe_Q ($dffe).
Removed top 31 bits (of 32) from port B of cell NPU.mfu_stage_0.elt_mul_unit.state_$add_A ($add).
Removed top 31 bits (of 32) from port Y of cell NPU.mfu_stage_0.elt_mul_unit.state_$add_A ($add).
Removed top 8 bits (of 16) from port Y of cell NPU.mfu_stage_0.elt_mul_unit.m2.x_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mfu_stage_0.elt_mul_unit.m1.x_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mfu_stage_0.elt_mul_unit.m0.x_$mul_A ($mul).
Removed cell NPU.mfu_stage_0.v0.vec_mem.web_$mux_S ($mux).
Removed cell NPU.mfu_stage_0.v0.vec_mem.wea_$mux_S_1 ($mux).
Removed cell NPU.mfu_stage_0.v0.vec_mem.wea_$mux_S ($mux).
Removed cell NPU.mfu_stage_0.v0.vec_mem.web_$mux_S_1 ($mux).
Removed cell NPU.mfu_stage_0.v1.vec_mem.web_$mux_S ($mux).
Removed cell NPU.mfu_stage_0.v1.vec_mem.wea_$mux_S_1 ($mux).
Removed cell NPU.mfu_stage_0.v1.vec_mem.wea_$mux_S ($mux).
Removed cell NPU.mfu_stage_0.v1.vec_mem.web_$mux_S_1 ($mux).
Removed cell NPU.mfu_stage_0.out_data_$mux_Y ($mux).
Removed cell NPU.mfu_stage_0.compute_operand_1_$mux_Y ($mux).
Removed top 1 bits (of 2) from port B of cell NPU.mfu_stage_0.done_$or_Y_B_$pmux_S_S_1_$eq_Y ($eq).
Removed cell NPU.mfu_stage_0.compute_operand_2_add_$mux_Y ($mux).
Removed cell NPU.mfu_stage_0.compute_operand_2_mul_$mux_Y ($mux).
Removed top 8 bits (of 16) from FF cell NPU.mfu_stage_0.elt_mul_unit.m3.mult_result_$dffe_Q ($dffe).
Removed top 2 bits (of 4) from port B of cell NPU.controller_for_npu.state_$sdffe_Q_EN_$reduce_and_Y_A_$ne_Y ($ne).
Removed top 1 bits (of 4) from port B of cell NPU.controller_for_npu.get_instr_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y ($ne).
Removed top 2 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_wr_enable_mvu_0_$dffe_Q_EN_$reduce_and_Y_A_1_$ne_Y ($ne).
Removed top 1 bits (of 4) from port B of cell NPU.controller_for_npu.vrf_addr_read_mfu_mul_1_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y ($ne).
Removed cell NPU.controller_for_npu.vrf_addr_wr_mfu_mul_1_$dffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed top 2 bits (of 3) from port B of cell NPU.controller_for_npu.dram_write_enable_$sdffe_Q_EN_$reduce_and_Y_A_$ne_Y ($ne).
Removed top 1 bits (of 4) from port B of cell NPU.controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_1_$ne_Y ($ne).
Removed top 3 bits (of 4) from port B of cell NPU.controller_for_npu.vrf_in_data_$dffe_Q_EN_$reduce_and_Y_A_2_$ne_Y ($ne).
Removed top 1 bits (of 4) from port B of cell NPU.controller_for_npu.vrf_addr_read_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y ($ne).
Removed top 1 bits (of 4) from port B of cell NPU.controller_for_npu.mrf_wr_enable_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y ($ne).
Removed top 1 bits (of 2) from port B of cell NPU.controller_for_npu.in_data_available_mfu_1_$sdffe_Q_EN_$reduce_and_Y_A_3_$ne_Y ($ne).
Removed top 7 bits (of 8) from port B of cell NPU.controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q_EN_$reduce_and_Y_A_5_$ne_Y ($ne).
Removed top 1 bits (of 3) from port B of cell NPU.controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q_EN_$reduce_and_Y_A_4_$ne_Y ($ne).
Removed top 6 bits (of 9) from port B of cell NPU.controller_for_npu.vrf_muxed_readn_enable_$dffe_Q_EN_$reduce_and_Y_A_3_$ne_Y ($ne).
Removed top 2 bits (of 6) from port B of cell NPU.controller_for_npu.dram_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_2_$ne_Y ($ne).
Removed top 1 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_muxed_readn_enable_$dffe_Q_EN_$reduce_and_Y_A_2_$ne_Y ($ne).
Removed top 2 bits (of 5) from port B of cell NPU.controller_for_npu.dram_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y ($ne).
Removed top 6 bits (of 7) from port B of cell NPU.controller_for_npu.start_mfu_1_$sdffe_Q_EN_$reduce_and_Y_A_3_$ne_Y ($ne).
Removed top 3 bits (of 5) from port B of cell NPU.controller_for_npu.output_data_to_dram_$dffe_Q_EN_$reduce_and_Y_A_3_$ne_Y ($ne).
Removed top 1 bits (of 2) from port B of cell NPU.controller_for_npu.output_data_to_dram_$dffe_Q_EN_$reduce_and_Y_A_1_$ne_Y ($ne).
Removed top 1 bits (of 3) from port B of cell NPU.controller_for_npu.start_mfu_1_$sdffe_Q_EN_$reduce_and_Y_A_2_$ne_Y ($ne).
Removed top 2 bits (of 3) from port B of cell NPU.controller_for_npu.start_mv_mul_$sdffe_Q_EN_$reduce_and_Y_A_$ne_Y ($ne).
Removed top 1 bits (of 4) from port B of cell NPU.controller_for_npu.vrf_addr_read_mfu_add_0_$dffe_Q_EN_$reduce_and_Y_A_1_$ne_Y ($ne).
Removed cell NPU.controller_for_npu.vrf_readn_enable_mfu_mul_1_$dffe_Q_D_$pmux_Y_B_$mux_Y ($mux).
Removed top 2 bits (of 5) from port B of cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_EN_$reduce_and_Y_A_1_$ne_Y_A_$eq_Y ($eq).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mfu_mul_1_$dffe_Q_D_$mux_Y ($mux).
Removed top 1 bits (of 2) from mux cell NPU.controller_for_npu.state_$sdffe_Q_D_$mux_Y ($mux).
Removed top 1 bits (of 2) from FF cell NPU.controller_for_npu.activation_$dffe_Q ($dffe).
Removed cell NPU.controller_for_npu.vrf_addr_read_mfu_mul_0_$dffe_Q ($dffe).
Removed top 1 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q_EN_$reduce_and_Y_A_3_$ne_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 5) from port B of cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_14_EN_$reduce_and_Y_A_$ne_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 2) from port B of cell NPU.controller_for_npu.state_$eq_A ($eq).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_11_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_9_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_12_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_9_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S_Y_$mux_Y_7 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_9_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S_Y_$mux_Y_6 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_9_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S_Y_$mux_Y_5 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_9_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S_Y_$mux_Y_4 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_13_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_1_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S_1 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_10_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_9_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S_Y_$mux_Y_3 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_9_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S_Y_$mux_Y_2 ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_mfu_mul_1_$mux_A_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_9_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S_Y_$mux_Y_1 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_9_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S_Y_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_13_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_13 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_12_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_12 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_11_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_11 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_10_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_10 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_9_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_9 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_8_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_8 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_7_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_7 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_6_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_6 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_5_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_5 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_4_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_4 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_3 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_2 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_1 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_14_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_14 ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mfu_mul_1_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A_$pmux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.state_$sdffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_A_$mux_Y_A_$mux_Y ($mux).
Removed top 2 bits (of 4) from port B of cell NPU.controller_for_npu.mrf_in_data_$dffe_Q_EN_$reduce_and_Y_A_$eq_Y ($eq).
Removed cell NPU.controller_for_npu.state_$logic_not_A_Y_$mux_S ($mux).
Removed cell NPU.controller_for_npu.reset_npu_$mux_S ($mux).
Removed cell NPU.controller_for_npu.state_$eq_A_Y_$mux_S ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S ($mux).
Removed top 1 bits (of 5) from port B of cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_13_EN_$reduce_and_Y_A_$ne_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 5) from port B of cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_12_EN_$reduce_and_Y_A_$ne_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 5) from port B of cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_11_EN_$reduce_and_Y_A_$ne_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 5) from port B of cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_10_EN_$reduce_and_Y_A_$ne_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 5) from port B of cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_9_EN_$reduce_and_Y_A_$ne_Y_A_$eq_Y ($eq).
Removed top 1 bits (of 5) from port B of cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_1_EN_$reduce_and_Y_A_$ne_Y_A_$eq_Y ($eq).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_EN_$reduce_and_Y_A_1_$ne_Y_A_$mux_S_Y_$mux_B_1 ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_EN_$reduce_and_Y_A_1_$ne_Y_A_$mux_S ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_EN_$reduce_and_Y_A_1_$ne_Y_A_$mux_S_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_EN_$reduce_and_Y_A_1_$ne_Y_A_$mux_S_Y_$mux_B_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_read_mfu_mul_1_$dffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_read_mfu_mul_1_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_mfu_add_1_$mux_A_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_mfu_add_1_$dffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_mfu_add_1_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mfu_add_1_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A_$pmux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_readn_enable_mfu_add_1_$dffe_Q_D_$pmux_Y_B_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5728 ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mfu_add_1_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5726 ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_EN_$reduce_and_Y_A_2_$ne_Y_A_$mux_S_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_EN_$reduce_and_Y_A_2_$ne_Y_A_$mux_S ($mux).
Removed cell NPU.controller_for_npu.state_$sdffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$reduce_or_Y_A_$reduce_or_A_Y_$mux_S_1 ($mux).
Removed cell NPU.controller_for_npu.state_$sdffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$reduce_or_Y_A_$reduce_or_A_Y_$mux_S_1_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_read_mfu_add_1_$dffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_read_mfu_add_1_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_mfu_mul_0_$mux_A_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_mfu_mul_0_$dffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_mfu_mul_0_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mfu_mul_0_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A_$pmux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_readn_enable_mfu_mul_0_$dffe_Q_D_$pmux_Y_B_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5706 ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mfu_mul_0_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5704 ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_1_$mux_Y_S_$mux_S_1_Y_$mux_B_1 ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_1_$mux_Y_S_$mux_S_1 ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_1_$mux_Y_S_$mux_S_1_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_1_$mux_Y_S_$mux_S_1_Y_$mux_B_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_read_mfu_mul_0_$dffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_read_mfu_mul_0_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_mfu_add_0_$mux_A_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_mfu_add_0_$dffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_mfu_add_0_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mfu_add_0_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A_$pmux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_readn_enable_mfu_add_0_$dffe_Q_D_$pmux_Y_B_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5684 ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mfu_add_0_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5682 ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_$mux_Y_S_$mux_S_1_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_$mux_Y_S_$mux_S_1 ($mux).
Removed cell NPU.controller_for_npu.state_$sdffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$reduce_or_Y_A_$reduce_or_A_Y_$mux_S ($mux).
Removed cell NPU.controller_for_npu.state_$sdffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$reduce_or_Y_A_$reduce_or_A_Y_$mux_S_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_read_mfu_add_0_$dffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_read_mfu_add_0_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_1_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S ($mux).
Removed cell NPU.controller_for_npu.done_mfu_1_$logic_or_B_Y_$mux_S_2 ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_$dffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.dram_addr_wr_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mvu_3_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A_$pmux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_readn_enable_mvu_0_$dffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mvu_3_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5654 ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mvu_3_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_B_$pmux_Y_B_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5650 ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mvu_2_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A_$pmux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_readn_enable_mvu_0_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_readn_enable_mvu_0_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_muxed_readn_enable_$dffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mvu_2_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mvu_2_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_B_$pmux_Y_B_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5638 ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mvu_1_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A_$pmux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mvu_1_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mvu_1_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_B_$pmux_Y_B_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5626 ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mvu_0_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A_$pmux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_wr_enable_mvu_0_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_muxed_wr_enable_dram_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A_$pmux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_readn_enable_mfu_mul_0_$dffe_Q_D_$pmux_Y_B_$pmux_B_B_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5614 ($mux).
Removed cell NPU.controller_for_npu.start_mfu_1_$sdffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.start_mfu_1_$sdffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.start_mfu_1_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_2_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.start_mfu_1_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_1_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.start_mfu_1_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_2_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_1_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_muxed_readn_enable_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_muxed_readn_enable_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.start_mfu_1_$sdffe_Q_D_$mux_Y_A_$mux_Y_S_$mux_S ($mux).
Removed cell NPU.controller_for_npu.done_mfu_1_$logic_or_B_Y_$mux_S_1 ($mux).
Removed top 128 bits (of 160) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5554 ($mux).
Removed cell NPU.controller_for_npu.mrf_in_data_$dffe_Q_EN_$reduce_and_Y_A_$mux_S ($mux).
Removed cell NPU.controller_for_npu.done_mfu_1_$logic_or_B_Y_$mux_S ($mux).
Removed cell NPU.controller_for_npu.dram_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_2_$mux_Y_S_$mux_S ($mux).
Removed cell NPU.controller_for_npu.vrf_muxed_wr_addr_dram_$mux_A_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.vrf_muxed_wr_enable_dram_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_muxed_wr_enable_dram_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_B_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_muxed_wr_enable_dram_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_B_$mux_Y_B_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.get_instr_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.get_instr_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed top 2 bits (of 3) from port B of cell NPU.controller_for_npu.state_$sdffe_Q_1_EN_$reduce_and_Y_A_$ne_Y ($ne).
Removed cell NPU.controller_for_npu.get_instr_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.start_mv_mul_$sdffe_Q_D_$mux_Y_B_$pmux_Y_S_$mux_S_Y_$mux_B_Y_$mux_A ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_1_$mux_Y_S_$mux_S ($mux).
Removed cell NPU.controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q_EN_$reduce_and_Y_A_3_$ne_Y_A_$mux_S ($mux).
Removed cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_$mux_Y_S_$mux_S ($mux).
Removed cell NPU.controller_for_npu.start_mv_mul_$sdffe_Q_D_$mux_Y_B_$pmux_Y_S_$mux_S_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.start_mv_mul_$sdffe_Q_D_$mux_Y_B_$pmux_Y_S_$mux_S ($mux).
Removed top 3 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_wr_enable_mvu_3_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$eq_Y ($eq).
Removed cell NPU.controller_for_npu.vrf_addr_read_$dffe_Q_D_$mux_Y ($mux).
Removed top 2 bits (of 5) from port B of cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_1_$mux_Y_S_$eq_Y ($eq).
Removed top 2 bits (of 5) from port B of cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_EN_$reduce_and_Y_A_2_$ne_Y_A_$eq_Y ($eq).
Removed top 2 bits (of 5) from port B of cell NPU.controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_$mux_Y_S_$eq_Y ($eq).
Removed top 4 bits (of 5) from port B of cell NPU.controller_for_npu.start_mfu_1_$sdffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$eq_Y ($eq).
Removed cell NPU.controller_for_npu.vrf_addr_wr_$mux_A_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.vrf_in_data_$dffe_Q_EN_$reduce_and_Y_A_2_$ne_Y_A_$mux_S ($mux).
Removed top 3 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_wr_enable_mvu_2_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$eq_Y ($eq).
Removed top 2 bits (of 5) from port B of cell NPU.controller_for_npu.start_mv_mul_$sdffe_Q_D_$mux_Y_B_$pmux_Y_S_$ne_A ($ne).
Removed top 1 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_muxed_wr_addr_dram_$mux_A_S_$eq_Y ($eq).
Removed cell NPU.controller_for_npu.get_instr_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S ($mux).
Removed top 2 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_addr_wr_mfu_add_1_$mux_A_S_$eq_Y ($eq).
Removed top 2 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_addr_wr_mfu_add_0_$mux_A_S_$eq_Y ($eq).
Removed top 3 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_addr_wr_$mux_A_S_$reduce_or_Y_A_3_$eq_Y ($eq).
Removed top 3 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_addr_wr_$mux_A_S_$reduce_or_Y_A_2_$eq_Y ($eq).
Removed top 4 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_addr_wr_$mux_A_S_$reduce_or_Y_A_1_$eq_Y ($eq).
Removed top 2 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_addr_wr_mfu_mul_0_$mux_A_S_$eq_Y ($eq).
Removed top 1 bits (of 4) from port B of cell NPU.controller_for_npu.operation_$dffe_Q_D_$pmux_Y_S_1_$eq_Y ($eq).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_9_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S_Y_$mux_Y_8 ($mux).
Removed cell NPU.controller_for_npu.get_instr_addr_$add_A_Y_$mux_B ($mux).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B ($mux).
Removed top 1 bits (of 4) from port B of cell NPU.controller_for_npu.state_$sdffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$reduce_or_Y_A_$eq_Y_1 ($eq).
Removed cell NPU.controller_for_npu.mrf_addr_wr_$dffe_Q_14_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S ($mux).
Removed top 1 bits (of 4) from port B of cell NPU.controller_for_npu.state_$sdffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$reduce_or_Y_A_$eq_Y ($eq).
Removed top 2 bits (of 4) from port B of cell NPU.controller_for_npu.start_mv_mul_$sdffe_Q_D_$mux_Y_B_$pmux_Y_S_$eq_Y ($eq).
Removed cell NPU.controller_for_npu.dram_write_enable_$sdffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.dram_write_enable_$sdffe_Q_D_$mux_Y_A_$mux_Y ($mux).
Removed cell NPU.controller_for_npu.mrf_wr_enable_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$mux_S ($mux).
Removed cell NPU.controller_for_npu.vrf_addr_wr_mfu_mul_1_$dffe_Q_D_$mux_Y ($mux).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5502 ($mux).
Removed top 1 bits (of 4) from port B of cell NPU.controller_for_npu.get_instr_$dffe_Q_EN_$reduce_and_Y_A_$ne_Y_A_$reduce_or_Y_A_$eq_Y ($eq).
Removed top 3 bits (of 4) from port B of cell NPU.controller_for_npu.operation_$dffe_Q_D_$pmux_Y_S_$pmux_S_S_$eq_Y ($eq).
Removed top 2 bits (of 5) from port B of cell NPU.controller_for_npu.vrf_addr_wr_mfu_mul_1_$mux_A_S_$eq_Y ($eq).
Removed top 1 bits (of 2) from mux cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5530 ($mux).
Removed top 1 bits (of 9) from FF cell NPU.mvm_unit.mvm_reduction.genblk2[3].adder_units_initial_1.sum_$sdff_Q ($sdff).
Removed top 1 bits (of 9) from FF cell NPU.mvm_unit.mvm_reduction.genblk2[2].adder_units_initial_1.sum_$sdff_Q ($sdff).
Removed top 1 bits (of 9) from FF cell NPU.mvm_unit.mvm_reduction.genblk2[1].adder_units_initial_1.sum_$sdff_Q ($sdff).
Removed top 1 bits (of 9) from FF cell NPU.mvm_unit.mvm_reduction.genblk1[3].adder_units_initial_0.sum_$sdff_Q ($sdff).
Removed top 1 bits (of 9) from FF cell NPU.mvm_unit.mvm_reduction.genblk1[2].adder_units_initial_0.sum_$sdff_Q ($sdff).
Removed top 1 bits (of 9) from FF cell NPU.mvm_unit.mvm_reduction.genblk1[1].adder_units_initial_0.sum_$sdff_Q ($sdff).
Removed top 2 bits (of 10) from port Y of cell NPU.mvm_unit.mvm_reduction.genblk3[4].adder_units_0_stage_1.a_$add_A ($add).
Removed top 2 bits (of 10) from port A of cell NPU.mvm_unit.mvm_reduction.genblk3[4].adder_units_0_stage_1.a_$add_A ($add).
Removed top 2 bits (of 10) from port B of cell NPU.mvm_unit.mvm_reduction.genblk3[4].adder_units_0_stage_1.a_$add_A ($add).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 11 bits (of 19) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 21 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.result_reg_$sdff_Q ($sdff).
Removed top 10 bits (of 18) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 10 bits (of 26) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mfu_stage_1.elt_mul_unit.m3.x_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mfu_stage_0.elt_mul_unit.m3.x_$mul_A ($mul).
Removed top 1 bits (of 9) from FF cell NPU.mvm_unit.mvm_reduction.genblk2[4].adder_units_initial_1.sum_$sdff_Q ($sdff).
Removed top 1 bits (of 9) from FF cell NPU.mvm_unit.mvm_reduction.genblk1[4].adder_units_initial_0.sum_$sdff_Q ($sdff).
Removed top 1 bits (of 9) from port Y of cell NPU.mvm_unit.mvm_reduction.genblk2[3].adder_units_initial_1.a_$add_A ($add).
Removed top 1 bits (of 9) from port A of cell NPU.mvm_unit.mvm_reduction.genblk2[3].adder_units_initial_1.a_$add_A ($add).
Removed top 1 bits (of 9) from port B of cell NPU.mvm_unit.mvm_reduction.genblk2[3].adder_units_initial_1.a_$add_A ($add).
Removed top 1 bits (of 9) from port Y of cell NPU.mvm_unit.mvm_reduction.genblk2[2].adder_units_initial_1.a_$add_A ($add).
Removed top 1 bits (of 9) from port A of cell NPU.mvm_unit.mvm_reduction.genblk2[2].adder_units_initial_1.a_$add_A ($add).
Removed top 1 bits (of 9) from port B of cell NPU.mvm_unit.mvm_reduction.genblk2[2].adder_units_initial_1.a_$add_A ($add).
Removed top 1 bits (of 9) from port Y of cell NPU.mvm_unit.mvm_reduction.genblk2[1].adder_units_initial_1.a_$add_A ($add).
Removed top 1 bits (of 9) from port A of cell NPU.mvm_unit.mvm_reduction.genblk2[1].adder_units_initial_1.a_$add_A ($add).
Removed top 1 bits (of 9) from port B of cell NPU.mvm_unit.mvm_reduction.genblk2[1].adder_units_initial_1.a_$add_A ($add).
Removed top 1 bits (of 9) from port Y of cell NPU.mvm_unit.mvm_reduction.genblk1[3].adder_units_initial_0.a_$add_A ($add).
Removed top 1 bits (of 9) from port A of cell NPU.mvm_unit.mvm_reduction.genblk1[3].adder_units_initial_0.a_$add_A ($add).
Removed top 1 bits (of 9) from port B of cell NPU.mvm_unit.mvm_reduction.genblk1[3].adder_units_initial_0.a_$add_A ($add).
Removed top 1 bits (of 9) from port Y of cell NPU.mvm_unit.mvm_reduction.genblk1[2].adder_units_initial_0.a_$add_A ($add).
Removed top 1 bits (of 9) from port A of cell NPU.mvm_unit.mvm_reduction.genblk1[2].adder_units_initial_0.a_$add_A ($add).
Removed top 1 bits (of 9) from port B of cell NPU.mvm_unit.mvm_reduction.genblk1[2].adder_units_initial_0.a_$add_A ($add).
Removed top 1 bits (of 9) from port Y of cell NPU.mvm_unit.mvm_reduction.genblk1[1].adder_units_initial_0.a_$add_A ($add).
Removed top 1 bits (of 9) from port A of cell NPU.mvm_unit.mvm_reduction.genblk1[1].adder_units_initial_0.a_$add_A ($add).
Removed top 1 bits (of 9) from port B of cell NPU.mvm_unit.mvm_reduction.genblk1[1].adder_units_initial_0.a_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A_Y_$add_A ($add).
Removed cell NPU.$auto$pmuxtree.cc:65:recursive_mux_generator$5528 ($mux).
Removed top 1 bits (of 9) from port Y of cell NPU.mvm_unit.mvm_reduction.genblk2[4].adder_units_initial_1.a_$add_A ($add).
Removed top 1 bits (of 9) from port A of cell NPU.mvm_unit.mvm_reduction.genblk2[4].adder_units_initial_1.a_$add_A ($add).
Removed top 1 bits (of 9) from port B of cell NPU.mvm_unit.mvm_reduction.genblk2[4].adder_units_initial_1.a_$add_A ($add).
Removed top 1 bits (of 9) from port Y of cell NPU.mvm_unit.mvm_reduction.genblk1[4].adder_units_initial_0.a_$add_A ($add).
Removed top 1 bits (of 9) from port A of cell NPU.mvm_unit.mvm_reduction.genblk1[4].adder_units_initial_0.a_$add_A ($add).
Removed top 1 bits (of 9) from port B of cell NPU.mvm_unit.mvm_reduction.genblk1[4].adder_units_initial_0.a_$add_A ($add).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_4.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_3.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 5 bits (of 37) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from FF cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.result_reg_$sdff_Q ($sdff).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_2.ax_reg_$mul_A ($mul).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 24 bits (of 32) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 24 bits (of 32) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.chainin_$add_B ($add).
Removed top 10 bits (of 26) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 21 bits (of 37) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 29 bits (of 37) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port A of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port B of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A_Y_$add_A ($add).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_0.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_1.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_2.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[4].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[3].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[2].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.bx_reg_$mul_A ($mul).
Removed top 8 bits (of 16) from port Y of cell NPU.mvm_unit.tile_3.genblk1[1].unit.ldpe.sub_1.dsp_1.ax_reg_$mul_A ($mul).
Removed top 5 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6111.
Removed top 5 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6107.
Removed top 7 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6105.
Removed top 5 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6099.
Removed top 5 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6095.
Removed top 7 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6093.
Removed top 5 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6083.
Removed top 7 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6081.
Removed top 5 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6071.
Removed top 7 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6069.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6053.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6051.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6049.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6045.
Removed top 3 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6043.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6027.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6025.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6023.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6019.
Removed top 3 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6017.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6007.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6003.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$6001.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5999.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5997.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5993.
Removed top 3 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5991.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5975.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5973.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5967.
Removed top 3 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5965.
Removed top 5 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5951.
Removed top 5 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5947.
Removed top 7 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5945.
Removed top 5 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5935.
Removed top 5 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5927.
Removed top 5 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5923.
Removed top 7 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5921.
Removed top 5 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5911.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5895.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5893.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5891.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5885.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5869.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5865.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5863.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5859.
Removed top 3 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5857.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5841.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5839.
Removed top 3 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5831.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5815.
Removed top 2 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5813.
Removed top 1 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5811.
Removed top 3 bits (of 8) from wire NPU.$auto$rtlil.cc:2277:Mux$5805.
Removed top 96 bits (of 160) from wire NPU.$auto$rtlil.cc:2277:Mux$5571.
Removed top 96 bits (of 160) from wire NPU.$auto$rtlil.cc:2277:Mux$5567.
Removed top 96 bits (of 160) from wire NPU.$auto$rtlil.cc:2277:Mux$5565.
Removed top 96 bits (of 160) from wire NPU.$auto$rtlil.cc:2277:Mux$5563.
Removed top 128 bits (of 160) from wire NPU.$auto$rtlil.cc:2277:Mux$5557.
Removed top 1 bits (of 2) from wire NPU.$auto$rtlil.cc:2277:Mux$5531.

-- Running command `opt -undriven -full; opt_muxtree; opt_expr -mux_undef -mux_bool -fine;;;' --

20. Executing OPT pass (performing simple optimizations).

20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module NPU.
<suppressed ~2084 debug messages>

20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NPU'.
<suppressed ~384 debug messages>
Removed a total of 128 cells.

20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NPU.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$6100: { \mfu_stage_1.act_unit.data_intercept_$pmux_Y_S_7 \mfu_stage_1.act_unit.data_intercept_$pmux_Y_S_4 \mfu_stage_1.act_unit.data_intercept_$pmux_Y_S_6 \mfu_stage_1.act_unit.data_slope_$pmux_Y_S_$reduce_or_Y_A_1 \mfu_stage_1.act_unit.data_intercept_$pmux_Y_S_5 \mfu_stage_1.act_unit.data_slope_$pmux_Y_S_$reduce_or_Y_A }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5940: { \mfu_stage_0.act_unit.data_intercept_$pmux_Y_S_7 \mfu_stage_0.act_unit.data_intercept_$pmux_Y_S_4 \mfu_stage_0.act_unit.data_intercept_$pmux_Y_S_6 \mfu_stage_0.act_unit.data_slope_$pmux_Y_S_$reduce_or_Y_A_1 \mfu_stage_0.act_unit.data_intercept_$pmux_Y_S_5 \mfu_stage_0.act_unit.data_slope_$pmux_Y_S_$reduce_or_Y_A }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5928: { \mfu_stage_0.act_unit.data_intercept_$pmux_Y_1_S_6 \mfu_stage_0.act_unit.data_intercept_$pmux_Y_1_S_4 \mfu_stage_0.act_unit.data_slope_$pmux_Y_1_S_$reduce_or_Y_A_1 \mfu_stage_0.act_unit.data_intercept_$pmux_Y_1_S_5 \mfu_stage_0.act_unit.data_slope_$pmux_Y_1_S_$reduce_or_Y_A \mfu_stage_0.act_unit.data_intercept_$pmux_Y_1_S_7 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$6088: { \mfu_stage_1.act_unit.data_intercept_$pmux_Y_1_S_6 \mfu_stage_1.act_unit.data_intercept_$pmux_Y_1_S_4 \mfu_stage_1.act_unit.data_slope_$pmux_Y_1_S_$reduce_or_Y_A_1 \mfu_stage_1.act_unit.data_intercept_$pmux_Y_1_S_5 \mfu_stage_1.act_unit.data_slope_$pmux_Y_1_S_$reduce_or_Y_A \mfu_stage_1.act_unit.data_intercept_$pmux_Y_1_S_7 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5642: { \controller_for_npu.mrf_in_data_$dffe_Q_EN_$reduce_and_Y_A \controller_for_npu.vrf_in_data_$dffe_Q_EN_$reduce_and_Y_A_2_$ne_Y_A_2 \controller_for_npu.operation_$dffe_Q_D_$pmux_Y_S_$pmux_S_S }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5588: { \controller_for_npu.mrf_in_data_$dffe_Q_EN_$reduce_and_Y_A \controller_for_npu.vrf_in_data_$dffe_Q_EN_$reduce_and_Y_A_2_$ne_Y_A_2 \controller_for_npu.operation_$dffe_Q_D_$pmux_Y_S_$pmux_S_S }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5904: { \mfu_stage_0.act_unit.data_intercept_$pmux_Y_3_S_6 \mfu_stage_0.act_unit.data_intercept_$pmux_Y_3_S_4 \mfu_stage_0.act_unit.data_slope_$pmux_Y_3_S_$reduce_or_Y_A_1 \mfu_stage_0.act_unit.data_intercept_$pmux_Y_3_S_5 \mfu_stage_0.act_unit.data_slope_$pmux_Y_3_S_$reduce_or_Y_A \mfu_stage_0.act_unit.data_intercept_$pmux_Y_3_S_7 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$6076: { \mfu_stage_1.act_unit.data_intercept_$pmux_Y_2_S_6 \mfu_stage_1.act_unit.data_intercept_$pmux_Y_2_S_4 \mfu_stage_1.act_unit.data_slope_$pmux_Y_2_S_$reduce_or_Y_A_1 \mfu_stage_1.act_unit.data_intercept_$pmux_Y_2_S_5 \mfu_stage_1.act_unit.data_slope_$pmux_Y_2_S_$reduce_or_Y_A \mfu_stage_1.act_unit.data_intercept_$pmux_Y_2_S_7 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5916: { \mfu_stage_0.act_unit.data_intercept_$pmux_Y_2_S_6 \mfu_stage_0.act_unit.data_intercept_$pmux_Y_2_S_4 \mfu_stage_0.act_unit.data_slope_$pmux_Y_2_S_$reduce_or_Y_A_1 \mfu_stage_0.act_unit.data_intercept_$pmux_Y_2_S_5 \mfu_stage_0.act_unit.data_slope_$pmux_Y_2_S_$reduce_or_Y_A \mfu_stage_0.act_unit.data_intercept_$pmux_Y_2_S_7 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$6064: { \mfu_stage_1.act_unit.data_intercept_$pmux_Y_3_S_6 \mfu_stage_1.act_unit.data_intercept_$pmux_Y_3_S_4 \mfu_stage_1.act_unit.data_slope_$pmux_Y_3_S_$reduce_or_Y_A_1 \mfu_stage_1.act_unit.data_intercept_$pmux_Y_3_S_5 \mfu_stage_1.act_unit.data_slope_$pmux_Y_3_S_$reduce_or_Y_A \mfu_stage_1.act_unit.data_intercept_$pmux_Y_3_S_7 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5804:
      Old ports: A=5'11101, B=5'00001, Y=$auto$wreduce.cc:454:run$6166 [4:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$6166 [2]
      New connections: { $auto$wreduce.cc:454:run$6166 [4:3] $auto$wreduce.cc:454:run$6166 [1:0] } = { $auto$wreduce.cc:454:run$6166 [2] $auto$wreduce.cc:454:run$6166 [2] 2'01 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5806:
      Old ports: A=6'101110, B=6'010010, Y=$auto$rtlil.cc:2277:Mux$5807 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$rtlil.cc:2277:Mux$5807 [4] $auto$rtlil.cc:2277:Mux$5807 [2] }
      New connections: { $auto$rtlil.cc:2277:Mux$5807 [5] $auto$rtlil.cc:2277:Mux$5807 [3] $auto$rtlil.cc:2277:Mux$5807 [1:0] } = { $auto$rtlil.cc:2277:Mux$5807 [2] $auto$rtlil.cc:2277:Mux$5807 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5812:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6164 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6164 [4] $auto$wreduce.cc:454:run$6164 [2] }
      New connections: { $auto$wreduce.cc:454:run$6164 [5] $auto$wreduce.cc:454:run$6164 [3] $auto$wreduce.cc:454:run$6164 [1:0] } = { $auto$wreduce.cc:454:run$6164 [2] $auto$wreduce.cc:454:run$6164 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5814:
      Old ports: A=7'0000000, B=7'1111111, Y=$auto$wreduce.cc:454:run$6163 [6:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6163 [0]
      New connections: $auto$wreduce.cc:454:run$6163 [6:1] = { $auto$wreduce.cc:454:run$6163 [0] $auto$wreduce.cc:454:run$6163 [0] $auto$wreduce.cc:454:run$6163 [0] $auto$wreduce.cc:454:run$6163 [0] $auto$wreduce.cc:454:run$6163 [0] $auto$wreduce.cc:454:run$6163 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5816:
      Old ports: A=$auto$wreduce.cc:454:run$6163, B=8'01100011, Y=$auto$rtlil.cc:2277:Mux$5817
      New ports: A=$auto$wreduce.cc:454:run$6163 [6:0], B=7'1100011, Y=$auto$rtlil.cc:2277:Mux$5817 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$5817 [7] = 1'0
    Consolidated identical input bits for $mux cell \mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=4'1010, B=4'0101, Y=\mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A=2'10, B=2'01, Y=\mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
      New connections: \mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3:2] = \mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6018:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6130 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6130 [4] $auto$wreduce.cc:454:run$6130 [2] }
      New connections: { $auto$wreduce.cc:454:run$6130 [5] $auto$wreduce.cc:454:run$6130 [3] $auto$wreduce.cc:454:run$6130 [1:0] } = { $auto$wreduce.cc:454:run$6130 [2] $auto$wreduce.cc:454:run$6130 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6028:
      Old ports: A=$auto$wreduce.cc:454:run$6127, B=8'01100011, Y=$auto$rtlil.cc:2277:Mux$6029
      New ports: A=$auto$wreduce.cc:454:run$6127 [6:0], B=7'1100011, Y=$auto$rtlil.cc:2277:Mux$6029 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$6029 [7] = 1'0
    Consolidated identical input bits for $mux cell \mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=4'1010, B=4'0101, Y=\mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A=2'10, B=2'01, Y=\mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
      New connections: \mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3:2] = \mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5938:
      Old ports: A=$auto$wreduce.cc:454:run$6146, B=$auto$rtlil.cc:2277:Mux$5933, Y=$auto$rtlil.cc:2277:Mux$5939
      New ports: A=$auto$wreduce.cc:454:run$6146 [2:0], B={ 2'01 $auto$rtlil.cc:2277:Mux$5933 [0] }, Y=$auto$rtlil.cc:2277:Mux$5939 [2:0]
      New connections: $auto$rtlil.cc:2277:Mux$5939 [7:3] = 5'00000
    Consolidated identical input bits for $mux cell \mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=4'1010, B=4'0101, Y=\mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A=2'10, B=2'01, Y=\mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
      New connections: \mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3:2] = \mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
    Consolidated identical input bits for $mux cell \mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=4'1010, B=4'0101, Y=\mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A=2'10, B=2'01, Y=\mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
      New connections: \mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3:2] = \mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
    Consolidated identical input bits for $mux cell \mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_3_$mux_Y:
      Old ports: A={ \mfu_stage_0.act_unit.inp_data [7:1] 1'0 }, B=8'00000000, Y=\mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_3
      New ports: A=\primary_in_data_mfu_stage_0 [7:1], B=7'0000000, Y=\mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_3 [7:1]
      New connections: \mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_3 [0] = 1'0
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5830:
      Old ports: A=5'11101, B=5'00001, Y=$auto$wreduce.cc:454:run$6162 [4:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$6162 [2]
      New connections: { $auto$wreduce.cc:454:run$6162 [4:3] $auto$wreduce.cc:454:run$6162 [1:0] } = { $auto$wreduce.cc:454:run$6162 [2] $auto$wreduce.cc:454:run$6162 [2] 2'01 }
    Consolidated identical input bits for $mux cell \mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_2_$mux_Y:
      Old ports: A={ \mfu_stage_0.act_unit.inp_data [15:9] 1'0 }, B=8'00000000, Y=\mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_2
      New ports: A=\primary_in_data_mfu_stage_0 [15:9], B=7'0000000, Y=\mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_2 [7:1]
      New connections: \mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_2 [0] = 1'0
    Consolidated identical input bits for $mux cell \mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_1_$mux_Y:
      Old ports: A={ \mfu_stage_0.act_unit.inp_data [23:17] 1'0 }, B=8'00000000, Y=\mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_1
      New ports: A=\primary_in_data_mfu_stage_0 [23:17], B=7'0000000, Y=\mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_1 [7:1]
      New connections: \mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_1 [0] = 1'0
    Consolidated identical input bits for $mux cell \mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D_$mux_Y:
      Old ports: A={ \mfu_stage_0.act_unit.inp_data [31:25] 1'0 }, B=8'00000000, Y=\mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D
      New ports: A=\primary_in_data_mfu_stage_0 [31:25], B=7'0000000, Y=\mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D [7:1]
      New connections: \mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q_D [0] = 1'0
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6024:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6128 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6128 [4] $auto$wreduce.cc:454:run$6128 [2] }
      New connections: { $auto$wreduce.cc:454:run$6128 [5] $auto$wreduce.cc:454:run$6128 [3] $auto$wreduce.cc:454:run$6128 [1:0] } = { $auto$wreduce.cc:454:run$6128 [2] $auto$wreduce.cc:454:run$6128 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5832:
      Old ports: A=6'101110, B=6'010010, Y=$auto$rtlil.cc:2277:Mux$5833 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$rtlil.cc:2277:Mux$5833 [4] $auto$rtlil.cc:2277:Mux$5833 [2] }
      New connections: { $auto$rtlil.cc:2277:Mux$5833 [5] $auto$rtlil.cc:2277:Mux$5833 [3] $auto$rtlil.cc:2277:Mux$5833 [1:0] } = { $auto$rtlil.cc:2277:Mux$5833 [2] $auto$rtlil.cc:2277:Mux$5833 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6070:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$6120 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6120 [2]
      New connections: $auto$wreduce.cc:454:run$6120 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5836:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5833, B=$auto$wreduce.cc:454:run$6162, Y=$auto$rtlil.cc:2277:Mux$5837
      New ports: A={ 1'1 $auto$rtlil.cc:2277:Mux$5833 [5:0] }, B={ 2'00 $auto$wreduce.cc:454:run$6162 [4:0] }, Y=$auto$rtlil.cc:2277:Mux$5837 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$5837 [7] = 1'1
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5838:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6161 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6161 [4] $auto$wreduce.cc:454:run$6161 [2] }
      New connections: { $auto$wreduce.cc:454:run$6161 [5] $auto$wreduce.cc:454:run$6161 [3] $auto$wreduce.cc:454:run$6161 [1:0] } = { $auto$wreduce.cc:454:run$6161 [2] $auto$wreduce.cc:454:run$6161 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5840:
      Old ports: A=7'0000000, B=7'1111111, Y=$auto$wreduce.cc:454:run$6160 [6:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6160 [0]
      New connections: $auto$wreduce.cc:454:run$6160 [6:1] = { $auto$wreduce.cc:454:run$6160 [0] $auto$wreduce.cc:454:run$6160 [0] $auto$wreduce.cc:454:run$6160 [0] $auto$wreduce.cc:454:run$6160 [0] $auto$wreduce.cc:454:run$6160 [0] $auto$wreduce.cc:454:run$6160 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5842:
      Old ports: A=$auto$wreduce.cc:454:run$6160, B=8'01100011, Y=$auto$rtlil.cc:2277:Mux$5843
      New ports: A=$auto$wreduce.cc:454:run$6160 [6:0], B=7'1100011, Y=$auto$rtlil.cc:2277:Mux$5843 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$5843 [7] = 1'0
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6050:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6123 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6123 [4] $auto$wreduce.cc:454:run$6123 [2] }
      New connections: { $auto$wreduce.cc:454:run$6123 [5] $auto$wreduce.cc:454:run$6123 [3] $auto$wreduce.cc:454:run$6123 [1:0] } = { $auto$wreduce.cc:454:run$6123 [2] $auto$wreduce.cc:454:run$6123 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5856:
      Old ports: A=5'11101, B=5'00001, Y=$auto$wreduce.cc:454:run$6159 [4:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$6159 [2]
      New connections: { $auto$wreduce.cc:454:run$6159 [4:3] $auto$wreduce.cc:454:run$6159 [1:0] } = { $auto$wreduce.cc:454:run$6159 [2] $auto$wreduce.cc:454:run$6159 [2] 2'01 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5858:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6158 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6158 [4] $auto$wreduce.cc:454:run$6158 [2] }
      New connections: { $auto$wreduce.cc:454:run$6158 [5] $auto$wreduce.cc:454:run$6158 [3] $auto$wreduce.cc:454:run$6158 [1:0] } = { $auto$wreduce.cc:454:run$6158 [2] $auto$wreduce.cc:454:run$6158 [2] 2'10 }
    Consolidated identical input bits for $mux cell \mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=4'1010, B=4'0101, Y=\mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A=2'10, B=2'01, Y=\mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
      New connections: \mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3:2] = \mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5992:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6137 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6137 [4] $auto$wreduce.cc:454:run$6137 [2] }
      New connections: { $auto$wreduce.cc:454:run$6137 [5] $auto$wreduce.cc:454:run$6137 [3] $auto$wreduce.cc:454:run$6137 [1:0] } = { $auto$wreduce.cc:454:run$6137 [2] $auto$wreduce.cc:454:run$6137 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6094:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$6116 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6116 [2]
      New connections: $auto$wreduce.cc:454:run$6116 [1:0] = 2'00
    Consolidated identical input bits for $mux cell \mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=4'1010, B=4'0101, Y=\mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A=2'10, B=2'01, Y=\mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
      New connections: \mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3:2] = \mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6074:
      Old ports: A=$auto$wreduce.cc:454:run$6120, B=$auto$wreduce.cc:454:run$6121, Y=$auto$rtlil.cc:2277:Mux$6075
      New ports: A=$auto$wreduce.cc:454:run$6120 [2:0], B={ 2'01 $auto$wreduce.cc:454:run$6121 [0] }, Y=$auto$rtlil.cc:2277:Mux$6075 [2:0]
      New connections: $auto$rtlil.cc:2277:Mux$6075 [7:3] = 5'00000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6086:
      Old ports: A=$auto$wreduce.cc:454:run$6118, B=$auto$wreduce.cc:454:run$6119, Y=$auto$rtlil.cc:2277:Mux$6087
      New ports: A=$auto$wreduce.cc:454:run$6118 [2:0], B={ 2'01 $auto$wreduce.cc:454:run$6119 [0] }, Y=$auto$rtlil.cc:2277:Mux$6087 [2:0]
      New connections: $auto$rtlil.cc:2277:Mux$6087 [7:3] = 5'00000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5864:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6156 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6156 [4] $auto$wreduce.cc:454:run$6156 [2] }
      New connections: { $auto$wreduce.cc:454:run$6156 [5] $auto$wreduce.cc:454:run$6156 [3] $auto$wreduce.cc:454:run$6156 [1:0] } = { $auto$wreduce.cc:454:run$6156 [2] $auto$wreduce.cc:454:run$6156 [2] 2'10 }
    Consolidated identical input bits for $mux cell \mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=4'1010, B=4'0101, Y=\mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A=2'10, B=2'01, Y=\mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
      New connections: \mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3:2] = \mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
    Consolidated identical input bits for $mux cell \mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=4'1010, B=4'0101, Y=\mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A=2'10, B=2'01, Y=\mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
      New connections: \mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3:2] = \mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0]
    Consolidated identical input bits for $mux cell \mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_3_$mux_Y:
      Old ports: A={ \mfu_stage_1.act_unit.inp_data [7:1] 1'0 }, B=8'00000000, Y=\mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_3
      New ports: A=\output_mfu_stage_0_buffer [7:1], B=7'0000000, Y=\mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_3 [7:1]
      New connections: \mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_3 [0] = 1'0
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5866:
      Old ports: A=7'0000000, B=7'1111111, Y=$auto$rtlil.cc:2277:Mux$5867 [6:0]
      New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2277:Mux$5867 [0]
      New connections: $auto$rtlil.cc:2277:Mux$5867 [6:1] = { $auto$rtlil.cc:2277:Mux$5867 [0] $auto$rtlil.cc:2277:Mux$5867 [0] $auto$rtlil.cc:2277:Mux$5867 [0] $auto$rtlil.cc:2277:Mux$5867 [0] $auto$rtlil.cc:2277:Mux$5867 [0] $auto$rtlil.cc:2277:Mux$5867 [0] }
    Consolidated identical input bits for $mux cell \mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_2_$mux_Y:
      Old ports: A={ \mfu_stage_1.act_unit.inp_data [15:9] 1'0 }, B=8'00000000, Y=\mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_2
      New ports: A=\output_mfu_stage_0_buffer [15:9], B=7'0000000, Y=\mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_2 [7:1]
      New connections: \mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_2 [0] = 1'0
    Consolidated identical input bits for $mux cell \mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_1_$mux_Y:
      Old ports: A={ \mfu_stage_1.act_unit.inp_data [23:17] 1'0 }, B=8'00000000, Y=\mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_1
      New ports: A=\output_mfu_stage_0_buffer [23:17], B=7'0000000, Y=\mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_1 [7:1]
      New connections: \mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_1 [0] = 1'0
    Consolidated identical input bits for $mux cell \mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D_$mux_Y:
      Old ports: A={ \mfu_stage_1.act_unit.inp_data [31:25] 1'0 }, B=8'00000000, Y=\mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D
      New ports: A=\output_mfu_stage_0_buffer [31:25], B=7'0000000, Y=\mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D [7:1]
      New connections: \mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q_D [0] = 1'0
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5998:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6135 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6135 [4] $auto$wreduce.cc:454:run$6135 [2] }
      New connections: { $auto$wreduce.cc:454:run$6135 [5] $auto$wreduce.cc:454:run$6135 [3] $auto$wreduce.cc:454:run$6135 [1:0] } = { $auto$wreduce.cc:454:run$6135 [2] $auto$wreduce.cc:454:run$6135 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5872:
      Old ports: A=$auto$wreduce.cc:454:run$6155, B=$auto$wreduce.cc:454:run$6156, Y=$auto$rtlil.cc:2277:Mux$5873
      New ports: A=$auto$wreduce.cc:454:run$6155 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6156 [5:0] }, Y=$auto$rtlil.cc:2277:Mux$5873 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$5873 [7] = 1'0
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6000:
      Old ports: A=7'0000000, B=7'1111111, Y=$auto$wreduce.cc:454:run$6134 [6:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6134 [0]
      New connections: $auto$wreduce.cc:454:run$6134 [6:1] = { $auto$wreduce.cc:454:run$6134 [0] $auto$wreduce.cc:454:run$6134 [0] $auto$wreduce.cc:454:run$6134 [0] $auto$wreduce.cc:454:run$6134 [0] $auto$wreduce.cc:454:run$6134 [0] $auto$wreduce.cc:454:run$6134 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6026:
      Old ports: A=7'0000000, B=7'1111111, Y=$auto$wreduce.cc:454:run$6127 [6:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6127 [0]
      New connections: $auto$wreduce.cc:454:run$6127 [6:1] = { $auto$wreduce.cc:454:run$6127 [0] $auto$wreduce.cc:454:run$6127 [0] $auto$wreduce.cc:454:run$6127 [0] $auto$wreduce.cc:454:run$6127 [0] $auto$wreduce.cc:454:run$6127 [0] $auto$wreduce.cc:454:run$6127 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5882:
      Old ports: A=5'11101, B=5'00001, Y=$auto$rtlil.cc:2277:Mux$5883 [4:0]
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2277:Mux$5883 [2]
      New connections: { $auto$rtlil.cc:2277:Mux$5883 [4:3] $auto$rtlil.cc:2277:Mux$5883 [1:0] } = { $auto$rtlil.cc:2277:Mux$5883 [2] $auto$rtlil.cc:2277:Mux$5883 [2] 2'01 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5884:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6154 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6154 [4] $auto$wreduce.cc:454:run$6154 [2] }
      New connections: { $auto$wreduce.cc:454:run$6154 [5] $auto$wreduce.cc:454:run$6154 [3] $auto$wreduce.cc:454:run$6154 [1:0] } = { $auto$wreduce.cc:454:run$6154 [2] $auto$wreduce.cc:454:run$6154 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6082:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$6118 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6118 [2]
      New connections: $auto$wreduce.cc:454:run$6118 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5888:
      Old ports: A=$auto$wreduce.cc:454:run$6154, B=$auto$rtlil.cc:2277:Mux$5883, Y=$auto$rtlil.cc:2277:Mux$5889
      New ports: A={ 1'1 $auto$wreduce.cc:454:run$6154 [5:0] }, B={ 2'00 $auto$rtlil.cc:2277:Mux$5883 [4:0] }, Y=$auto$rtlil.cc:2277:Mux$5889 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$5889 [7] = 1'1
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5890:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6153 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6153 [4] $auto$wreduce.cc:454:run$6153 [2] }
      New connections: { $auto$wreduce.cc:454:run$6153 [5] $auto$wreduce.cc:454:run$6153 [3] $auto$wreduce.cc:454:run$6153 [1:0] } = { $auto$wreduce.cc:454:run$6153 [2] $auto$wreduce.cc:454:run$6153 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5892:
      Old ports: A=7'0000000, B=7'1111111, Y=$auto$wreduce.cc:454:run$6152 [6:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6152 [0]
      New connections: $auto$wreduce.cc:454:run$6152 [6:1] = { $auto$wreduce.cc:454:run$6152 [0] $auto$wreduce.cc:454:run$6152 [0] $auto$wreduce.cc:454:run$6152 [0] $auto$wreduce.cc:454:run$6152 [0] $auto$wreduce.cc:454:run$6152 [0] $auto$wreduce.cc:454:run$6152 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5898:
      Old ports: A=$auto$wreduce.cc:454:run$6151, B=$auto$wreduce.cc:454:run$6153, Y=$auto$rtlil.cc:2277:Mux$5899
      New ports: A=$auto$wreduce.cc:454:run$6151 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6153 [5:0] }, Y=$auto$rtlil.cc:2277:Mux$5899 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$5899 [7] = 1'0
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6054:
      Old ports: A=$auto$wreduce.cc:454:run$6122, B=8'01100011, Y=$auto$rtlil.cc:2277:Mux$6055
      New ports: A=$auto$wreduce.cc:454:run$6122 [6:0], B=7'1100011, Y=$auto$rtlil.cc:2277:Mux$6055 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$6055 [7] = 1'0
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5990:
      Old ports: A=5'11101, B=5'00001, Y=$auto$wreduce.cc:454:run$6138 [4:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$6138 [2]
      New connections: { $auto$wreduce.cc:454:run$6138 [4:3] $auto$wreduce.cc:454:run$6138 [1:0] } = { $auto$wreduce.cc:454:run$6138 [2] $auto$wreduce.cc:454:run$6138 [2] 2'01 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5910:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$6150 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6150 [2]
      New connections: $auto$wreduce.cc:454:run$6150 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6042:
      Old ports: A=5'11101, B=5'00001, Y=$auto$wreduce.cc:454:run$6126 [4:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$6126 [2]
      New connections: { $auto$wreduce.cc:454:run$6126 [4:3] $auto$wreduce.cc:454:run$6126 [1:0] } = { $auto$wreduce.cc:454:run$6126 [2] $auto$wreduce.cc:454:run$6126 [2] 2'01 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6016:
      Old ports: A=5'11101, B=5'00001, Y=$auto$wreduce.cc:454:run$6131 [4:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$6131 [2]
      New connections: { $auto$wreduce.cc:454:run$6131 [4:3] $auto$wreduce.cc:454:run$6131 [1:0] } = { $auto$wreduce.cc:454:run$6131 [2] $auto$wreduce.cc:454:run$6131 [2] 2'01 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5922:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$6148 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6148 [2]
      New connections: $auto$wreduce.cc:454:run$6148 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5560:
      Old ports: A=$auto$wreduce.cc:454:run$6171, B=$auto$rtlil.cc:2277:Mux$5555, Y=$auto$rtlil.cc:2277:Mux$5561
      New ports: A=$auto$wreduce.cc:454:run$6171 [31:0], B=$auto$rtlil.cc:2277:Mux$5555 [31:0], Y=$auto$rtlil.cc:2277:Mux$5561 [31:0]
      New connections: $auto$rtlil.cc:2277:Mux$5561 [159:32] = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5934:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$6146 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6146 [2]
      New connections: $auto$wreduce.cc:454:run$6146 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6044:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6125 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6125 [4] $auto$wreduce.cc:454:run$6125 [2] }
      New connections: { $auto$wreduce.cc:454:run$6125 [5] $auto$wreduce.cc:454:run$6125 [3] $auto$wreduce.cc:454:run$6125 [1:0] } = { $auto$wreduce.cc:454:run$6125 [2] $auto$wreduce.cc:454:run$6125 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5946:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$6144 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6144 [2]
      New connections: $auto$wreduce.cc:454:run$6144 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5964:
      Old ports: A=5'11101, B=5'00001, Y=$auto$wreduce.cc:454:run$6142 [4:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$6142 [2]
      New connections: { $auto$wreduce.cc:454:run$6142 [4:3] $auto$wreduce.cc:454:run$6142 [1:0] } = { $auto$wreduce.cc:454:run$6142 [2] $auto$wreduce.cc:454:run$6142 [2] 2'01 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5966:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6141 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6141 [4] $auto$wreduce.cc:454:run$6141 [2] }
      New connections: { $auto$wreduce.cc:454:run$6141 [5] $auto$wreduce.cc:454:run$6141 [3] $auto$wreduce.cc:454:run$6141 [1:0] } = { $auto$wreduce.cc:454:run$6141 [2] $auto$wreduce.cc:454:run$6141 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5970:
      Old ports: A=$auto$wreduce.cc:454:run$6141, B=$auto$wreduce.cc:454:run$6142, Y=$auto$rtlil.cc:2277:Mux$5971
      New ports: A={ 1'1 $auto$wreduce.cc:454:run$6141 [5:0] }, B={ 2'00 $auto$wreduce.cc:454:run$6142 [4:0] }, Y=$auto$rtlil.cc:2277:Mux$5971 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$5971 [7] = 1'1
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5972:
      Old ports: A=6'101110, B=6'010010, Y=$auto$wreduce.cc:454:run$6140 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$6140 [4] $auto$wreduce.cc:454:run$6140 [2] }
      New connections: { $auto$wreduce.cc:454:run$6140 [5] $auto$wreduce.cc:454:run$6140 [3] $auto$wreduce.cc:454:run$6140 [1:0] } = { $auto$wreduce.cc:454:run$6140 [2] $auto$wreduce.cc:454:run$6140 [2] 2'10 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5974:
      Old ports: A=7'0000000, B=7'1111111, Y=$auto$wreduce.cc:454:run$6139 [6:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6139 [0]
      New connections: $auto$wreduce.cc:454:run$6139 [6:1] = { $auto$wreduce.cc:454:run$6139 [0] $auto$wreduce.cc:454:run$6139 [0] $auto$wreduce.cc:454:run$6139 [0] $auto$wreduce.cc:454:run$6139 [0] $auto$wreduce.cc:454:run$6139 [0] $auto$wreduce.cc:454:run$6139 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5976:
      Old ports: A=$auto$wreduce.cc:454:run$6139, B=8'01100011, Y=$auto$rtlil.cc:2277:Mux$5977
      New ports: A=$auto$wreduce.cc:454:run$6139 [6:0], B=7'1100011, Y=$auto$rtlil.cc:2277:Mux$5977 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$5977 [7] = 1'0
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6052:
      Old ports: A=7'0000000, B=7'1111111, Y=$auto$wreduce.cc:454:run$6122 [6:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6122 [0]
      New connections: $auto$wreduce.cc:454:run$6122 [6:1] = { $auto$wreduce.cc:454:run$6122 [0] $auto$wreduce.cc:454:run$6122 [0] $auto$wreduce.cc:454:run$6122 [0] $auto$wreduce.cc:454:run$6122 [0] $auto$wreduce.cc:454:run$6122 [0] $auto$wreduce.cc:454:run$6122 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6106:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$6113 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6113 [2]
      New connections: $auto$wreduce.cc:454:run$6113 [1:0] = 2'00
  Optimizing cells in module \NPU.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5810:
      Old ports: A={ 1'1 $auto$rtlil.cc:2277:Mux$5807 [5:0] }, B={ 2'00 $auto$wreduce.cc:454:run$6166 [4:0] }, Y=$auto$wreduce.cc:454:run$6165 [6:0]
      New ports: A={ $auto$rtlil.cc:2277:Mux$5807 [2] $auto$rtlil.cc:2277:Mux$5807 [4] $auto$rtlil.cc:2277:Mux$5807 [2] 2'10 }, B={ 1'0 $auto$wreduce.cc:454:run$6166 [2] $auto$wreduce.cc:454:run$6166 [2] 2'01 }, Y={ $auto$wreduce.cc:454:run$6165 [5:4] $auto$wreduce.cc:454:run$6165 [2:0] }
      New connections: { $auto$wreduce.cc:454:run$6165 [6] $auto$wreduce.cc:454:run$6165 [3] } = { $auto$wreduce.cc:454:run$6165 [1] $auto$wreduce.cc:454:run$6165 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5816:
      Old ports: A=$auto$wreduce.cc:454:run$6163 [6:0], B=7'1100011, Y=$auto$rtlil.cc:2277:Mux$5817 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6163 [0] $auto$wreduce.cc:454:run$6163 [0] }, B=2'01, Y={ $auto$rtlil.cc:2277:Mux$5817 [2] $auto$rtlil.cc:2277:Mux$5817 [0] }
      New connections: { $auto$rtlil.cc:2277:Mux$5817 [6:3] $auto$rtlil.cc:2277:Mux$5817 [1] } = { $auto$rtlil.cc:2277:Mux$5817 [0] $auto$rtlil.cc:2277:Mux$5817 [0] $auto$rtlil.cc:2277:Mux$5817 [2] $auto$rtlil.cc:2277:Mux$5817 [2] $auto$rtlil.cc:2277:Mux$5817 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5820:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5817, B={ 2'00 $auto$wreduce.cc:454:run$6164 [5:0] }, Y=$auto$rtlil.cc:2277:Mux$5821
      New ports: A=$auto$rtlil.cc:2277:Mux$5817 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6164 [2] $auto$wreduce.cc:454:run$6164 [4] $auto$wreduce.cc:454:run$6164 [2] $auto$wreduce.cc:454:run$6164 [2] 2'10 }, Y=$auto$rtlil.cc:2277:Mux$5821 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$5821 [7] = 1'0
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5574:
      Old ports: A=$auto$wreduce.cc:454:run$6167, B=$auto$rtlil.cc:2277:Mux$5561, Y=$auto$rtlil.cc:2277:Mux$5575
      New ports: A=$auto$wreduce.cc:454:run$6167 [63:0], B={ 32'00000000000000000000000000000000 $auto$rtlil.cc:2277:Mux$5561 [31:0] }, Y=$auto$rtlil.cc:2277:Mux$5575 [63:0]
      New connections: $auto$rtlil.cc:2277:Mux$5575 [159:64] = 96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6048:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$6125 [5:0] }, B={ 2'00 $auto$wreduce.cc:454:run$6126 [4:0] }, Y=$auto$wreduce.cc:454:run$6124 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6125 [2] $auto$wreduce.cc:454:run$6125 [4] $auto$wreduce.cc:454:run$6125 [2] 2'10 }, B={ 1'0 $auto$wreduce.cc:454:run$6126 [2] $auto$wreduce.cc:454:run$6126 [2] 2'01 }, Y={ $auto$wreduce.cc:454:run$6124 [5:4] $auto$wreduce.cc:454:run$6124 [2:0] }
      New connections: { $auto$wreduce.cc:454:run$6124 [6] $auto$wreduce.cc:454:run$6124 [3] } = { $auto$wreduce.cc:454:run$6124 [1] $auto$wreduce.cc:454:run$6124 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5996:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$6137 [5:0] }, B={ 2'00 $auto$wreduce.cc:454:run$6138 [4:0] }, Y=$auto$wreduce.cc:454:run$6136 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6137 [2] $auto$wreduce.cc:454:run$6137 [4] $auto$wreduce.cc:454:run$6137 [2] 2'10 }, B={ 1'0 $auto$wreduce.cc:454:run$6138 [2] $auto$wreduce.cc:454:run$6138 [2] 2'01 }, Y={ $auto$wreduce.cc:454:run$6136 [5:4] $auto$wreduce.cc:454:run$6136 [2:0] }
      New connections: { $auto$wreduce.cc:454:run$6136 [6] $auto$wreduce.cc:454:run$6136 [3] } = { $auto$wreduce.cc:454:run$6136 [1] $auto$wreduce.cc:454:run$6136 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6032:
      Old ports: A=$auto$rtlil.cc:2277:Mux$6029, B={ 2'00 $auto$wreduce.cc:454:run$6128 [5:0] }, Y=$auto$rtlil.cc:2277:Mux$6033
      New ports: A=$auto$rtlil.cc:2277:Mux$6029 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6128 [2] $auto$wreduce.cc:454:run$6128 [4] $auto$wreduce.cc:454:run$6128 [2] $auto$wreduce.cc:454:run$6128 [2] 2'10 }, Y=$auto$rtlil.cc:2277:Mux$6033 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$6033 [7] = 1'0
    Consolidated identical input bits for $mux cell \mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=\mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A, B=4'0100, Y=\mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A={ \mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [0] \mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0] }, B=3'100, Y=\mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [2:0]
      New connections: \mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3] = \mfu_stage_0.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6028:
      Old ports: A=$auto$wreduce.cc:454:run$6127 [6:0], B=7'1100011, Y=$auto$rtlil.cc:2277:Mux$6029 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6127 [0] $auto$wreduce.cc:454:run$6127 [0] }, B=2'01, Y={ $auto$rtlil.cc:2277:Mux$6029 [2] $auto$rtlil.cc:2277:Mux$6029 [0] }
      New connections: { $auto$rtlil.cc:2277:Mux$6029 [6:3] $auto$rtlil.cc:2277:Mux$6029 [1] } = { $auto$rtlil.cc:2277:Mux$6029 [0] $auto$rtlil.cc:2277:Mux$6029 [0] $auto$rtlil.cc:2277:Mux$6029 [2] $auto$rtlil.cc:2277:Mux$6029 [2] $auto$rtlil.cc:2277:Mux$6029 [0] }
    Consolidated identical input bits for $mux cell \mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=\mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A, B=4'0100, Y=\mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A={ \mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [0] \mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0] }, B=3'100, Y=\mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [2:0]
      New connections: \mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3] = \mfu_stage_0.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1]
    Consolidated identical input bits for $mux cell \mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=\mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A, B=4'0100, Y=\mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A={ \mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [0] \mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0] }, B=3'100, Y=\mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [2:0]
      New connections: \mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3] = \mfu_stage_0.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1]
    Consolidated identical input bits for $mux cell \mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=\mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A, B=4'0100, Y=\mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A={ \mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [0] \mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0] }, B=3'100, Y=\mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [2:0]
      New connections: \mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3] = \mfu_stage_0.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5836:
      Old ports: A={ 1'1 $auto$rtlil.cc:2277:Mux$5833 [5:0] }, B={ 2'00 $auto$wreduce.cc:454:run$6162 [4:0] }, Y=$auto$rtlil.cc:2277:Mux$5837 [6:0]
      New ports: A={ $auto$rtlil.cc:2277:Mux$5833 [2] $auto$rtlil.cc:2277:Mux$5833 [4] $auto$rtlil.cc:2277:Mux$5833 [2] 2'10 }, B={ 1'0 $auto$wreduce.cc:454:run$6162 [2] $auto$wreduce.cc:454:run$6162 [2] 2'01 }, Y={ $auto$rtlil.cc:2277:Mux$5837 [5:4] $auto$rtlil.cc:2277:Mux$5837 [2:0] }
      New connections: { $auto$rtlil.cc:2277:Mux$5837 [6] $auto$rtlil.cc:2277:Mux$5837 [3] } = { $auto$rtlil.cc:2277:Mux$5837 [1] $auto$rtlil.cc:2277:Mux$5837 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5842:
      Old ports: A=$auto$wreduce.cc:454:run$6160 [6:0], B=7'1100011, Y=$auto$rtlil.cc:2277:Mux$5843 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6160 [0] $auto$wreduce.cc:454:run$6160 [0] }, B=2'01, Y={ $auto$rtlil.cc:2277:Mux$5843 [2] $auto$rtlil.cc:2277:Mux$5843 [0] }
      New connections: { $auto$rtlil.cc:2277:Mux$5843 [6:3] $auto$rtlil.cc:2277:Mux$5843 [1] } = { $auto$rtlil.cc:2277:Mux$5843 [0] $auto$rtlil.cc:2277:Mux$5843 [0] $auto$rtlil.cc:2277:Mux$5843 [2] $auto$rtlil.cc:2277:Mux$5843 [2] $auto$rtlil.cc:2277:Mux$5843 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5846:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5843, B={ 2'00 $auto$wreduce.cc:454:run$6161 [5:0] }, Y=$auto$rtlil.cc:2277:Mux$5847
      New ports: A=$auto$rtlil.cc:2277:Mux$5843 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6161 [2] $auto$wreduce.cc:454:run$6161 [4] $auto$wreduce.cc:454:run$6161 [2] $auto$wreduce.cc:454:run$6161 [2] 2'10 }, Y=$auto$rtlil.cc:2277:Mux$5847 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$5847 [7] = 1'0
    Consolidated identical input bits for $mux cell \mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=\mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A, B=4'0100, Y=\mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A={ \mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [0] \mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0] }, B=3'100, Y=\mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [2:0]
      New connections: \mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3] = \mfu_stage_1.act_unit.address_$mux_Y_3_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1]
    Consolidated identical input bits for $mux cell \mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=\mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A, B=4'0100, Y=\mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A={ \mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [0] \mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0] }, B=3'100, Y=\mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [2:0]
      New connections: \mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3] = \mfu_stage_1.act_unit.address_$mux_Y_2_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5862:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$6158 [5:0] }, B={ 2'00 $auto$wreduce.cc:454:run$6159 [4:0] }, Y=$auto$wreduce.cc:454:run$6157 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6158 [2] $auto$wreduce.cc:454:run$6158 [4] $auto$wreduce.cc:454:run$6158 [2] 2'10 }, B={ 1'0 $auto$wreduce.cc:454:run$6159 [2] $auto$wreduce.cc:454:run$6159 [2] 2'01 }, Y={ $auto$wreduce.cc:454:run$6157 [5:4] $auto$wreduce.cc:454:run$6157 [2:0] }
      New connections: { $auto$wreduce.cc:454:run$6157 [6] $auto$wreduce.cc:454:run$6157 [3] } = { $auto$wreduce.cc:454:run$6157 [1] $auto$wreduce.cc:454:run$6157 [2] }
    Consolidated identical input bits for $mux cell \mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=\mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A, B=4'0100, Y=\mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A={ \mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [0] \mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0] }, B=3'100, Y=\mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [2:0]
      New connections: \mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3] = \mfu_stage_1.act_unit.address_$mux_Y_1_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1]
    Consolidated identical input bits for $mux cell \mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y:
      Old ports: A=\mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A, B=4'0100, Y=\mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A
      New ports: A={ \mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [0] \mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1:0] }, B=3'100, Y=\mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [2:0]
      New connections: \mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [3] = \mfu_stage_1.act_unit.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_A [1]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5868:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5867 [6:0], B=7'1100011, Y=$auto$wreduce.cc:454:run$6155 [6:0]
      New ports: A={ $auto$rtlil.cc:2277:Mux$5867 [0] $auto$rtlil.cc:2277:Mux$5867 [0] }, B=2'01, Y={ $auto$wreduce.cc:454:run$6155 [2] $auto$wreduce.cc:454:run$6155 [0] }
      New connections: { $auto$wreduce.cc:454:run$6155 [6:3] $auto$wreduce.cc:454:run$6155 [1] } = { $auto$wreduce.cc:454:run$6155 [0] $auto$wreduce.cc:454:run$6155 [0] $auto$wreduce.cc:454:run$6155 [2] $auto$wreduce.cc:454:run$6155 [2] $auto$wreduce.cc:454:run$6155 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5888:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$6154 [5:0] }, B={ 2'00 $auto$rtlil.cc:2277:Mux$5883 [4:0] }, Y=$auto$rtlil.cc:2277:Mux$5889 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6154 [2] $auto$wreduce.cc:454:run$6154 [4] $auto$wreduce.cc:454:run$6154 [2] 2'10 }, B={ 1'0 $auto$rtlil.cc:2277:Mux$5883 [2] $auto$rtlil.cc:2277:Mux$5883 [2] 2'01 }, Y={ $auto$rtlil.cc:2277:Mux$5889 [5:4] $auto$rtlil.cc:2277:Mux$5889 [2:0] }
      New connections: { $auto$rtlil.cc:2277:Mux$5889 [6] $auto$rtlil.cc:2277:Mux$5889 [3] } = { $auto$rtlil.cc:2277:Mux$5889 [1] $auto$rtlil.cc:2277:Mux$5889 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5894:
      Old ports: A=$auto$wreduce.cc:454:run$6152 [6:0], B=7'1100011, Y=$auto$wreduce.cc:454:run$6151 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6152 [0] $auto$wreduce.cc:454:run$6152 [0] }, B=2'01, Y={ $auto$wreduce.cc:454:run$6151 [2] $auto$wreduce.cc:454:run$6151 [0] }
      New connections: { $auto$wreduce.cc:454:run$6151 [6:3] $auto$wreduce.cc:454:run$6151 [1] } = { $auto$wreduce.cc:454:run$6151 [0] $auto$wreduce.cc:454:run$6151 [0] $auto$wreduce.cc:454:run$6151 [2] $auto$wreduce.cc:454:run$6151 [2] $auto$wreduce.cc:454:run$6151 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6002:
      Old ports: A=$auto$wreduce.cc:454:run$6134 [6:0], B=7'1100011, Y=$auto$wreduce.cc:454:run$6133 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6134 [0] $auto$wreduce.cc:454:run$6134 [0] }, B=2'01, Y={ $auto$wreduce.cc:454:run$6133 [2] $auto$wreduce.cc:454:run$6133 [0] }
      New connections: { $auto$wreduce.cc:454:run$6133 [6:3] $auto$wreduce.cc:454:run$6133 [1] } = { $auto$wreduce.cc:454:run$6133 [0] $auto$wreduce.cc:454:run$6133 [0] $auto$wreduce.cc:454:run$6133 [2] $auto$wreduce.cc:454:run$6133 [2] $auto$wreduce.cc:454:run$6133 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6054:
      Old ports: A=$auto$wreduce.cc:454:run$6122 [6:0], B=7'1100011, Y=$auto$rtlil.cc:2277:Mux$6055 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6122 [0] $auto$wreduce.cc:454:run$6122 [0] }, B=2'01, Y={ $auto$rtlil.cc:2277:Mux$6055 [2] $auto$rtlil.cc:2277:Mux$6055 [0] }
      New connections: { $auto$rtlil.cc:2277:Mux$6055 [6:3] $auto$rtlil.cc:2277:Mux$6055 [1] } = { $auto$rtlil.cc:2277:Mux$6055 [0] $auto$rtlil.cc:2277:Mux$6055 [0] $auto$rtlil.cc:2277:Mux$6055 [2] $auto$rtlil.cc:2277:Mux$6055 [2] $auto$rtlil.cc:2277:Mux$6055 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6058:
      Old ports: A=$auto$rtlil.cc:2277:Mux$6055, B={ 2'00 $auto$wreduce.cc:454:run$6123 [5:0] }, Y=$auto$rtlil.cc:2277:Mux$6059
      New ports: A=$auto$rtlil.cc:2277:Mux$6055 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6123 [2] $auto$wreduce.cc:454:run$6123 [4] $auto$wreduce.cc:454:run$6123 [2] $auto$wreduce.cc:454:run$6123 [2] 2'10 }, Y=$auto$rtlil.cc:2277:Mux$6059 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$6059 [7] = 1'0
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6022:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$6130 [5:0] }, B={ 2'00 $auto$wreduce.cc:454:run$6131 [4:0] }, Y=$auto$wreduce.cc:454:run$6129 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6130 [2] $auto$wreduce.cc:454:run$6130 [4] $auto$wreduce.cc:454:run$6130 [2] 2'10 }, B={ 1'0 $auto$wreduce.cc:454:run$6131 [2] $auto$wreduce.cc:454:run$6131 [2] 2'01 }, Y={ $auto$wreduce.cc:454:run$6129 [5:4] $auto$wreduce.cc:454:run$6129 [2:0] }
      New connections: { $auto$wreduce.cc:454:run$6129 [6] $auto$wreduce.cc:454:run$6129 [3] } = { $auto$wreduce.cc:454:run$6129 [1] $auto$wreduce.cc:454:run$6129 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5970:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$6141 [5:0] }, B={ 2'00 $auto$wreduce.cc:454:run$6142 [4:0] }, Y=$auto$rtlil.cc:2277:Mux$5971 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6141 [2] $auto$wreduce.cc:454:run$6141 [4] $auto$wreduce.cc:454:run$6141 [2] 2'10 }, B={ 1'0 $auto$wreduce.cc:454:run$6142 [2] $auto$wreduce.cc:454:run$6142 [2] 2'01 }, Y={ $auto$rtlil.cc:2277:Mux$5971 [5:4] $auto$rtlil.cc:2277:Mux$5971 [2:0] }
      New connections: { $auto$rtlil.cc:2277:Mux$5971 [6] $auto$rtlil.cc:2277:Mux$5971 [3] } = { $auto$rtlil.cc:2277:Mux$5971 [1] $auto$rtlil.cc:2277:Mux$5971 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5976:
      Old ports: A=$auto$wreduce.cc:454:run$6139 [6:0], B=7'1100011, Y=$auto$rtlil.cc:2277:Mux$5977 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6139 [0] $auto$wreduce.cc:454:run$6139 [0] }, B=2'01, Y={ $auto$rtlil.cc:2277:Mux$5977 [2] $auto$rtlil.cc:2277:Mux$5977 [0] }
      New connections: { $auto$rtlil.cc:2277:Mux$5977 [6:3] $auto$rtlil.cc:2277:Mux$5977 [1] } = { $auto$rtlil.cc:2277:Mux$5977 [0] $auto$rtlil.cc:2277:Mux$5977 [0] $auto$rtlil.cc:2277:Mux$5977 [2] $auto$rtlil.cc:2277:Mux$5977 [2] $auto$rtlil.cc:2277:Mux$5977 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5980:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5977, B={ 2'00 $auto$wreduce.cc:454:run$6140 [5:0] }, Y=$auto$rtlil.cc:2277:Mux$5981
      New ports: A=$auto$rtlil.cc:2277:Mux$5977 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6140 [2] $auto$wreduce.cc:454:run$6140 [4] $auto$wreduce.cc:454:run$6140 [2] $auto$wreduce.cc:454:run$6140 [2] 2'10 }, Y=$auto$rtlil.cc:2277:Mux$5981 [6:0]
      New connections: $auto$rtlil.cc:2277:Mux$5981 [7] = 1'0
  Optimizing cells in module \NPU.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5820:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5817 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6164 [2] $auto$wreduce.cc:454:run$6164 [4] $auto$wreduce.cc:454:run$6164 [2] $auto$wreduce.cc:454:run$6164 [2] 2'10 }, Y=$auto$rtlil.cc:2277:Mux$5821 [6:0]
      New ports: A={ $auto$rtlil.cc:2277:Mux$5817 [0] $auto$rtlil.cc:2277:Mux$5817 [2] $auto$rtlil.cc:2277:Mux$5817 [2] $auto$rtlil.cc:2277:Mux$5817 [0] $auto$rtlil.cc:2277:Mux$5817 [0] }, B={ $auto$wreduce.cc:454:run$6164 [2] $auto$wreduce.cc:454:run$6164 [4] $auto$wreduce.cc:454:run$6164 [2] 2'10 }, Y={ $auto$rtlil.cc:2277:Mux$5821 [5:4] $auto$rtlil.cc:2277:Mux$5821 [2:0] }
      New connections: { $auto$rtlil.cc:2277:Mux$5821 [6] $auto$rtlil.cc:2277:Mux$5821 [3] } = { $auto$rtlil.cc:2277:Mux$5821 [0] $auto$rtlil.cc:2277:Mux$5821 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6032:
      Old ports: A=$auto$rtlil.cc:2277:Mux$6029 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6128 [2] $auto$wreduce.cc:454:run$6128 [4] $auto$wreduce.cc:454:run$6128 [2] $auto$wreduce.cc:454:run$6128 [2] 2'10 }, Y=$auto$rtlil.cc:2277:Mux$6033 [6:0]
      New ports: A={ $auto$rtlil.cc:2277:Mux$6029 [0] $auto$rtlil.cc:2277:Mux$6029 [2] $auto$rtlil.cc:2277:Mux$6029 [2] $auto$rtlil.cc:2277:Mux$6029 [0] $auto$rtlil.cc:2277:Mux$6029 [0] }, B={ $auto$wreduce.cc:454:run$6128 [2] $auto$wreduce.cc:454:run$6128 [4] $auto$wreduce.cc:454:run$6128 [2] 2'10 }, Y={ $auto$rtlil.cc:2277:Mux$6033 [5:4] $auto$rtlil.cc:2277:Mux$6033 [2:0] }
      New connections: { $auto$rtlil.cc:2277:Mux$6033 [6] $auto$rtlil.cc:2277:Mux$6033 [3] } = { $auto$rtlil.cc:2277:Mux$6033 [0] $auto$rtlil.cc:2277:Mux$6033 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5592:
      Old ports: A=\controller_for_npu.done_mfu_1_$logic_or_B_Y_$mux_S_2_Y, B=$auto$rtlil.cc:2277:Mux$5575, Y=$auto$rtlil.cc:2277:Mux$5593
      New ports: A={ 32'00000000000000000000000000000000 \done_mfu_1_$mux_S_Y }, B=$auto$rtlil.cc:2277:Mux$5575 [63:0], Y=$auto$rtlil.cc:2277:Mux$5593 [63:0]
      New connections: $auto$rtlil.cc:2277:Mux$5593 [159:64] = 96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5846:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5843 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6161 [2] $auto$wreduce.cc:454:run$6161 [4] $auto$wreduce.cc:454:run$6161 [2] $auto$wreduce.cc:454:run$6161 [2] 2'10 }, Y=$auto$rtlil.cc:2277:Mux$5847 [6:0]
      New ports: A={ $auto$rtlil.cc:2277:Mux$5843 [0] $auto$rtlil.cc:2277:Mux$5843 [2] $auto$rtlil.cc:2277:Mux$5843 [2] $auto$rtlil.cc:2277:Mux$5843 [0] $auto$rtlil.cc:2277:Mux$5843 [0] }, B={ $auto$wreduce.cc:454:run$6161 [2] $auto$wreduce.cc:454:run$6161 [4] $auto$wreduce.cc:454:run$6161 [2] 2'10 }, Y={ $auto$rtlil.cc:2277:Mux$5847 [5:4] $auto$rtlil.cc:2277:Mux$5847 [2:0] }
      New connections: { $auto$rtlil.cc:2277:Mux$5847 [6] $auto$rtlil.cc:2277:Mux$5847 [3] } = { $auto$rtlil.cc:2277:Mux$5847 [0] $auto$rtlil.cc:2277:Mux$5847 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5872:
      Old ports: A=$auto$wreduce.cc:454:run$6155 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6156 [2] $auto$wreduce.cc:454:run$6156 [4] $auto$wreduce.cc:454:run$6156 [2] $auto$wreduce.cc:454:run$6156 [2] 2'10 }, Y=$auto$rtlil.cc:2277:Mux$5873 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6155 [0] $auto$wreduce.cc:454:run$6155 [2] $auto$wreduce.cc:454:run$6155 [2] $auto$wreduce.cc:454:run$6155 [0] $auto$wreduce.cc:454:run$6155 [0] }, B={ $auto$wreduce.cc:454:run$6156 [2] $auto$wreduce.cc:454:run$6156 [4] $auto$wreduce.cc:454:run$6156 [2] 2'10 }, Y={ $auto$rtlil.cc:2277:Mux$5873 [5:4] $auto$rtlil.cc:2277:Mux$5873 [2:0] }
      New connections: { $auto$rtlil.cc:2277:Mux$5873 [6] $auto$rtlil.cc:2277:Mux$5873 [3] } = { $auto$rtlil.cc:2277:Mux$5873 [0] $auto$rtlil.cc:2277:Mux$5873 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5898:
      Old ports: A=$auto$wreduce.cc:454:run$6151 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6153 [2] $auto$wreduce.cc:454:run$6153 [4] $auto$wreduce.cc:454:run$6153 [2] $auto$wreduce.cc:454:run$6153 [2] 2'10 }, Y=$auto$rtlil.cc:2277:Mux$5899 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6151 [0] $auto$wreduce.cc:454:run$6151 [2] $auto$wreduce.cc:454:run$6151 [2] $auto$wreduce.cc:454:run$6151 [0] $auto$wreduce.cc:454:run$6151 [0] }, B={ $auto$wreduce.cc:454:run$6153 [2] $auto$wreduce.cc:454:run$6153 [4] $auto$wreduce.cc:454:run$6153 [2] 2'10 }, Y={ $auto$rtlil.cc:2277:Mux$5899 [5:4] $auto$rtlil.cc:2277:Mux$5899 [2:0] }
      New connections: { $auto$rtlil.cc:2277:Mux$5899 [6] $auto$rtlil.cc:2277:Mux$5899 [3] } = { $auto$rtlil.cc:2277:Mux$5899 [0] $auto$rtlil.cc:2277:Mux$5899 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6006:
      Old ports: A=$auto$wreduce.cc:454:run$6133 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6135 [2] $auto$wreduce.cc:454:run$6135 [4] $auto$wreduce.cc:454:run$6135 [2] $auto$wreduce.cc:454:run$6135 [2] 2'10 }, Y=$auto$wreduce.cc:454:run$6132 [6:0]
      New ports: A={ $auto$wreduce.cc:454:run$6133 [0] $auto$wreduce.cc:454:run$6133 [2] $auto$wreduce.cc:454:run$6133 [2] $auto$wreduce.cc:454:run$6133 [0] $auto$wreduce.cc:454:run$6133 [0] }, B={ $auto$wreduce.cc:454:run$6135 [2] $auto$wreduce.cc:454:run$6135 [4] $auto$wreduce.cc:454:run$6135 [2] 2'10 }, Y={ $auto$wreduce.cc:454:run$6132 [5:4] $auto$wreduce.cc:454:run$6132 [2:0] }
      New connections: { $auto$wreduce.cc:454:run$6132 [6] $auto$wreduce.cc:454:run$6132 [3] } = { $auto$wreduce.cc:454:run$6132 [0] $auto$wreduce.cc:454:run$6132 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6058:
      Old ports: A=$auto$rtlil.cc:2277:Mux$6055 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6123 [2] $auto$wreduce.cc:454:run$6123 [4] $auto$wreduce.cc:454:run$6123 [2] $auto$wreduce.cc:454:run$6123 [2] 2'10 }, Y=$auto$rtlil.cc:2277:Mux$6059 [6:0]
      New ports: A={ $auto$rtlil.cc:2277:Mux$6055 [0] $auto$rtlil.cc:2277:Mux$6055 [2] $auto$rtlil.cc:2277:Mux$6055 [2] $auto$rtlil.cc:2277:Mux$6055 [0] $auto$rtlil.cc:2277:Mux$6055 [0] }, B={ $auto$wreduce.cc:454:run$6123 [2] $auto$wreduce.cc:454:run$6123 [4] $auto$wreduce.cc:454:run$6123 [2] 2'10 }, Y={ $auto$rtlil.cc:2277:Mux$6059 [5:4] $auto$rtlil.cc:2277:Mux$6059 [2:0] }
      New connections: { $auto$rtlil.cc:2277:Mux$6059 [6] $auto$rtlil.cc:2277:Mux$6059 [3] } = { $auto$rtlil.cc:2277:Mux$6059 [0] $auto$rtlil.cc:2277:Mux$6059 [2] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5980:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5977 [6:0], B={ 1'0 $auto$wreduce.cc:454:run$6140 [2] $auto$wreduce.cc:454:run$6140 [4] $auto$wreduce.cc:454:run$6140 [2] $auto$wreduce.cc:454:run$6140 [2] 2'10 }, Y=$auto$rtlil.cc:2277:Mux$5981 [6:0]
      New ports: A={ $auto$rtlil.cc:2277:Mux$5977 [0] $auto$rtlil.cc:2277:Mux$5977 [2] $auto$rtlil.cc:2277:Mux$5977 [2] $auto$rtlil.cc:2277:Mux$5977 [0] $auto$rtlil.cc:2277:Mux$5977 [0] }, B={ $auto$wreduce.cc:454:run$6140 [2] $auto$wreduce.cc:454:run$6140 [4] $auto$wreduce.cc:454:run$6140 [2] 2'10 }, Y={ $auto$rtlil.cc:2277:Mux$5981 [5:4] $auto$rtlil.cc:2277:Mux$5981 [2:0] }
      New connections: { $auto$rtlil.cc:2277:Mux$5981 [6] $auto$rtlil.cc:2277:Mux$5981 [3] } = { $auto$rtlil.cc:2277:Mux$5981 [0] $auto$rtlil.cc:2277:Mux$5981 [2] }
  Optimizing cells in module \NPU.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5824:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5821, B={ 1'1 $auto$wreduce.cc:454:run$6165 [1] $auto$wreduce.cc:454:run$6165 [5:4] $auto$wreduce.cc:454:run$6165 [2] $auto$wreduce.cc:454:run$6165 [2:0] }, Y=$auto$rtlil.cc:2277:Mux$5825
      New ports: A={ 1'0 $auto$rtlil.cc:2277:Mux$5821 [0] $auto$rtlil.cc:2277:Mux$5821 [5:4] $auto$rtlil.cc:2277:Mux$5821 [2:0] }, B={ 1'1 $auto$wreduce.cc:454:run$6165 [1] $auto$wreduce.cc:454:run$6165 [5:4] $auto$wreduce.cc:454:run$6165 [2:0] }, Y={ $auto$rtlil.cc:2277:Mux$5825 [7:4] $auto$rtlil.cc:2277:Mux$5825 [2:0] }
      New connections: $auto$rtlil.cc:2277:Mux$5825 [3] = $auto$rtlil.cc:2277:Mux$5825 [2]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5850:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5847, B={ 1'1 $auto$rtlil.cc:2277:Mux$5837 [1] $auto$rtlil.cc:2277:Mux$5837 [5:4] $auto$rtlil.cc:2277:Mux$5837 [2] $auto$rtlil.cc:2277:Mux$5837 [2:0] }, Y=$auto$rtlil.cc:2277:Mux$5851
      New ports: A={ 1'0 $auto$rtlil.cc:2277:Mux$5847 [0] $auto$rtlil.cc:2277:Mux$5847 [5:4] $auto$rtlil.cc:2277:Mux$5847 [2:0] }, B={ 1'1 $auto$rtlil.cc:2277:Mux$5837 [1] $auto$rtlil.cc:2277:Mux$5837 [5:4] $auto$rtlil.cc:2277:Mux$5837 [2:0] }, Y={ $auto$rtlil.cc:2277:Mux$5851 [7:4] $auto$rtlil.cc:2277:Mux$5851 [2:0] }
      New connections: $auto$rtlil.cc:2277:Mux$5851 [3] = $auto$rtlil.cc:2277:Mux$5851 [2]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5876:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5873, B={ 1'1 $auto$wreduce.cc:454:run$6157 [1] $auto$wreduce.cc:454:run$6157 [5:4] $auto$wreduce.cc:454:run$6157 [2] $auto$wreduce.cc:454:run$6157 [2:0] }, Y=$auto$rtlil.cc:2277:Mux$5877
      New ports: A={ 1'0 $auto$rtlil.cc:2277:Mux$5873 [0] $auto$rtlil.cc:2277:Mux$5873 [5:4] $auto$rtlil.cc:2277:Mux$5873 [2:0] }, B={ 1'1 $auto$wreduce.cc:454:run$6157 [1] $auto$wreduce.cc:454:run$6157 [5:4] $auto$wreduce.cc:454:run$6157 [2:0] }, Y={ $auto$rtlil.cc:2277:Mux$5877 [7:4] $auto$rtlil.cc:2277:Mux$5877 [2:0] }
      New connections: $auto$rtlil.cc:2277:Mux$5877 [3] = $auto$rtlil.cc:2277:Mux$5877 [2]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5902:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5899, B={ 1'1 $auto$rtlil.cc:2277:Mux$5889 [1] $auto$rtlil.cc:2277:Mux$5889 [5:4] $auto$rtlil.cc:2277:Mux$5889 [2] $auto$rtlil.cc:2277:Mux$5889 [2:0] }, Y=$auto$rtlil.cc:2277:Mux$5903
      New ports: A={ 1'0 $auto$rtlil.cc:2277:Mux$5899 [0] $auto$rtlil.cc:2277:Mux$5899 [5:4] $auto$rtlil.cc:2277:Mux$5899 [2:0] }, B={ 1'1 $auto$rtlil.cc:2277:Mux$5889 [1] $auto$rtlil.cc:2277:Mux$5889 [5:4] $auto$rtlil.cc:2277:Mux$5889 [2:0] }, Y={ $auto$rtlil.cc:2277:Mux$5903 [7:4] $auto$rtlil.cc:2277:Mux$5903 [2:0] }
      New connections: $auto$rtlil.cc:2277:Mux$5903 [3] = $auto$rtlil.cc:2277:Mux$5903 [2]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$5984:
      Old ports: A=$auto$rtlil.cc:2277:Mux$5981, B={ 1'1 $auto$rtlil.cc:2277:Mux$5971 [1] $auto$rtlil.cc:2277:Mux$5971 [5:4] $auto$rtlil.cc:2277:Mux$5971 [2] $auto$rtlil.cc:2277:Mux$5971 [2:0] }, Y=$auto$rtlil.cc:2277:Mux$5985
      New ports: A={ 1'0 $auto$rtlil.cc:2277:Mux$5981 [0] $auto$rtlil.cc:2277:Mux$5981 [5:4] $auto$rtlil.cc:2277:Mux$5981 [2:0] }, B={ 1'1 $auto$rtlil.cc:2277:Mux$5971 [1] $auto$rtlil.cc:2277:Mux$5971 [5:4] $auto$rtlil.cc:2277:Mux$5971 [2:0] }, Y={ $auto$rtlil.cc:2277:Mux$5985 [7:4] $auto$rtlil.cc:2277:Mux$5985 [2:0] }
      New connections: $auto$rtlil.cc:2277:Mux$5985 [3] = $auto$rtlil.cc:2277:Mux$5985 [2]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6010:
      Old ports: A=$auto$wreduce.cc:454:run$6132, B={ 1'1 $auto$wreduce.cc:454:run$6136 [1] $auto$wreduce.cc:454:run$6136 [5:4] $auto$wreduce.cc:454:run$6136 [2] $auto$wreduce.cc:454:run$6136 [2:0] }, Y=$auto$rtlil.cc:2277:Mux$6011
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$6132 [0] $auto$wreduce.cc:454:run$6132 [5:4] $auto$wreduce.cc:454:run$6132 [2:0] }, B={ 1'1 $auto$wreduce.cc:454:run$6136 [1] $auto$wreduce.cc:454:run$6136 [5:4] $auto$wreduce.cc:454:run$6136 [2:0] }, Y={ $auto$rtlil.cc:2277:Mux$6011 [7:4] $auto$rtlil.cc:2277:Mux$6011 [2:0] }
      New connections: $auto$rtlil.cc:2277:Mux$6011 [3] = $auto$rtlil.cc:2277:Mux$6011 [2]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6036:
      Old ports: A=$auto$rtlil.cc:2277:Mux$6033, B={ 1'1 $auto$wreduce.cc:454:run$6129 [1] $auto$wreduce.cc:454:run$6129 [5:4] $auto$wreduce.cc:454:run$6129 [2] $auto$wreduce.cc:454:run$6129 [2:0] }, Y=$auto$rtlil.cc:2277:Mux$6037
      New ports: A={ 1'0 $auto$rtlil.cc:2277:Mux$6033 [0] $auto$rtlil.cc:2277:Mux$6033 [5:4] $auto$rtlil.cc:2277:Mux$6033 [2:0] }, B={ 1'1 $auto$wreduce.cc:454:run$6129 [1] $auto$wreduce.cc:454:run$6129 [5:4] $auto$wreduce.cc:454:run$6129 [2:0] }, Y={ $auto$rtlil.cc:2277:Mux$6037 [7:4] $auto$rtlil.cc:2277:Mux$6037 [2:0] }
      New connections: $auto$rtlil.cc:2277:Mux$6037 [3] = $auto$rtlil.cc:2277:Mux$6037 [2]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6062:
      Old ports: A=$auto$rtlil.cc:2277:Mux$6059, B={ 1'1 $auto$wreduce.cc:454:run$6124 [1] $auto$wreduce.cc:454:run$6124 [5:4] $auto$wreduce.cc:454:run$6124 [2] $auto$wreduce.cc:454:run$6124 [2:0] }, Y=$auto$rtlil.cc:2277:Mux$6063
      New ports: A={ 1'0 $auto$rtlil.cc:2277:Mux$6059 [0] $auto$rtlil.cc:2277:Mux$6059 [5:4] $auto$rtlil.cc:2277:Mux$6059 [2:0] }, B={ 1'1 $auto$wreduce.cc:454:run$6124 [1] $auto$wreduce.cc:454:run$6124 [5:4] $auto$wreduce.cc:454:run$6124 [2:0] }, Y={ $auto$rtlil.cc:2277:Mux$6063 [7:4] $auto$rtlil.cc:2277:Mux$6063 [2:0] }
      New connections: $auto$rtlil.cc:2277:Mux$6063 [3] = $auto$rtlil.cc:2277:Mux$6063 [2]
  Optimizing cells in module \NPU.
Performed a total of 127 changes.

20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NPU'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

20.6. Executing OPT_SHARE pass.

20.7. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on controller_for_npu.vrf_readn_enable_mfu_add_0_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 0 on controller_for_npu.vrf_readn_enable_mfu_mul_0_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 0 on controller_for_npu.vrf_readn_enable_mfu_add_1_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 0 on controller_for_npu.vrf_muxed_readn_enable_$dffe_Q ($dffe) from module NPU.
Adding EN signal on controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q_D, Q = \controller_for_npu.vrf_muxed_wr_addr_dram).
Setting constant 0-bit at position 0 on controller_for_npu.vrf_readn_enable_mfu_mul_1_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 0 on controller_for_npu.vrf_readn_enable_mvu_0_$dffe_Q ($dffe) from module NPU.

20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NPU..
Removed 50 unused cells and 280 unused wires.
<suppressed ~105 debug messages>

20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module NPU.
<suppressed ~53 debug messages>

20.10. Rerunning OPT passes. (Maybe there is more to do..)

20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~94 debug messages>

20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NPU.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$6200: { $auto$opt_dff.cc:197:make_patterns_logic$6197 \controller_for_npu.operation_$dffe_Q_EN_$reduce_and_Y_A_1 \controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q_EN_$reduce_and_Y_A_6 \controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q_EN_$reduce_and_Y_A \controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q_EN_$reduce_and_Y_A_1 \controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q_EN_$reduce_and_Y_A_2 \controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q_EN_$reduce_and_Y_A_3 \controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q_EN_$reduce_and_Y_A_4 \controller_for_npu.vrf_muxed_wr_addr_dram_$dffe_Q_EN_$reduce_and_Y_A_5 \controller_for_npu.operation_$dffe_Q_EN_$reduce_and_Y_A_2 }
  Optimizing cells in module \NPU.
Performed a total of 1 changes.

20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NPU'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

20.14. Executing OPT_SHARE pass.

20.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q ($sdffe) from module NPU.
Setting constant 0-bit at position 8 on mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q ($sdffe) from module NPU.
Setting constant 0-bit at position 16 on mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q ($sdffe) from module NPU.
Setting constant 0-bit at position 24 on mfu_stage_1.act_unit.relu_applied_data_internal_$sdffe_Q ($sdffe) from module NPU.
Setting constant 0-bit at position 0 on mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q ($sdffe) from module NPU.
Setting constant 0-bit at position 8 on mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q ($sdffe) from module NPU.
Setting constant 0-bit at position 16 on mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q ($sdffe) from module NPU.
Setting constant 0-bit at position 24 on mfu_stage_0.act_unit.relu_applied_data_internal_$sdffe_Q ($sdffe) from module NPU.
Adding SRST signal on controller_for_npu.vrf_wr_enable_mvu_3_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_wr_enable_mvu_3_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A, Q = \controller_for_npu.vrf_wr_enable_mvu_3, rval = 1'0).
Adding SRST signal on controller_for_npu.vrf_wr_enable_mvu_2_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_wr_enable_mvu_2_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A, Q = \controller_for_npu.vrf_wr_enable_mvu_2, rval = 1'0).
Adding SRST signal on controller_for_npu.vrf_wr_enable_mvu_1_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_wr_enable_mvu_1_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A, Q = \controller_for_npu.vrf_wr_enable_mvu_1, rval = 1'0).
Adding SRST signal on controller_for_npu.vrf_wr_enable_mvu_0_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_wr_enable_mvu_0_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A, Q = \controller_for_npu.vrf_wr_enable_mvu_0, rval = 1'0).
Adding SRST signal on controller_for_npu.vrf_wr_enable_mfu_mul_1_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_addr_wr_mfu_mul_1_$mux_A_S, Q = \controller_for_npu.vrf_wr_enable_mfu_mul_1, rval = 1'0).
Adding SRST signal on controller_for_npu.vrf_wr_enable_mfu_mul_0_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_wr_enable_mfu_mul_0_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A, Q = \controller_for_npu.vrf_wr_enable_mfu_mul_0, rval = 1'0).
Adding SRST signal on controller_for_npu.vrf_wr_enable_mfu_add_1_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_wr_enable_mfu_add_1_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A, Q = \controller_for_npu.vrf_wr_enable_mfu_add_1, rval = 1'0).
Adding SRST signal on controller_for_npu.vrf_wr_enable_mfu_add_0_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_wr_enable_mfu_add_0_$dffe_Q_D_$mux_Y_A_$mux_Y_A_$mux_Y_A, Q = \controller_for_npu.vrf_wr_enable_mfu_add_0, rval = 1'0).
Adding SRST signal on controller_for_npu.vrf_muxed_wr_enable_dram_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_muxed_wr_addr_dram_$mux_A_S, Q = \controller_for_npu.vrf_muxed_wr_enable_dram, rval = 1'0).
Adding SRST signal on controller_for_npu.vrf_in_data_$dffe_Q ($dffe) from module NPU (D = \input_data_DRAM [63:32], Q = \controller_for_npu.vrf_in_data [63:32], rval = 0).
Adding EN signal on controller_for_npu.vrf_addr_wr_mfu_mul_1_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_addr_wr_mfu_mul_1_$dffe_Q_D, Q = \controller_for_npu.vrf_addr_wr_mfu_mul_1).
Adding EN signal on controller_for_npu.vrf_addr_wr_mfu_add_1_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_addr_wr_mfu_add_1_$dffe_Q_D, Q = \controller_for_npu.vrf_addr_wr_mfu_add_1).
Adding EN signal on controller_for_npu.vrf_addr_wr_mfu_add_0_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_addr_wr_mfu_add_0_$dffe_Q_D, Q = \controller_for_npu.vrf_addr_wr_mfu_add_0).
Adding EN signal on controller_for_npu.vrf_addr_wr_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.vrf_addr_wr_$dffe_Q_D, Q = \controller_for_npu.vrf_addr_wr).
Setting constant 0-bit at position 64 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 65 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 66 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 67 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 68 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 69 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 70 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 71 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 72 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 73 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 74 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 75 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 76 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 77 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 78 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 79 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 80 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 81 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 82 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 83 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 84 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 85 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 86 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 87 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 88 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 89 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 90 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 91 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 92 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 93 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 94 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 95 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 96 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 97 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 98 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 99 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 100 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 101 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 102 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 103 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 104 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 105 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 106 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 107 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 108 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 109 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 110 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 111 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 112 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 113 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 114 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 115 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 116 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 117 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 118 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 119 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 120 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 121 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 122 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 123 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 124 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 125 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 126 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 127 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 128 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 129 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 130 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 131 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 132 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 133 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 134 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 135 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 136 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 137 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 138 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 139 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 140 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 141 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 142 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 143 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 144 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 145 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 146 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 147 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 148 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 149 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 150 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 151 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 152 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 153 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 154 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 155 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 156 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 157 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 158 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Setting constant 0-bit at position 159 on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU.
Adding SRST signal on controller_for_npu.output_data_to_dram_$dffe_Q ($dffe) from module NPU (D = $auto$rtlil.cc:2277:Mux$5571 [63:32], Q = \controller_for_npu.output_data_to_dram [63:32], rval = 0).
Adding SRST signal on controller_for_npu.operation_$dffe_Q ($dffe) from module NPU (D = $auto$rtlil.cc:2277:Mux$5577, Q = \controller_for_npu.operation, rval = 2'00).
Adding SRST signal on controller_for_npu.mrf_wr_enable_$dffe_Q ($dffe) from module NPU (D = { \controller_for_npu.mrf_addr_wr_$dffe_Q_14_EN_$reduce_and_Y_A_$ne_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_13_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_12_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_11_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_10_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_9_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_8_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_7_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_6_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_5_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_4_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_3_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_2_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_1_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y_$mux_A_Y_$mux_A_Y_$mux_A_Y_$mux_Y_A_$mux_Y_A_$mux_Y_A \controller_for_npu.mrf_addr_wr_$dffe_Q_15_EN_$reduce_and_Y_A_$ne_Y_A_$pmux_S_Y_$mux_B_Y }, Q = \controller_for_npu.mrf_wr_enable, rval = 16'0000000000000000).
Adding SRST signal on controller_for_npu.get_instr_$dffe_Q ($dffe) from module NPU (D = \controller_for_npu.get_instr_$dffe_Q_D_$mux_Y_A_$mux_Y_A, Q = \controller_for_npu.get_instr, rval = 1'0).

20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NPU..
Removed 53 unused cells and 81 unused wires.
<suppressed ~118 debug messages>

20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module NPU.
<suppressed ~8 debug messages>

20.18. Rerunning OPT passes. (Maybe there is more to do..)

20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NPU.
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$6253: { $auto$rtlil.cc:2180:Not$6251 \controller_for_npu.start_mfu_0_$sdffe_Q_D_$mux_Y_B_$pmux_Y_B_1_$mux_Y_S \controller_for_npu.start_mfu_0_$sdffe_Q_EN_$reduce_and_Y_A_2_$ne_Y_A $auto$rtlil.cc:2211:Or$5559 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$6248: { $auto$opt_dff.cc:197:make_patterns_logic$6245 \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_4 \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_3 \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_1 \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_2 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$6243: { $auto$opt_dff.cc:197:make_patterns_logic$6240 \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_4 \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_3 \controller_for_npu.vrf_addr_wr_mfu_add_0_$dffe_Q_EN_$reduce_and_Y_A \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_1 \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_2 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$6238: { $auto$opt_dff.cc:197:make_patterns_logic$6235 \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_4 \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_3 \controller_for_npu.vrf_addr_wr_mfu_add_1_$dffe_Q_EN_$reduce_and_Y_A \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_1 \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_2 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$6233: { \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_4 \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_3 \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_1 \controller_for_npu.vrf_addr_wr_mfu_mul_1_$dffe_Q_EN_$reduce_and_Y_A \controller_for_npu.vrf_addr_wr_$dffe_Q_EN_$reduce_and_Y_A_2 $auto$opt_dff.cc:197:make_patterns_logic$6230 }
  Optimizing cells in module \NPU.
Performed a total of 5 changes.

20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NPU'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

20.22. Executing OPT_SHARE pass.

20.23. Executing OPT_DFF pass (perform DFF optimizations).

20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NPU..
Removed 4 unused cells and 13 unused wires.
<suppressed ~9 debug messages>

20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module NPU.

20.26. Rerunning OPT passes. (Maybe there is more to do..)

20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~73 debug messages>

20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NPU.
Performed a total of 0 changes.

20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NPU'.
Removed a total of 0 cells.

20.30. Executing OPT_SHARE pass.

20.31. Executing OPT_DFF pass (perform DFF optimizations).

20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NPU..

20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module NPU.

20.34. Finished OPT passes. (There is nothing left to do.)

21. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~73 debug messages>

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module NPU.
Removed 0 unused cells and 2738 unused wires.

-- Running command `autoname' --

23. Executing AUTONAME pass.
Renamed 1159 objects in module NPU (16 iterations).
<suppressed ~343 debug messages>

-- Running command `stat' --

24. Printing statistics.

=== NPU ===

   Number of wires:               1410
   Number of wire bits:          21209
   Number of public wires:        1410
   Number of public wire bits:   21209
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1416
     $add                          148
     $and                           13
     $dff                            1
     $dffe                          48
     $eq                           112
     $ge                            24
     $logic_and                     38
     $logic_not                     30
     $logic_or                       7
     $lt                            24
     $mem                           25
     $mul                          144
     $mux                          175
     $ne                            76
     $not                           62
     $or                            37
     $reduce_and                    53
     $reduce_bool                   21
     $reduce_or                     95
     $sdff                         244
     $sdffce                        14
     $sdffe                         25


-- Running command `write_blif -blackbox -param -impltf /export/aman/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/brainwave_tanmay_fixedpt/run005/k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml/brainwave.v/common/coarsen_netlist.yosys.blif' --

25. Executing BLIF backend.
