/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  reg [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [23:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [14:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [16:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_43z;
  wire [16:0] celloutsig_0_47z;
  reg [4:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [22:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  reg [10:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [11:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(in_data[71] | celloutsig_0_1z[6]);
  assign celloutsig_0_75z = ~(celloutsig_0_3z | celloutsig_0_51z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z | celloutsig_1_1z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z | celloutsig_0_0z[2]);
  assign celloutsig_1_18z = ~(in_data[103] | celloutsig_1_13z[1]);
  assign celloutsig_1_19z = ~(celloutsig_1_12z[5] | celloutsig_1_4z);
  assign celloutsig_0_20z = ~(celloutsig_0_7z | celloutsig_0_9z[2]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[6] | in_data[75]);
  assign celloutsig_0_38z = ~((celloutsig_0_5z[6] | celloutsig_0_29z[2]) & celloutsig_0_12z[2]);
  assign celloutsig_0_7z = ~((celloutsig_0_6z | celloutsig_0_2z) & celloutsig_0_0z[0]);
  assign celloutsig_0_10z = ~((celloutsig_0_1z[0] | celloutsig_0_2z) & celloutsig_0_1z[0]);
  assign celloutsig_0_13z = ~((celloutsig_0_1z[9] | celloutsig_0_8z) & celloutsig_0_8z);
  assign celloutsig_0_15z = ~((celloutsig_0_9z[10] | celloutsig_0_0z[4]) & celloutsig_0_4z[0]);
  assign celloutsig_0_19z = ~((celloutsig_0_18z[5] | celloutsig_0_15z) & celloutsig_0_12z[3]);
  assign celloutsig_0_74z = celloutsig_0_47z[0] | ~(celloutsig_0_27z[4]);
  assign celloutsig_1_3z = in_data[182] | ~(celloutsig_1_2z);
  assign celloutsig_1_7z = celloutsig_1_3z | ~(celloutsig_1_0z);
  assign celloutsig_0_17z = celloutsig_0_3z | ~(celloutsig_0_13z);
  assign celloutsig_0_22z = celloutsig_0_20z | ~(celloutsig_0_16z[3]);
  assign celloutsig_0_25z = celloutsig_0_3z | ~(celloutsig_0_20z);
  assign celloutsig_0_26z = celloutsig_0_18z[5] | ~(celloutsig_0_10z);
  assign celloutsig_0_28z = celloutsig_0_20z | ~(celloutsig_0_20z);
  assign celloutsig_0_31z = celloutsig_0_12z[3] ^ celloutsig_0_23z;
  assign celloutsig_0_6z = celloutsig_0_5z[7] ^ celloutsig_0_5z[6];
  assign celloutsig_1_0z = in_data[152] ^ in_data[117];
  assign celloutsig_1_2z = in_data[104] ^ celloutsig_1_1z;
  assign celloutsig_0_30z = celloutsig_0_1z[6] ^ celloutsig_0_7z;
  assign celloutsig_0_32z = celloutsig_0_1z[11:4] >= { celloutsig_0_0z[4:0], celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_20z };
  assign celloutsig_0_51z = { celloutsig_0_12z[1:0], celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_18z } >= celloutsig_0_27z[12:1];
  assign celloutsig_1_1z = in_data[151:147] >= in_data[133:129];
  assign celloutsig_1_10z = celloutsig_1_5z[9:5] >= { celloutsig_1_9z[2:0], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_11z = { in_data[112:100], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z } >= { celloutsig_1_9z[8:0], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_23z = in_data[89:79] >= { celloutsig_0_14z[10:4], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_24z = { celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_8z } >= { celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_23z };
  assign celloutsig_0_0z = in_data[66:60] * in_data[74:68];
  assign celloutsig_0_43z = { celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_22z } * { celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_28z };
  assign celloutsig_1_5z = { in_data[178:166], celloutsig_1_0z, celloutsig_1_0z } * { in_data[180:170], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_11z } * { in_data[122:119], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_1z = { celloutsig_0_0z[5:0], celloutsig_0_0z } * in_data[23:11];
  assign celloutsig_0_14z = { celloutsig_0_0z[5:0], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z } * { celloutsig_0_4z[4:1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_18z = { in_data[89:87], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_10z } * celloutsig_0_5z[5:0];
  assign celloutsig_0_21z = { celloutsig_0_18z[5:2], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_10z } * celloutsig_0_14z[20:9];
  assign celloutsig_0_27z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_11z } * { celloutsig_0_5z[5:3], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_33z = { celloutsig_0_21z[2:0], celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_11z } ^ { celloutsig_0_9z[20:5], celloutsig_0_7z };
  assign celloutsig_0_34z = { celloutsig_0_9z[4], celloutsig_0_20z, celloutsig_0_25z } ^ { celloutsig_0_12z[1:0], celloutsig_0_2z };
  assign celloutsig_0_47z = { celloutsig_0_21z[6:0], celloutsig_0_43z, celloutsig_0_12z, celloutsig_0_38z } ^ { celloutsig_0_33z[16:1], celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_1z[7:0] ^ in_data[27:20];
  assign celloutsig_0_9z = { in_data[54:50], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } ^ { in_data[29:8], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_10z } ^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_0z[6:2] ^ { celloutsig_0_5z[7:5], celloutsig_0_7z, celloutsig_0_6z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_4z = { in_data[95:92], celloutsig_0_3z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_9z = 12'h000;
    else if (clkin_data[96]) celloutsig_1_9z = in_data[109:98];
  always_latch
    if (!clkin_data[128]) celloutsig_1_13z = 11'h000;
    else if (!clkin_data[64]) celloutsig_1_13z = celloutsig_1_9z[11:1];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_12z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_12z = celloutsig_0_0z[6:3];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_29z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_29z = { celloutsig_0_11z[0], celloutsig_0_26z, celloutsig_0_26z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
