
TicTacToe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003814  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  080039b4  080039b4  000139b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003adc  08003adc  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  08003adc  08003adc  00013adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003ae4  08003ae4  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ae4  08003ae4  00013ae4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ae8  08003ae8  00013ae8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08003aec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  200000a4  08003b90  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  08003b90  0002025c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008628  00000000  00000000  00020117  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018ec  00000000  00000000  0002873f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000700  00000000  00000000  0002a030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000553  00000000  00000000  0002a730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015eb1  00000000  00000000  0002ac83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009831  00000000  00000000  00040b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00085e42  00000000  00000000  0004a365  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002040  00000000  00000000  000d01a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000d21e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a4 	.word	0x200000a4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800399c 	.word	0x0800399c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a8 	.word	0x200000a8
 80001dc:	0800399c 	.word	0x0800399c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <getInitialState>:
 *      Author: luker
 */

#include "game.h"

TicTacToe_State getInitialState() {
 800058c:	b480      	push	{r7}
 800058e:	b087      	sub	sp, #28
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
	/*
	 * r: Red Pin
	 * g: Green Pin
	 * -: Empty Pin
	 */
	TicTacToe_State gameGame = {
 8000594:	4a0a      	ldr	r2, [pc, #40]	; (80005c0 <getInitialState+0x34>)
 8000596:	f107 030c 	add.w	r3, r7, #12
 800059a:	ca07      	ldmia	r2, {r0, r1, r2}
 800059c:	c303      	stmia	r3!, {r0, r1}
 800059e:	801a      	strh	r2, [r3, #0]
				{'-', '-', '-'}
			},
			1
	};

	return gameGame;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	461a      	mov	r2, r3
 80005a4:	f107 030c 	add.w	r3, r7, #12
 80005a8:	cb03      	ldmia	r3!, {r0, r1}
 80005aa:	6010      	str	r0, [r2, #0]
 80005ac:	6051      	str	r1, [r2, #4]
 80005ae:	881b      	ldrh	r3, [r3, #0]
 80005b0:	8113      	strh	r3, [r2, #8]
}
 80005b2:	6878      	ldr	r0, [r7, #4]
 80005b4:	371c      	adds	r7, #28
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	080039b4 	.word	0x080039b4

080005c4 <findMoveByAI>:

moveToMake findMoveByAI(TicTacToe_State* state) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b086      	sub	sp, #24
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
	moveValuePair valueMovePair = maxValue(state, 3);
 80005cc:	2103      	movs	r1, #3
 80005ce:	6878      	ldr	r0, [r7, #4]
 80005d0:	f000 f81a 	bl	8000608 <maxValue>
 80005d4:	4603      	mov	r3, r0
 80005d6:	461a      	mov	r2, r3
 80005d8:	743a      	strb	r2, [r7, #16]
 80005da:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80005de:	747a      	strb	r2, [r7, #17]
 80005e0:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80005e4:	74bb      	strb	r3, [r7, #18]

	moveToMake finalMove = {
			valueMovePair.rowToMove,
 80005e6:	7c7b      	ldrb	r3, [r7, #17]
	moveToMake finalMove = {
 80005e8:	733b      	strb	r3, [r7, #12]
			valueMovePair.colToMove
 80005ea:	7cbb      	ldrb	r3, [r7, #18]
	moveToMake finalMove = {
 80005ec:	737b      	strb	r3, [r7, #13]
	};

	return finalMove;
 80005ee:	89bb      	ldrh	r3, [r7, #12]
 80005f0:	82bb      	strh	r3, [r7, #20]
 80005f2:	2300      	movs	r3, #0
 80005f4:	7d3a      	ldrb	r2, [r7, #20]
 80005f6:	f362 0307 	bfi	r3, r2, #0, #8
 80005fa:	7d7a      	ldrb	r2, [r7, #21]
 80005fc:	f362 230f 	bfi	r3, r2, #8, #8
}
 8000600:	4618      	mov	r0, r3
 8000602:	3718      	adds	r7, #24
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <maxValue>:

moveValuePair maxValue(TicTacToe_State* state, int8_t depth) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b090      	sub	sp, #64	; 0x40
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	460b      	mov	r3, r1
 8000612:	70fb      	strb	r3, [r7, #3]
	if (isTerminal(state) == 1 || depth == 0) {
 8000614:	6878      	ldr	r0, [r7, #4]
 8000616:	f000 f9fb 	bl	8000a10 <isTerminal>
 800061a:	4603      	mov	r3, r0
 800061c:	2b01      	cmp	r3, #1
 800061e:	d003      	beq.n	8000628 <maxValue+0x20>
 8000620:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000624:	2b00      	cmp	r3, #0
 8000626:	d113      	bne.n	8000650 <maxValue+0x48>
		moveValuePair terminalPair = {
				utility(state), 10, 10
 8000628:	6878      	ldr	r0, [r7, #4]
 800062a:	f000 f919 	bl	8000860 <utility>
 800062e:	4603      	mov	r3, r0
		moveValuePair terminalPair = {
 8000630:	763b      	strb	r3, [r7, #24]
 8000632:	230a      	movs	r3, #10
 8000634:	767b      	strb	r3, [r7, #25]
 8000636:	230a      	movs	r3, #10
 8000638:	76bb      	strb	r3, [r7, #26]
		};

		return terminalPair;
 800063a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800063e:	f107 0218 	add.w	r2, r7, #24
 8000642:	6812      	ldr	r2, [r2, #0]
 8000644:	4611      	mov	r1, r2
 8000646:	8019      	strh	r1, [r3, #0]
 8000648:	3302      	adds	r3, #2
 800064a:	0c12      	lsrs	r2, r2, #16
 800064c:	701a      	strb	r2, [r3, #0]
 800064e:	e05d      	b.n	800070c <maxValue+0x104>
	}

	moveValuePair currMoveValuePair = {
 8000650:	4a37      	ldr	r2, [pc, #220]	; (8000730 <maxValue+0x128>)
 8000652:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000656:	6812      	ldr	r2, [r2, #0]
 8000658:	4611      	mov	r1, r2
 800065a:	8019      	strh	r1, [r3, #0]
 800065c:	3302      	adds	r3, #2
 800065e:	0c12      	lsrs	r2, r2, #16
 8000660:	701a      	strb	r2, [r3, #0]
		-100, 10, 10
	};
	actions possibleActions = actionsAt(state);
 8000662:	f107 031c 	add.w	r3, r7, #28
 8000666:	6879      	ldr	r1, [r7, #4]
 8000668:	4618      	mov	r0, r3
 800066a:	f000 f933 	bl	80008d4 <actionsAt>
	for (int i = 0; i < possibleActions.numOfActions; i++) {
 800066e:	2300      	movs	r3, #0
 8000670:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000672:	e03d      	b.n	80006f0 <maxValue+0xe8>
		TicTacToe_State newState = act(state, possibleActions.rows[i], possibleActions.cols[i]);
 8000674:	f107 021c 	add.w	r2, r7, #28
 8000678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800067a:	4413      	add	r3, r2
 800067c:	7819      	ldrb	r1, [r3, #0]
 800067e:	f107 0225 	add.w	r2, r7, #37	; 0x25
 8000682:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000684:	4413      	add	r3, r2
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	f107 000c 	add.w	r0, r7, #12
 800068c:	460a      	mov	r2, r1
 800068e:	6879      	ldr	r1, [r7, #4]
 8000690:	f000 f978 	bl	8000984 <act>

		moveValuePair minMoveValuePair = minValue(&newState, depth-1);
 8000694:	78fb      	ldrb	r3, [r7, #3]
 8000696:	3b01      	subs	r3, #1
 8000698:	b2db      	uxtb	r3, r3
 800069a:	b25a      	sxtb	r2, r3
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	4611      	mov	r1, r2
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 f846 	bl	8000734 <minValue>
 80006a8:	4603      	mov	r3, r0
 80006aa:	461a      	mov	r2, r3
 80006ac:	723a      	strb	r2, [r7, #8]
 80006ae:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80006b2:	727a      	strb	r2, [r7, #9]
 80006b4:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80006b8:	72bb      	strb	r3, [r7, #10]
		if (minMoveValuePair.value > currMoveValuePair.value) {
 80006ba:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80006be:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 80006c2:	429a      	cmp	r2, r3
 80006c4:	dd11      	ble.n	80006ea <maxValue+0xe2>
			currMoveValuePair.value = minMoveValuePair.value;
 80006c6:	f997 3008 	ldrsb.w	r3, [r7, #8]
 80006ca:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
			currMoveValuePair.rowToMove = possibleActions.rows[i];
 80006ce:	f107 021c 	add.w	r2, r7, #28
 80006d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006d4:	4413      	add	r3, r2
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			currMoveValuePair.colToMove = possibleActions.cols[i];
 80006dc:	f107 0225 	add.w	r2, r7, #37	; 0x25
 80006e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006e2:	4413      	add	r3, r2
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	for (int i = 0; i < possibleActions.numOfActions; i++) {
 80006ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006ec:	3301      	adds	r3, #1
 80006ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80006f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80006f4:	429a      	cmp	r2, r3
 80006f6:	dbbd      	blt.n	8000674 <maxValue+0x6c>

		}
	}

	return currMoveValuePair;
 80006f8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80006fc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000700:	6812      	ldr	r2, [r2, #0]
 8000702:	4611      	mov	r1, r2
 8000704:	8019      	strh	r1, [r3, #0]
 8000706:	3302      	adds	r3, #2
 8000708:	0c12      	lsrs	r2, r2, #16
 800070a:	701a      	strb	r2, [r3, #0]
}
 800070c:	2300      	movs	r3, #0
 800070e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8000712:	f362 0307 	bfi	r3, r2, #0, #8
 8000716:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 800071a:	f362 230f 	bfi	r3, r2, #8, #8
 800071e:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8000722:	f362 4317 	bfi	r3, r2, #16, #8
 8000726:	4618      	mov	r0, r3
 8000728:	3740      	adds	r7, #64	; 0x40
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	080039c0 	.word	0x080039c0

08000734 <minValue>:

moveValuePair minValue(TicTacToe_State* state, int8_t depth) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b090      	sub	sp, #64	; 0x40
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	70fb      	strb	r3, [r7, #3]
	if (isTerminal(state) == 1 || depth == 0) {
 8000740:	6878      	ldr	r0, [r7, #4]
 8000742:	f000 f965 	bl	8000a10 <isTerminal>
 8000746:	4603      	mov	r3, r0
 8000748:	2b01      	cmp	r3, #1
 800074a:	d003      	beq.n	8000754 <minValue+0x20>
 800074c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000750:	2b00      	cmp	r3, #0
 8000752:	d113      	bne.n	800077c <minValue+0x48>
		moveValuePair terminalPair = {
				utility(state), 10, 10
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f000 f883 	bl	8000860 <utility>
 800075a:	4603      	mov	r3, r0
		moveValuePair terminalPair = {
 800075c:	763b      	strb	r3, [r7, #24]
 800075e:	230a      	movs	r3, #10
 8000760:	767b      	strb	r3, [r7, #25]
 8000762:	230a      	movs	r3, #10
 8000764:	76bb      	strb	r3, [r7, #26]
		};

		return terminalPair;
 8000766:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800076a:	f107 0218 	add.w	r2, r7, #24
 800076e:	6812      	ldr	r2, [r2, #0]
 8000770:	4611      	mov	r1, r2
 8000772:	8019      	strh	r1, [r3, #0]
 8000774:	3302      	adds	r3, #2
 8000776:	0c12      	lsrs	r2, r2, #16
 8000778:	701a      	strb	r2, [r3, #0]
 800077a:	e05d      	b.n	8000838 <minValue+0x104>
	}

	moveValuePair currMoveValuePair = {
 800077c:	4a37      	ldr	r2, [pc, #220]	; (800085c <minValue+0x128>)
 800077e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000782:	6812      	ldr	r2, [r2, #0]
 8000784:	4611      	mov	r1, r2
 8000786:	8019      	strh	r1, [r3, #0]
 8000788:	3302      	adds	r3, #2
 800078a:	0c12      	lsrs	r2, r2, #16
 800078c:	701a      	strb	r2, [r3, #0]
		100, 10, 10
	};
	actions possibleActions = actionsAt(state);
 800078e:	f107 031c 	add.w	r3, r7, #28
 8000792:	6879      	ldr	r1, [r7, #4]
 8000794:	4618      	mov	r0, r3
 8000796:	f000 f89d 	bl	80008d4 <actionsAt>
	for (int i = 0; i < possibleActions.numOfActions; i++) {
 800079a:	2300      	movs	r3, #0
 800079c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800079e:	e03d      	b.n	800081c <minValue+0xe8>
		TicTacToe_State newState = act(state, possibleActions.rows[i], possibleActions.cols[i]);
 80007a0:	f107 021c 	add.w	r2, r7, #28
 80007a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80007a6:	4413      	add	r3, r2
 80007a8:	7819      	ldrb	r1, [r3, #0]
 80007aa:	f107 0225 	add.w	r2, r7, #37	; 0x25
 80007ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80007b0:	4413      	add	r3, r2
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	f107 000c 	add.w	r0, r7, #12
 80007b8:	460a      	mov	r2, r1
 80007ba:	6879      	ldr	r1, [r7, #4]
 80007bc:	f000 f8e2 	bl	8000984 <act>

		moveValuePair maxMoveValuePair = maxValue(&newState, depth-1);
 80007c0:	78fb      	ldrb	r3, [r7, #3]
 80007c2:	3b01      	subs	r3, #1
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	b25a      	sxtb	r2, r3
 80007c8:	f107 030c 	add.w	r3, r7, #12
 80007cc:	4611      	mov	r1, r2
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff ff1a 	bl	8000608 <maxValue>
 80007d4:	4603      	mov	r3, r0
 80007d6:	461a      	mov	r2, r3
 80007d8:	723a      	strb	r2, [r7, #8]
 80007da:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80007de:	727a      	strb	r2, [r7, #9]
 80007e0:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80007e4:	72bb      	strb	r3, [r7, #10]
		if (maxMoveValuePair.value < currMoveValuePair.value) {
 80007e6:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80007ea:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 80007ee:	429a      	cmp	r2, r3
 80007f0:	da11      	bge.n	8000816 <minValue+0xe2>
			currMoveValuePair.value = maxMoveValuePair.value;
 80007f2:	f997 3008 	ldrsb.w	r3, [r7, #8]
 80007f6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
			currMoveValuePair.rowToMove = possibleActions.rows[i];
 80007fa:	f107 021c 	add.w	r2, r7, #28
 80007fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000800:	4413      	add	r3, r2
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			currMoveValuePair.colToMove = possibleActions.cols[i];
 8000808:	f107 0225 	add.w	r2, r7, #37	; 0x25
 800080c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800080e:	4413      	add	r3, r2
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	for (int i = 0; i < possibleActions.numOfActions; i++) {
 8000816:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000818:	3301      	adds	r3, #1
 800081a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800081c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800081e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000820:	429a      	cmp	r2, r3
 8000822:	dbbd      	blt.n	80007a0 <minValue+0x6c>

		}
	}

	return currMoveValuePair;
 8000824:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000828:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800082c:	6812      	ldr	r2, [r2, #0]
 800082e:	4611      	mov	r1, r2
 8000830:	8019      	strh	r1, [r3, #0]
 8000832:	3302      	adds	r3, #2
 8000834:	0c12      	lsrs	r2, r2, #16
 8000836:	701a      	strb	r2, [r3, #0]
}
 8000838:	2300      	movs	r3, #0
 800083a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800083e:	f362 0307 	bfi	r3, r2, #0, #8
 8000842:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 8000846:	f362 230f 	bfi	r3, r2, #8, #8
 800084a:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800084e:	f362 4317 	bfi	r3, r2, #16, #8
 8000852:	4618      	mov	r0, r3
 8000854:	3740      	adds	r7, #64	; 0x40
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	080039c4 	.word	0x080039c4

08000860 <utility>:
/**
 * The utility function for minimax game tree search.
 *
 *
 */
int8_t utility(TicTacToe_State* state) {
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
	if (state->greenTurn == 1) {
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	7a5b      	ldrb	r3, [r3, #9]
 800086c:	2b01      	cmp	r3, #1
 800086e:	d114      	bne.n	800089a <utility+0x3a>
		if (hasWon(state, 'g') == 1) {
 8000870:	2167      	movs	r1, #103	; 0x67
 8000872:	6878      	ldr	r0, [r7, #4]
 8000874:	f000 f9b4 	bl	8000be0 <hasWon>
 8000878:	4603      	mov	r3, r0
 800087a:	2b01      	cmp	r3, #1
 800087c:	d101      	bne.n	8000882 <utility+0x22>
			return 5;
 800087e:	2305      	movs	r3, #5
 8000880:	e024      	b.n	80008cc <utility+0x6c>

		} else if (hasWon(state, 'r') == 1) {
 8000882:	2172      	movs	r1, #114	; 0x72
 8000884:	6878      	ldr	r0, [r7, #4]
 8000886:	f000 f9ab 	bl	8000be0 <hasWon>
 800088a:	4603      	mov	r3, r0
 800088c:	2b01      	cmp	r3, #1
 800088e:	d102      	bne.n	8000896 <utility+0x36>
			return -10;
 8000890:	f06f 0309 	mvn.w	r3, #9
 8000894:	e01a      	b.n	80008cc <utility+0x6c>

		} else {
			return 0;
 8000896:	2300      	movs	r3, #0
 8000898:	e018      	b.n	80008cc <utility+0x6c>
		}
	} else if (state->greenTurn == 0) {
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	7a5b      	ldrb	r3, [r3, #9]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d114      	bne.n	80008cc <utility+0x6c>
		if (hasWon(state, 'g') == 1) {
 80008a2:	2167      	movs	r1, #103	; 0x67
 80008a4:	6878      	ldr	r0, [r7, #4]
 80008a6:	f000 f99b 	bl	8000be0 <hasWon>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d102      	bne.n	80008b6 <utility+0x56>
			return -10;
 80008b0:	f06f 0309 	mvn.w	r3, #9
 80008b4:	e00a      	b.n	80008cc <utility+0x6c>
		} else if (hasWon(state, 'r') == 1) {
 80008b6:	2172      	movs	r1, #114	; 0x72
 80008b8:	6878      	ldr	r0, [r7, #4]
 80008ba:	f000 f991 	bl	8000be0 <hasWon>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d101      	bne.n	80008c8 <utility+0x68>
			return 5;
 80008c4:	2305      	movs	r3, #5
 80008c6:	e001      	b.n	80008cc <utility+0x6c>
		} else {
			return 0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	e7ff      	b.n	80008cc <utility+0x6c>
		}
	}
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	3708      	adds	r7, #8
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <actionsAt>:
 *   Reference to the game state, including the board and who's turn it is.
 *
 * @returns action:
 *  A indexable struct of rows and cols, which indicate the empty cells.
 */
actions actionsAt(TicTacToe_State* state) {
 80008d4:	b4b0      	push	{r4, r5, r7}
 80008d6:	b08d      	sub	sp, #52	; 0x34
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	6039      	str	r1, [r7, #0]
	actions possibleActions = {
 80008de:	4b28      	ldr	r3, [pc, #160]	; (8000980 <actionsAt+0xac>)
 80008e0:	f107 040c 	add.w	r4, r7, #12
 80008e4:	461d      	mov	r5, r3
 80008e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008ea:	e895 0003 	ldmia.w	r5, {r0, r1}
 80008ee:	e884 0003 	stmia.w	r4, {r0, r1}
			{-1, -1, -1, -1, -1, -1, -1, -1, -1},
			{-1, -1, -1, -1, -1, -1, -1, -1, -1},
			0
	};

	uint8_t i = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for (int r = 0; r < 3; r++) {
 80008f8:	2300      	movs	r3, #0
 80008fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80008fc:	e02e      	b.n	800095c <actionsAt+0x88>
		for (int c = 0; c < 3; c++) {
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	; 0x24
 8000902:	e025      	b.n	8000950 <actionsAt+0x7c>
			if (state->board[r][c] == '-') {
 8000904:	6839      	ldr	r1, [r7, #0]
 8000906:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000908:	4613      	mov	r3, r2
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	4413      	add	r3, r2
 800090e:	18ca      	adds	r2, r1, r3
 8000910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000912:	4413      	add	r3, r2
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	2b2d      	cmp	r3, #45	; 0x2d
 8000918:	d117      	bne.n	800094a <actionsAt+0x76>
				possibleActions.rows[i] = r;
 800091a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800091e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000920:	b2d2      	uxtb	r2, r2
 8000922:	3330      	adds	r3, #48	; 0x30
 8000924:	443b      	add	r3, r7
 8000926:	f803 2c24 	strb.w	r2, [r3, #-36]
				possibleActions.cols[i] = c;
 800092a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800092e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000930:	b2d2      	uxtb	r2, r2
 8000932:	3330      	adds	r3, #48	; 0x30
 8000934:	443b      	add	r3, r7
 8000936:	f803 2c1b 	strb.w	r2, [r3, #-27]
				possibleActions.numOfActions++;
 800093a:	6a3b      	ldr	r3, [r7, #32]
 800093c:	3301      	adds	r3, #1
 800093e:	623b      	str	r3, [r7, #32]
				i++;
 8000940:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000944:	3301      	adds	r3, #1
 8000946:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		for (int c = 0; c < 3; c++) {
 800094a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800094c:	3301      	adds	r3, #1
 800094e:	627b      	str	r3, [r7, #36]	; 0x24
 8000950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000952:	2b02      	cmp	r3, #2
 8000954:	ddd6      	ble.n	8000904 <actionsAt+0x30>
	for (int r = 0; r < 3; r++) {
 8000956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000958:	3301      	adds	r3, #1
 800095a:	62bb      	str	r3, [r7, #40]	; 0x28
 800095c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800095e:	2b02      	cmp	r3, #2
 8000960:	ddcd      	ble.n	80008fe <actionsAt+0x2a>
			}
		}
	}

	return possibleActions;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	461d      	mov	r5, r3
 8000966:	f107 040c 	add.w	r4, r7, #12
 800096a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800096c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800096e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000972:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000976:	6878      	ldr	r0, [r7, #4]
 8000978:	3734      	adds	r7, #52	; 0x34
 800097a:	46bd      	mov	sp, r7
 800097c:	bcb0      	pop	{r4, r5, r7}
 800097e:	4770      	bx	lr
 8000980:	080039c8 	.word	0x080039c8

08000984 <act>:
 *  The column to act upon.
 *
 * @returns TicTacToe_State:
 * 	A resultant state who state->board[row][col] is filled.
 */
TicTacToe_State act(TicTacToe_State* state, uint8_t row, uint8_t col) {
 8000984:	b580      	push	{r7, lr}
 8000986:	b088      	sub	sp, #32
 8000988:	af00      	add	r7, sp, #0
 800098a:	60f8      	str	r0, [r7, #12]
 800098c:	60b9      	str	r1, [r7, #8]
 800098e:	4611      	mov	r1, r2
 8000990:	461a      	mov	r2, r3
 8000992:	460b      	mov	r3, r1
 8000994:	71fb      	strb	r3, [r7, #7]
 8000996:	4613      	mov	r3, r2
 8000998:	71bb      	strb	r3, [r7, #6]
	TicTacToe_State newState = getInitialState();
 800099a:	f107 0314 	add.w	r3, r7, #20
 800099e:	4618      	mov	r0, r3
 80009a0:	f7ff fdf4 	bl	800058c <getInitialState>
	memcpy(&newState, state, sizeof(newState));
 80009a4:	68ba      	ldr	r2, [r7, #8]
 80009a6:	f107 0314 	add.w	r3, r7, #20
 80009aa:	6810      	ldr	r0, [r2, #0]
 80009ac:	6851      	ldr	r1, [r2, #4]
 80009ae:	c303      	stmia	r3!, {r0, r1}
 80009b0:	8912      	ldrh	r2, [r2, #8]
 80009b2:	801a      	strh	r2, [r3, #0]

	if (newState.greenTurn == 1) {
 80009b4:	7f7b      	ldrb	r3, [r7, #29]
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d10d      	bne.n	80009d6 <act+0x52>
		newState.board[row][col] = 'g';
 80009ba:	79fa      	ldrb	r2, [r7, #7]
 80009bc:	79b9      	ldrb	r1, [r7, #6]
 80009be:	4613      	mov	r3, r2
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	4413      	add	r3, r2
 80009c4:	3320      	adds	r3, #32
 80009c6:	443b      	add	r3, r7
 80009c8:	440b      	add	r3, r1
 80009ca:	3b0c      	subs	r3, #12
 80009cc:	2267      	movs	r2, #103	; 0x67
 80009ce:	701a      	strb	r2, [r3, #0]
		newState.greenTurn = 0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	777b      	strb	r3, [r7, #29]
 80009d4:	e00f      	b.n	80009f6 <act+0x72>
	} else if (newState.greenTurn == 0) {
 80009d6:	7f7b      	ldrb	r3, [r7, #29]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d10c      	bne.n	80009f6 <act+0x72>
		newState.board[row][col] = 'r';
 80009dc:	79fa      	ldrb	r2, [r7, #7]
 80009de:	79b9      	ldrb	r1, [r7, #6]
 80009e0:	4613      	mov	r3, r2
 80009e2:	005b      	lsls	r3, r3, #1
 80009e4:	4413      	add	r3, r2
 80009e6:	3320      	adds	r3, #32
 80009e8:	443b      	add	r3, r7
 80009ea:	440b      	add	r3, r1
 80009ec:	3b0c      	subs	r3, #12
 80009ee:	2272      	movs	r2, #114	; 0x72
 80009f0:	701a      	strb	r2, [r3, #0]
		newState.greenTurn = 1;
 80009f2:	2301      	movs	r3, #1
 80009f4:	777b      	strb	r3, [r7, #29]
	}
	return newState;
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	461a      	mov	r2, r3
 80009fa:	f107 0314 	add.w	r3, r7, #20
 80009fe:	cb03      	ldmia	r3!, {r0, r1}
 8000a00:	6010      	str	r0, [r2, #0]
 8000a02:	6051      	str	r1, [r2, #4]
 8000a04:	881b      	ldrh	r3, [r3, #0]
 8000a06:	8113      	strh	r3, [r2, #8]
}
 8000a08:	68f8      	ldr	r0, [r7, #12]
 8000a0a:	3720      	adds	r7, #32
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <isTerminal>:
 *
 * @returns:
 * 	1 if the game is terminal
 * 	0 if not
 */
uint8_t isTerminal(TicTacToe_State* state) {
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
	if (boardIsFull(state) == 1 || boardHasSolution(state) == 1) {
 8000a18:	6878      	ldr	r0, [r7, #4]
 8000a1a:	f000 f810 	bl	8000a3e <boardIsFull>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d005      	beq.n	8000a30 <isTerminal+0x20>
 8000a24:	6878      	ldr	r0, [r7, #4]
 8000a26:	f000 f83f 	bl	8000aa8 <boardHasSolution>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d101      	bne.n	8000a34 <isTerminal+0x24>
		return 1;
 8000a30:	2301      	movs	r3, #1
 8000a32:	e000      	b.n	8000a36 <isTerminal+0x26>
	}

	return 0;
 8000a34:	2300      	movs	r3, #0
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <boardIsFull>:
 *
 * @returns:
 * 	1 if the board is filled.
 * 	0 if not.
 */
uint8_t boardIsFull(TicTacToe_State* state) {
 8000a3e:	b480      	push	{r7}
 8000a40:	b085      	sub	sp, #20
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
	for (int r = 0; r < 3; r++) {
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
 8000a4a:	e023      	b.n	8000a94 <boardIsFull+0x56>
		for (int c = 0; c < 3; c++) {
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	60bb      	str	r3, [r7, #8]
 8000a50:	e01a      	b.n	8000a88 <boardIsFull+0x4a>
			if (state->board[r][c] != 'r' && state->board[r][c] != 'g') {
 8000a52:	6879      	ldr	r1, [r7, #4]
 8000a54:	68fa      	ldr	r2, [r7, #12]
 8000a56:	4613      	mov	r3, r2
 8000a58:	005b      	lsls	r3, r3, #1
 8000a5a:	4413      	add	r3, r2
 8000a5c:	18ca      	adds	r2, r1, r3
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	4413      	add	r3, r2
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	2b72      	cmp	r3, #114	; 0x72
 8000a66:	d00c      	beq.n	8000a82 <boardIsFull+0x44>
 8000a68:	6879      	ldr	r1, [r7, #4]
 8000a6a:	68fa      	ldr	r2, [r7, #12]
 8000a6c:	4613      	mov	r3, r2
 8000a6e:	005b      	lsls	r3, r3, #1
 8000a70:	4413      	add	r3, r2
 8000a72:	18ca      	adds	r2, r1, r3
 8000a74:	68bb      	ldr	r3, [r7, #8]
 8000a76:	4413      	add	r3, r2
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	2b67      	cmp	r3, #103	; 0x67
 8000a7c:	d001      	beq.n	8000a82 <boardIsFull+0x44>
				return 0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e00c      	b.n	8000a9c <boardIsFull+0x5e>
		for (int c = 0; c < 3; c++) {
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	3301      	adds	r3, #1
 8000a86:	60bb      	str	r3, [r7, #8]
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	2b02      	cmp	r3, #2
 8000a8c:	dde1      	ble.n	8000a52 <boardIsFull+0x14>
	for (int r = 0; r < 3; r++) {
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	3301      	adds	r3, #1
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	2b02      	cmp	r3, #2
 8000a98:	ddd8      	ble.n	8000a4c <boardIsFull+0xe>
			}
		}
	}

	return 1;
 8000a9a:	2301      	movs	r3, #1
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3714      	adds	r7, #20
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr

08000aa8 <boardHasSolution>:

 * @returns:
 * 	1 if a player has won.
 * 	0 if not.
 */
uint8_t boardHasSolution(TicTacToe_State* state) {
 8000aa8:	b480      	push	{r7}
 8000aaa:	b085      	sub	sp, #20
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 3; i++) {
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	e05e      	b.n	8000b74 <boardHasSolution+0xcc>
		// Checking if rows are filled
		if (
			(state->board[i][0] == 'r' || state->board[i][0] == 'g')
 8000ab6:	6879      	ldr	r1, [r7, #4]
 8000ab8:	68fa      	ldr	r2, [r7, #12]
 8000aba:	4613      	mov	r3, r2
 8000abc:	005b      	lsls	r3, r3, #1
 8000abe:	4413      	add	r3, r2
 8000ac0:	440b      	add	r3, r1
 8000ac2:	781b      	ldrb	r3, [r3, #0]
		if (
 8000ac4:	2b72      	cmp	r3, #114	; 0x72
 8000ac6:	d008      	beq.n	8000ada <boardHasSolution+0x32>
			(state->board[i][0] == 'r' || state->board[i][0] == 'g')
 8000ac8:	6879      	ldr	r1, [r7, #4]
 8000aca:	68fa      	ldr	r2, [r7, #12]
 8000acc:	4613      	mov	r3, r2
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	4413      	add	r3, r2
 8000ad2:	440b      	add	r3, r1
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b67      	cmp	r3, #103	; 0x67
 8000ad8:	d124      	bne.n	8000b24 <boardHasSolution+0x7c>
			&& state->board[i][0] == state->board[i][1]
 8000ada:	6879      	ldr	r1, [r7, #4]
 8000adc:	68fa      	ldr	r2, [r7, #12]
 8000ade:	4613      	mov	r3, r2
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	4413      	add	r3, r2
 8000ae4:	440b      	add	r3, r1
 8000ae6:	7819      	ldrb	r1, [r3, #0]
 8000ae8:	6878      	ldr	r0, [r7, #4]
 8000aea:	68fa      	ldr	r2, [r7, #12]
 8000aec:	4613      	mov	r3, r2
 8000aee:	005b      	lsls	r3, r3, #1
 8000af0:	4413      	add	r3, r2
 8000af2:	4403      	add	r3, r0
 8000af4:	3301      	adds	r3, #1
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	4299      	cmp	r1, r3
 8000afa:	d113      	bne.n	8000b24 <boardHasSolution+0x7c>
			&& state->board[i][1] == state->board[i][2]
 8000afc:	6879      	ldr	r1, [r7, #4]
 8000afe:	68fa      	ldr	r2, [r7, #12]
 8000b00:	4613      	mov	r3, r2
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	4413      	add	r3, r2
 8000b06:	440b      	add	r3, r1
 8000b08:	3301      	adds	r3, #1
 8000b0a:	7819      	ldrb	r1, [r3, #0]
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	68fa      	ldr	r2, [r7, #12]
 8000b10:	4613      	mov	r3, r2
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	4413      	add	r3, r2
 8000b16:	4403      	add	r3, r0
 8000b18:	3302      	adds	r3, #2
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	4299      	cmp	r1, r3
 8000b1e:	d101      	bne.n	8000b24 <boardHasSolution+0x7c>
		) {
			return 1;
 8000b20:	2301      	movs	r3, #1
 8000b22:	e057      	b.n	8000bd4 <boardHasSolution+0x12c>
		}

		// Checking if columns are filled
		if (
			(state->board[0][i] == 'r' || state->board[0][i] == 'g')
 8000b24:	687a      	ldr	r2, [r7, #4]
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	4413      	add	r3, r2
 8000b2a:	781b      	ldrb	r3, [r3, #0]
		if (
 8000b2c:	2b72      	cmp	r3, #114	; 0x72
 8000b2e:	d005      	beq.n	8000b3c <boardHasSolution+0x94>
			(state->board[0][i] == 'r' || state->board[0][i] == 'g')
 8000b30:	687a      	ldr	r2, [r7, #4]
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	4413      	add	r3, r2
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b67      	cmp	r3, #103	; 0x67
 8000b3a:	d118      	bne.n	8000b6e <boardHasSolution+0xc6>
			&& state->board[0][i] == state->board[1][i]
 8000b3c:	687a      	ldr	r2, [r7, #4]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	4413      	add	r3, r2
 8000b42:	781a      	ldrb	r2, [r3, #0]
 8000b44:	6879      	ldr	r1, [r7, #4]
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	440b      	add	r3, r1
 8000b4a:	3303      	adds	r3, #3
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d10d      	bne.n	8000b6e <boardHasSolution+0xc6>
			&& state->board[1][i] == state->board[2][i]
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	4413      	add	r3, r2
 8000b58:	3303      	adds	r3, #3
 8000b5a:	781a      	ldrb	r2, [r3, #0]
 8000b5c:	6879      	ldr	r1, [r7, #4]
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	440b      	add	r3, r1
 8000b62:	3306      	adds	r3, #6
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d101      	bne.n	8000b6e <boardHasSolution+0xc6>
		) {
			return 1;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	e032      	b.n	8000bd4 <boardHasSolution+0x12c>
	for (int i = 0; i < 3; i++) {
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	3301      	adds	r3, #1
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	2b02      	cmp	r3, #2
 8000b78:	dd9d      	ble.n	8000ab6 <boardHasSolution+0xe>
		}
	}

	// Checking if diagonals are filled
	if (
		(state->board[0][0] == 'r' || state->board[0][0] == 'g')
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	781b      	ldrb	r3, [r3, #0]
	if (
 8000b7e:	2b72      	cmp	r3, #114	; 0x72
 8000b80:	d003      	beq.n	8000b8a <boardHasSolution+0xe2>
		(state->board[0][0] == 'r' || state->board[0][0] == 'g')
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b67      	cmp	r3, #103	; 0x67
 8000b88:	d10d      	bne.n	8000ba6 <boardHasSolution+0xfe>
		&& state->board[0][0] == state->board[1][1] && state->board[1][1] == state->board[2][2]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	781a      	ldrb	r2, [r3, #0]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	791b      	ldrb	r3, [r3, #4]
 8000b92:	429a      	cmp	r2, r3
 8000b94:	d107      	bne.n	8000ba6 <boardHasSolution+0xfe>
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	791a      	ldrb	r2, [r3, #4]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	7a1b      	ldrb	r3, [r3, #8]
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d101      	bne.n	8000ba6 <boardHasSolution+0xfe>
	) {
		return 1;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e016      	b.n	8000bd4 <boardHasSolution+0x12c>
	}

	if (
		(state->board[0][2] == 'r' || state->board[0][2] == 'g')
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	789b      	ldrb	r3, [r3, #2]
	if (
 8000baa:	2b72      	cmp	r3, #114	; 0x72
 8000bac:	d003      	beq.n	8000bb6 <boardHasSolution+0x10e>
		(state->board[0][2] == 'r' || state->board[0][2] == 'g')
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	789b      	ldrb	r3, [r3, #2]
 8000bb2:	2b67      	cmp	r3, #103	; 0x67
 8000bb4:	d10d      	bne.n	8000bd2 <boardHasSolution+0x12a>
		&& state->board[0][2] == state->board[1][1] && state->board[1][1] == state->board[2][0]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	789a      	ldrb	r2, [r3, #2]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	791b      	ldrb	r3, [r3, #4]
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d107      	bne.n	8000bd2 <boardHasSolution+0x12a>
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	791a      	ldrb	r2, [r3, #4]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	799b      	ldrb	r3, [r3, #6]
 8000bca:	429a      	cmp	r2, r3
 8000bcc:	d101      	bne.n	8000bd2 <boardHasSolution+0x12a>
	) {
		return 1;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e000      	b.n	8000bd4 <boardHasSolution+0x12c>
	}

	return 0;
 8000bd2:	2300      	movs	r3, #0
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3714      	adds	r7, #20
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <hasWon>:
 *
 * @returns:
 * 	1 if 'whoWon' has in fact won.
 * 	0 if not.
 */
uint8_t hasWon(TicTacToe_State* state, char whoWon) {
 8000be0:	b480      	push	{r7}
 8000be2:	b085      	sub	sp, #20
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	460b      	mov	r3, r1
 8000bea:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < 3; i++) {
 8000bec:	2300      	movs	r3, #0
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	e051      	b.n	8000c96 <hasWon+0xb6>
		// Checking if rows are filled
		if (
			(state->board[i][0] == whoWon)
 8000bf2:	6879      	ldr	r1, [r7, #4]
 8000bf4:	68fa      	ldr	r2, [r7, #12]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	005b      	lsls	r3, r3, #1
 8000bfa:	4413      	add	r3, r2
 8000bfc:	440b      	add	r3, r1
 8000bfe:	781b      	ldrb	r3, [r3, #0]
		if (
 8000c00:	78fa      	ldrb	r2, [r7, #3]
 8000c02:	429a      	cmp	r2, r3
 8000c04:	d124      	bne.n	8000c50 <hasWon+0x70>
			&& state->board[i][0] == state->board[i][1]
 8000c06:	6879      	ldr	r1, [r7, #4]
 8000c08:	68fa      	ldr	r2, [r7, #12]
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	4413      	add	r3, r2
 8000c10:	440b      	add	r3, r1
 8000c12:	7819      	ldrb	r1, [r3, #0]
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	4613      	mov	r3, r2
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	4413      	add	r3, r2
 8000c1e:	4403      	add	r3, r0
 8000c20:	3301      	adds	r3, #1
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	4299      	cmp	r1, r3
 8000c26:	d113      	bne.n	8000c50 <hasWon+0x70>
			&& state->board[i][1] == state->board[i][2]
 8000c28:	6879      	ldr	r1, [r7, #4]
 8000c2a:	68fa      	ldr	r2, [r7, #12]
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	005b      	lsls	r3, r3, #1
 8000c30:	4413      	add	r3, r2
 8000c32:	440b      	add	r3, r1
 8000c34:	3301      	adds	r3, #1
 8000c36:	7819      	ldrb	r1, [r3, #0]
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	68fa      	ldr	r2, [r7, #12]
 8000c3c:	4613      	mov	r3, r2
 8000c3e:	005b      	lsls	r3, r3, #1
 8000c40:	4413      	add	r3, r2
 8000c42:	4403      	add	r3, r0
 8000c44:	3302      	adds	r3, #2
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	4299      	cmp	r1, r3
 8000c4a:	d101      	bne.n	8000c50 <hasWon+0x70>
		) {
			return 1;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	e04c      	b.n	8000cea <hasWon+0x10a>
		}

		// Checking if columns
		if (
			(state->board[0][i] == whoWon)
 8000c50:	687a      	ldr	r2, [r7, #4]
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	4413      	add	r3, r2
 8000c56:	781b      	ldrb	r3, [r3, #0]
		if (
 8000c58:	78fa      	ldrb	r2, [r7, #3]
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	d118      	bne.n	8000c90 <hasWon+0xb0>
			&& state->board[0][i] == state->board[1][i]
 8000c5e:	687a      	ldr	r2, [r7, #4]
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	4413      	add	r3, r2
 8000c64:	781a      	ldrb	r2, [r3, #0]
 8000c66:	6879      	ldr	r1, [r7, #4]
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	440b      	add	r3, r1
 8000c6c:	3303      	adds	r3, #3
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d10d      	bne.n	8000c90 <hasWon+0xb0>
			&& state->board[1][i] == state->board[2][i]
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	4413      	add	r3, r2
 8000c7a:	3303      	adds	r3, #3
 8000c7c:	781a      	ldrb	r2, [r3, #0]
 8000c7e:	6879      	ldr	r1, [r7, #4]
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	440b      	add	r3, r1
 8000c84:	3306      	adds	r3, #6
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d101      	bne.n	8000c90 <hasWon+0xb0>
		) {
			return 1;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	e02c      	b.n	8000cea <hasWon+0x10a>
	for (int i = 0; i < 3; i++) {
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	3301      	adds	r3, #1
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	ddaa      	ble.n	8000bf2 <hasWon+0x12>
		}
	}

	// Checking if diagonals
	if (
		(state->board[0][0] == whoWon)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	781b      	ldrb	r3, [r3, #0]
	if (
 8000ca0:	78fa      	ldrb	r2, [r7, #3]
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d10d      	bne.n	8000cc2 <hasWon+0xe2>
		&& state->board[0][0] == state->board[1][1] && state->board[1][1] == state->board[2][2]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	781a      	ldrb	r2, [r3, #0]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	791b      	ldrb	r3, [r3, #4]
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	d107      	bne.n	8000cc2 <hasWon+0xe2>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	791a      	ldrb	r2, [r3, #4]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	7a1b      	ldrb	r3, [r3, #8]
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	d101      	bne.n	8000cc2 <hasWon+0xe2>
	) {
		return 1;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e013      	b.n	8000cea <hasWon+0x10a>
	}

	if (
		(state->board[0][2] == whoWon)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	789b      	ldrb	r3, [r3, #2]
	if (
 8000cc6:	78fa      	ldrb	r2, [r7, #3]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d10d      	bne.n	8000ce8 <hasWon+0x108>
		&& state->board[0][2] == state->board[1][1] && state->board[1][1] == state->board[2][0]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	789a      	ldrb	r2, [r3, #2]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	791b      	ldrb	r3, [r3, #4]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d107      	bne.n	8000ce8 <hasWon+0x108>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	791a      	ldrb	r2, [r3, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	799b      	ldrb	r3, [r3, #6]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d101      	bne.n	8000ce8 <hasWon+0x108>
	) {
		return 1;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	e000      	b.n	8000cea <hasWon+0x10a>
	}

	return 0;
 8000ce8:	2300      	movs	r3, #0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3714      	adds	r7, #20
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <lcd_clearScreen>:
 */


#include "lcd.h"

void lcd_clearScreen(UART_HandleTypeDef * ptr_huart) {
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	b082      	sub	sp, #8
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
// uint8_t clearDisplay [] = {0 x7C , 0 x2D };
// HAL_UART_Transmit ( ptr_huart , clearDisplay , sizeof ( clearDisplay ) , HAL_MAX_DELAY ) ;
	lcd_instruction(ptr_huart, LCD_CLR_DISP);
 8000cfe:	2101      	movs	r1, #1
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f000 f808 	bl	8000d16 <lcd_instruction>
	lcd_instruction(ptr_huart, LCD_SETPOS);
 8000d06:	2180      	movs	r1, #128	; 0x80
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f000 f804 	bl	8000d16 <lcd_instruction>
}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <lcd_instruction>:

void lcd_instruction (UART_HandleTypeDef * ptr_huart , uint8_t instruction) {
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b084      	sub	sp, #16
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
 8000d1e:	460b      	mov	r3, r1
 8000d20:	70fb      	strb	r3, [r7, #3]
	uint8_t instruction_chars [] = {CNTRL_CHAR, instruction };
 8000d22:	23fe      	movs	r3, #254	; 0xfe
 8000d24:	733b      	strb	r3, [r7, #12]
 8000d26:	78fb      	ldrb	r3, [r7, #3]
 8000d28:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(ptr_huart, instruction_chars, sizeof(instruction_chars), HAL_MAX_DELAY);
 8000d2a:	f107 010c 	add.w	r1, r7, #12
 8000d2e:	2364      	movs	r3, #100	; 0x64
 8000d30:	2202      	movs	r2, #2
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f001 fe19 	bl	800296a <HAL_UART_Transmit>
}
 8000d38:	bf00      	nop
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <lcd_cursorpos>:
			lcd_instruction(ptr_huart,  LCD_ON_HIDE);
			break;
	}
}

void lcd_cursorpos(UART_HandleTypeDef * ptr_huart, uint8_t cursor) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
 8000d48:	460b      	mov	r3, r1
 8000d4a:	70fb      	strb	r3, [r7, #3]
	lcd_instruction(ptr_huart, LCD_SETPOS + cursor) ;
 8000d4c:	78fb      	ldrb	r3, [r7, #3]
 8000d4e:	3b80      	subs	r3, #128	; 0x80
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	4619      	mov	r1, r3
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ffde 	bl	8000d16 <lcd_instruction>
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
	...

08000d64 <lcd_write_pos>:
void lcd_write_c (UART_HandleTypeDef* ptr_huart, char* print_text) {
	HAL_UART_Transmit(ptr_huart, (unsigned char *) print_text, 20, HAL_MAX_DELAY);
	// HAL_UART_Transmit (ptr_huart, ( unsigned char *) mydisplay , 20 , HAL_MAX_DELAY ) ; // WATCH OUT !!!
}

void lcd_write_pos(UART_HandleTypeDef* ptr_huart, char* print_text, uint8_t lengthOfPrintText, uint8_t line, uint8_t pos) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b086      	sub	sp, #24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	60f8      	str	r0, [r7, #12]
 8000d6c:	60b9      	str	r1, [r7, #8]
 8000d6e:	4611      	mov	r1, r2
 8000d70:	461a      	mov	r2, r3
 8000d72:	460b      	mov	r3, r1
 8000d74:	71fb      	strb	r3, [r7, #7]
 8000d76:	4613      	mov	r3, r2
 8000d78:	71bb      	strb	r3, [r7, #6]
	int line_pos = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	617b      	str	r3, [r7, #20]
	switch (line) {
 8000d7e:	79bb      	ldrb	r3, [r7, #6]
 8000d80:	2b03      	cmp	r3, #3
 8000d82:	d81e      	bhi.n	8000dc2 <lcd_write_pos+0x5e>
 8000d84:	a201      	add	r2, pc, #4	; (adr r2, 8000d8c <lcd_write_pos+0x28>)
 8000d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d8a:	bf00      	nop
 8000d8c:	08000d9d 	.word	0x08000d9d
 8000d90:	08000da5 	.word	0x08000da5
 8000d94:	08000daf 	.word	0x08000daf
 8000d98:	08000db9 	.word	0x08000db9
		case 0:
			line_pos = pos;
 8000d9c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000da0:	617b      	str	r3, [r7, #20]
			break ;
 8000da2:	e011      	b.n	8000dc8 <lcd_write_pos+0x64>
		case 1:
			line_pos = pos + 64;
 8000da4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000da8:	3340      	adds	r3, #64	; 0x40
 8000daa:	617b      	str	r3, [r7, #20]
			break ;
 8000dac:	e00c      	b.n	8000dc8 <lcd_write_pos+0x64>
		case 2:
			line_pos = pos + 20;
 8000dae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000db2:	3314      	adds	r3, #20
 8000db4:	617b      	str	r3, [r7, #20]
			break ;
 8000db6:	e007      	b.n	8000dc8 <lcd_write_pos+0x64>
		case 3:
			line_pos = pos + 84;
 8000db8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000dbc:	3354      	adds	r3, #84	; 0x54
 8000dbe:	617b      	str	r3, [r7, #20]
			break ;
 8000dc0:	e002      	b.n	8000dc8 <lcd_write_pos+0x64>
		default:
			line_pos = 0;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	617b      	str	r3, [r7, #20]
			break ;
 8000dc6:	bf00      	nop
	}
	lcd_cursorpos(ptr_huart, line_pos);
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	4619      	mov	r1, r3
 8000dce:	68f8      	ldr	r0, [r7, #12]
 8000dd0:	f7ff ffb6 	bl	8000d40 <lcd_cursorpos>
	HAL_UART_Transmit (ptr_huart, (unsigned char *) print_text, lengthOfPrintText, HAL_MAX_DELAY);
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	b29a      	uxth	r2, r3
 8000dd8:	2364      	movs	r3, #100	; 0x64
 8000dda:	68b9      	ldr	r1, [r7, #8]
 8000ddc:	68f8      	ldr	r0, [r7, #12]
 8000dde:	f001 fdc4 	bl	800296a <HAL_UART_Transmit>
}
 8000de2:	bf00      	nop
 8000de4:	3718      	adds	r7, #24
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop

08000dec <renderState>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void renderState(TicTacToe_State* state) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
	for (int r = 0; r < 3; r++) {
 8000df4:	2300      	movs	r3, #0
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	e087      	b.n	8000f0a <renderState+0x11e>
		for (int c = 0; c < 3; c++) {
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	60bb      	str	r3, [r7, #8]
 8000dfe:	e07d      	b.n	8000efc <renderState+0x110>
			if (state->board[r][c] == 'r') {
 8000e00:	6879      	ldr	r1, [r7, #4]
 8000e02:	68fa      	ldr	r2, [r7, #12]
 8000e04:	4613      	mov	r3, r2
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	4413      	add	r3, r2
 8000e0a:	18ca      	adds	r2, r1, r3
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	4413      	add	r3, r2
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	2b72      	cmp	r3, #114	; 0x72
 8000e14:	d116      	bne.n	8000e44 <renderState+0x58>
				HAL_GPIO_WritePin(
 8000e16:	4941      	ldr	r1, [pc, #260]	; (8000f1c <renderState+0x130>)
 8000e18:	68fa      	ldr	r2, [r7, #12]
 8000e1a:	4613      	mov	r3, r2
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	4413      	add	r3, r2
 8000e20:	68ba      	ldr	r2, [r7, #8]
 8000e22:	4413      	add	r3, r2
 8000e24:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
					redPinPorts[r][c],
					boardRedPins[r][c],
 8000e28:	493d      	ldr	r1, [pc, #244]	; (8000f20 <renderState+0x134>)
 8000e2a:	68fa      	ldr	r2, [r7, #12]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	4413      	add	r3, r2
 8000e32:	68ba      	ldr	r2, [r7, #8]
 8000e34:	4413      	add	r3, r2
 8000e36:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
				HAL_GPIO_WritePin(
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	f001 f871 	bl	8001f24 <HAL_GPIO_WritePin>
 8000e42:	e058      	b.n	8000ef6 <renderState+0x10a>
					1
				);
			} else if (state->board[r][c] == 'g') {
 8000e44:	6879      	ldr	r1, [r7, #4]
 8000e46:	68fa      	ldr	r2, [r7, #12]
 8000e48:	4613      	mov	r3, r2
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	4413      	add	r3, r2
 8000e4e:	18ca      	adds	r2, r1, r3
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	4413      	add	r3, r2
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	2b67      	cmp	r3, #103	; 0x67
 8000e58:	d116      	bne.n	8000e88 <renderState+0x9c>
				HAL_GPIO_WritePin(
 8000e5a:	4932      	ldr	r1, [pc, #200]	; (8000f24 <renderState+0x138>)
 8000e5c:	68fa      	ldr	r2, [r7, #12]
 8000e5e:	4613      	mov	r3, r2
 8000e60:	005b      	lsls	r3, r3, #1
 8000e62:	4413      	add	r3, r2
 8000e64:	68ba      	ldr	r2, [r7, #8]
 8000e66:	4413      	add	r3, r2
 8000e68:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
					greenPinPorts[r][c],
					boardGreenPins[r][c],
 8000e6c:	492e      	ldr	r1, [pc, #184]	; (8000f28 <renderState+0x13c>)
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	4613      	mov	r3, r2
 8000e72:	005b      	lsls	r3, r3, #1
 8000e74:	4413      	add	r3, r2
 8000e76:	68ba      	ldr	r2, [r7, #8]
 8000e78:	4413      	add	r3, r2
 8000e7a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
				HAL_GPIO_WritePin(
 8000e7e:	2201      	movs	r2, #1
 8000e80:	4619      	mov	r1, r3
 8000e82:	f001 f84f 	bl	8001f24 <HAL_GPIO_WritePin>
 8000e86:	e036      	b.n	8000ef6 <renderState+0x10a>
					1
				);
			} else if (state->board[r][c] == '-') {
 8000e88:	6879      	ldr	r1, [r7, #4]
 8000e8a:	68fa      	ldr	r2, [r7, #12]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	005b      	lsls	r3, r3, #1
 8000e90:	4413      	add	r3, r2
 8000e92:	18ca      	adds	r2, r1, r3
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	4413      	add	r3, r2
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	2b2d      	cmp	r3, #45	; 0x2d
 8000e9c:	d12b      	bne.n	8000ef6 <renderState+0x10a>
				HAL_GPIO_WritePin(
 8000e9e:	491f      	ldr	r1, [pc, #124]	; (8000f1c <renderState+0x130>)
 8000ea0:	68fa      	ldr	r2, [r7, #12]
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	4413      	add	r3, r2
 8000ea8:	68ba      	ldr	r2, [r7, #8]
 8000eaa:	4413      	add	r3, r2
 8000eac:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
					redPinPorts[r][c],
					boardRedPins[r][c],
 8000eb0:	491b      	ldr	r1, [pc, #108]	; (8000f20 <renderState+0x134>)
 8000eb2:	68fa      	ldr	r2, [r7, #12]
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	4413      	add	r3, r2
 8000eba:	68ba      	ldr	r2, [r7, #8]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
				HAL_GPIO_WritePin(
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	f001 f82d 	bl	8001f24 <HAL_GPIO_WritePin>
					0
				);

				HAL_GPIO_WritePin(
 8000eca:	4916      	ldr	r1, [pc, #88]	; (8000f24 <renderState+0x138>)
 8000ecc:	68fa      	ldr	r2, [r7, #12]
 8000ece:	4613      	mov	r3, r2
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	4413      	add	r3, r2
 8000ed4:	68ba      	ldr	r2, [r7, #8]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
					greenPinPorts[r][c],
					boardGreenPins[r][c],
 8000edc:	4912      	ldr	r1, [pc, #72]	; (8000f28 <renderState+0x13c>)
 8000ede:	68fa      	ldr	r2, [r7, #12]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	4413      	add	r3, r2
 8000ee6:	68ba      	ldr	r2, [r7, #8]
 8000ee8:	4413      	add	r3, r2
 8000eea:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
				HAL_GPIO_WritePin(
 8000eee:	2200      	movs	r2, #0
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	f001 f817 	bl	8001f24 <HAL_GPIO_WritePin>
		for (int c = 0; c < 3; c++) {
 8000ef6:	68bb      	ldr	r3, [r7, #8]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	60bb      	str	r3, [r7, #8]
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	f77f af7e 	ble.w	8000e00 <renderState+0x14>
	for (int r = 0; r < 3; r++) {
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	3301      	adds	r3, #1
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	f77f af74 	ble.w	8000dfa <renderState+0xe>
					0
				);
			}
		}
	}
}
 8000f12:	bf00      	nop
 8000f14:	bf00      	nop
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20000000 	.word	0x20000000
 8000f20:	08003a48 	.word	0x08003a48
 8000f24:	20000024 	.word	0x20000024
 8000f28:	08003a5c 	.word	0x08003a5c

08000f2c <renderOnLCD>:

void renderOnLCD(uint8_t redScore, uint8_t greenScore, char* msg1, char* msg2) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b090      	sub	sp, #64	; 0x40
 8000f30:	af02      	add	r7, sp, #8
 8000f32:	60ba      	str	r2, [r7, #8]
 8000f34:	607b      	str	r3, [r7, #4]
 8000f36:	4603      	mov	r3, r0
 8000f38:	73fb      	strb	r3, [r7, #15]
 8000f3a:	460b      	mov	r3, r1
 8000f3c:	73bb      	strb	r3, [r7, #14]
	char redScoreMsg[20];
	char greenScoreMsg[20];

	sprintf(redScoreMsg, "%s%u", "Red Score: ", redScore);
 8000f3e:	7bfb      	ldrb	r3, [r7, #15]
 8000f40:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000f44:	4a22      	ldr	r2, [pc, #136]	; (8000fd0 <renderOnLCD+0xa4>)
 8000f46:	4923      	ldr	r1, [pc, #140]	; (8000fd4 <renderOnLCD+0xa8>)
 8000f48:	f002 f884 	bl	8003054 <siprintf>
	sprintf(greenScoreMsg, "%s%u", "Green Score: ", greenScore);
 8000f4c:	7bbb      	ldrb	r3, [r7, #14]
 8000f4e:	f107 0010 	add.w	r0, r7, #16
 8000f52:	4a21      	ldr	r2, [pc, #132]	; (8000fd8 <renderOnLCD+0xac>)
 8000f54:	491f      	ldr	r1, [pc, #124]	; (8000fd4 <renderOnLCD+0xa8>)
 8000f56:	f002 f87d 	bl	8003054 <siprintf>

	lcd_write_pos(&huart1, redScoreMsg, strlen(redScoreMsg), 0, 0);
 8000f5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff f93e 	bl	80001e0 <strlen>
 8000f64:	4603      	mov	r3, r0
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	2300      	movs	r3, #0
 8000f72:	481a      	ldr	r0, [pc, #104]	; (8000fdc <renderOnLCD+0xb0>)
 8000f74:	f7ff fef6 	bl	8000d64 <lcd_write_pos>
	lcd_write_pos(&huart1, greenScoreMsg, strlen(greenScoreMsg), 1, 0);
 8000f78:	f107 0310 	add.w	r3, r7, #16
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff f92f 	bl	80001e0 <strlen>
 8000f82:	4603      	mov	r3, r0
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	f107 0110 	add.w	r1, r7, #16
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	2301      	movs	r3, #1
 8000f90:	4812      	ldr	r0, [pc, #72]	; (8000fdc <renderOnLCD+0xb0>)
 8000f92:	f7ff fee7 	bl	8000d64 <lcd_write_pos>
	lcd_write_pos(&huart1, msg1, strlen(msg1), 2, 0);
 8000f96:	68b8      	ldr	r0, [r7, #8]
 8000f98:	f7ff f922 	bl	80001e0 <strlen>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	b2da      	uxtb	r2, r3
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	68b9      	ldr	r1, [r7, #8]
 8000fa8:	480c      	ldr	r0, [pc, #48]	; (8000fdc <renderOnLCD+0xb0>)
 8000faa:	f7ff fedb 	bl	8000d64 <lcd_write_pos>
	lcd_write_pos(&huart1, msg2, strlen(msg2), 3, 0);
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff f916 	bl	80001e0 <strlen>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	b2da      	uxtb	r2, r3
 8000fb8:	2300      	movs	r3, #0
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	4806      	ldr	r0, [pc, #24]	; (8000fdc <renderOnLCD+0xb0>)
 8000fc2:	f7ff fecf 	bl	8000d64 <lcd_write_pos>
}
 8000fc6:	bf00      	nop
 8000fc8:	3738      	adds	r7, #56	; 0x38
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	080039e0 	.word	0x080039e0
 8000fd4:	080039ec 	.word	0x080039ec
 8000fd8:	080039f4 	.word	0x080039f4
 8000fdc:	200000c8 	.word	0x200000c8

08000fe0 <userInputAndUpdateDisplay>:

void userInputAndUpdateDisplay(uint8_t* key, uint8_t* timer, TicTacToe_State* state) {
 8000fe0:	b590      	push	{r4, r7, lr}
 8000fe2:	b08b      	sub	sp, #44	; 0x2c
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	61f8      	str	r0, [r7, #28]
 8000fe8:	61b9      	str	r1, [r7, #24]
 8000fea:	617a      	str	r2, [r7, #20]
	if (*timer < 100) {
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b63      	cmp	r3, #99	; 0x63
 8000ff2:	f240 808f 	bls.w	8001114 <userInputAndUpdateDisplay+0x134>
		return;
	}

	if (*key == 0) {
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	f000 808c 	beq.w	8001118 <userInputAndUpdateDisplay+0x138>
		return;
	}

	uint8_t rowToMove = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t colToMove = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	switch(*key) {
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	3b31      	subs	r3, #49	; 0x31
 8001012:	2b08      	cmp	r3, #8
 8001014:	d853      	bhi.n	80010be <userInputAndUpdateDisplay+0xde>
 8001016:	a201      	add	r2, pc, #4	; (adr r2, 800101c <userInputAndUpdateDisplay+0x3c>)
 8001018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800101c:	08001041 	.word	0x08001041
 8001020:	0800104f 	.word	0x0800104f
 8001024:	0800105d 	.word	0x0800105d
 8001028:	0800106b 	.word	0x0800106b
 800102c:	08001079 	.word	0x08001079
 8001030:	08001087 	.word	0x08001087
 8001034:	08001095 	.word	0x08001095
 8001038:	080010a3 	.word	0x080010a3
 800103c:	080010b1 	.word	0x080010b1
		case '1':
			rowToMove = 0;
 8001040:	2300      	movs	r3, #0
 8001042:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  	colToMove = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  	break;
 800104c:	e037      	b.n	80010be <userInputAndUpdateDisplay+0xde>
	  case '2':
	  	rowToMove = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  	colToMove = 1;
 8001054:	2301      	movs	r3, #1
 8001056:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  	break;
 800105a:	e030      	b.n	80010be <userInputAndUpdateDisplay+0xde>
	  case '3':
	  	rowToMove = 0;
 800105c:	2300      	movs	r3, #0
 800105e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  	colToMove = 2;
 8001062:	2302      	movs	r3, #2
 8001064:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  	break;
 8001068:	e029      	b.n	80010be <userInputAndUpdateDisplay+0xde>
	  case '4':
	  	rowToMove = 1;
 800106a:	2301      	movs	r3, #1
 800106c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  	colToMove = 0;
 8001070:	2300      	movs	r3, #0
 8001072:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  	break;
 8001076:	e022      	b.n	80010be <userInputAndUpdateDisplay+0xde>
	  case '5':
	  	rowToMove = 1;
 8001078:	2301      	movs	r3, #1
 800107a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  	colToMove = 1;
 800107e:	2301      	movs	r3, #1
 8001080:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  	break;
 8001084:	e01b      	b.n	80010be <userInputAndUpdateDisplay+0xde>
	  case '6':
	  	rowToMove = 1;
 8001086:	2301      	movs	r3, #1
 8001088:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  	colToMove = 2;
 800108c:	2302      	movs	r3, #2
 800108e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  	break;
 8001092:	e014      	b.n	80010be <userInputAndUpdateDisplay+0xde>
	  case '7':
	  	rowToMove = 2;
 8001094:	2302      	movs	r3, #2
 8001096:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  	colToMove = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  	break;
 80010a0:	e00d      	b.n	80010be <userInputAndUpdateDisplay+0xde>
	  case '8':
	  	rowToMove = 2;
 80010a2:	2302      	movs	r3, #2
 80010a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  	colToMove = 1;
 80010a8:	2301      	movs	r3, #1
 80010aa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  	break;
 80010ae:	e006      	b.n	80010be <userInputAndUpdateDisplay+0xde>
	  case '9':
	  	rowToMove = 2;
 80010b0:	2302      	movs	r3, #2
 80010b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  	colToMove = 2;
 80010b6:	2302      	movs	r3, #2
 80010b8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  	break;
 80010bc:	bf00      	nop
	}

	if (state->board[rowToMove][colToMove] != '-') {
 80010be:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80010c2:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80010c6:	6978      	ldr	r0, [r7, #20]
 80010c8:	4613      	mov	r3, r2
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	4413      	add	r3, r2
 80010ce:	4403      	add	r3, r0
 80010d0:	440b      	add	r3, r1
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b2d      	cmp	r3, #45	; 0x2d
 80010d6:	d121      	bne.n	800111c <userInputAndUpdateDisplay+0x13c>
		return;
	}
	*state = act(state, rowToMove, colToMove);
 80010d8:	697c      	ldr	r4, [r7, #20]
 80010da:	4638      	mov	r0, r7
 80010dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010e0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80010e4:	6979      	ldr	r1, [r7, #20]
 80010e6:	f7ff fc4d 	bl	8000984 <act>
 80010ea:	4622      	mov	r2, r4
 80010ec:	463b      	mov	r3, r7
 80010ee:	6818      	ldr	r0, [r3, #0]
 80010f0:	6859      	ldr	r1, [r3, #4]
 80010f2:	6010      	str	r0, [r2, #0]
 80010f4:	6051      	str	r1, [r2, #4]
 80010f6:	891b      	ldrh	r3, [r3, #8]
 80010f8:	8113      	strh	r3, [r2, #8]

	renderState(state);
 80010fa:	6978      	ldr	r0, [r7, #20]
 80010fc:	f7ff fe76 	bl	8000dec <renderState>
	lcd_clearScreen(&huart1);
 8001100:	4808      	ldr	r0, [pc, #32]	; (8001124 <userInputAndUpdateDisplay+0x144>)
 8001102:	f7ff fdf8 	bl	8000cf6 <lcd_clearScreen>

	*key = 0;
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	2200      	movs	r2, #0
 800110a:	701a      	strb	r2, [r3, #0]
	*timer = 0;
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	2200      	movs	r2, #0
 8001110:	701a      	strb	r2, [r3, #0]
 8001112:	e004      	b.n	800111e <userInputAndUpdateDisplay+0x13e>
		return;
 8001114:	bf00      	nop
 8001116:	e002      	b.n	800111e <userInputAndUpdateDisplay+0x13e>
		return;
 8001118:	bf00      	nop
 800111a:	e000      	b.n	800111e <userInputAndUpdateDisplay+0x13e>
		return;
 800111c:	bf00      	nop
}
 800111e:	372c      	adds	r7, #44	; 0x2c
 8001120:	46bd      	mov	sp, r7
 8001122:	bd90      	pop	{r4, r7, pc}
 8001124:	200000c8 	.word	0x200000c8

08001128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08a      	sub	sp, #40	; 0x28
 800112c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800112e:	f000 fbd9 	bl	80018e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001132:	f000 f8f7 	bl	8001324 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001136:	f000 f989 	bl	800144c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800113a:	f000 f95d 	bl	80013f8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  TicTacToe_State state = getInitialState();
 800113e:	f107 0318 	add.w	r3, r7, #24
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff fa22 	bl	800058c <getInitialState>
  key = 0;
 8001148:	4b6d      	ldr	r3, [pc, #436]	; (8001300 <main+0x1d8>)
 800114a:	2200      	movs	r2, #0
 800114c:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOB, COL_1_Pin|COL_0_Pin|COL_3_Pin|COL_2_Pin, 1);
 800114e:	2201      	movs	r2, #1
 8001150:	f24c 0106 	movw	r1, #49158	; 0xc006
 8001154:	486b      	ldr	r0, [pc, #428]	; (8001304 <main+0x1dc>)
 8001156:	f000 fee5 	bl	8001f24 <HAL_GPIO_WritePin>

  renderState(&state);
 800115a:	f107 0318 	add.w	r3, r7, #24
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff fe44 	bl	8000dec <renderState>

  uint8_t redScore = 0;
 8001164:	2300      	movs	r3, #0
 8001166:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t greenScore = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint8_t inGame = 0;
 8001170:	2300      	movs	r3, #0
 8001172:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t isAi = 1;
 8001176:	2301      	movs	r3, #1
 8001178:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  	if (inGame == 0) {
 800117c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001180:	2b00      	cmp	r3, #0
 8001182:	d131      	bne.n	80011e8 <main+0xc0>
  		renderOnLCD(redScore, greenScore, "Press A for Human", "Press B for AI");
 8001184:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001188:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
 800118c:	4b5e      	ldr	r3, [pc, #376]	; (8001308 <main+0x1e0>)
 800118e:	4a5f      	ldr	r2, [pc, #380]	; (800130c <main+0x1e4>)
 8001190:	f7ff fecc 	bl	8000f2c <renderOnLCD>

  		if (timer < 100) {
 8001194:	4b5e      	ldr	r3, [pc, #376]	; (8001310 <main+0x1e8>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2b63      	cmp	r3, #99	; 0x63
 800119a:	f240 80ad 	bls.w	80012f8 <main+0x1d0>
  		  continue;
  		}

  		if (key == 0) {
 800119e:	4b58      	ldr	r3, [pc, #352]	; (8001300 <main+0x1d8>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	f000 80aa 	beq.w	80012fc <main+0x1d4>
  		  continue;
  		}
  		switch(key) {
 80011a8:	4b55      	ldr	r3, [pc, #340]	; (8001300 <main+0x1d8>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	2b41      	cmp	r3, #65	; 0x41
 80011ae:	d002      	beq.n	80011b6 <main+0x8e>
 80011b0:	2b42      	cmp	r3, #66	; 0x42
 80011b2:	d004      	beq.n	80011be <main+0x96>
 80011b4:	e007      	b.n	80011c6 <main+0x9e>
  			case 'A':
  				isAi = 0;
 80011b6:	2300      	movs	r3, #0
 80011b8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  				break;
 80011bc:	e007      	b.n	80011ce <main+0xa6>
  			case 'B':
  				isAi = 1;
 80011be:	2301      	movs	r3, #1
 80011c0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  				break;
 80011c4:	e003      	b.n	80011ce <main+0xa6>
  			default:
  				isAi = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  				break;
 80011cc:	bf00      	nop
  		}
  		lcd_clearScreen(&huart1);
 80011ce:	4851      	ldr	r0, [pc, #324]	; (8001314 <main+0x1ec>)
 80011d0:	f7ff fd91 	bl	8000cf6 <lcd_clearScreen>
  		inGame = 1;
 80011d4:	2301      	movs	r3, #1
 80011d6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  		key = 0;
 80011da:	4b49      	ldr	r3, [pc, #292]	; (8001300 <main+0x1d8>)
 80011dc:	2200      	movs	r2, #0
 80011de:	701a      	strb	r2, [r3, #0]
  		timer = 0;
 80011e0:	4b4b      	ldr	r3, [pc, #300]	; (8001310 <main+0x1e8>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	e7c9      	b.n	800117c <main+0x54>
  	} else if (inGame == 1) {
 80011e8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d1c5      	bne.n	800117c <main+0x54>

  		if (isTerminal(&state) == 1) {
 80011f0:	f107 0318 	add.w	r3, r7, #24
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fc0b 	bl	8000a10 <isTerminal>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d12f      	bne.n	8001260 <main+0x138>
  			if (hasWon(&state, 'r') == 1) {
 8001200:	f107 0318 	add.w	r3, r7, #24
 8001204:	2172      	movs	r1, #114	; 0x72
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fcea 	bl	8000be0 <hasWon>
 800120c:	4603      	mov	r3, r0
 800120e:	2b01      	cmp	r3, #1
 8001210:	d104      	bne.n	800121c <main+0xf4>
  				redScore += 1;
 8001212:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001216:	3301      	adds	r3, #1
 8001218:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  			}

  			if (hasWon(&state, 'g') == 1) {
 800121c:	f107 0318 	add.w	r3, r7, #24
 8001220:	2167      	movs	r1, #103	; 0x67
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff fcdc 	bl	8000be0 <hasWon>
 8001228:	4603      	mov	r3, r0
 800122a:	2b01      	cmp	r3, #1
 800122c:	d104      	bne.n	8001238 <main+0x110>
  				greenScore += 1;
 800122e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001232:	3301      	adds	r3, #1
 8001234:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  		  }

  			state = getInitialState();
 8001238:	463b      	mov	r3, r7
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff f9a6 	bl	800058c <getInitialState>
 8001240:	f107 0318 	add.w	r3, r7, #24
 8001244:	463a      	mov	r2, r7
 8001246:	6810      	ldr	r0, [r2, #0]
 8001248:	6851      	ldr	r1, [r2, #4]
 800124a:	c303      	stmia	r3!, {r0, r1}
 800124c:	8912      	ldrh	r2, [r2, #8]
 800124e:	801a      	strh	r2, [r3, #0]
  			renderState(&state);
 8001250:	f107 0318 	add.w	r3, r7, #24
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff fdc9 	bl	8000dec <renderState>
  			inGame = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  		}

  		if (state.greenTurn == 1) {
 8001260:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001264:	2b01      	cmp	r3, #1
 8001266:	d10f      	bne.n	8001288 <main+0x160>
  			renderOnLCD(redScore, greenScore, "Green's Turn", "");
 8001268:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800126c:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
 8001270:	4b29      	ldr	r3, [pc, #164]	; (8001318 <main+0x1f0>)
 8001272:	4a2a      	ldr	r2, [pc, #168]	; (800131c <main+0x1f4>)
 8001274:	f7ff fe5a 	bl	8000f2c <renderOnLCD>
  			userInputAndUpdateDisplay(&key, &timer, &state);
 8001278:	f107 0318 	add.w	r3, r7, #24
 800127c:	461a      	mov	r2, r3
 800127e:	4924      	ldr	r1, [pc, #144]	; (8001310 <main+0x1e8>)
 8001280:	481f      	ldr	r0, [pc, #124]	; (8001300 <main+0x1d8>)
 8001282:	f7ff fead 	bl	8000fe0 <userInputAndUpdateDisplay>
 8001286:	e779      	b.n	800117c <main+0x54>

  		}
  		else if (state.greenTurn == 0) {
 8001288:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800128c:	2b00      	cmp	r3, #0
 800128e:	f47f af75 	bne.w	800117c <main+0x54>

  			 if (isAi == 1) {
 8001292:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001296:	2b01      	cmp	r3, #1
 8001298:	d11e      	bne.n	80012d8 <main+0x1b0>
  				 moveToMake AIMove = findMoveByAI(&state);
 800129a:	f107 0318 	add.w	r3, r7, #24
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff f990 	bl	80005c4 <findMoveByAI>
 80012a4:	4603      	mov	r3, r0
 80012a6:	82bb      	strh	r3, [r7, #20]
  				 state = act(&state, AIMove.rowToMove, AIMove.colToMove);
 80012a8:	7d3a      	ldrb	r2, [r7, #20]
 80012aa:	7d7b      	ldrb	r3, [r7, #21]
 80012ac:	4638      	mov	r0, r7
 80012ae:	f107 0118 	add.w	r1, r7, #24
 80012b2:	f7ff fb67 	bl	8000984 <act>
 80012b6:	f107 0318 	add.w	r3, r7, #24
 80012ba:	463a      	mov	r2, r7
 80012bc:	6810      	ldr	r0, [r2, #0]
 80012be:	6851      	ldr	r1, [r2, #4]
 80012c0:	c303      	stmia	r3!, {r0, r1}
 80012c2:	8912      	ldrh	r2, [r2, #8]
 80012c4:	801a      	strh	r2, [r3, #0]

  				 renderState(&state);
 80012c6:	f107 0318 	add.w	r3, r7, #24
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fd8e 	bl	8000dec <renderState>
  				 lcd_clearScreen(&huart1);
 80012d0:	4810      	ldr	r0, [pc, #64]	; (8001314 <main+0x1ec>)
 80012d2:	f7ff fd10 	bl	8000cf6 <lcd_clearScreen>
 80012d6:	e751      	b.n	800117c <main+0x54>
  			 } else {
  				 renderOnLCD(redScore, greenScore, "Red's Turn", "");
 80012d8:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80012dc:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
 80012e0:	4b0d      	ldr	r3, [pc, #52]	; (8001318 <main+0x1f0>)
 80012e2:	4a0f      	ldr	r2, [pc, #60]	; (8001320 <main+0x1f8>)
 80012e4:	f7ff fe22 	bl	8000f2c <renderOnLCD>
  				 userInputAndUpdateDisplay(&key, &timer, &state);
 80012e8:	f107 0318 	add.w	r3, r7, #24
 80012ec:	461a      	mov	r2, r3
 80012ee:	4908      	ldr	r1, [pc, #32]	; (8001310 <main+0x1e8>)
 80012f0:	4803      	ldr	r0, [pc, #12]	; (8001300 <main+0x1d8>)
 80012f2:	f7ff fe75 	bl	8000fe0 <userInputAndUpdateDisplay>
 80012f6:	e741      	b.n	800117c <main+0x54>
  		  continue;
 80012f8:	bf00      	nop
 80012fa:	e73f      	b.n	800117c <main+0x54>
  		  continue;
 80012fc:	bf00      	nop
  	if (inGame == 0) {
 80012fe:	e73d      	b.n	800117c <main+0x54>
 8001300:	200000c0 	.word	0x200000c0
 8001304:	40020400 	.word	0x40020400
 8001308:	08003a04 	.word	0x08003a04
 800130c:	08003a14 	.word	0x08003a14
 8001310:	200000c4 	.word	0x200000c4
 8001314:	200000c8 	.word	0x200000c8
 8001318:	08003a28 	.word	0x08003a28
 800131c:	08003a2c 	.word	0x08003a2c
 8001320:	08003a3c 	.word	0x08003a3c

08001324 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b094      	sub	sp, #80	; 0x50
 8001328:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800132a:	f107 0320 	add.w	r3, r7, #32
 800132e:	2230      	movs	r2, #48	; 0x30
 8001330:	2100      	movs	r1, #0
 8001332:	4618      	mov	r0, r3
 8001334:	f001 feae 	bl	8003094 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001338:	f107 030c 	add.w	r3, r7, #12
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
 8001346:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001348:	2300      	movs	r3, #0
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	4b28      	ldr	r3, [pc, #160]	; (80013f0 <SystemClock_Config+0xcc>)
 800134e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001350:	4a27      	ldr	r2, [pc, #156]	; (80013f0 <SystemClock_Config+0xcc>)
 8001352:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001356:	6413      	str	r3, [r2, #64]	; 0x40
 8001358:	4b25      	ldr	r3, [pc, #148]	; (80013f0 <SystemClock_Config+0xcc>)
 800135a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001360:	60bb      	str	r3, [r7, #8]
 8001362:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001364:	2300      	movs	r3, #0
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	4b22      	ldr	r3, [pc, #136]	; (80013f4 <SystemClock_Config+0xd0>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a21      	ldr	r2, [pc, #132]	; (80013f4 <SystemClock_Config+0xd0>)
 800136e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001372:	6013      	str	r3, [r2, #0]
 8001374:	4b1f      	ldr	r3, [pc, #124]	; (80013f4 <SystemClock_Config+0xd0>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800137c:	607b      	str	r3, [r7, #4]
 800137e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001380:	2302      	movs	r3, #2
 8001382:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001384:	2301      	movs	r3, #1
 8001386:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001388:	2310      	movs	r3, #16
 800138a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800138c:	2302      	movs	r3, #2
 800138e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001390:	2300      	movs	r3, #0
 8001392:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001394:	2310      	movs	r3, #16
 8001396:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001398:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800139c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800139e:	2304      	movs	r3, #4
 80013a0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013a2:	2304      	movs	r3, #4
 80013a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a6:	f107 0320 	add.w	r3, r7, #32
 80013aa:	4618      	mov	r0, r3
 80013ac:	f000 fdf8 	bl	8001fa0 <HAL_RCC_OscConfig>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <SystemClock_Config+0x96>
  {
    Error_Handler();
 80013b6:	f000 f91f 	bl	80015f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ba:	230f      	movs	r3, #15
 80013bc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013be:	2302      	movs	r3, #2
 80013c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013c2:	2300      	movs	r3, #0
 80013c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013cc:	2300      	movs	r3, #0
 80013ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013d0:	f107 030c 	add.w	r3, r7, #12
 80013d4:	2102      	movs	r1, #2
 80013d6:	4618      	mov	r0, r3
 80013d8:	f001 f85a 	bl	8002490 <HAL_RCC_ClockConfig>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80013e2:	f000 f909 	bl	80015f8 <Error_Handler>
  }
}
 80013e6:	bf00      	nop
 80013e8:	3750      	adds	r7, #80	; 0x50
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40007000 	.word	0x40007000

080013f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013fc:	4b11      	ldr	r3, [pc, #68]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 80013fe:	4a12      	ldr	r2, [pc, #72]	; (8001448 <MX_USART1_UART_Init+0x50>)
 8001400:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001402:	4b10      	ldr	r3, [pc, #64]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 8001404:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001408:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001416:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800141c:	4b09      	ldr	r3, [pc, #36]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 800141e:	220c      	movs	r2, #12
 8001420:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001422:	4b08      	ldr	r3, [pc, #32]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001428:	4b06      	ldr	r3, [pc, #24]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 800142a:	2200      	movs	r2, #0
 800142c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800142e:	4805      	ldr	r0, [pc, #20]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 8001430:	f001 fa4e 	bl	80028d0 <HAL_UART_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800143a:	f000 f8dd 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200000c8 	.word	0x200000c8
 8001448:	40011000 	.word	0x40011000

0800144c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08a      	sub	sp, #40	; 0x28
 8001450:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001452:	f107 0314 	add.w	r3, r7, #20
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	605a      	str	r2, [r3, #4]
 800145c:	609a      	str	r2, [r3, #8]
 800145e:	60da      	str	r2, [r3, #12]
 8001460:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
 8001466:	4b5f      	ldr	r3, [pc, #380]	; (80015e4 <MX_GPIO_Init+0x198>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	4a5e      	ldr	r2, [pc, #376]	; (80015e4 <MX_GPIO_Init+0x198>)
 800146c:	f043 0304 	orr.w	r3, r3, #4
 8001470:	6313      	str	r3, [r2, #48]	; 0x30
 8001472:	4b5c      	ldr	r3, [pc, #368]	; (80015e4 <MX_GPIO_Init+0x198>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	f003 0304 	and.w	r3, r3, #4
 800147a:	613b      	str	r3, [r7, #16]
 800147c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	4b58      	ldr	r3, [pc, #352]	; (80015e4 <MX_GPIO_Init+0x198>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	4a57      	ldr	r2, [pc, #348]	; (80015e4 <MX_GPIO_Init+0x198>)
 8001488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800148c:	6313      	str	r3, [r2, #48]	; 0x30
 800148e:	4b55      	ldr	r3, [pc, #340]	; (80015e4 <MX_GPIO_Init+0x198>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	60bb      	str	r3, [r7, #8]
 800149e:	4b51      	ldr	r3, [pc, #324]	; (80015e4 <MX_GPIO_Init+0x198>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	4a50      	ldr	r2, [pc, #320]	; (80015e4 <MX_GPIO_Init+0x198>)
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	6313      	str	r3, [r2, #48]	; 0x30
 80014aa:	4b4e      	ldr	r3, [pc, #312]	; (80015e4 <MX_GPIO_Init+0x198>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	60bb      	str	r3, [r7, #8]
 80014b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	607b      	str	r3, [r7, #4]
 80014ba:	4b4a      	ldr	r3, [pc, #296]	; (80015e4 <MX_GPIO_Init+0x198>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	4a49      	ldr	r2, [pc, #292]	; (80015e4 <MX_GPIO_Init+0x198>)
 80014c0:	f043 0302 	orr.w	r3, r3, #2
 80014c4:	6313      	str	r3, [r2, #48]	; 0x30
 80014c6:	4b47      	ldr	r3, [pc, #284]	; (80015e4 <MX_GPIO_Init+0x198>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	f003 0302 	and.w	r3, r3, #2
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	603b      	str	r3, [r7, #0]
 80014d6:	4b43      	ldr	r3, [pc, #268]	; (80015e4 <MX_GPIO_Init+0x198>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	4a42      	ldr	r2, [pc, #264]	; (80015e4 <MX_GPIO_Init+0x198>)
 80014dc:	f043 0308 	orr.w	r3, r3, #8
 80014e0:	6313      	str	r3, [r2, #48]	; 0x30
 80014e2:	4b40      	ldr	r3, [pc, #256]	; (80015e4 <MX_GPIO_Init+0x198>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	f003 0308 	and.w	r3, r3, #8
 80014ea:	603b      	str	r3, [r7, #0]
 80014ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Red_21_Pin|Red_13_Pin|Red_12_Pin|Red_11_Pin
 80014ee:	2200      	movs	r2, #0
 80014f0:	f641 418f 	movw	r1, #7311	; 0x1c8f
 80014f4:	483c      	ldr	r0, [pc, #240]	; (80015e8 <MX_GPIO_Init+0x19c>)
 80014f6:	f000 fd15 	bl	8001f24 <HAL_GPIO_WritePin>
                          |Green_31_Pin|Red_31_Pin|Red_32_Pin|Red_23_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Green_13_Pin|Green_21_Pin|Green_22_Pin|Green_23_Pin
 80014fa:	2200      	movs	r2, #0
 80014fc:	f248 11e0 	movw	r1, #33248	; 0x81e0
 8001500:	483a      	ldr	r0, [pc, #232]	; (80015ec <MX_GPIO_Init+0x1a0>)
 8001502:	f000 fd0f 	bl	8001f24 <HAL_GPIO_WritePin>
                          |Red_22_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Green_33_Pin|COL_1_Pin|COL_0_Pin|COL_3_Pin
 8001506:	2200      	movs	r2, #0
 8001508:	f24c 11f7 	movw	r1, #49655	; 0xc1f7
 800150c:	4838      	ldr	r0, [pc, #224]	; (80015f0 <MX_GPIO_Init+0x1a4>)
 800150e:	f000 fd09 	bl	8001f24 <HAL_GPIO_WritePin>
                          |COL_2_Pin|Green_12_Pin|Green_11_Pin|Green_32_Pin
                          |Green_31B7_Pin|Green_23B8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Red_33_GPIO_Port, Red_33_Pin, GPIO_PIN_RESET);
 8001512:	2200      	movs	r2, #0
 8001514:	2104      	movs	r1, #4
 8001516:	4837      	ldr	r0, [pc, #220]	; (80015f4 <MX_GPIO_Init+0x1a8>)
 8001518:	f000 fd04 	bl	8001f24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800151c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001522:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001526:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800152c:	f107 0314 	add.w	r3, r7, #20
 8001530:	4619      	mov	r1, r3
 8001532:	482d      	ldr	r0, [pc, #180]	; (80015e8 <MX_GPIO_Init+0x19c>)
 8001534:	f000 fb5a 	bl	8001bec <HAL_GPIO_Init>

  /*Configure GPIO pins : Red_21_Pin Red_13_Pin Red_12_Pin Red_11_Pin
                           Green_31_Pin Red_31_Pin Red_32_Pin Red_23_Pin */
  GPIO_InitStruct.Pin = Red_21_Pin|Red_13_Pin|Red_12_Pin|Red_11_Pin
 8001538:	f641 438f 	movw	r3, #7311	; 0x1c8f
 800153c:	617b      	str	r3, [r7, #20]
                          |Green_31_Pin|Red_31_Pin|Red_32_Pin|Red_23_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800153e:	2301      	movs	r3, #1
 8001540:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001546:	2300      	movs	r3, #0
 8001548:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800154a:	f107 0314 	add.w	r3, r7, #20
 800154e:	4619      	mov	r1, r3
 8001550:	4825      	ldr	r0, [pc, #148]	; (80015e8 <MX_GPIO_Init+0x19c>)
 8001552:	f000 fb4b 	bl	8001bec <HAL_GPIO_Init>

  /*Configure GPIO pins : Green_13_Pin Green_21_Pin Green_22_Pin Green_23_Pin
                           Red_22_Pin */
  GPIO_InitStruct.Pin = Green_13_Pin|Green_21_Pin|Green_22_Pin|Green_23_Pin
 8001556:	f248 13e0 	movw	r3, #33248	; 0x81e0
 800155a:	617b      	str	r3, [r7, #20]
                          |Red_22_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155c:	2301      	movs	r3, #1
 800155e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001564:	2300      	movs	r3, #0
 8001566:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	4619      	mov	r1, r3
 800156e:	481f      	ldr	r0, [pc, #124]	; (80015ec <MX_GPIO_Init+0x1a0>)
 8001570:	f000 fb3c 	bl	8001bec <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW_0_Pin ROW_1_Pin ROW_2_Pin ROW_3_Pin */
  GPIO_InitStruct.Pin = ROW_0_Pin|ROW_1_Pin|ROW_2_Pin|ROW_3_Pin;
 8001574:	f44f 7358 	mov.w	r3, #864	; 0x360
 8001578:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800157a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800157e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001580:	2302      	movs	r3, #2
 8001582:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	4619      	mov	r1, r3
 800158a:	4817      	ldr	r0, [pc, #92]	; (80015e8 <MX_GPIO_Init+0x19c>)
 800158c:	f000 fb2e 	bl	8001bec <HAL_GPIO_Init>

  /*Configure GPIO pins : Green_33_Pin COL_1_Pin COL_0_Pin COL_3_Pin
                           COL_2_Pin Green_12_Pin Green_11_Pin Green_32_Pin
                           Green_31B7_Pin Green_23B8_Pin */
  GPIO_InitStruct.Pin = Green_33_Pin|COL_1_Pin|COL_0_Pin|COL_3_Pin
 8001590:	f24c 13f7 	movw	r3, #49655	; 0xc1f7
 8001594:	617b      	str	r3, [r7, #20]
                          |COL_2_Pin|Green_12_Pin|Green_11_Pin|Green_32_Pin
                          |Green_31B7_Pin|Green_23B8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001596:	2301      	movs	r3, #1
 8001598:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159e:	2300      	movs	r3, #0
 80015a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	4619      	mov	r1, r3
 80015a8:	4811      	ldr	r0, [pc, #68]	; (80015f0 <MX_GPIO_Init+0x1a4>)
 80015aa:	f000 fb1f 	bl	8001bec <HAL_GPIO_Init>

  /*Configure GPIO pin : Red_33_Pin */
  GPIO_InitStruct.Pin = Red_33_Pin;
 80015ae:	2304      	movs	r3, #4
 80015b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b2:	2301      	movs	r3, #1
 80015b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Red_33_GPIO_Port, &GPIO_InitStruct);
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	4619      	mov	r1, r3
 80015c4:	480b      	ldr	r0, [pc, #44]	; (80015f4 <MX_GPIO_Init+0x1a8>)
 80015c6:	f000 fb11 	bl	8001bec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2100      	movs	r1, #0
 80015ce:	2017      	movs	r0, #23
 80015d0:	f000 fad5 	bl	8001b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80015d4:	2017      	movs	r0, #23
 80015d6:	f000 faee 	bl	8001bb6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015da:	bf00      	nop
 80015dc:	3728      	adds	r7, #40	; 0x28
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40023800 	.word	0x40023800
 80015e8:	40020800 	.word	0x40020800
 80015ec:	40020000 	.word	0x40020000
 80015f0:	40020400 	.word	0x40020400
 80015f4:	40020c00 	.word	0x40020c00

080015f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015fc:	b672      	cpsid	i
}
 80015fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001600:	e7fe      	b.n	8001600 <Error_Handler+0x8>
	...

08001604 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	607b      	str	r3, [r7, #4]
 800160e:	4b10      	ldr	r3, [pc, #64]	; (8001650 <HAL_MspInit+0x4c>)
 8001610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001612:	4a0f      	ldr	r2, [pc, #60]	; (8001650 <HAL_MspInit+0x4c>)
 8001614:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001618:	6453      	str	r3, [r2, #68]	; 0x44
 800161a:	4b0d      	ldr	r3, [pc, #52]	; (8001650 <HAL_MspInit+0x4c>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001622:	607b      	str	r3, [r7, #4]
 8001624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	603b      	str	r3, [r7, #0]
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <HAL_MspInit+0x4c>)
 800162c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162e:	4a08      	ldr	r2, [pc, #32]	; (8001650 <HAL_MspInit+0x4c>)
 8001630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001634:	6413      	str	r3, [r2, #64]	; 0x40
 8001636:	4b06      	ldr	r3, [pc, #24]	; (8001650 <HAL_MspInit+0x4c>)
 8001638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800163e:	603b      	str	r3, [r7, #0]
 8001640:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001642:	2007      	movs	r0, #7
 8001644:	f000 fa90 	bl	8001b68 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40023800 	.word	0x40023800

08001654 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b08a      	sub	sp, #40	; 0x28
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a19      	ldr	r2, [pc, #100]	; (80016d8 <HAL_UART_MspInit+0x84>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d12c      	bne.n	80016d0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	613b      	str	r3, [r7, #16]
 800167a:	4b18      	ldr	r3, [pc, #96]	; (80016dc <HAL_UART_MspInit+0x88>)
 800167c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800167e:	4a17      	ldr	r2, [pc, #92]	; (80016dc <HAL_UART_MspInit+0x88>)
 8001680:	f043 0310 	orr.w	r3, r3, #16
 8001684:	6453      	str	r3, [r2, #68]	; 0x44
 8001686:	4b15      	ldr	r3, [pc, #84]	; (80016dc <HAL_UART_MspInit+0x88>)
 8001688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168a:	f003 0310 	and.w	r3, r3, #16
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]
 8001696:	4b11      	ldr	r3, [pc, #68]	; (80016dc <HAL_UART_MspInit+0x88>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	4a10      	ldr	r2, [pc, #64]	; (80016dc <HAL_UART_MspInit+0x88>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	6313      	str	r3, [r2, #48]	; 0x30
 80016a2:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <HAL_UART_MspInit+0x88>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80016ae:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80016b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b4:	2302      	movs	r3, #2
 80016b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016bc:	2303      	movs	r3, #3
 80016be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016c0:	2307      	movs	r3, #7
 80016c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	4619      	mov	r1, r3
 80016ca:	4805      	ldr	r0, [pc, #20]	; (80016e0 <HAL_UART_MspInit+0x8c>)
 80016cc:	f000 fa8e 	bl	8001bec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80016d0:	bf00      	nop
 80016d2:	3728      	adds	r7, #40	; 0x28
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40011000 	.word	0x40011000
 80016dc:	40023800 	.word	0x40023800
 80016e0:	40020000 	.word	0x40020000

080016e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016e8:	e7fe      	b.n	80016e8 <NMI_Handler+0x4>

080016ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016ea:	b480      	push	{r7}
 80016ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ee:	e7fe      	b.n	80016ee <HardFault_Handler+0x4>

080016f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016f4:	e7fe      	b.n	80016f4 <MemManage_Handler+0x4>

080016f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016f6:	b480      	push	{r7}
 80016f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016fa:	e7fe      	b.n	80016fa <BusFault_Handler+0x4>

080016fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001700:	e7fe      	b.n	8001700 <UsageFault_Handler+0x4>

08001702 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001702:	b480      	push	{r7}
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800171e:	b480      	push	{r7}
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	timer++;
 8001730:	4b04      	ldr	r3, [pc, #16]	; (8001744 <SysTick_Handler+0x18>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	3301      	adds	r3, #1
 8001736:	4a03      	ldr	r2, [pc, #12]	; (8001744 <SysTick_Handler+0x18>)
 8001738:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800173a:	f000 f925 	bl	8001988 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	200000c4 	.word	0x200000c4

08001748 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

	for (int c = 0; c < 4; c++) {
 800174e:	2300      	movs	r3, #0
 8001750:	607b      	str	r3, [r7, #4]
 8001752:	e02e      	b.n	80017b2 <EXTI9_5_IRQHandler+0x6a>
			HAL_GPIO_WritePin(GPIOB, COL_0_Pin|COL_1_Pin|COL_3_Pin|COL_2_Pin, 0);
 8001754:	2200      	movs	r2, #0
 8001756:	f24c 0106 	movw	r1, #49158	; 0xc006
 800175a:	4823      	ldr	r0, [pc, #140]	; (80017e8 <EXTI9_5_IRQHandler+0xa0>)
 800175c:	f000 fbe2 	bl	8001f24 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, KEYPAD_COL_GPIO_PIN[c], 1);
 8001760:	4a22      	ldr	r2, [pc, #136]	; (80017ec <EXTI9_5_IRQHandler+0xa4>)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001768:	2201      	movs	r2, #1
 800176a:	4619      	mov	r1, r3
 800176c:	481e      	ldr	r0, [pc, #120]	; (80017e8 <EXTI9_5_IRQHandler+0xa0>)
 800176e:	f000 fbd9 	bl	8001f24 <HAL_GPIO_WritePin>

			for (int r = 0; r < 4; r++) {
 8001772:	2300      	movs	r3, #0
 8001774:	603b      	str	r3, [r7, #0]
 8001776:	e016      	b.n	80017a6 <EXTI9_5_IRQHandler+0x5e>
				if (HAL_GPIO_ReadPin(GPIOC, KEYPAD_ROW_GPIO_PIN[r]) == 1) {
 8001778:	4a1d      	ldr	r2, [pc, #116]	; (80017f0 <EXTI9_5_IRQHandler+0xa8>)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001780:	4619      	mov	r1, r3
 8001782:	481c      	ldr	r0, [pc, #112]	; (80017f4 <EXTI9_5_IRQHandler+0xac>)
 8001784:	f000 fbb6 	bl	8001ef4 <HAL_GPIO_ReadPin>
 8001788:	4603      	mov	r3, r0
 800178a:	2b01      	cmp	r3, #1
 800178c:	d108      	bne.n	80017a0 <EXTI9_5_IRQHandler+0x58>
					key = key_matrix[r][c];
 800178e:	4a1a      	ldr	r2, [pc, #104]	; (80017f8 <EXTI9_5_IRQHandler+0xb0>)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	441a      	add	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	781a      	ldrb	r2, [r3, #0]
 800179c:	4b17      	ldr	r3, [pc, #92]	; (80017fc <EXTI9_5_IRQHandler+0xb4>)
 800179e:	701a      	strb	r2, [r3, #0]
			for (int r = 0; r < 4; r++) {
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	3301      	adds	r3, #1
 80017a4:	603b      	str	r3, [r7, #0]
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	2b03      	cmp	r3, #3
 80017aa:	dde5      	ble.n	8001778 <EXTI9_5_IRQHandler+0x30>
	for (int c = 0; c < 4; c++) {
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3301      	adds	r3, #1
 80017b0:	607b      	str	r3, [r7, #4]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2b03      	cmp	r3, #3
 80017b6:	ddcd      	ble.n	8001754 <EXTI9_5_IRQHandler+0xc>
				}
			}
		}

		HAL_GPIO_WritePin(GPIOB, COL_0_Pin|COL_1_Pin|COL_3_Pin|COL_2_Pin, 1);
 80017b8:	2201      	movs	r2, #1
 80017ba:	f24c 0106 	movw	r1, #49158	; 0xc006
 80017be:	480a      	ldr	r0, [pc, #40]	; (80017e8 <EXTI9_5_IRQHandler+0xa0>)
 80017c0:	f000 fbb0 	bl	8001f24 <HAL_GPIO_WritePin>

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROW_0_Pin);
 80017c4:	2020      	movs	r0, #32
 80017c6:	f000 fbc7 	bl	8001f58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ROW_1_Pin);
 80017ca:	2040      	movs	r0, #64	; 0x40
 80017cc:	f000 fbc4 	bl	8001f58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ROW_2_Pin);
 80017d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80017d4:	f000 fbc0 	bl	8001f58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ROW_3_Pin);
 80017d8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80017dc:	f000 fbbc 	bl	8001f58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80017e0:	bf00      	nop
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40020400 	.word	0x40020400
 80017ec:	08003a88 	.word	0x08003a88
 80017f0:	08003a80 	.word	0x08003a80
 80017f4:	40020800 	.word	0x40020800
 80017f8:	08003a70 	.word	0x08003a70
 80017fc:	200000c0 	.word	0x200000c0

08001800 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001808:	4a14      	ldr	r2, [pc, #80]	; (800185c <_sbrk+0x5c>)
 800180a:	4b15      	ldr	r3, [pc, #84]	; (8001860 <_sbrk+0x60>)
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001814:	4b13      	ldr	r3, [pc, #76]	; (8001864 <_sbrk+0x64>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d102      	bne.n	8001822 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800181c:	4b11      	ldr	r3, [pc, #68]	; (8001864 <_sbrk+0x64>)
 800181e:	4a12      	ldr	r2, [pc, #72]	; (8001868 <_sbrk+0x68>)
 8001820:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001822:	4b10      	ldr	r3, [pc, #64]	; (8001864 <_sbrk+0x64>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	429a      	cmp	r2, r3
 800182e:	d207      	bcs.n	8001840 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001830:	f001 fc38 	bl	80030a4 <__errno>
 8001834:	4603      	mov	r3, r0
 8001836:	220c      	movs	r2, #12
 8001838:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800183a:	f04f 33ff 	mov.w	r3, #4294967295
 800183e:	e009      	b.n	8001854 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001840:	4b08      	ldr	r3, [pc, #32]	; (8001864 <_sbrk+0x64>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001846:	4b07      	ldr	r3, [pc, #28]	; (8001864 <_sbrk+0x64>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4413      	add	r3, r2
 800184e:	4a05      	ldr	r2, [pc, #20]	; (8001864 <_sbrk+0x64>)
 8001850:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001852:	68fb      	ldr	r3, [r7, #12]
}
 8001854:	4618      	mov	r0, r3
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20020000 	.word	0x20020000
 8001860:	00000400 	.word	0x00000400
 8001864:	2000010c 	.word	0x2000010c
 8001868:	20000260 	.word	0x20000260

0800186c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001870:	4b06      	ldr	r3, [pc, #24]	; (800188c <SystemInit+0x20>)
 8001872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001876:	4a05      	ldr	r2, [pc, #20]	; (800188c <SystemInit+0x20>)
 8001878:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800187c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001880:	bf00      	nop
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001890:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001894:	480d      	ldr	r0, [pc, #52]	; (80018cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001896:	490e      	ldr	r1, [pc, #56]	; (80018d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001898:	4a0e      	ldr	r2, [pc, #56]	; (80018d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800189a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800189c:	e002      	b.n	80018a4 <LoopCopyDataInit>

0800189e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800189e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018a2:	3304      	adds	r3, #4

080018a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018a8:	d3f9      	bcc.n	800189e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018aa:	4a0b      	ldr	r2, [pc, #44]	; (80018d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80018ac:	4c0b      	ldr	r4, [pc, #44]	; (80018dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80018ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018b0:	e001      	b.n	80018b6 <LoopFillZerobss>

080018b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018b4:	3204      	adds	r2, #4

080018b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018b8:	d3fb      	bcc.n	80018b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018ba:	f7ff ffd7 	bl	800186c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018be:	f001 fbf7 	bl	80030b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018c2:	f7ff fc31 	bl	8001128 <main>
  bx  lr    
 80018c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80018c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018d0:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 80018d4:	08003aec 	.word	0x08003aec
  ldr r2, =_sbss
 80018d8:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 80018dc:	2000025c 	.word	0x2000025c

080018e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018e0:	e7fe      	b.n	80018e0 <ADC_IRQHandler>
	...

080018e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018e8:	4b0e      	ldr	r3, [pc, #56]	; (8001924 <HAL_Init+0x40>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a0d      	ldr	r2, [pc, #52]	; (8001924 <HAL_Init+0x40>)
 80018ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018f4:	4b0b      	ldr	r3, [pc, #44]	; (8001924 <HAL_Init+0x40>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a0a      	ldr	r2, [pc, #40]	; (8001924 <HAL_Init+0x40>)
 80018fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001900:	4b08      	ldr	r3, [pc, #32]	; (8001924 <HAL_Init+0x40>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a07      	ldr	r2, [pc, #28]	; (8001924 <HAL_Init+0x40>)
 8001906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800190a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800190c:	2003      	movs	r0, #3
 800190e:	f000 f92b 	bl	8001b68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001912:	2000      	movs	r0, #0
 8001914:	f000 f808 	bl	8001928 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001918:	f7ff fe74 	bl	8001604 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40023c00 	.word	0x40023c00

08001928 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001930:	4b12      	ldr	r3, [pc, #72]	; (800197c <HAL_InitTick+0x54>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	4b12      	ldr	r3, [pc, #72]	; (8001980 <HAL_InitTick+0x58>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	4619      	mov	r1, r3
 800193a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800193e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001942:	fbb2 f3f3 	udiv	r3, r2, r3
 8001946:	4618      	mov	r0, r3
 8001948:	f000 f943 	bl	8001bd2 <HAL_SYSTICK_Config>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e00e      	b.n	8001974 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b0f      	cmp	r3, #15
 800195a:	d80a      	bhi.n	8001972 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800195c:	2200      	movs	r2, #0
 800195e:	6879      	ldr	r1, [r7, #4]
 8001960:	f04f 30ff 	mov.w	r0, #4294967295
 8001964:	f000 f90b 	bl	8001b7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001968:	4a06      	ldr	r2, [pc, #24]	; (8001984 <HAL_InitTick+0x5c>)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800196e:	2300      	movs	r3, #0
 8001970:	e000      	b.n	8001974 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
}
 8001974:	4618      	mov	r0, r3
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	20000048 	.word	0x20000048
 8001980:	20000050 	.word	0x20000050
 8001984:	2000004c 	.word	0x2000004c

08001988 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800198c:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <HAL_IncTick+0x20>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	461a      	mov	r2, r3
 8001992:	4b06      	ldr	r3, [pc, #24]	; (80019ac <HAL_IncTick+0x24>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4413      	add	r3, r2
 8001998:	4a04      	ldr	r2, [pc, #16]	; (80019ac <HAL_IncTick+0x24>)
 800199a:	6013      	str	r3, [r2, #0]
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	20000050 	.word	0x20000050
 80019ac:	20000110 	.word	0x20000110

080019b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return uwTick;
 80019b4:	4b03      	ldr	r3, [pc, #12]	; (80019c4 <HAL_GetTick+0x14>)
 80019b6:	681b      	ldr	r3, [r3, #0]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	20000110 	.word	0x20000110

080019c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019d8:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <__NVIC_SetPriorityGrouping+0x44>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019e4:	4013      	ands	r3, r2
 80019e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019fa:	4a04      	ldr	r2, [pc, #16]	; (8001a0c <__NVIC_SetPriorityGrouping+0x44>)
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	60d3      	str	r3, [r2, #12]
}
 8001a00:	bf00      	nop
 8001a02:	3714      	adds	r7, #20
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a14:	4b04      	ldr	r3, [pc, #16]	; (8001a28 <__NVIC_GetPriorityGrouping+0x18>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	0a1b      	lsrs	r3, r3, #8
 8001a1a:	f003 0307 	and.w	r3, r3, #7
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	e000ed00 	.word	0xe000ed00

08001a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	db0b      	blt.n	8001a56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a3e:	79fb      	ldrb	r3, [r7, #7]
 8001a40:	f003 021f 	and.w	r2, r3, #31
 8001a44:	4907      	ldr	r1, [pc, #28]	; (8001a64 <__NVIC_EnableIRQ+0x38>)
 8001a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4a:	095b      	lsrs	r3, r3, #5
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a56:	bf00      	nop
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	e000e100 	.word	0xe000e100

08001a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	6039      	str	r1, [r7, #0]
 8001a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	db0a      	blt.n	8001a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	490c      	ldr	r1, [pc, #48]	; (8001ab4 <__NVIC_SetPriority+0x4c>)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	0112      	lsls	r2, r2, #4
 8001a88:	b2d2      	uxtb	r2, r2
 8001a8a:	440b      	add	r3, r1
 8001a8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a90:	e00a      	b.n	8001aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4908      	ldr	r1, [pc, #32]	; (8001ab8 <__NVIC_SetPriority+0x50>)
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	f003 030f 	and.w	r3, r3, #15
 8001a9e:	3b04      	subs	r3, #4
 8001aa0:	0112      	lsls	r2, r2, #4
 8001aa2:	b2d2      	uxtb	r2, r2
 8001aa4:	440b      	add	r3, r1
 8001aa6:	761a      	strb	r2, [r3, #24]
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000e100 	.word	0xe000e100
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b089      	sub	sp, #36	; 0x24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	f1c3 0307 	rsb	r3, r3, #7
 8001ad6:	2b04      	cmp	r3, #4
 8001ad8:	bf28      	it	cs
 8001ada:	2304      	movcs	r3, #4
 8001adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	3304      	adds	r3, #4
 8001ae2:	2b06      	cmp	r3, #6
 8001ae4:	d902      	bls.n	8001aec <NVIC_EncodePriority+0x30>
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	3b03      	subs	r3, #3
 8001aea:	e000      	b.n	8001aee <NVIC_EncodePriority+0x32>
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af0:	f04f 32ff 	mov.w	r2, #4294967295
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43da      	mvns	r2, r3
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	401a      	ands	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b04:	f04f 31ff 	mov.w	r1, #4294967295
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0e:	43d9      	mvns	r1, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b14:	4313      	orrs	r3, r2
         );
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3724      	adds	r7, #36	; 0x24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
	...

08001b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b34:	d301      	bcc.n	8001b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b36:	2301      	movs	r3, #1
 8001b38:	e00f      	b.n	8001b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	; (8001b64 <SysTick_Config+0x40>)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b42:	210f      	movs	r1, #15
 8001b44:	f04f 30ff 	mov.w	r0, #4294967295
 8001b48:	f7ff ff8e 	bl	8001a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b4c:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <SysTick_Config+0x40>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b52:	4b04      	ldr	r3, [pc, #16]	; (8001b64 <SysTick_Config+0x40>)
 8001b54:	2207      	movs	r2, #7
 8001b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	e000e010 	.word	0xe000e010

08001b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f7ff ff29 	bl	80019c8 <__NVIC_SetPriorityGrouping>
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b086      	sub	sp, #24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	4603      	mov	r3, r0
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
 8001b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b90:	f7ff ff3e 	bl	8001a10 <__NVIC_GetPriorityGrouping>
 8001b94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	68b9      	ldr	r1, [r7, #8]
 8001b9a:	6978      	ldr	r0, [r7, #20]
 8001b9c:	f7ff ff8e 	bl	8001abc <NVIC_EncodePriority>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba6:	4611      	mov	r1, r2
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff5d 	bl	8001a68 <__NVIC_SetPriority>
}
 8001bae:	bf00      	nop
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff ff31 	bl	8001a2c <__NVIC_EnableIRQ>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b082      	sub	sp, #8
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f7ff ffa2 	bl	8001b24 <SysTick_Config>
 8001be0:	4603      	mov	r3, r0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b089      	sub	sp, #36	; 0x24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c02:	2300      	movs	r3, #0
 8001c04:	61fb      	str	r3, [r7, #28]
 8001c06:	e159      	b.n	8001ebc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c08:	2201      	movs	r2, #1
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	697a      	ldr	r2, [r7, #20]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c1c:	693a      	ldr	r2, [r7, #16]
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	f040 8148 	bne.w	8001eb6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f003 0303 	and.w	r3, r3, #3
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d005      	beq.n	8001c3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d130      	bne.n	8001ca0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	2203      	movs	r2, #3
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	43db      	mvns	r3, r3
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	4013      	ands	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	68da      	ldr	r2, [r3, #12]
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c74:	2201      	movs	r2, #1
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	4013      	ands	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	091b      	lsrs	r3, r3, #4
 8001c8a:	f003 0201 	and.w	r2, r3, #1
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f003 0303 	and.w	r3, r3, #3
 8001ca8:	2b03      	cmp	r3, #3
 8001caa:	d017      	beq.n	8001cdc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	2203      	movs	r2, #3
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	689a      	ldr	r2, [r3, #8]
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f003 0303 	and.w	r3, r3, #3
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d123      	bne.n	8001d30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	08da      	lsrs	r2, r3, #3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3208      	adds	r2, #8
 8001cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	f003 0307 	and.w	r3, r3, #7
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	220f      	movs	r2, #15
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	691a      	ldr	r2, [r3, #16]
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	f003 0307 	and.w	r3, r3, #7
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	08da      	lsrs	r2, r3, #3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	3208      	adds	r2, #8
 8001d2a:	69b9      	ldr	r1, [r7, #24]
 8001d2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	2203      	movs	r2, #3
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	43db      	mvns	r3, r3
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	4013      	ands	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f003 0203 	and.w	r2, r3, #3
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f000 80a2 	beq.w	8001eb6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	60fb      	str	r3, [r7, #12]
 8001d76:	4b57      	ldr	r3, [pc, #348]	; (8001ed4 <HAL_GPIO_Init+0x2e8>)
 8001d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7a:	4a56      	ldr	r2, [pc, #344]	; (8001ed4 <HAL_GPIO_Init+0x2e8>)
 8001d7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d80:	6453      	str	r3, [r2, #68]	; 0x44
 8001d82:	4b54      	ldr	r3, [pc, #336]	; (8001ed4 <HAL_GPIO_Init+0x2e8>)
 8001d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d8e:	4a52      	ldr	r2, [pc, #328]	; (8001ed8 <HAL_GPIO_Init+0x2ec>)
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	089b      	lsrs	r3, r3, #2
 8001d94:	3302      	adds	r3, #2
 8001d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	f003 0303 	and.w	r3, r3, #3
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	220f      	movs	r2, #15
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	43db      	mvns	r3, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4013      	ands	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4a49      	ldr	r2, [pc, #292]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d019      	beq.n	8001dee <HAL_GPIO_Init+0x202>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a48      	ldr	r2, [pc, #288]	; (8001ee0 <HAL_GPIO_Init+0x2f4>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d013      	beq.n	8001dea <HAL_GPIO_Init+0x1fe>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a47      	ldr	r2, [pc, #284]	; (8001ee4 <HAL_GPIO_Init+0x2f8>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d00d      	beq.n	8001de6 <HAL_GPIO_Init+0x1fa>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a46      	ldr	r2, [pc, #280]	; (8001ee8 <HAL_GPIO_Init+0x2fc>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d007      	beq.n	8001de2 <HAL_GPIO_Init+0x1f6>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a45      	ldr	r2, [pc, #276]	; (8001eec <HAL_GPIO_Init+0x300>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d101      	bne.n	8001dde <HAL_GPIO_Init+0x1f2>
 8001dda:	2304      	movs	r3, #4
 8001ddc:	e008      	b.n	8001df0 <HAL_GPIO_Init+0x204>
 8001dde:	2307      	movs	r3, #7
 8001de0:	e006      	b.n	8001df0 <HAL_GPIO_Init+0x204>
 8001de2:	2303      	movs	r3, #3
 8001de4:	e004      	b.n	8001df0 <HAL_GPIO_Init+0x204>
 8001de6:	2302      	movs	r3, #2
 8001de8:	e002      	b.n	8001df0 <HAL_GPIO_Init+0x204>
 8001dea:	2301      	movs	r3, #1
 8001dec:	e000      	b.n	8001df0 <HAL_GPIO_Init+0x204>
 8001dee:	2300      	movs	r3, #0
 8001df0:	69fa      	ldr	r2, [r7, #28]
 8001df2:	f002 0203 	and.w	r2, r2, #3
 8001df6:	0092      	lsls	r2, r2, #2
 8001df8:	4093      	lsls	r3, r2
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e00:	4935      	ldr	r1, [pc, #212]	; (8001ed8 <HAL_GPIO_Init+0x2ec>)
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	089b      	lsrs	r3, r3, #2
 8001e06:	3302      	adds	r3, #2
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e0e:	4b38      	ldr	r3, [pc, #224]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	43db      	mvns	r3, r3
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d003      	beq.n	8001e32 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e32:	4a2f      	ldr	r2, [pc, #188]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e38:	4b2d      	ldr	r3, [pc, #180]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	43db      	mvns	r3, r3
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	4013      	ands	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d003      	beq.n	8001e5c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e5c:	4a24      	ldr	r2, [pc, #144]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e62:	4b23      	ldr	r3, [pc, #140]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	43db      	mvns	r3, r3
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d003      	beq.n	8001e86 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e86:	4a1a      	ldr	r2, [pc, #104]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e8c:	4b18      	ldr	r3, [pc, #96]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	43db      	mvns	r3, r3
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001eb0:	4a0f      	ldr	r2, [pc, #60]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	3301      	adds	r3, #1
 8001eba:	61fb      	str	r3, [r7, #28]
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	2b0f      	cmp	r3, #15
 8001ec0:	f67f aea2 	bls.w	8001c08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	bf00      	nop
 8001ec8:	3724      	adds	r7, #36	; 0x24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	40023800 	.word	0x40023800
 8001ed8:	40013800 	.word	0x40013800
 8001edc:	40020000 	.word	0x40020000
 8001ee0:	40020400 	.word	0x40020400
 8001ee4:	40020800 	.word	0x40020800
 8001ee8:	40020c00 	.word	0x40020c00
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	40013c00 	.word	0x40013c00

08001ef4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	460b      	mov	r3, r1
 8001efe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	691a      	ldr	r2, [r3, #16]
 8001f04:	887b      	ldrh	r3, [r7, #2]
 8001f06:	4013      	ands	r3, r2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d002      	beq.n	8001f12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	73fb      	strb	r3, [r7, #15]
 8001f10:	e001      	b.n	8001f16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f12:	2300      	movs	r3, #0
 8001f14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3714      	adds	r7, #20
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	807b      	strh	r3, [r7, #2]
 8001f30:	4613      	mov	r3, r2
 8001f32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f34:	787b      	ldrb	r3, [r7, #1]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d003      	beq.n	8001f42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f3a:	887a      	ldrh	r2, [r7, #2]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f40:	e003      	b.n	8001f4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f42:	887b      	ldrh	r3, [r7, #2]
 8001f44:	041a      	lsls	r2, r3, #16
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	619a      	str	r2, [r3, #24]
}
 8001f4a:	bf00      	nop
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
	...

08001f58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	4603      	mov	r3, r0
 8001f60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001f62:	4b08      	ldr	r3, [pc, #32]	; (8001f84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f64:	695a      	ldr	r2, [r3, #20]
 8001f66:	88fb      	ldrh	r3, [r7, #6]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d006      	beq.n	8001f7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f6e:	4a05      	ldr	r2, [pc, #20]	; (8001f84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f70:	88fb      	ldrh	r3, [r7, #6]
 8001f72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f74:	88fb      	ldrh	r3, [r7, #6]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f000 f806 	bl	8001f88 <HAL_GPIO_EXTI_Callback>
  }
}
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40013c00 	.word	0x40013c00

08001f88 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
	...

08001fa0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d101      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e267      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d075      	beq.n	80020aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fbe:	4b88      	ldr	r3, [pc, #544]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 030c 	and.w	r3, r3, #12
 8001fc6:	2b04      	cmp	r3, #4
 8001fc8:	d00c      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fca:	4b85      	ldr	r3, [pc, #532]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fd2:	2b08      	cmp	r3, #8
 8001fd4:	d112      	bne.n	8001ffc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fd6:	4b82      	ldr	r3, [pc, #520]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fde:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001fe2:	d10b      	bne.n	8001ffc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe4:	4b7e      	ldr	r3, [pc, #504]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d05b      	beq.n	80020a8 <HAL_RCC_OscConfig+0x108>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d157      	bne.n	80020a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e242      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002004:	d106      	bne.n	8002014 <HAL_RCC_OscConfig+0x74>
 8002006:	4b76      	ldr	r3, [pc, #472]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a75      	ldr	r2, [pc, #468]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 800200c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002010:	6013      	str	r3, [r2, #0]
 8002012:	e01d      	b.n	8002050 <HAL_RCC_OscConfig+0xb0>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800201c:	d10c      	bne.n	8002038 <HAL_RCC_OscConfig+0x98>
 800201e:	4b70      	ldr	r3, [pc, #448]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a6f      	ldr	r2, [pc, #444]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8002024:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002028:	6013      	str	r3, [r2, #0]
 800202a:	4b6d      	ldr	r3, [pc, #436]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a6c      	ldr	r2, [pc, #432]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8002030:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002034:	6013      	str	r3, [r2, #0]
 8002036:	e00b      	b.n	8002050 <HAL_RCC_OscConfig+0xb0>
 8002038:	4b69      	ldr	r3, [pc, #420]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a68      	ldr	r2, [pc, #416]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 800203e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002042:	6013      	str	r3, [r2, #0]
 8002044:	4b66      	ldr	r3, [pc, #408]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a65      	ldr	r2, [pc, #404]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 800204a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800204e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d013      	beq.n	8002080 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002058:	f7ff fcaa 	bl	80019b0 <HAL_GetTick>
 800205c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800205e:	e008      	b.n	8002072 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002060:	f7ff fca6 	bl	80019b0 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b64      	cmp	r3, #100	; 0x64
 800206c:	d901      	bls.n	8002072 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e207      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002072:	4b5b      	ldr	r3, [pc, #364]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d0f0      	beq.n	8002060 <HAL_RCC_OscConfig+0xc0>
 800207e:	e014      	b.n	80020aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002080:	f7ff fc96 	bl	80019b0 <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002086:	e008      	b.n	800209a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002088:	f7ff fc92 	bl	80019b0 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b64      	cmp	r3, #100	; 0x64
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e1f3      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209a:	4b51      	ldr	r3, [pc, #324]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1f0      	bne.n	8002088 <HAL_RCC_OscConfig+0xe8>
 80020a6:	e000      	b.n	80020aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d063      	beq.n	800217e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020b6:	4b4a      	ldr	r3, [pc, #296]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f003 030c 	and.w	r3, r3, #12
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d00b      	beq.n	80020da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020c2:	4b47      	ldr	r3, [pc, #284]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020ca:	2b08      	cmp	r3, #8
 80020cc:	d11c      	bne.n	8002108 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020ce:	4b44      	ldr	r3, [pc, #272]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d116      	bne.n	8002108 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020da:	4b41      	ldr	r3, [pc, #260]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0302 	and.w	r3, r3, #2
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d005      	beq.n	80020f2 <HAL_RCC_OscConfig+0x152>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d001      	beq.n	80020f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e1c7      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020f2:	4b3b      	ldr	r3, [pc, #236]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	00db      	lsls	r3, r3, #3
 8002100:	4937      	ldr	r1, [pc, #220]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8002102:	4313      	orrs	r3, r2
 8002104:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002106:	e03a      	b.n	800217e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d020      	beq.n	8002152 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002110:	4b34      	ldr	r3, [pc, #208]	; (80021e4 <HAL_RCC_OscConfig+0x244>)
 8002112:	2201      	movs	r2, #1
 8002114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002116:	f7ff fc4b 	bl	80019b0 <HAL_GetTick>
 800211a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800211c:	e008      	b.n	8002130 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800211e:	f7ff fc47 	bl	80019b0 <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d901      	bls.n	8002130 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e1a8      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002130:	4b2b      	ldr	r3, [pc, #172]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d0f0      	beq.n	800211e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800213c:	4b28      	ldr	r3, [pc, #160]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	4925      	ldr	r1, [pc, #148]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 800214c:	4313      	orrs	r3, r2
 800214e:	600b      	str	r3, [r1, #0]
 8002150:	e015      	b.n	800217e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002152:	4b24      	ldr	r3, [pc, #144]	; (80021e4 <HAL_RCC_OscConfig+0x244>)
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002158:	f7ff fc2a 	bl	80019b0 <HAL_GetTick>
 800215c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800215e:	e008      	b.n	8002172 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002160:	f7ff fc26 	bl	80019b0 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b02      	cmp	r3, #2
 800216c:	d901      	bls.n	8002172 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e187      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002172:	4b1b      	ldr	r3, [pc, #108]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1f0      	bne.n	8002160 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	2b00      	cmp	r3, #0
 8002188:	d036      	beq.n	80021f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	695b      	ldr	r3, [r3, #20]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d016      	beq.n	80021c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002192:	4b15      	ldr	r3, [pc, #84]	; (80021e8 <HAL_RCC_OscConfig+0x248>)
 8002194:	2201      	movs	r2, #1
 8002196:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002198:	f7ff fc0a 	bl	80019b0 <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800219e:	e008      	b.n	80021b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021a0:	f7ff fc06 	bl	80019b0 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e167      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021b2:	4b0b      	ldr	r3, [pc, #44]	; (80021e0 <HAL_RCC_OscConfig+0x240>)
 80021b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d0f0      	beq.n	80021a0 <HAL_RCC_OscConfig+0x200>
 80021be:	e01b      	b.n	80021f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021c0:	4b09      	ldr	r3, [pc, #36]	; (80021e8 <HAL_RCC_OscConfig+0x248>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021c6:	f7ff fbf3 	bl	80019b0 <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021cc:	e00e      	b.n	80021ec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021ce:	f7ff fbef 	bl	80019b0 <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d907      	bls.n	80021ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e150      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
 80021e0:	40023800 	.word	0x40023800
 80021e4:	42470000 	.word	0x42470000
 80021e8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021ec:	4b88      	ldr	r3, [pc, #544]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 80021ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d1ea      	bne.n	80021ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0304 	and.w	r3, r3, #4
 8002200:	2b00      	cmp	r3, #0
 8002202:	f000 8097 	beq.w	8002334 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002206:	2300      	movs	r3, #0
 8002208:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800220a:	4b81      	ldr	r3, [pc, #516]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 800220c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d10f      	bne.n	8002236 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	60bb      	str	r3, [r7, #8]
 800221a:	4b7d      	ldr	r3, [pc, #500]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221e:	4a7c      	ldr	r2, [pc, #496]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 8002220:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002224:	6413      	str	r3, [r2, #64]	; 0x40
 8002226:	4b7a      	ldr	r3, [pc, #488]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800222e:	60bb      	str	r3, [r7, #8]
 8002230:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002232:	2301      	movs	r3, #1
 8002234:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002236:	4b77      	ldr	r3, [pc, #476]	; (8002414 <HAL_RCC_OscConfig+0x474>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800223e:	2b00      	cmp	r3, #0
 8002240:	d118      	bne.n	8002274 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002242:	4b74      	ldr	r3, [pc, #464]	; (8002414 <HAL_RCC_OscConfig+0x474>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a73      	ldr	r2, [pc, #460]	; (8002414 <HAL_RCC_OscConfig+0x474>)
 8002248:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800224c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800224e:	f7ff fbaf 	bl	80019b0 <HAL_GetTick>
 8002252:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002254:	e008      	b.n	8002268 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002256:	f7ff fbab 	bl	80019b0 <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	2b02      	cmp	r3, #2
 8002262:	d901      	bls.n	8002268 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e10c      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002268:	4b6a      	ldr	r3, [pc, #424]	; (8002414 <HAL_RCC_OscConfig+0x474>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002270:	2b00      	cmp	r3, #0
 8002272:	d0f0      	beq.n	8002256 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	2b01      	cmp	r3, #1
 800227a:	d106      	bne.n	800228a <HAL_RCC_OscConfig+0x2ea>
 800227c:	4b64      	ldr	r3, [pc, #400]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 800227e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002280:	4a63      	ldr	r2, [pc, #396]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 8002282:	f043 0301 	orr.w	r3, r3, #1
 8002286:	6713      	str	r3, [r2, #112]	; 0x70
 8002288:	e01c      	b.n	80022c4 <HAL_RCC_OscConfig+0x324>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	2b05      	cmp	r3, #5
 8002290:	d10c      	bne.n	80022ac <HAL_RCC_OscConfig+0x30c>
 8002292:	4b5f      	ldr	r3, [pc, #380]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 8002294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002296:	4a5e      	ldr	r2, [pc, #376]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 8002298:	f043 0304 	orr.w	r3, r3, #4
 800229c:	6713      	str	r3, [r2, #112]	; 0x70
 800229e:	4b5c      	ldr	r3, [pc, #368]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 80022a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022a2:	4a5b      	ldr	r2, [pc, #364]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 80022a4:	f043 0301 	orr.w	r3, r3, #1
 80022a8:	6713      	str	r3, [r2, #112]	; 0x70
 80022aa:	e00b      	b.n	80022c4 <HAL_RCC_OscConfig+0x324>
 80022ac:	4b58      	ldr	r3, [pc, #352]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 80022ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022b0:	4a57      	ldr	r2, [pc, #348]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 80022b2:	f023 0301 	bic.w	r3, r3, #1
 80022b6:	6713      	str	r3, [r2, #112]	; 0x70
 80022b8:	4b55      	ldr	r3, [pc, #340]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 80022ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022bc:	4a54      	ldr	r2, [pc, #336]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 80022be:	f023 0304 	bic.w	r3, r3, #4
 80022c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d015      	beq.n	80022f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022cc:	f7ff fb70 	bl	80019b0 <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022d2:	e00a      	b.n	80022ea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022d4:	f7ff fb6c 	bl	80019b0 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	f241 3288 	movw	r2, #5000	; 0x1388
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d901      	bls.n	80022ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80022e6:	2303      	movs	r3, #3
 80022e8:	e0cb      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ea:	4b49      	ldr	r3, [pc, #292]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 80022ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d0ee      	beq.n	80022d4 <HAL_RCC_OscConfig+0x334>
 80022f6:	e014      	b.n	8002322 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022f8:	f7ff fb5a 	bl	80019b0 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022fe:	e00a      	b.n	8002316 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002300:	f7ff fb56 	bl	80019b0 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	f241 3288 	movw	r2, #5000	; 0x1388
 800230e:	4293      	cmp	r3, r2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e0b5      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002316:	4b3e      	ldr	r3, [pc, #248]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 8002318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1ee      	bne.n	8002300 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002322:	7dfb      	ldrb	r3, [r7, #23]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d105      	bne.n	8002334 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002328:	4b39      	ldr	r3, [pc, #228]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 800232a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232c:	4a38      	ldr	r2, [pc, #224]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 800232e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002332:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	2b00      	cmp	r3, #0
 800233a:	f000 80a1 	beq.w	8002480 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800233e:	4b34      	ldr	r3, [pc, #208]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	f003 030c 	and.w	r3, r3, #12
 8002346:	2b08      	cmp	r3, #8
 8002348:	d05c      	beq.n	8002404 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	699b      	ldr	r3, [r3, #24]
 800234e:	2b02      	cmp	r3, #2
 8002350:	d141      	bne.n	80023d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002352:	4b31      	ldr	r3, [pc, #196]	; (8002418 <HAL_RCC_OscConfig+0x478>)
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002358:	f7ff fb2a 	bl	80019b0 <HAL_GetTick>
 800235c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800235e:	e008      	b.n	8002372 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002360:	f7ff fb26 	bl	80019b0 <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	2b02      	cmp	r3, #2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e087      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002372:	4b27      	ldr	r3, [pc, #156]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d1f0      	bne.n	8002360 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	69da      	ldr	r2, [r3, #28]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a1b      	ldr	r3, [r3, #32]
 8002386:	431a      	orrs	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238c:	019b      	lsls	r3, r3, #6
 800238e:	431a      	orrs	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002394:	085b      	lsrs	r3, r3, #1
 8002396:	3b01      	subs	r3, #1
 8002398:	041b      	lsls	r3, r3, #16
 800239a:	431a      	orrs	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a0:	061b      	lsls	r3, r3, #24
 80023a2:	491b      	ldr	r1, [pc, #108]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023a8:	4b1b      	ldr	r3, [pc, #108]	; (8002418 <HAL_RCC_OscConfig+0x478>)
 80023aa:	2201      	movs	r2, #1
 80023ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ae:	f7ff faff 	bl	80019b0 <HAL_GetTick>
 80023b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023b4:	e008      	b.n	80023c8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023b6:	f7ff fafb 	bl	80019b0 <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d901      	bls.n	80023c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e05c      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023c8:	4b11      	ldr	r3, [pc, #68]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d0f0      	beq.n	80023b6 <HAL_RCC_OscConfig+0x416>
 80023d4:	e054      	b.n	8002480 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023d6:	4b10      	ldr	r3, [pc, #64]	; (8002418 <HAL_RCC_OscConfig+0x478>)
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023dc:	f7ff fae8 	bl	80019b0 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023e4:	f7ff fae4 	bl	80019b0 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e045      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023f6:	4b06      	ldr	r3, [pc, #24]	; (8002410 <HAL_RCC_OscConfig+0x470>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1f0      	bne.n	80023e4 <HAL_RCC_OscConfig+0x444>
 8002402:	e03d      	b.n	8002480 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d107      	bne.n	800241c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e038      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
 8002410:	40023800 	.word	0x40023800
 8002414:	40007000 	.word	0x40007000
 8002418:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800241c:	4b1b      	ldr	r3, [pc, #108]	; (800248c <HAL_RCC_OscConfig+0x4ec>)
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	699b      	ldr	r3, [r3, #24]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d028      	beq.n	800247c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002434:	429a      	cmp	r2, r3
 8002436:	d121      	bne.n	800247c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002442:	429a      	cmp	r2, r3
 8002444:	d11a      	bne.n	800247c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800244c:	4013      	ands	r3, r2
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002452:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002454:	4293      	cmp	r3, r2
 8002456:	d111      	bne.n	800247c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002462:	085b      	lsrs	r3, r3, #1
 8002464:	3b01      	subs	r3, #1
 8002466:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002468:	429a      	cmp	r2, r3
 800246a:	d107      	bne.n	800247c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002476:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002478:	429a      	cmp	r2, r3
 800247a:	d001      	beq.n	8002480 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e000      	b.n	8002482 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3718      	adds	r7, #24
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	40023800 	.word	0x40023800

08002490 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d101      	bne.n	80024a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e0cc      	b.n	800263e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024a4:	4b68      	ldr	r3, [pc, #416]	; (8002648 <HAL_RCC_ClockConfig+0x1b8>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0307 	and.w	r3, r3, #7
 80024ac:	683a      	ldr	r2, [r7, #0]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d90c      	bls.n	80024cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024b2:	4b65      	ldr	r3, [pc, #404]	; (8002648 <HAL_RCC_ClockConfig+0x1b8>)
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	b2d2      	uxtb	r2, r2
 80024b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ba:	4b63      	ldr	r3, [pc, #396]	; (8002648 <HAL_RCC_ClockConfig+0x1b8>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0307 	and.w	r3, r3, #7
 80024c2:	683a      	ldr	r2, [r7, #0]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d001      	beq.n	80024cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e0b8      	b.n	800263e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0302 	and.w	r3, r3, #2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d020      	beq.n	800251a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0304 	and.w	r3, r3, #4
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d005      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024e4:	4b59      	ldr	r3, [pc, #356]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	4a58      	ldr	r2, [pc, #352]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 80024ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80024ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0308 	and.w	r3, r3, #8
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d005      	beq.n	8002508 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024fc:	4b53      	ldr	r3, [pc, #332]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	4a52      	ldr	r2, [pc, #328]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 8002502:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002506:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002508:	4b50      	ldr	r3, [pc, #320]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	494d      	ldr	r1, [pc, #308]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 8002516:	4313      	orrs	r3, r2
 8002518:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	d044      	beq.n	80025b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d107      	bne.n	800253e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800252e:	4b47      	ldr	r3, [pc, #284]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d119      	bne.n	800256e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e07f      	b.n	800263e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	2b02      	cmp	r3, #2
 8002544:	d003      	beq.n	800254e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800254a:	2b03      	cmp	r3, #3
 800254c:	d107      	bne.n	800255e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800254e:	4b3f      	ldr	r3, [pc, #252]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d109      	bne.n	800256e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e06f      	b.n	800263e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800255e:	4b3b      	ldr	r3, [pc, #236]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e067      	b.n	800263e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800256e:	4b37      	ldr	r3, [pc, #220]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f023 0203 	bic.w	r2, r3, #3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	4934      	ldr	r1, [pc, #208]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 800257c:	4313      	orrs	r3, r2
 800257e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002580:	f7ff fa16 	bl	80019b0 <HAL_GetTick>
 8002584:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002586:	e00a      	b.n	800259e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002588:	f7ff fa12 	bl	80019b0 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	f241 3288 	movw	r2, #5000	; 0x1388
 8002596:	4293      	cmp	r3, r2
 8002598:	d901      	bls.n	800259e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e04f      	b.n	800263e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800259e:	4b2b      	ldr	r3, [pc, #172]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f003 020c 	and.w	r2, r3, #12
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d1eb      	bne.n	8002588 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025b0:	4b25      	ldr	r3, [pc, #148]	; (8002648 <HAL_RCC_ClockConfig+0x1b8>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0307 	and.w	r3, r3, #7
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d20c      	bcs.n	80025d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025be:	4b22      	ldr	r3, [pc, #136]	; (8002648 <HAL_RCC_ClockConfig+0x1b8>)
 80025c0:	683a      	ldr	r2, [r7, #0]
 80025c2:	b2d2      	uxtb	r2, r2
 80025c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025c6:	4b20      	ldr	r3, [pc, #128]	; (8002648 <HAL_RCC_ClockConfig+0x1b8>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0307 	and.w	r3, r3, #7
 80025ce:	683a      	ldr	r2, [r7, #0]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d001      	beq.n	80025d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e032      	b.n	800263e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d008      	beq.n	80025f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025e4:	4b19      	ldr	r3, [pc, #100]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	4916      	ldr	r1, [pc, #88]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 80025f2:	4313      	orrs	r3, r2
 80025f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0308 	and.w	r3, r3, #8
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d009      	beq.n	8002616 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002602:	4b12      	ldr	r3, [pc, #72]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	00db      	lsls	r3, r3, #3
 8002610:	490e      	ldr	r1, [pc, #56]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 8002612:	4313      	orrs	r3, r2
 8002614:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002616:	f000 f821 	bl	800265c <HAL_RCC_GetSysClockFreq>
 800261a:	4602      	mov	r2, r0
 800261c:	4b0b      	ldr	r3, [pc, #44]	; (800264c <HAL_RCC_ClockConfig+0x1bc>)
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	091b      	lsrs	r3, r3, #4
 8002622:	f003 030f 	and.w	r3, r3, #15
 8002626:	490a      	ldr	r1, [pc, #40]	; (8002650 <HAL_RCC_ClockConfig+0x1c0>)
 8002628:	5ccb      	ldrb	r3, [r1, r3]
 800262a:	fa22 f303 	lsr.w	r3, r2, r3
 800262e:	4a09      	ldr	r2, [pc, #36]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 8002630:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002632:	4b09      	ldr	r3, [pc, #36]	; (8002658 <HAL_RCC_ClockConfig+0x1c8>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff f976 	bl	8001928 <HAL_InitTick>

  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40023c00 	.word	0x40023c00
 800264c:	40023800 	.word	0x40023800
 8002650:	08003a90 	.word	0x08003a90
 8002654:	20000048 	.word	0x20000048
 8002658:	2000004c 	.word	0x2000004c

0800265c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800265c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002660:	b094      	sub	sp, #80	; 0x50
 8002662:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002664:	2300      	movs	r3, #0
 8002666:	647b      	str	r3, [r7, #68]	; 0x44
 8002668:	2300      	movs	r3, #0
 800266a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800266c:	2300      	movs	r3, #0
 800266e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002670:	2300      	movs	r3, #0
 8002672:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002674:	4b79      	ldr	r3, [pc, #484]	; (800285c <HAL_RCC_GetSysClockFreq+0x200>)
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 030c 	and.w	r3, r3, #12
 800267c:	2b08      	cmp	r3, #8
 800267e:	d00d      	beq.n	800269c <HAL_RCC_GetSysClockFreq+0x40>
 8002680:	2b08      	cmp	r3, #8
 8002682:	f200 80e1 	bhi.w	8002848 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002686:	2b00      	cmp	r3, #0
 8002688:	d002      	beq.n	8002690 <HAL_RCC_GetSysClockFreq+0x34>
 800268a:	2b04      	cmp	r3, #4
 800268c:	d003      	beq.n	8002696 <HAL_RCC_GetSysClockFreq+0x3a>
 800268e:	e0db      	b.n	8002848 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002690:	4b73      	ldr	r3, [pc, #460]	; (8002860 <HAL_RCC_GetSysClockFreq+0x204>)
 8002692:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002694:	e0db      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002696:	4b73      	ldr	r3, [pc, #460]	; (8002864 <HAL_RCC_GetSysClockFreq+0x208>)
 8002698:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800269a:	e0d8      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800269c:	4b6f      	ldr	r3, [pc, #444]	; (800285c <HAL_RCC_GetSysClockFreq+0x200>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80026a4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026a6:	4b6d      	ldr	r3, [pc, #436]	; (800285c <HAL_RCC_GetSysClockFreq+0x200>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d063      	beq.n	800277a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026b2:	4b6a      	ldr	r3, [pc, #424]	; (800285c <HAL_RCC_GetSysClockFreq+0x200>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	099b      	lsrs	r3, r3, #6
 80026b8:	2200      	movs	r2, #0
 80026ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80026bc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80026be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026c4:	633b      	str	r3, [r7, #48]	; 0x30
 80026c6:	2300      	movs	r3, #0
 80026c8:	637b      	str	r3, [r7, #52]	; 0x34
 80026ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80026ce:	4622      	mov	r2, r4
 80026d0:	462b      	mov	r3, r5
 80026d2:	f04f 0000 	mov.w	r0, #0
 80026d6:	f04f 0100 	mov.w	r1, #0
 80026da:	0159      	lsls	r1, r3, #5
 80026dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026e0:	0150      	lsls	r0, r2, #5
 80026e2:	4602      	mov	r2, r0
 80026e4:	460b      	mov	r3, r1
 80026e6:	4621      	mov	r1, r4
 80026e8:	1a51      	subs	r1, r2, r1
 80026ea:	6139      	str	r1, [r7, #16]
 80026ec:	4629      	mov	r1, r5
 80026ee:	eb63 0301 	sbc.w	r3, r3, r1
 80026f2:	617b      	str	r3, [r7, #20]
 80026f4:	f04f 0200 	mov.w	r2, #0
 80026f8:	f04f 0300 	mov.w	r3, #0
 80026fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002700:	4659      	mov	r1, fp
 8002702:	018b      	lsls	r3, r1, #6
 8002704:	4651      	mov	r1, sl
 8002706:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800270a:	4651      	mov	r1, sl
 800270c:	018a      	lsls	r2, r1, #6
 800270e:	4651      	mov	r1, sl
 8002710:	ebb2 0801 	subs.w	r8, r2, r1
 8002714:	4659      	mov	r1, fp
 8002716:	eb63 0901 	sbc.w	r9, r3, r1
 800271a:	f04f 0200 	mov.w	r2, #0
 800271e:	f04f 0300 	mov.w	r3, #0
 8002722:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002726:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800272a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800272e:	4690      	mov	r8, r2
 8002730:	4699      	mov	r9, r3
 8002732:	4623      	mov	r3, r4
 8002734:	eb18 0303 	adds.w	r3, r8, r3
 8002738:	60bb      	str	r3, [r7, #8]
 800273a:	462b      	mov	r3, r5
 800273c:	eb49 0303 	adc.w	r3, r9, r3
 8002740:	60fb      	str	r3, [r7, #12]
 8002742:	f04f 0200 	mov.w	r2, #0
 8002746:	f04f 0300 	mov.w	r3, #0
 800274a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800274e:	4629      	mov	r1, r5
 8002750:	024b      	lsls	r3, r1, #9
 8002752:	4621      	mov	r1, r4
 8002754:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002758:	4621      	mov	r1, r4
 800275a:	024a      	lsls	r2, r1, #9
 800275c:	4610      	mov	r0, r2
 800275e:	4619      	mov	r1, r3
 8002760:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002762:	2200      	movs	r2, #0
 8002764:	62bb      	str	r3, [r7, #40]	; 0x28
 8002766:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002768:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800276c:	f7fd fd90 	bl	8000290 <__aeabi_uldivmod>
 8002770:	4602      	mov	r2, r0
 8002772:	460b      	mov	r3, r1
 8002774:	4613      	mov	r3, r2
 8002776:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002778:	e058      	b.n	800282c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800277a:	4b38      	ldr	r3, [pc, #224]	; (800285c <HAL_RCC_GetSysClockFreq+0x200>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	099b      	lsrs	r3, r3, #6
 8002780:	2200      	movs	r2, #0
 8002782:	4618      	mov	r0, r3
 8002784:	4611      	mov	r1, r2
 8002786:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800278a:	623b      	str	r3, [r7, #32]
 800278c:	2300      	movs	r3, #0
 800278e:	627b      	str	r3, [r7, #36]	; 0x24
 8002790:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002794:	4642      	mov	r2, r8
 8002796:	464b      	mov	r3, r9
 8002798:	f04f 0000 	mov.w	r0, #0
 800279c:	f04f 0100 	mov.w	r1, #0
 80027a0:	0159      	lsls	r1, r3, #5
 80027a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027a6:	0150      	lsls	r0, r2, #5
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	4641      	mov	r1, r8
 80027ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80027b2:	4649      	mov	r1, r9
 80027b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80027b8:	f04f 0200 	mov.w	r2, #0
 80027bc:	f04f 0300 	mov.w	r3, #0
 80027c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80027c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80027c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80027cc:	ebb2 040a 	subs.w	r4, r2, sl
 80027d0:	eb63 050b 	sbc.w	r5, r3, fp
 80027d4:	f04f 0200 	mov.w	r2, #0
 80027d8:	f04f 0300 	mov.w	r3, #0
 80027dc:	00eb      	lsls	r3, r5, #3
 80027de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027e2:	00e2      	lsls	r2, r4, #3
 80027e4:	4614      	mov	r4, r2
 80027e6:	461d      	mov	r5, r3
 80027e8:	4643      	mov	r3, r8
 80027ea:	18e3      	adds	r3, r4, r3
 80027ec:	603b      	str	r3, [r7, #0]
 80027ee:	464b      	mov	r3, r9
 80027f0:	eb45 0303 	adc.w	r3, r5, r3
 80027f4:	607b      	str	r3, [r7, #4]
 80027f6:	f04f 0200 	mov.w	r2, #0
 80027fa:	f04f 0300 	mov.w	r3, #0
 80027fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002802:	4629      	mov	r1, r5
 8002804:	028b      	lsls	r3, r1, #10
 8002806:	4621      	mov	r1, r4
 8002808:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800280c:	4621      	mov	r1, r4
 800280e:	028a      	lsls	r2, r1, #10
 8002810:	4610      	mov	r0, r2
 8002812:	4619      	mov	r1, r3
 8002814:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002816:	2200      	movs	r2, #0
 8002818:	61bb      	str	r3, [r7, #24]
 800281a:	61fa      	str	r2, [r7, #28]
 800281c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002820:	f7fd fd36 	bl	8000290 <__aeabi_uldivmod>
 8002824:	4602      	mov	r2, r0
 8002826:	460b      	mov	r3, r1
 8002828:	4613      	mov	r3, r2
 800282a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800282c:	4b0b      	ldr	r3, [pc, #44]	; (800285c <HAL_RCC_GetSysClockFreq+0x200>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	0c1b      	lsrs	r3, r3, #16
 8002832:	f003 0303 	and.w	r3, r3, #3
 8002836:	3301      	adds	r3, #1
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800283c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800283e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002840:	fbb2 f3f3 	udiv	r3, r2, r3
 8002844:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002846:	e002      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002848:	4b05      	ldr	r3, [pc, #20]	; (8002860 <HAL_RCC_GetSysClockFreq+0x204>)
 800284a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800284c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800284e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002850:	4618      	mov	r0, r3
 8002852:	3750      	adds	r7, #80	; 0x50
 8002854:	46bd      	mov	sp, r7
 8002856:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800285a:	bf00      	nop
 800285c:	40023800 	.word	0x40023800
 8002860:	00f42400 	.word	0x00f42400
 8002864:	007a1200 	.word	0x007a1200

08002868 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800286c:	4b03      	ldr	r3, [pc, #12]	; (800287c <HAL_RCC_GetHCLKFreq+0x14>)
 800286e:	681b      	ldr	r3, [r3, #0]
}
 8002870:	4618      	mov	r0, r3
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	20000048 	.word	0x20000048

08002880 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002884:	f7ff fff0 	bl	8002868 <HAL_RCC_GetHCLKFreq>
 8002888:	4602      	mov	r2, r0
 800288a:	4b05      	ldr	r3, [pc, #20]	; (80028a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	0a9b      	lsrs	r3, r3, #10
 8002890:	f003 0307 	and.w	r3, r3, #7
 8002894:	4903      	ldr	r1, [pc, #12]	; (80028a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002896:	5ccb      	ldrb	r3, [r1, r3]
 8002898:	fa22 f303 	lsr.w	r3, r2, r3
}
 800289c:	4618      	mov	r0, r3
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40023800 	.word	0x40023800
 80028a4:	08003aa0 	.word	0x08003aa0

080028a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80028ac:	f7ff ffdc 	bl	8002868 <HAL_RCC_GetHCLKFreq>
 80028b0:	4602      	mov	r2, r0
 80028b2:	4b05      	ldr	r3, [pc, #20]	; (80028c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	0b5b      	lsrs	r3, r3, #13
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	4903      	ldr	r1, [pc, #12]	; (80028cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80028be:	5ccb      	ldrb	r3, [r1, r3]
 80028c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40023800 	.word	0x40023800
 80028cc:	08003aa0 	.word	0x08003aa0

080028d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e03f      	b.n	8002962 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d106      	bne.n	80028fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7fe feac 	bl	8001654 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2224      	movs	r2, #36	; 0x24
 8002900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	68da      	ldr	r2, [r3, #12]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002912:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f000 f929 	bl	8002b6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	691a      	ldr	r2, [r3, #16]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002928:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	695a      	ldr	r2, [r3, #20]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002938:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	68da      	ldr	r2, [r3, #12]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002948:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2220      	movs	r2, #32
 8002954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2220      	movs	r2, #32
 800295c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b08a      	sub	sp, #40	; 0x28
 800296e:	af02      	add	r7, sp, #8
 8002970:	60f8      	str	r0, [r7, #12]
 8002972:	60b9      	str	r1, [r7, #8]
 8002974:	603b      	str	r3, [r7, #0]
 8002976:	4613      	mov	r3, r2
 8002978:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800297a:	2300      	movs	r3, #0
 800297c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b20      	cmp	r3, #32
 8002988:	d17c      	bne.n	8002a84 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d002      	beq.n	8002996 <HAL_UART_Transmit+0x2c>
 8002990:	88fb      	ldrh	r3, [r7, #6]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e075      	b.n	8002a86 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d101      	bne.n	80029a8 <HAL_UART_Transmit+0x3e>
 80029a4:	2302      	movs	r3, #2
 80029a6:	e06e      	b.n	8002a86 <HAL_UART_Transmit+0x11c>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2221      	movs	r2, #33	; 0x21
 80029ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029be:	f7fe fff7 	bl	80019b0 <HAL_GetTick>
 80029c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	88fa      	ldrh	r2, [r7, #6]
 80029c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	88fa      	ldrh	r2, [r7, #6]
 80029ce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029d8:	d108      	bne.n	80029ec <HAL_UART_Transmit+0x82>
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d104      	bne.n	80029ec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80029e2:	2300      	movs	r3, #0
 80029e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	61bb      	str	r3, [r7, #24]
 80029ea:	e003      	b.n	80029f4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80029fc:	e02a      	b.n	8002a54 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	2200      	movs	r2, #0
 8002a06:	2180      	movs	r1, #128	; 0x80
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f000 f840 	bl	8002a8e <UART_WaitOnFlagUntilTimeout>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d001      	beq.n	8002a18 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e036      	b.n	8002a86 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d10b      	bne.n	8002a36 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	3302      	adds	r3, #2
 8002a32:	61bb      	str	r3, [r7, #24]
 8002a34:	e007      	b.n	8002a46 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	781a      	ldrb	r2, [r3, #0]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	3301      	adds	r3, #1
 8002a44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1cf      	bne.n	80029fe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	2200      	movs	r2, #0
 8002a66:	2140      	movs	r1, #64	; 0x40
 8002a68:	68f8      	ldr	r0, [r7, #12]
 8002a6a:	f000 f810 	bl	8002a8e <UART_WaitOnFlagUntilTimeout>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e006      	b.n	8002a86 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002a80:	2300      	movs	r3, #0
 8002a82:	e000      	b.n	8002a86 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002a84:	2302      	movs	r3, #2
  }
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3720      	adds	r7, #32
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b090      	sub	sp, #64	; 0x40
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	60f8      	str	r0, [r7, #12]
 8002a96:	60b9      	str	r1, [r7, #8]
 8002a98:	603b      	str	r3, [r7, #0]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a9e:	e050      	b.n	8002b42 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aa0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa6:	d04c      	beq.n	8002b42 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002aa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d007      	beq.n	8002abe <UART_WaitOnFlagUntilTimeout+0x30>
 8002aae:	f7fe ff7f 	bl	80019b0 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d241      	bcs.n	8002b42 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	330c      	adds	r3, #12
 8002ac4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ac8:	e853 3f00 	ldrex	r3, [r3]
 8002acc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	330c      	adds	r3, #12
 8002adc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ade:	637a      	str	r2, [r7, #52]	; 0x34
 8002ae0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ae4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ae6:	e841 2300 	strex	r3, r2, [r1]
 8002aea:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1e5      	bne.n	8002abe <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	3314      	adds	r3, #20
 8002af8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	e853 3f00 	ldrex	r3, [r3]
 8002b00:	613b      	str	r3, [r7, #16]
   return(result);
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	f023 0301 	bic.w	r3, r3, #1
 8002b08:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	3314      	adds	r3, #20
 8002b10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b12:	623a      	str	r2, [r7, #32]
 8002b14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b16:	69f9      	ldr	r1, [r7, #28]
 8002b18:	6a3a      	ldr	r2, [r7, #32]
 8002b1a:	e841 2300 	strex	r3, r2, [r1]
 8002b1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1e5      	bne.n	8002af2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2220      	movs	r2, #32
 8002b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2220      	movs	r2, #32
 8002b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e00f      	b.n	8002b62 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	bf0c      	ite	eq
 8002b52:	2301      	moveq	r3, #1
 8002b54:	2300      	movne	r3, #0
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	461a      	mov	r2, r3
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d09f      	beq.n	8002aa0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3740      	adds	r7, #64	; 0x40
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
	...

08002b6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b70:	b0c0      	sub	sp, #256	; 0x100
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	691b      	ldr	r3, [r3, #16]
 8002b80:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b88:	68d9      	ldr	r1, [r3, #12]
 8002b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	ea40 0301 	orr.w	r3, r0, r1
 8002b94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	431a      	orrs	r2, r3
 8002bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bb0:	69db      	ldr	r3, [r3, #28]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002bc4:	f021 010c 	bic.w	r1, r1, #12
 8002bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002bd2:	430b      	orrs	r3, r1
 8002bd4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002be6:	6999      	ldr	r1, [r3, #24]
 8002be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	ea40 0301 	orr.w	r3, r0, r1
 8002bf2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	4b8f      	ldr	r3, [pc, #572]	; (8002e38 <UART_SetConfig+0x2cc>)
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d005      	beq.n	8002c0c <UART_SetConfig+0xa0>
 8002c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	4b8d      	ldr	r3, [pc, #564]	; (8002e3c <UART_SetConfig+0x2d0>)
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d104      	bne.n	8002c16 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c0c:	f7ff fe4c 	bl	80028a8 <HAL_RCC_GetPCLK2Freq>
 8002c10:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002c14:	e003      	b.n	8002c1e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c16:	f7ff fe33 	bl	8002880 <HAL_RCC_GetPCLK1Freq>
 8002c1a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c22:	69db      	ldr	r3, [r3, #28]
 8002c24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c28:	f040 810c 	bne.w	8002e44 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c30:	2200      	movs	r2, #0
 8002c32:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002c36:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002c3a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002c3e:	4622      	mov	r2, r4
 8002c40:	462b      	mov	r3, r5
 8002c42:	1891      	adds	r1, r2, r2
 8002c44:	65b9      	str	r1, [r7, #88]	; 0x58
 8002c46:	415b      	adcs	r3, r3
 8002c48:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c4a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002c4e:	4621      	mov	r1, r4
 8002c50:	eb12 0801 	adds.w	r8, r2, r1
 8002c54:	4629      	mov	r1, r5
 8002c56:	eb43 0901 	adc.w	r9, r3, r1
 8002c5a:	f04f 0200 	mov.w	r2, #0
 8002c5e:	f04f 0300 	mov.w	r3, #0
 8002c62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c6e:	4690      	mov	r8, r2
 8002c70:	4699      	mov	r9, r3
 8002c72:	4623      	mov	r3, r4
 8002c74:	eb18 0303 	adds.w	r3, r8, r3
 8002c78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002c7c:	462b      	mov	r3, r5
 8002c7e:	eb49 0303 	adc.w	r3, r9, r3
 8002c82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002c92:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002c96:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	18db      	adds	r3, r3, r3
 8002c9e:	653b      	str	r3, [r7, #80]	; 0x50
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	eb42 0303 	adc.w	r3, r2, r3
 8002ca6:	657b      	str	r3, [r7, #84]	; 0x54
 8002ca8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002cac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002cb0:	f7fd faee 	bl	8000290 <__aeabi_uldivmod>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	4b61      	ldr	r3, [pc, #388]	; (8002e40 <UART_SetConfig+0x2d4>)
 8002cba:	fba3 2302 	umull	r2, r3, r3, r2
 8002cbe:	095b      	lsrs	r3, r3, #5
 8002cc0:	011c      	lsls	r4, r3, #4
 8002cc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002ccc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002cd0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002cd4:	4642      	mov	r2, r8
 8002cd6:	464b      	mov	r3, r9
 8002cd8:	1891      	adds	r1, r2, r2
 8002cda:	64b9      	str	r1, [r7, #72]	; 0x48
 8002cdc:	415b      	adcs	r3, r3
 8002cde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ce0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002ce4:	4641      	mov	r1, r8
 8002ce6:	eb12 0a01 	adds.w	sl, r2, r1
 8002cea:	4649      	mov	r1, r9
 8002cec:	eb43 0b01 	adc.w	fp, r3, r1
 8002cf0:	f04f 0200 	mov.w	r2, #0
 8002cf4:	f04f 0300 	mov.w	r3, #0
 8002cf8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002cfc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002d00:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d04:	4692      	mov	sl, r2
 8002d06:	469b      	mov	fp, r3
 8002d08:	4643      	mov	r3, r8
 8002d0a:	eb1a 0303 	adds.w	r3, sl, r3
 8002d0e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002d12:	464b      	mov	r3, r9
 8002d14:	eb4b 0303 	adc.w	r3, fp, r3
 8002d18:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002d28:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002d2c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002d30:	460b      	mov	r3, r1
 8002d32:	18db      	adds	r3, r3, r3
 8002d34:	643b      	str	r3, [r7, #64]	; 0x40
 8002d36:	4613      	mov	r3, r2
 8002d38:	eb42 0303 	adc.w	r3, r2, r3
 8002d3c:	647b      	str	r3, [r7, #68]	; 0x44
 8002d3e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002d42:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002d46:	f7fd faa3 	bl	8000290 <__aeabi_uldivmod>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4611      	mov	r1, r2
 8002d50:	4b3b      	ldr	r3, [pc, #236]	; (8002e40 <UART_SetConfig+0x2d4>)
 8002d52:	fba3 2301 	umull	r2, r3, r3, r1
 8002d56:	095b      	lsrs	r3, r3, #5
 8002d58:	2264      	movs	r2, #100	; 0x64
 8002d5a:	fb02 f303 	mul.w	r3, r2, r3
 8002d5e:	1acb      	subs	r3, r1, r3
 8002d60:	00db      	lsls	r3, r3, #3
 8002d62:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002d66:	4b36      	ldr	r3, [pc, #216]	; (8002e40 <UART_SetConfig+0x2d4>)
 8002d68:	fba3 2302 	umull	r2, r3, r3, r2
 8002d6c:	095b      	lsrs	r3, r3, #5
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002d74:	441c      	add	r4, r3
 8002d76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002d80:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002d84:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002d88:	4642      	mov	r2, r8
 8002d8a:	464b      	mov	r3, r9
 8002d8c:	1891      	adds	r1, r2, r2
 8002d8e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002d90:	415b      	adcs	r3, r3
 8002d92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002d98:	4641      	mov	r1, r8
 8002d9a:	1851      	adds	r1, r2, r1
 8002d9c:	6339      	str	r1, [r7, #48]	; 0x30
 8002d9e:	4649      	mov	r1, r9
 8002da0:	414b      	adcs	r3, r1
 8002da2:	637b      	str	r3, [r7, #52]	; 0x34
 8002da4:	f04f 0200 	mov.w	r2, #0
 8002da8:	f04f 0300 	mov.w	r3, #0
 8002dac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002db0:	4659      	mov	r1, fp
 8002db2:	00cb      	lsls	r3, r1, #3
 8002db4:	4651      	mov	r1, sl
 8002db6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002dba:	4651      	mov	r1, sl
 8002dbc:	00ca      	lsls	r2, r1, #3
 8002dbe:	4610      	mov	r0, r2
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	4642      	mov	r2, r8
 8002dc6:	189b      	adds	r3, r3, r2
 8002dc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002dcc:	464b      	mov	r3, r9
 8002dce:	460a      	mov	r2, r1
 8002dd0:	eb42 0303 	adc.w	r3, r2, r3
 8002dd4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002de4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002de8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002dec:	460b      	mov	r3, r1
 8002dee:	18db      	adds	r3, r3, r3
 8002df0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002df2:	4613      	mov	r3, r2
 8002df4:	eb42 0303 	adc.w	r3, r2, r3
 8002df8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002dfa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002dfe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002e02:	f7fd fa45 	bl	8000290 <__aeabi_uldivmod>
 8002e06:	4602      	mov	r2, r0
 8002e08:	460b      	mov	r3, r1
 8002e0a:	4b0d      	ldr	r3, [pc, #52]	; (8002e40 <UART_SetConfig+0x2d4>)
 8002e0c:	fba3 1302 	umull	r1, r3, r3, r2
 8002e10:	095b      	lsrs	r3, r3, #5
 8002e12:	2164      	movs	r1, #100	; 0x64
 8002e14:	fb01 f303 	mul.w	r3, r1, r3
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	3332      	adds	r3, #50	; 0x32
 8002e1e:	4a08      	ldr	r2, [pc, #32]	; (8002e40 <UART_SetConfig+0x2d4>)
 8002e20:	fba2 2303 	umull	r2, r3, r2, r3
 8002e24:	095b      	lsrs	r3, r3, #5
 8002e26:	f003 0207 	and.w	r2, r3, #7
 8002e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4422      	add	r2, r4
 8002e32:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002e34:	e106      	b.n	8003044 <UART_SetConfig+0x4d8>
 8002e36:	bf00      	nop
 8002e38:	40011000 	.word	0x40011000
 8002e3c:	40011400 	.word	0x40011400
 8002e40:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002e4e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002e52:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002e56:	4642      	mov	r2, r8
 8002e58:	464b      	mov	r3, r9
 8002e5a:	1891      	adds	r1, r2, r2
 8002e5c:	6239      	str	r1, [r7, #32]
 8002e5e:	415b      	adcs	r3, r3
 8002e60:	627b      	str	r3, [r7, #36]	; 0x24
 8002e62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e66:	4641      	mov	r1, r8
 8002e68:	1854      	adds	r4, r2, r1
 8002e6a:	4649      	mov	r1, r9
 8002e6c:	eb43 0501 	adc.w	r5, r3, r1
 8002e70:	f04f 0200 	mov.w	r2, #0
 8002e74:	f04f 0300 	mov.w	r3, #0
 8002e78:	00eb      	lsls	r3, r5, #3
 8002e7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e7e:	00e2      	lsls	r2, r4, #3
 8002e80:	4614      	mov	r4, r2
 8002e82:	461d      	mov	r5, r3
 8002e84:	4643      	mov	r3, r8
 8002e86:	18e3      	adds	r3, r4, r3
 8002e88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002e8c:	464b      	mov	r3, r9
 8002e8e:	eb45 0303 	adc.w	r3, r5, r3
 8002e92:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002ea2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002ea6:	f04f 0200 	mov.w	r2, #0
 8002eaa:	f04f 0300 	mov.w	r3, #0
 8002eae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002eb2:	4629      	mov	r1, r5
 8002eb4:	008b      	lsls	r3, r1, #2
 8002eb6:	4621      	mov	r1, r4
 8002eb8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ebc:	4621      	mov	r1, r4
 8002ebe:	008a      	lsls	r2, r1, #2
 8002ec0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002ec4:	f7fd f9e4 	bl	8000290 <__aeabi_uldivmod>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	460b      	mov	r3, r1
 8002ecc:	4b60      	ldr	r3, [pc, #384]	; (8003050 <UART_SetConfig+0x4e4>)
 8002ece:	fba3 2302 	umull	r2, r3, r3, r2
 8002ed2:	095b      	lsrs	r3, r3, #5
 8002ed4:	011c      	lsls	r4, r3, #4
 8002ed6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002eda:	2200      	movs	r2, #0
 8002edc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002ee0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002ee4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002ee8:	4642      	mov	r2, r8
 8002eea:	464b      	mov	r3, r9
 8002eec:	1891      	adds	r1, r2, r2
 8002eee:	61b9      	str	r1, [r7, #24]
 8002ef0:	415b      	adcs	r3, r3
 8002ef2:	61fb      	str	r3, [r7, #28]
 8002ef4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ef8:	4641      	mov	r1, r8
 8002efa:	1851      	adds	r1, r2, r1
 8002efc:	6139      	str	r1, [r7, #16]
 8002efe:	4649      	mov	r1, r9
 8002f00:	414b      	adcs	r3, r1
 8002f02:	617b      	str	r3, [r7, #20]
 8002f04:	f04f 0200 	mov.w	r2, #0
 8002f08:	f04f 0300 	mov.w	r3, #0
 8002f0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f10:	4659      	mov	r1, fp
 8002f12:	00cb      	lsls	r3, r1, #3
 8002f14:	4651      	mov	r1, sl
 8002f16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f1a:	4651      	mov	r1, sl
 8002f1c:	00ca      	lsls	r2, r1, #3
 8002f1e:	4610      	mov	r0, r2
 8002f20:	4619      	mov	r1, r3
 8002f22:	4603      	mov	r3, r0
 8002f24:	4642      	mov	r2, r8
 8002f26:	189b      	adds	r3, r3, r2
 8002f28:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002f2c:	464b      	mov	r3, r9
 8002f2e:	460a      	mov	r2, r1
 8002f30:	eb42 0303 	adc.w	r3, r2, r3
 8002f34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	67bb      	str	r3, [r7, #120]	; 0x78
 8002f42:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002f44:	f04f 0200 	mov.w	r2, #0
 8002f48:	f04f 0300 	mov.w	r3, #0
 8002f4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002f50:	4649      	mov	r1, r9
 8002f52:	008b      	lsls	r3, r1, #2
 8002f54:	4641      	mov	r1, r8
 8002f56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f5a:	4641      	mov	r1, r8
 8002f5c:	008a      	lsls	r2, r1, #2
 8002f5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002f62:	f7fd f995 	bl	8000290 <__aeabi_uldivmod>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4611      	mov	r1, r2
 8002f6c:	4b38      	ldr	r3, [pc, #224]	; (8003050 <UART_SetConfig+0x4e4>)
 8002f6e:	fba3 2301 	umull	r2, r3, r3, r1
 8002f72:	095b      	lsrs	r3, r3, #5
 8002f74:	2264      	movs	r2, #100	; 0x64
 8002f76:	fb02 f303 	mul.w	r3, r2, r3
 8002f7a:	1acb      	subs	r3, r1, r3
 8002f7c:	011b      	lsls	r3, r3, #4
 8002f7e:	3332      	adds	r3, #50	; 0x32
 8002f80:	4a33      	ldr	r2, [pc, #204]	; (8003050 <UART_SetConfig+0x4e4>)
 8002f82:	fba2 2303 	umull	r2, r3, r2, r3
 8002f86:	095b      	lsrs	r3, r3, #5
 8002f88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f8c:	441c      	add	r4, r3
 8002f8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f92:	2200      	movs	r2, #0
 8002f94:	673b      	str	r3, [r7, #112]	; 0x70
 8002f96:	677a      	str	r2, [r7, #116]	; 0x74
 8002f98:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002f9c:	4642      	mov	r2, r8
 8002f9e:	464b      	mov	r3, r9
 8002fa0:	1891      	adds	r1, r2, r2
 8002fa2:	60b9      	str	r1, [r7, #8]
 8002fa4:	415b      	adcs	r3, r3
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002fac:	4641      	mov	r1, r8
 8002fae:	1851      	adds	r1, r2, r1
 8002fb0:	6039      	str	r1, [r7, #0]
 8002fb2:	4649      	mov	r1, r9
 8002fb4:	414b      	adcs	r3, r1
 8002fb6:	607b      	str	r3, [r7, #4]
 8002fb8:	f04f 0200 	mov.w	r2, #0
 8002fbc:	f04f 0300 	mov.w	r3, #0
 8002fc0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002fc4:	4659      	mov	r1, fp
 8002fc6:	00cb      	lsls	r3, r1, #3
 8002fc8:	4651      	mov	r1, sl
 8002fca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002fce:	4651      	mov	r1, sl
 8002fd0:	00ca      	lsls	r2, r1, #3
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	4642      	mov	r2, r8
 8002fda:	189b      	adds	r3, r3, r2
 8002fdc:	66bb      	str	r3, [r7, #104]	; 0x68
 8002fde:	464b      	mov	r3, r9
 8002fe0:	460a      	mov	r2, r1
 8002fe2:	eb42 0303 	adc.w	r3, r2, r3
 8002fe6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	663b      	str	r3, [r7, #96]	; 0x60
 8002ff2:	667a      	str	r2, [r7, #100]	; 0x64
 8002ff4:	f04f 0200 	mov.w	r2, #0
 8002ff8:	f04f 0300 	mov.w	r3, #0
 8002ffc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003000:	4649      	mov	r1, r9
 8003002:	008b      	lsls	r3, r1, #2
 8003004:	4641      	mov	r1, r8
 8003006:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800300a:	4641      	mov	r1, r8
 800300c:	008a      	lsls	r2, r1, #2
 800300e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003012:	f7fd f93d 	bl	8000290 <__aeabi_uldivmod>
 8003016:	4602      	mov	r2, r0
 8003018:	460b      	mov	r3, r1
 800301a:	4b0d      	ldr	r3, [pc, #52]	; (8003050 <UART_SetConfig+0x4e4>)
 800301c:	fba3 1302 	umull	r1, r3, r3, r2
 8003020:	095b      	lsrs	r3, r3, #5
 8003022:	2164      	movs	r1, #100	; 0x64
 8003024:	fb01 f303 	mul.w	r3, r1, r3
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	011b      	lsls	r3, r3, #4
 800302c:	3332      	adds	r3, #50	; 0x32
 800302e:	4a08      	ldr	r2, [pc, #32]	; (8003050 <UART_SetConfig+0x4e4>)
 8003030:	fba2 2303 	umull	r2, r3, r2, r3
 8003034:	095b      	lsrs	r3, r3, #5
 8003036:	f003 020f 	and.w	r2, r3, #15
 800303a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4422      	add	r2, r4
 8003042:	609a      	str	r2, [r3, #8]
}
 8003044:	bf00      	nop
 8003046:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800304a:	46bd      	mov	sp, r7
 800304c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003050:	51eb851f 	.word	0x51eb851f

08003054 <siprintf>:
 8003054:	b40e      	push	{r1, r2, r3}
 8003056:	b500      	push	{lr}
 8003058:	b09c      	sub	sp, #112	; 0x70
 800305a:	ab1d      	add	r3, sp, #116	; 0x74
 800305c:	9002      	str	r0, [sp, #8]
 800305e:	9006      	str	r0, [sp, #24]
 8003060:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003064:	4809      	ldr	r0, [pc, #36]	; (800308c <siprintf+0x38>)
 8003066:	9107      	str	r1, [sp, #28]
 8003068:	9104      	str	r1, [sp, #16]
 800306a:	4909      	ldr	r1, [pc, #36]	; (8003090 <siprintf+0x3c>)
 800306c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003070:	9105      	str	r1, [sp, #20]
 8003072:	6800      	ldr	r0, [r0, #0]
 8003074:	9301      	str	r3, [sp, #4]
 8003076:	a902      	add	r1, sp, #8
 8003078:	f000 f992 	bl	80033a0 <_svfiprintf_r>
 800307c:	9b02      	ldr	r3, [sp, #8]
 800307e:	2200      	movs	r2, #0
 8003080:	701a      	strb	r2, [r3, #0]
 8003082:	b01c      	add	sp, #112	; 0x70
 8003084:	f85d eb04 	ldr.w	lr, [sp], #4
 8003088:	b003      	add	sp, #12
 800308a:	4770      	bx	lr
 800308c:	200000a0 	.word	0x200000a0
 8003090:	ffff0208 	.word	0xffff0208

08003094 <memset>:
 8003094:	4402      	add	r2, r0
 8003096:	4603      	mov	r3, r0
 8003098:	4293      	cmp	r3, r2
 800309a:	d100      	bne.n	800309e <memset+0xa>
 800309c:	4770      	bx	lr
 800309e:	f803 1b01 	strb.w	r1, [r3], #1
 80030a2:	e7f9      	b.n	8003098 <memset+0x4>

080030a4 <__errno>:
 80030a4:	4b01      	ldr	r3, [pc, #4]	; (80030ac <__errno+0x8>)
 80030a6:	6818      	ldr	r0, [r3, #0]
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	200000a0 	.word	0x200000a0

080030b0 <__libc_init_array>:
 80030b0:	b570      	push	{r4, r5, r6, lr}
 80030b2:	4d0d      	ldr	r5, [pc, #52]	; (80030e8 <__libc_init_array+0x38>)
 80030b4:	4c0d      	ldr	r4, [pc, #52]	; (80030ec <__libc_init_array+0x3c>)
 80030b6:	1b64      	subs	r4, r4, r5
 80030b8:	10a4      	asrs	r4, r4, #2
 80030ba:	2600      	movs	r6, #0
 80030bc:	42a6      	cmp	r6, r4
 80030be:	d109      	bne.n	80030d4 <__libc_init_array+0x24>
 80030c0:	4d0b      	ldr	r5, [pc, #44]	; (80030f0 <__libc_init_array+0x40>)
 80030c2:	4c0c      	ldr	r4, [pc, #48]	; (80030f4 <__libc_init_array+0x44>)
 80030c4:	f000 fc6a 	bl	800399c <_init>
 80030c8:	1b64      	subs	r4, r4, r5
 80030ca:	10a4      	asrs	r4, r4, #2
 80030cc:	2600      	movs	r6, #0
 80030ce:	42a6      	cmp	r6, r4
 80030d0:	d105      	bne.n	80030de <__libc_init_array+0x2e>
 80030d2:	bd70      	pop	{r4, r5, r6, pc}
 80030d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80030d8:	4798      	blx	r3
 80030da:	3601      	adds	r6, #1
 80030dc:	e7ee      	b.n	80030bc <__libc_init_array+0xc>
 80030de:	f855 3b04 	ldr.w	r3, [r5], #4
 80030e2:	4798      	blx	r3
 80030e4:	3601      	adds	r6, #1
 80030e6:	e7f2      	b.n	80030ce <__libc_init_array+0x1e>
 80030e8:	08003ae4 	.word	0x08003ae4
 80030ec:	08003ae4 	.word	0x08003ae4
 80030f0:	08003ae4 	.word	0x08003ae4
 80030f4:	08003ae8 	.word	0x08003ae8

080030f8 <__retarget_lock_acquire_recursive>:
 80030f8:	4770      	bx	lr

080030fa <__retarget_lock_release_recursive>:
 80030fa:	4770      	bx	lr

080030fc <_free_r>:
 80030fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80030fe:	2900      	cmp	r1, #0
 8003100:	d044      	beq.n	800318c <_free_r+0x90>
 8003102:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003106:	9001      	str	r0, [sp, #4]
 8003108:	2b00      	cmp	r3, #0
 800310a:	f1a1 0404 	sub.w	r4, r1, #4
 800310e:	bfb8      	it	lt
 8003110:	18e4      	addlt	r4, r4, r3
 8003112:	f000 f8df 	bl	80032d4 <__malloc_lock>
 8003116:	4a1e      	ldr	r2, [pc, #120]	; (8003190 <_free_r+0x94>)
 8003118:	9801      	ldr	r0, [sp, #4]
 800311a:	6813      	ldr	r3, [r2, #0]
 800311c:	b933      	cbnz	r3, 800312c <_free_r+0x30>
 800311e:	6063      	str	r3, [r4, #4]
 8003120:	6014      	str	r4, [r2, #0]
 8003122:	b003      	add	sp, #12
 8003124:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003128:	f000 b8da 	b.w	80032e0 <__malloc_unlock>
 800312c:	42a3      	cmp	r3, r4
 800312e:	d908      	bls.n	8003142 <_free_r+0x46>
 8003130:	6825      	ldr	r5, [r4, #0]
 8003132:	1961      	adds	r1, r4, r5
 8003134:	428b      	cmp	r3, r1
 8003136:	bf01      	itttt	eq
 8003138:	6819      	ldreq	r1, [r3, #0]
 800313a:	685b      	ldreq	r3, [r3, #4]
 800313c:	1949      	addeq	r1, r1, r5
 800313e:	6021      	streq	r1, [r4, #0]
 8003140:	e7ed      	b.n	800311e <_free_r+0x22>
 8003142:	461a      	mov	r2, r3
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	b10b      	cbz	r3, 800314c <_free_r+0x50>
 8003148:	42a3      	cmp	r3, r4
 800314a:	d9fa      	bls.n	8003142 <_free_r+0x46>
 800314c:	6811      	ldr	r1, [r2, #0]
 800314e:	1855      	adds	r5, r2, r1
 8003150:	42a5      	cmp	r5, r4
 8003152:	d10b      	bne.n	800316c <_free_r+0x70>
 8003154:	6824      	ldr	r4, [r4, #0]
 8003156:	4421      	add	r1, r4
 8003158:	1854      	adds	r4, r2, r1
 800315a:	42a3      	cmp	r3, r4
 800315c:	6011      	str	r1, [r2, #0]
 800315e:	d1e0      	bne.n	8003122 <_free_r+0x26>
 8003160:	681c      	ldr	r4, [r3, #0]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	6053      	str	r3, [r2, #4]
 8003166:	440c      	add	r4, r1
 8003168:	6014      	str	r4, [r2, #0]
 800316a:	e7da      	b.n	8003122 <_free_r+0x26>
 800316c:	d902      	bls.n	8003174 <_free_r+0x78>
 800316e:	230c      	movs	r3, #12
 8003170:	6003      	str	r3, [r0, #0]
 8003172:	e7d6      	b.n	8003122 <_free_r+0x26>
 8003174:	6825      	ldr	r5, [r4, #0]
 8003176:	1961      	adds	r1, r4, r5
 8003178:	428b      	cmp	r3, r1
 800317a:	bf04      	itt	eq
 800317c:	6819      	ldreq	r1, [r3, #0]
 800317e:	685b      	ldreq	r3, [r3, #4]
 8003180:	6063      	str	r3, [r4, #4]
 8003182:	bf04      	itt	eq
 8003184:	1949      	addeq	r1, r1, r5
 8003186:	6021      	streq	r1, [r4, #0]
 8003188:	6054      	str	r4, [r2, #4]
 800318a:	e7ca      	b.n	8003122 <_free_r+0x26>
 800318c:	b003      	add	sp, #12
 800318e:	bd30      	pop	{r4, r5, pc}
 8003190:	20000254 	.word	0x20000254

08003194 <sbrk_aligned>:
 8003194:	b570      	push	{r4, r5, r6, lr}
 8003196:	4e0e      	ldr	r6, [pc, #56]	; (80031d0 <sbrk_aligned+0x3c>)
 8003198:	460c      	mov	r4, r1
 800319a:	6831      	ldr	r1, [r6, #0]
 800319c:	4605      	mov	r5, r0
 800319e:	b911      	cbnz	r1, 80031a6 <sbrk_aligned+0x12>
 80031a0:	f000 fba6 	bl	80038f0 <_sbrk_r>
 80031a4:	6030      	str	r0, [r6, #0]
 80031a6:	4621      	mov	r1, r4
 80031a8:	4628      	mov	r0, r5
 80031aa:	f000 fba1 	bl	80038f0 <_sbrk_r>
 80031ae:	1c43      	adds	r3, r0, #1
 80031b0:	d00a      	beq.n	80031c8 <sbrk_aligned+0x34>
 80031b2:	1cc4      	adds	r4, r0, #3
 80031b4:	f024 0403 	bic.w	r4, r4, #3
 80031b8:	42a0      	cmp	r0, r4
 80031ba:	d007      	beq.n	80031cc <sbrk_aligned+0x38>
 80031bc:	1a21      	subs	r1, r4, r0
 80031be:	4628      	mov	r0, r5
 80031c0:	f000 fb96 	bl	80038f0 <_sbrk_r>
 80031c4:	3001      	adds	r0, #1
 80031c6:	d101      	bne.n	80031cc <sbrk_aligned+0x38>
 80031c8:	f04f 34ff 	mov.w	r4, #4294967295
 80031cc:	4620      	mov	r0, r4
 80031ce:	bd70      	pop	{r4, r5, r6, pc}
 80031d0:	20000258 	.word	0x20000258

080031d4 <_malloc_r>:
 80031d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031d8:	1ccd      	adds	r5, r1, #3
 80031da:	f025 0503 	bic.w	r5, r5, #3
 80031de:	3508      	adds	r5, #8
 80031e0:	2d0c      	cmp	r5, #12
 80031e2:	bf38      	it	cc
 80031e4:	250c      	movcc	r5, #12
 80031e6:	2d00      	cmp	r5, #0
 80031e8:	4607      	mov	r7, r0
 80031ea:	db01      	blt.n	80031f0 <_malloc_r+0x1c>
 80031ec:	42a9      	cmp	r1, r5
 80031ee:	d905      	bls.n	80031fc <_malloc_r+0x28>
 80031f0:	230c      	movs	r3, #12
 80031f2:	603b      	str	r3, [r7, #0]
 80031f4:	2600      	movs	r6, #0
 80031f6:	4630      	mov	r0, r6
 80031f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80032d0 <_malloc_r+0xfc>
 8003200:	f000 f868 	bl	80032d4 <__malloc_lock>
 8003204:	f8d8 3000 	ldr.w	r3, [r8]
 8003208:	461c      	mov	r4, r3
 800320a:	bb5c      	cbnz	r4, 8003264 <_malloc_r+0x90>
 800320c:	4629      	mov	r1, r5
 800320e:	4638      	mov	r0, r7
 8003210:	f7ff ffc0 	bl	8003194 <sbrk_aligned>
 8003214:	1c43      	adds	r3, r0, #1
 8003216:	4604      	mov	r4, r0
 8003218:	d155      	bne.n	80032c6 <_malloc_r+0xf2>
 800321a:	f8d8 4000 	ldr.w	r4, [r8]
 800321e:	4626      	mov	r6, r4
 8003220:	2e00      	cmp	r6, #0
 8003222:	d145      	bne.n	80032b0 <_malloc_r+0xdc>
 8003224:	2c00      	cmp	r4, #0
 8003226:	d048      	beq.n	80032ba <_malloc_r+0xe6>
 8003228:	6823      	ldr	r3, [r4, #0]
 800322a:	4631      	mov	r1, r6
 800322c:	4638      	mov	r0, r7
 800322e:	eb04 0903 	add.w	r9, r4, r3
 8003232:	f000 fb5d 	bl	80038f0 <_sbrk_r>
 8003236:	4581      	cmp	r9, r0
 8003238:	d13f      	bne.n	80032ba <_malloc_r+0xe6>
 800323a:	6821      	ldr	r1, [r4, #0]
 800323c:	1a6d      	subs	r5, r5, r1
 800323e:	4629      	mov	r1, r5
 8003240:	4638      	mov	r0, r7
 8003242:	f7ff ffa7 	bl	8003194 <sbrk_aligned>
 8003246:	3001      	adds	r0, #1
 8003248:	d037      	beq.n	80032ba <_malloc_r+0xe6>
 800324a:	6823      	ldr	r3, [r4, #0]
 800324c:	442b      	add	r3, r5
 800324e:	6023      	str	r3, [r4, #0]
 8003250:	f8d8 3000 	ldr.w	r3, [r8]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d038      	beq.n	80032ca <_malloc_r+0xf6>
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	42a2      	cmp	r2, r4
 800325c:	d12b      	bne.n	80032b6 <_malloc_r+0xe2>
 800325e:	2200      	movs	r2, #0
 8003260:	605a      	str	r2, [r3, #4]
 8003262:	e00f      	b.n	8003284 <_malloc_r+0xb0>
 8003264:	6822      	ldr	r2, [r4, #0]
 8003266:	1b52      	subs	r2, r2, r5
 8003268:	d41f      	bmi.n	80032aa <_malloc_r+0xd6>
 800326a:	2a0b      	cmp	r2, #11
 800326c:	d917      	bls.n	800329e <_malloc_r+0xca>
 800326e:	1961      	adds	r1, r4, r5
 8003270:	42a3      	cmp	r3, r4
 8003272:	6025      	str	r5, [r4, #0]
 8003274:	bf18      	it	ne
 8003276:	6059      	strne	r1, [r3, #4]
 8003278:	6863      	ldr	r3, [r4, #4]
 800327a:	bf08      	it	eq
 800327c:	f8c8 1000 	streq.w	r1, [r8]
 8003280:	5162      	str	r2, [r4, r5]
 8003282:	604b      	str	r3, [r1, #4]
 8003284:	4638      	mov	r0, r7
 8003286:	f104 060b 	add.w	r6, r4, #11
 800328a:	f000 f829 	bl	80032e0 <__malloc_unlock>
 800328e:	f026 0607 	bic.w	r6, r6, #7
 8003292:	1d23      	adds	r3, r4, #4
 8003294:	1af2      	subs	r2, r6, r3
 8003296:	d0ae      	beq.n	80031f6 <_malloc_r+0x22>
 8003298:	1b9b      	subs	r3, r3, r6
 800329a:	50a3      	str	r3, [r4, r2]
 800329c:	e7ab      	b.n	80031f6 <_malloc_r+0x22>
 800329e:	42a3      	cmp	r3, r4
 80032a0:	6862      	ldr	r2, [r4, #4]
 80032a2:	d1dd      	bne.n	8003260 <_malloc_r+0x8c>
 80032a4:	f8c8 2000 	str.w	r2, [r8]
 80032a8:	e7ec      	b.n	8003284 <_malloc_r+0xb0>
 80032aa:	4623      	mov	r3, r4
 80032ac:	6864      	ldr	r4, [r4, #4]
 80032ae:	e7ac      	b.n	800320a <_malloc_r+0x36>
 80032b0:	4634      	mov	r4, r6
 80032b2:	6876      	ldr	r6, [r6, #4]
 80032b4:	e7b4      	b.n	8003220 <_malloc_r+0x4c>
 80032b6:	4613      	mov	r3, r2
 80032b8:	e7cc      	b.n	8003254 <_malloc_r+0x80>
 80032ba:	230c      	movs	r3, #12
 80032bc:	603b      	str	r3, [r7, #0]
 80032be:	4638      	mov	r0, r7
 80032c0:	f000 f80e 	bl	80032e0 <__malloc_unlock>
 80032c4:	e797      	b.n	80031f6 <_malloc_r+0x22>
 80032c6:	6025      	str	r5, [r4, #0]
 80032c8:	e7dc      	b.n	8003284 <_malloc_r+0xb0>
 80032ca:	605b      	str	r3, [r3, #4]
 80032cc:	deff      	udf	#255	; 0xff
 80032ce:	bf00      	nop
 80032d0:	20000254 	.word	0x20000254

080032d4 <__malloc_lock>:
 80032d4:	4801      	ldr	r0, [pc, #4]	; (80032dc <__malloc_lock+0x8>)
 80032d6:	f7ff bf0f 	b.w	80030f8 <__retarget_lock_acquire_recursive>
 80032da:	bf00      	nop
 80032dc:	20000250 	.word	0x20000250

080032e0 <__malloc_unlock>:
 80032e0:	4801      	ldr	r0, [pc, #4]	; (80032e8 <__malloc_unlock+0x8>)
 80032e2:	f7ff bf0a 	b.w	80030fa <__retarget_lock_release_recursive>
 80032e6:	bf00      	nop
 80032e8:	20000250 	.word	0x20000250

080032ec <__ssputs_r>:
 80032ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032f0:	688e      	ldr	r6, [r1, #8]
 80032f2:	461f      	mov	r7, r3
 80032f4:	42be      	cmp	r6, r7
 80032f6:	680b      	ldr	r3, [r1, #0]
 80032f8:	4682      	mov	sl, r0
 80032fa:	460c      	mov	r4, r1
 80032fc:	4690      	mov	r8, r2
 80032fe:	d82c      	bhi.n	800335a <__ssputs_r+0x6e>
 8003300:	898a      	ldrh	r2, [r1, #12]
 8003302:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003306:	d026      	beq.n	8003356 <__ssputs_r+0x6a>
 8003308:	6965      	ldr	r5, [r4, #20]
 800330a:	6909      	ldr	r1, [r1, #16]
 800330c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003310:	eba3 0901 	sub.w	r9, r3, r1
 8003314:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003318:	1c7b      	adds	r3, r7, #1
 800331a:	444b      	add	r3, r9
 800331c:	106d      	asrs	r5, r5, #1
 800331e:	429d      	cmp	r5, r3
 8003320:	bf38      	it	cc
 8003322:	461d      	movcc	r5, r3
 8003324:	0553      	lsls	r3, r2, #21
 8003326:	d527      	bpl.n	8003378 <__ssputs_r+0x8c>
 8003328:	4629      	mov	r1, r5
 800332a:	f7ff ff53 	bl	80031d4 <_malloc_r>
 800332e:	4606      	mov	r6, r0
 8003330:	b360      	cbz	r0, 800338c <__ssputs_r+0xa0>
 8003332:	6921      	ldr	r1, [r4, #16]
 8003334:	464a      	mov	r2, r9
 8003336:	f000 faeb 	bl	8003910 <memcpy>
 800333a:	89a3      	ldrh	r3, [r4, #12]
 800333c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003344:	81a3      	strh	r3, [r4, #12]
 8003346:	6126      	str	r6, [r4, #16]
 8003348:	6165      	str	r5, [r4, #20]
 800334a:	444e      	add	r6, r9
 800334c:	eba5 0509 	sub.w	r5, r5, r9
 8003350:	6026      	str	r6, [r4, #0]
 8003352:	60a5      	str	r5, [r4, #8]
 8003354:	463e      	mov	r6, r7
 8003356:	42be      	cmp	r6, r7
 8003358:	d900      	bls.n	800335c <__ssputs_r+0x70>
 800335a:	463e      	mov	r6, r7
 800335c:	6820      	ldr	r0, [r4, #0]
 800335e:	4632      	mov	r2, r6
 8003360:	4641      	mov	r1, r8
 8003362:	f000 faab 	bl	80038bc <memmove>
 8003366:	68a3      	ldr	r3, [r4, #8]
 8003368:	1b9b      	subs	r3, r3, r6
 800336a:	60a3      	str	r3, [r4, #8]
 800336c:	6823      	ldr	r3, [r4, #0]
 800336e:	4433      	add	r3, r6
 8003370:	6023      	str	r3, [r4, #0]
 8003372:	2000      	movs	r0, #0
 8003374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003378:	462a      	mov	r2, r5
 800337a:	f000 fad7 	bl	800392c <_realloc_r>
 800337e:	4606      	mov	r6, r0
 8003380:	2800      	cmp	r0, #0
 8003382:	d1e0      	bne.n	8003346 <__ssputs_r+0x5a>
 8003384:	6921      	ldr	r1, [r4, #16]
 8003386:	4650      	mov	r0, sl
 8003388:	f7ff feb8 	bl	80030fc <_free_r>
 800338c:	230c      	movs	r3, #12
 800338e:	f8ca 3000 	str.w	r3, [sl]
 8003392:	89a3      	ldrh	r3, [r4, #12]
 8003394:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003398:	81a3      	strh	r3, [r4, #12]
 800339a:	f04f 30ff 	mov.w	r0, #4294967295
 800339e:	e7e9      	b.n	8003374 <__ssputs_r+0x88>

080033a0 <_svfiprintf_r>:
 80033a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033a4:	4698      	mov	r8, r3
 80033a6:	898b      	ldrh	r3, [r1, #12]
 80033a8:	061b      	lsls	r3, r3, #24
 80033aa:	b09d      	sub	sp, #116	; 0x74
 80033ac:	4607      	mov	r7, r0
 80033ae:	460d      	mov	r5, r1
 80033b0:	4614      	mov	r4, r2
 80033b2:	d50e      	bpl.n	80033d2 <_svfiprintf_r+0x32>
 80033b4:	690b      	ldr	r3, [r1, #16]
 80033b6:	b963      	cbnz	r3, 80033d2 <_svfiprintf_r+0x32>
 80033b8:	2140      	movs	r1, #64	; 0x40
 80033ba:	f7ff ff0b 	bl	80031d4 <_malloc_r>
 80033be:	6028      	str	r0, [r5, #0]
 80033c0:	6128      	str	r0, [r5, #16]
 80033c2:	b920      	cbnz	r0, 80033ce <_svfiprintf_r+0x2e>
 80033c4:	230c      	movs	r3, #12
 80033c6:	603b      	str	r3, [r7, #0]
 80033c8:	f04f 30ff 	mov.w	r0, #4294967295
 80033cc:	e0d0      	b.n	8003570 <_svfiprintf_r+0x1d0>
 80033ce:	2340      	movs	r3, #64	; 0x40
 80033d0:	616b      	str	r3, [r5, #20]
 80033d2:	2300      	movs	r3, #0
 80033d4:	9309      	str	r3, [sp, #36]	; 0x24
 80033d6:	2320      	movs	r3, #32
 80033d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80033dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80033e0:	2330      	movs	r3, #48	; 0x30
 80033e2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003588 <_svfiprintf_r+0x1e8>
 80033e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80033ea:	f04f 0901 	mov.w	r9, #1
 80033ee:	4623      	mov	r3, r4
 80033f0:	469a      	mov	sl, r3
 80033f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80033f6:	b10a      	cbz	r2, 80033fc <_svfiprintf_r+0x5c>
 80033f8:	2a25      	cmp	r2, #37	; 0x25
 80033fa:	d1f9      	bne.n	80033f0 <_svfiprintf_r+0x50>
 80033fc:	ebba 0b04 	subs.w	fp, sl, r4
 8003400:	d00b      	beq.n	800341a <_svfiprintf_r+0x7a>
 8003402:	465b      	mov	r3, fp
 8003404:	4622      	mov	r2, r4
 8003406:	4629      	mov	r1, r5
 8003408:	4638      	mov	r0, r7
 800340a:	f7ff ff6f 	bl	80032ec <__ssputs_r>
 800340e:	3001      	adds	r0, #1
 8003410:	f000 80a9 	beq.w	8003566 <_svfiprintf_r+0x1c6>
 8003414:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003416:	445a      	add	r2, fp
 8003418:	9209      	str	r2, [sp, #36]	; 0x24
 800341a:	f89a 3000 	ldrb.w	r3, [sl]
 800341e:	2b00      	cmp	r3, #0
 8003420:	f000 80a1 	beq.w	8003566 <_svfiprintf_r+0x1c6>
 8003424:	2300      	movs	r3, #0
 8003426:	f04f 32ff 	mov.w	r2, #4294967295
 800342a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800342e:	f10a 0a01 	add.w	sl, sl, #1
 8003432:	9304      	str	r3, [sp, #16]
 8003434:	9307      	str	r3, [sp, #28]
 8003436:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800343a:	931a      	str	r3, [sp, #104]	; 0x68
 800343c:	4654      	mov	r4, sl
 800343e:	2205      	movs	r2, #5
 8003440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003444:	4850      	ldr	r0, [pc, #320]	; (8003588 <_svfiprintf_r+0x1e8>)
 8003446:	f7fc fed3 	bl	80001f0 <memchr>
 800344a:	9a04      	ldr	r2, [sp, #16]
 800344c:	b9d8      	cbnz	r0, 8003486 <_svfiprintf_r+0xe6>
 800344e:	06d0      	lsls	r0, r2, #27
 8003450:	bf44      	itt	mi
 8003452:	2320      	movmi	r3, #32
 8003454:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003458:	0711      	lsls	r1, r2, #28
 800345a:	bf44      	itt	mi
 800345c:	232b      	movmi	r3, #43	; 0x2b
 800345e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003462:	f89a 3000 	ldrb.w	r3, [sl]
 8003466:	2b2a      	cmp	r3, #42	; 0x2a
 8003468:	d015      	beq.n	8003496 <_svfiprintf_r+0xf6>
 800346a:	9a07      	ldr	r2, [sp, #28]
 800346c:	4654      	mov	r4, sl
 800346e:	2000      	movs	r0, #0
 8003470:	f04f 0c0a 	mov.w	ip, #10
 8003474:	4621      	mov	r1, r4
 8003476:	f811 3b01 	ldrb.w	r3, [r1], #1
 800347a:	3b30      	subs	r3, #48	; 0x30
 800347c:	2b09      	cmp	r3, #9
 800347e:	d94d      	bls.n	800351c <_svfiprintf_r+0x17c>
 8003480:	b1b0      	cbz	r0, 80034b0 <_svfiprintf_r+0x110>
 8003482:	9207      	str	r2, [sp, #28]
 8003484:	e014      	b.n	80034b0 <_svfiprintf_r+0x110>
 8003486:	eba0 0308 	sub.w	r3, r0, r8
 800348a:	fa09 f303 	lsl.w	r3, r9, r3
 800348e:	4313      	orrs	r3, r2
 8003490:	9304      	str	r3, [sp, #16]
 8003492:	46a2      	mov	sl, r4
 8003494:	e7d2      	b.n	800343c <_svfiprintf_r+0x9c>
 8003496:	9b03      	ldr	r3, [sp, #12]
 8003498:	1d19      	adds	r1, r3, #4
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	9103      	str	r1, [sp, #12]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	bfbb      	ittet	lt
 80034a2:	425b      	neglt	r3, r3
 80034a4:	f042 0202 	orrlt.w	r2, r2, #2
 80034a8:	9307      	strge	r3, [sp, #28]
 80034aa:	9307      	strlt	r3, [sp, #28]
 80034ac:	bfb8      	it	lt
 80034ae:	9204      	strlt	r2, [sp, #16]
 80034b0:	7823      	ldrb	r3, [r4, #0]
 80034b2:	2b2e      	cmp	r3, #46	; 0x2e
 80034b4:	d10c      	bne.n	80034d0 <_svfiprintf_r+0x130>
 80034b6:	7863      	ldrb	r3, [r4, #1]
 80034b8:	2b2a      	cmp	r3, #42	; 0x2a
 80034ba:	d134      	bne.n	8003526 <_svfiprintf_r+0x186>
 80034bc:	9b03      	ldr	r3, [sp, #12]
 80034be:	1d1a      	adds	r2, r3, #4
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	9203      	str	r2, [sp, #12]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	bfb8      	it	lt
 80034c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80034cc:	3402      	adds	r4, #2
 80034ce:	9305      	str	r3, [sp, #20]
 80034d0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003598 <_svfiprintf_r+0x1f8>
 80034d4:	7821      	ldrb	r1, [r4, #0]
 80034d6:	2203      	movs	r2, #3
 80034d8:	4650      	mov	r0, sl
 80034da:	f7fc fe89 	bl	80001f0 <memchr>
 80034de:	b138      	cbz	r0, 80034f0 <_svfiprintf_r+0x150>
 80034e0:	9b04      	ldr	r3, [sp, #16]
 80034e2:	eba0 000a 	sub.w	r0, r0, sl
 80034e6:	2240      	movs	r2, #64	; 0x40
 80034e8:	4082      	lsls	r2, r0
 80034ea:	4313      	orrs	r3, r2
 80034ec:	3401      	adds	r4, #1
 80034ee:	9304      	str	r3, [sp, #16]
 80034f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034f4:	4825      	ldr	r0, [pc, #148]	; (800358c <_svfiprintf_r+0x1ec>)
 80034f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80034fa:	2206      	movs	r2, #6
 80034fc:	f7fc fe78 	bl	80001f0 <memchr>
 8003500:	2800      	cmp	r0, #0
 8003502:	d038      	beq.n	8003576 <_svfiprintf_r+0x1d6>
 8003504:	4b22      	ldr	r3, [pc, #136]	; (8003590 <_svfiprintf_r+0x1f0>)
 8003506:	bb1b      	cbnz	r3, 8003550 <_svfiprintf_r+0x1b0>
 8003508:	9b03      	ldr	r3, [sp, #12]
 800350a:	3307      	adds	r3, #7
 800350c:	f023 0307 	bic.w	r3, r3, #7
 8003510:	3308      	adds	r3, #8
 8003512:	9303      	str	r3, [sp, #12]
 8003514:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003516:	4433      	add	r3, r6
 8003518:	9309      	str	r3, [sp, #36]	; 0x24
 800351a:	e768      	b.n	80033ee <_svfiprintf_r+0x4e>
 800351c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003520:	460c      	mov	r4, r1
 8003522:	2001      	movs	r0, #1
 8003524:	e7a6      	b.n	8003474 <_svfiprintf_r+0xd4>
 8003526:	2300      	movs	r3, #0
 8003528:	3401      	adds	r4, #1
 800352a:	9305      	str	r3, [sp, #20]
 800352c:	4619      	mov	r1, r3
 800352e:	f04f 0c0a 	mov.w	ip, #10
 8003532:	4620      	mov	r0, r4
 8003534:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003538:	3a30      	subs	r2, #48	; 0x30
 800353a:	2a09      	cmp	r2, #9
 800353c:	d903      	bls.n	8003546 <_svfiprintf_r+0x1a6>
 800353e:	2b00      	cmp	r3, #0
 8003540:	d0c6      	beq.n	80034d0 <_svfiprintf_r+0x130>
 8003542:	9105      	str	r1, [sp, #20]
 8003544:	e7c4      	b.n	80034d0 <_svfiprintf_r+0x130>
 8003546:	fb0c 2101 	mla	r1, ip, r1, r2
 800354a:	4604      	mov	r4, r0
 800354c:	2301      	movs	r3, #1
 800354e:	e7f0      	b.n	8003532 <_svfiprintf_r+0x192>
 8003550:	ab03      	add	r3, sp, #12
 8003552:	9300      	str	r3, [sp, #0]
 8003554:	462a      	mov	r2, r5
 8003556:	4b0f      	ldr	r3, [pc, #60]	; (8003594 <_svfiprintf_r+0x1f4>)
 8003558:	a904      	add	r1, sp, #16
 800355a:	4638      	mov	r0, r7
 800355c:	f3af 8000 	nop.w
 8003560:	1c42      	adds	r2, r0, #1
 8003562:	4606      	mov	r6, r0
 8003564:	d1d6      	bne.n	8003514 <_svfiprintf_r+0x174>
 8003566:	89ab      	ldrh	r3, [r5, #12]
 8003568:	065b      	lsls	r3, r3, #25
 800356a:	f53f af2d 	bmi.w	80033c8 <_svfiprintf_r+0x28>
 800356e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003570:	b01d      	add	sp, #116	; 0x74
 8003572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003576:	ab03      	add	r3, sp, #12
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	462a      	mov	r2, r5
 800357c:	4b05      	ldr	r3, [pc, #20]	; (8003594 <_svfiprintf_r+0x1f4>)
 800357e:	a904      	add	r1, sp, #16
 8003580:	4638      	mov	r0, r7
 8003582:	f000 f879 	bl	8003678 <_printf_i>
 8003586:	e7eb      	b.n	8003560 <_svfiprintf_r+0x1c0>
 8003588:	08003aa8 	.word	0x08003aa8
 800358c:	08003ab2 	.word	0x08003ab2
 8003590:	00000000 	.word	0x00000000
 8003594:	080032ed 	.word	0x080032ed
 8003598:	08003aae 	.word	0x08003aae

0800359c <_printf_common>:
 800359c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035a0:	4616      	mov	r6, r2
 80035a2:	4699      	mov	r9, r3
 80035a4:	688a      	ldr	r2, [r1, #8]
 80035a6:	690b      	ldr	r3, [r1, #16]
 80035a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80035ac:	4293      	cmp	r3, r2
 80035ae:	bfb8      	it	lt
 80035b0:	4613      	movlt	r3, r2
 80035b2:	6033      	str	r3, [r6, #0]
 80035b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80035b8:	4607      	mov	r7, r0
 80035ba:	460c      	mov	r4, r1
 80035bc:	b10a      	cbz	r2, 80035c2 <_printf_common+0x26>
 80035be:	3301      	adds	r3, #1
 80035c0:	6033      	str	r3, [r6, #0]
 80035c2:	6823      	ldr	r3, [r4, #0]
 80035c4:	0699      	lsls	r1, r3, #26
 80035c6:	bf42      	ittt	mi
 80035c8:	6833      	ldrmi	r3, [r6, #0]
 80035ca:	3302      	addmi	r3, #2
 80035cc:	6033      	strmi	r3, [r6, #0]
 80035ce:	6825      	ldr	r5, [r4, #0]
 80035d0:	f015 0506 	ands.w	r5, r5, #6
 80035d4:	d106      	bne.n	80035e4 <_printf_common+0x48>
 80035d6:	f104 0a19 	add.w	sl, r4, #25
 80035da:	68e3      	ldr	r3, [r4, #12]
 80035dc:	6832      	ldr	r2, [r6, #0]
 80035de:	1a9b      	subs	r3, r3, r2
 80035e0:	42ab      	cmp	r3, r5
 80035e2:	dc26      	bgt.n	8003632 <_printf_common+0x96>
 80035e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80035e8:	1e13      	subs	r3, r2, #0
 80035ea:	6822      	ldr	r2, [r4, #0]
 80035ec:	bf18      	it	ne
 80035ee:	2301      	movne	r3, #1
 80035f0:	0692      	lsls	r2, r2, #26
 80035f2:	d42b      	bmi.n	800364c <_printf_common+0xb0>
 80035f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035f8:	4649      	mov	r1, r9
 80035fa:	4638      	mov	r0, r7
 80035fc:	47c0      	blx	r8
 80035fe:	3001      	adds	r0, #1
 8003600:	d01e      	beq.n	8003640 <_printf_common+0xa4>
 8003602:	6823      	ldr	r3, [r4, #0]
 8003604:	6922      	ldr	r2, [r4, #16]
 8003606:	f003 0306 	and.w	r3, r3, #6
 800360a:	2b04      	cmp	r3, #4
 800360c:	bf02      	ittt	eq
 800360e:	68e5      	ldreq	r5, [r4, #12]
 8003610:	6833      	ldreq	r3, [r6, #0]
 8003612:	1aed      	subeq	r5, r5, r3
 8003614:	68a3      	ldr	r3, [r4, #8]
 8003616:	bf0c      	ite	eq
 8003618:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800361c:	2500      	movne	r5, #0
 800361e:	4293      	cmp	r3, r2
 8003620:	bfc4      	itt	gt
 8003622:	1a9b      	subgt	r3, r3, r2
 8003624:	18ed      	addgt	r5, r5, r3
 8003626:	2600      	movs	r6, #0
 8003628:	341a      	adds	r4, #26
 800362a:	42b5      	cmp	r5, r6
 800362c:	d11a      	bne.n	8003664 <_printf_common+0xc8>
 800362e:	2000      	movs	r0, #0
 8003630:	e008      	b.n	8003644 <_printf_common+0xa8>
 8003632:	2301      	movs	r3, #1
 8003634:	4652      	mov	r2, sl
 8003636:	4649      	mov	r1, r9
 8003638:	4638      	mov	r0, r7
 800363a:	47c0      	blx	r8
 800363c:	3001      	adds	r0, #1
 800363e:	d103      	bne.n	8003648 <_printf_common+0xac>
 8003640:	f04f 30ff 	mov.w	r0, #4294967295
 8003644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003648:	3501      	adds	r5, #1
 800364a:	e7c6      	b.n	80035da <_printf_common+0x3e>
 800364c:	18e1      	adds	r1, r4, r3
 800364e:	1c5a      	adds	r2, r3, #1
 8003650:	2030      	movs	r0, #48	; 0x30
 8003652:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003656:	4422      	add	r2, r4
 8003658:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800365c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003660:	3302      	adds	r3, #2
 8003662:	e7c7      	b.n	80035f4 <_printf_common+0x58>
 8003664:	2301      	movs	r3, #1
 8003666:	4622      	mov	r2, r4
 8003668:	4649      	mov	r1, r9
 800366a:	4638      	mov	r0, r7
 800366c:	47c0      	blx	r8
 800366e:	3001      	adds	r0, #1
 8003670:	d0e6      	beq.n	8003640 <_printf_common+0xa4>
 8003672:	3601      	adds	r6, #1
 8003674:	e7d9      	b.n	800362a <_printf_common+0x8e>
	...

08003678 <_printf_i>:
 8003678:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800367c:	7e0f      	ldrb	r7, [r1, #24]
 800367e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003680:	2f78      	cmp	r7, #120	; 0x78
 8003682:	4691      	mov	r9, r2
 8003684:	4680      	mov	r8, r0
 8003686:	460c      	mov	r4, r1
 8003688:	469a      	mov	sl, r3
 800368a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800368e:	d807      	bhi.n	80036a0 <_printf_i+0x28>
 8003690:	2f62      	cmp	r7, #98	; 0x62
 8003692:	d80a      	bhi.n	80036aa <_printf_i+0x32>
 8003694:	2f00      	cmp	r7, #0
 8003696:	f000 80d4 	beq.w	8003842 <_printf_i+0x1ca>
 800369a:	2f58      	cmp	r7, #88	; 0x58
 800369c:	f000 80c0 	beq.w	8003820 <_printf_i+0x1a8>
 80036a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80036a8:	e03a      	b.n	8003720 <_printf_i+0xa8>
 80036aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80036ae:	2b15      	cmp	r3, #21
 80036b0:	d8f6      	bhi.n	80036a0 <_printf_i+0x28>
 80036b2:	a101      	add	r1, pc, #4	; (adr r1, 80036b8 <_printf_i+0x40>)
 80036b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80036b8:	08003711 	.word	0x08003711
 80036bc:	08003725 	.word	0x08003725
 80036c0:	080036a1 	.word	0x080036a1
 80036c4:	080036a1 	.word	0x080036a1
 80036c8:	080036a1 	.word	0x080036a1
 80036cc:	080036a1 	.word	0x080036a1
 80036d0:	08003725 	.word	0x08003725
 80036d4:	080036a1 	.word	0x080036a1
 80036d8:	080036a1 	.word	0x080036a1
 80036dc:	080036a1 	.word	0x080036a1
 80036e0:	080036a1 	.word	0x080036a1
 80036e4:	08003829 	.word	0x08003829
 80036e8:	08003751 	.word	0x08003751
 80036ec:	080037e3 	.word	0x080037e3
 80036f0:	080036a1 	.word	0x080036a1
 80036f4:	080036a1 	.word	0x080036a1
 80036f8:	0800384b 	.word	0x0800384b
 80036fc:	080036a1 	.word	0x080036a1
 8003700:	08003751 	.word	0x08003751
 8003704:	080036a1 	.word	0x080036a1
 8003708:	080036a1 	.word	0x080036a1
 800370c:	080037eb 	.word	0x080037eb
 8003710:	682b      	ldr	r3, [r5, #0]
 8003712:	1d1a      	adds	r2, r3, #4
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	602a      	str	r2, [r5, #0]
 8003718:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800371c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003720:	2301      	movs	r3, #1
 8003722:	e09f      	b.n	8003864 <_printf_i+0x1ec>
 8003724:	6820      	ldr	r0, [r4, #0]
 8003726:	682b      	ldr	r3, [r5, #0]
 8003728:	0607      	lsls	r7, r0, #24
 800372a:	f103 0104 	add.w	r1, r3, #4
 800372e:	6029      	str	r1, [r5, #0]
 8003730:	d501      	bpl.n	8003736 <_printf_i+0xbe>
 8003732:	681e      	ldr	r6, [r3, #0]
 8003734:	e003      	b.n	800373e <_printf_i+0xc6>
 8003736:	0646      	lsls	r6, r0, #25
 8003738:	d5fb      	bpl.n	8003732 <_printf_i+0xba>
 800373a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800373e:	2e00      	cmp	r6, #0
 8003740:	da03      	bge.n	800374a <_printf_i+0xd2>
 8003742:	232d      	movs	r3, #45	; 0x2d
 8003744:	4276      	negs	r6, r6
 8003746:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800374a:	485a      	ldr	r0, [pc, #360]	; (80038b4 <_printf_i+0x23c>)
 800374c:	230a      	movs	r3, #10
 800374e:	e012      	b.n	8003776 <_printf_i+0xfe>
 8003750:	682b      	ldr	r3, [r5, #0]
 8003752:	6820      	ldr	r0, [r4, #0]
 8003754:	1d19      	adds	r1, r3, #4
 8003756:	6029      	str	r1, [r5, #0]
 8003758:	0605      	lsls	r5, r0, #24
 800375a:	d501      	bpl.n	8003760 <_printf_i+0xe8>
 800375c:	681e      	ldr	r6, [r3, #0]
 800375e:	e002      	b.n	8003766 <_printf_i+0xee>
 8003760:	0641      	lsls	r1, r0, #25
 8003762:	d5fb      	bpl.n	800375c <_printf_i+0xe4>
 8003764:	881e      	ldrh	r6, [r3, #0]
 8003766:	4853      	ldr	r0, [pc, #332]	; (80038b4 <_printf_i+0x23c>)
 8003768:	2f6f      	cmp	r7, #111	; 0x6f
 800376a:	bf0c      	ite	eq
 800376c:	2308      	moveq	r3, #8
 800376e:	230a      	movne	r3, #10
 8003770:	2100      	movs	r1, #0
 8003772:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003776:	6865      	ldr	r5, [r4, #4]
 8003778:	60a5      	str	r5, [r4, #8]
 800377a:	2d00      	cmp	r5, #0
 800377c:	bfa2      	ittt	ge
 800377e:	6821      	ldrge	r1, [r4, #0]
 8003780:	f021 0104 	bicge.w	r1, r1, #4
 8003784:	6021      	strge	r1, [r4, #0]
 8003786:	b90e      	cbnz	r6, 800378c <_printf_i+0x114>
 8003788:	2d00      	cmp	r5, #0
 800378a:	d04b      	beq.n	8003824 <_printf_i+0x1ac>
 800378c:	4615      	mov	r5, r2
 800378e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003792:	fb03 6711 	mls	r7, r3, r1, r6
 8003796:	5dc7      	ldrb	r7, [r0, r7]
 8003798:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800379c:	4637      	mov	r7, r6
 800379e:	42bb      	cmp	r3, r7
 80037a0:	460e      	mov	r6, r1
 80037a2:	d9f4      	bls.n	800378e <_printf_i+0x116>
 80037a4:	2b08      	cmp	r3, #8
 80037a6:	d10b      	bne.n	80037c0 <_printf_i+0x148>
 80037a8:	6823      	ldr	r3, [r4, #0]
 80037aa:	07de      	lsls	r6, r3, #31
 80037ac:	d508      	bpl.n	80037c0 <_printf_i+0x148>
 80037ae:	6923      	ldr	r3, [r4, #16]
 80037b0:	6861      	ldr	r1, [r4, #4]
 80037b2:	4299      	cmp	r1, r3
 80037b4:	bfde      	ittt	le
 80037b6:	2330      	movle	r3, #48	; 0x30
 80037b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80037bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80037c0:	1b52      	subs	r2, r2, r5
 80037c2:	6122      	str	r2, [r4, #16]
 80037c4:	f8cd a000 	str.w	sl, [sp]
 80037c8:	464b      	mov	r3, r9
 80037ca:	aa03      	add	r2, sp, #12
 80037cc:	4621      	mov	r1, r4
 80037ce:	4640      	mov	r0, r8
 80037d0:	f7ff fee4 	bl	800359c <_printf_common>
 80037d4:	3001      	adds	r0, #1
 80037d6:	d14a      	bne.n	800386e <_printf_i+0x1f6>
 80037d8:	f04f 30ff 	mov.w	r0, #4294967295
 80037dc:	b004      	add	sp, #16
 80037de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037e2:	6823      	ldr	r3, [r4, #0]
 80037e4:	f043 0320 	orr.w	r3, r3, #32
 80037e8:	6023      	str	r3, [r4, #0]
 80037ea:	4833      	ldr	r0, [pc, #204]	; (80038b8 <_printf_i+0x240>)
 80037ec:	2778      	movs	r7, #120	; 0x78
 80037ee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80037f2:	6823      	ldr	r3, [r4, #0]
 80037f4:	6829      	ldr	r1, [r5, #0]
 80037f6:	061f      	lsls	r7, r3, #24
 80037f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80037fc:	d402      	bmi.n	8003804 <_printf_i+0x18c>
 80037fe:	065f      	lsls	r7, r3, #25
 8003800:	bf48      	it	mi
 8003802:	b2b6      	uxthmi	r6, r6
 8003804:	07df      	lsls	r7, r3, #31
 8003806:	bf48      	it	mi
 8003808:	f043 0320 	orrmi.w	r3, r3, #32
 800380c:	6029      	str	r1, [r5, #0]
 800380e:	bf48      	it	mi
 8003810:	6023      	strmi	r3, [r4, #0]
 8003812:	b91e      	cbnz	r6, 800381c <_printf_i+0x1a4>
 8003814:	6823      	ldr	r3, [r4, #0]
 8003816:	f023 0320 	bic.w	r3, r3, #32
 800381a:	6023      	str	r3, [r4, #0]
 800381c:	2310      	movs	r3, #16
 800381e:	e7a7      	b.n	8003770 <_printf_i+0xf8>
 8003820:	4824      	ldr	r0, [pc, #144]	; (80038b4 <_printf_i+0x23c>)
 8003822:	e7e4      	b.n	80037ee <_printf_i+0x176>
 8003824:	4615      	mov	r5, r2
 8003826:	e7bd      	b.n	80037a4 <_printf_i+0x12c>
 8003828:	682b      	ldr	r3, [r5, #0]
 800382a:	6826      	ldr	r6, [r4, #0]
 800382c:	6961      	ldr	r1, [r4, #20]
 800382e:	1d18      	adds	r0, r3, #4
 8003830:	6028      	str	r0, [r5, #0]
 8003832:	0635      	lsls	r5, r6, #24
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	d501      	bpl.n	800383c <_printf_i+0x1c4>
 8003838:	6019      	str	r1, [r3, #0]
 800383a:	e002      	b.n	8003842 <_printf_i+0x1ca>
 800383c:	0670      	lsls	r0, r6, #25
 800383e:	d5fb      	bpl.n	8003838 <_printf_i+0x1c0>
 8003840:	8019      	strh	r1, [r3, #0]
 8003842:	2300      	movs	r3, #0
 8003844:	6123      	str	r3, [r4, #16]
 8003846:	4615      	mov	r5, r2
 8003848:	e7bc      	b.n	80037c4 <_printf_i+0x14c>
 800384a:	682b      	ldr	r3, [r5, #0]
 800384c:	1d1a      	adds	r2, r3, #4
 800384e:	602a      	str	r2, [r5, #0]
 8003850:	681d      	ldr	r5, [r3, #0]
 8003852:	6862      	ldr	r2, [r4, #4]
 8003854:	2100      	movs	r1, #0
 8003856:	4628      	mov	r0, r5
 8003858:	f7fc fcca 	bl	80001f0 <memchr>
 800385c:	b108      	cbz	r0, 8003862 <_printf_i+0x1ea>
 800385e:	1b40      	subs	r0, r0, r5
 8003860:	6060      	str	r0, [r4, #4]
 8003862:	6863      	ldr	r3, [r4, #4]
 8003864:	6123      	str	r3, [r4, #16]
 8003866:	2300      	movs	r3, #0
 8003868:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800386c:	e7aa      	b.n	80037c4 <_printf_i+0x14c>
 800386e:	6923      	ldr	r3, [r4, #16]
 8003870:	462a      	mov	r2, r5
 8003872:	4649      	mov	r1, r9
 8003874:	4640      	mov	r0, r8
 8003876:	47d0      	blx	sl
 8003878:	3001      	adds	r0, #1
 800387a:	d0ad      	beq.n	80037d8 <_printf_i+0x160>
 800387c:	6823      	ldr	r3, [r4, #0]
 800387e:	079b      	lsls	r3, r3, #30
 8003880:	d413      	bmi.n	80038aa <_printf_i+0x232>
 8003882:	68e0      	ldr	r0, [r4, #12]
 8003884:	9b03      	ldr	r3, [sp, #12]
 8003886:	4298      	cmp	r0, r3
 8003888:	bfb8      	it	lt
 800388a:	4618      	movlt	r0, r3
 800388c:	e7a6      	b.n	80037dc <_printf_i+0x164>
 800388e:	2301      	movs	r3, #1
 8003890:	4632      	mov	r2, r6
 8003892:	4649      	mov	r1, r9
 8003894:	4640      	mov	r0, r8
 8003896:	47d0      	blx	sl
 8003898:	3001      	adds	r0, #1
 800389a:	d09d      	beq.n	80037d8 <_printf_i+0x160>
 800389c:	3501      	adds	r5, #1
 800389e:	68e3      	ldr	r3, [r4, #12]
 80038a0:	9903      	ldr	r1, [sp, #12]
 80038a2:	1a5b      	subs	r3, r3, r1
 80038a4:	42ab      	cmp	r3, r5
 80038a6:	dcf2      	bgt.n	800388e <_printf_i+0x216>
 80038a8:	e7eb      	b.n	8003882 <_printf_i+0x20a>
 80038aa:	2500      	movs	r5, #0
 80038ac:	f104 0619 	add.w	r6, r4, #25
 80038b0:	e7f5      	b.n	800389e <_printf_i+0x226>
 80038b2:	bf00      	nop
 80038b4:	08003ab9 	.word	0x08003ab9
 80038b8:	08003aca 	.word	0x08003aca

080038bc <memmove>:
 80038bc:	4288      	cmp	r0, r1
 80038be:	b510      	push	{r4, lr}
 80038c0:	eb01 0402 	add.w	r4, r1, r2
 80038c4:	d902      	bls.n	80038cc <memmove+0x10>
 80038c6:	4284      	cmp	r4, r0
 80038c8:	4623      	mov	r3, r4
 80038ca:	d807      	bhi.n	80038dc <memmove+0x20>
 80038cc:	1e43      	subs	r3, r0, #1
 80038ce:	42a1      	cmp	r1, r4
 80038d0:	d008      	beq.n	80038e4 <memmove+0x28>
 80038d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80038d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80038da:	e7f8      	b.n	80038ce <memmove+0x12>
 80038dc:	4402      	add	r2, r0
 80038de:	4601      	mov	r1, r0
 80038e0:	428a      	cmp	r2, r1
 80038e2:	d100      	bne.n	80038e6 <memmove+0x2a>
 80038e4:	bd10      	pop	{r4, pc}
 80038e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80038ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80038ee:	e7f7      	b.n	80038e0 <memmove+0x24>

080038f0 <_sbrk_r>:
 80038f0:	b538      	push	{r3, r4, r5, lr}
 80038f2:	4d06      	ldr	r5, [pc, #24]	; (800390c <_sbrk_r+0x1c>)
 80038f4:	2300      	movs	r3, #0
 80038f6:	4604      	mov	r4, r0
 80038f8:	4608      	mov	r0, r1
 80038fa:	602b      	str	r3, [r5, #0]
 80038fc:	f7fd ff80 	bl	8001800 <_sbrk>
 8003900:	1c43      	adds	r3, r0, #1
 8003902:	d102      	bne.n	800390a <_sbrk_r+0x1a>
 8003904:	682b      	ldr	r3, [r5, #0]
 8003906:	b103      	cbz	r3, 800390a <_sbrk_r+0x1a>
 8003908:	6023      	str	r3, [r4, #0]
 800390a:	bd38      	pop	{r3, r4, r5, pc}
 800390c:	2000024c 	.word	0x2000024c

08003910 <memcpy>:
 8003910:	440a      	add	r2, r1
 8003912:	4291      	cmp	r1, r2
 8003914:	f100 33ff 	add.w	r3, r0, #4294967295
 8003918:	d100      	bne.n	800391c <memcpy+0xc>
 800391a:	4770      	bx	lr
 800391c:	b510      	push	{r4, lr}
 800391e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003922:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003926:	4291      	cmp	r1, r2
 8003928:	d1f9      	bne.n	800391e <memcpy+0xe>
 800392a:	bd10      	pop	{r4, pc}

0800392c <_realloc_r>:
 800392c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003930:	4680      	mov	r8, r0
 8003932:	4614      	mov	r4, r2
 8003934:	460e      	mov	r6, r1
 8003936:	b921      	cbnz	r1, 8003942 <_realloc_r+0x16>
 8003938:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800393c:	4611      	mov	r1, r2
 800393e:	f7ff bc49 	b.w	80031d4 <_malloc_r>
 8003942:	b92a      	cbnz	r2, 8003950 <_realloc_r+0x24>
 8003944:	f7ff fbda 	bl	80030fc <_free_r>
 8003948:	4625      	mov	r5, r4
 800394a:	4628      	mov	r0, r5
 800394c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003950:	f000 f81b 	bl	800398a <_malloc_usable_size_r>
 8003954:	4284      	cmp	r4, r0
 8003956:	4607      	mov	r7, r0
 8003958:	d802      	bhi.n	8003960 <_realloc_r+0x34>
 800395a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800395e:	d812      	bhi.n	8003986 <_realloc_r+0x5a>
 8003960:	4621      	mov	r1, r4
 8003962:	4640      	mov	r0, r8
 8003964:	f7ff fc36 	bl	80031d4 <_malloc_r>
 8003968:	4605      	mov	r5, r0
 800396a:	2800      	cmp	r0, #0
 800396c:	d0ed      	beq.n	800394a <_realloc_r+0x1e>
 800396e:	42bc      	cmp	r4, r7
 8003970:	4622      	mov	r2, r4
 8003972:	4631      	mov	r1, r6
 8003974:	bf28      	it	cs
 8003976:	463a      	movcs	r2, r7
 8003978:	f7ff ffca 	bl	8003910 <memcpy>
 800397c:	4631      	mov	r1, r6
 800397e:	4640      	mov	r0, r8
 8003980:	f7ff fbbc 	bl	80030fc <_free_r>
 8003984:	e7e1      	b.n	800394a <_realloc_r+0x1e>
 8003986:	4635      	mov	r5, r6
 8003988:	e7df      	b.n	800394a <_realloc_r+0x1e>

0800398a <_malloc_usable_size_r>:
 800398a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800398e:	1f18      	subs	r0, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	bfbc      	itt	lt
 8003994:	580b      	ldrlt	r3, [r1, r0]
 8003996:	18c0      	addlt	r0, r0, r3
 8003998:	4770      	bx	lr
	...

0800399c <_init>:
 800399c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800399e:	bf00      	nop
 80039a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039a2:	bc08      	pop	{r3}
 80039a4:	469e      	mov	lr, r3
 80039a6:	4770      	bx	lr

080039a8 <_fini>:
 80039a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039aa:	bf00      	nop
 80039ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039ae:	bc08      	pop	{r3}
 80039b0:	469e      	mov	lr, r3
 80039b2:	4770      	bx	lr
