// Seed: 3641705644
module module_0;
endmodule
module module_1 #(
    parameter id_11 = 32'd59
) (
    output tri0 id_0,
    output tri0 id_1,
    input wire id_2,
    input tri1 id_3,
    output uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input uwire id_7,
    output wand id_8,
    input tri id_9,
    input supply1 id_10,
    input supply0 _id_11,
    input supply1 id_12
);
  assign id_6 = -1'h0;
  module_0 modCall_1 ();
  logic [id_11 : 1 'h0] id_14;
  assign id_1 = id_14 ? -1 : 1;
  wire \id_15 ;
  assign id_8 = id_2;
  wire id_16;
endmodule
