#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026e3699bb60 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_0000026e3699bde0 .param/l "AWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0000026e3699be18 .param/l "DWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
v0000026e369e4410_0 .var/i "i", 31 0;
v0000026e369e44b0_0 .var "r_addr", 31 0;
v0000026e369e4550_0 .var "r_clk", 0 0;
v0000026e36a3e9d0_0 .var "r_data_in", 31 0;
v0000026e36a3ecf0_0 .net "r_data_out", 31 0, v0000026e369e4000_0;  1 drivers
v0000026e36a3ee30_0 .var "r_rst", 0 0;
v0000026e36a3e390_0 .var "r_we", 0 0;
S_0000026e369d9b90 .scope task, "display" "display" 2 56, 2 56 0, S_0000026e3699bb60;
 .timescale 0 0;
v0000026e369b3420_0 .var/i "counter", 31 0;
E_0000026e36999b10 .event posedge, v0000026e369e3ec0_0;
TD_tb.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026e369e4410_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000026e369e4410_0;
    %load/vec4 v0000026e369b3420_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0000026e36999b10;
    %load/vec4 v0000026e369e4410_0;
    %store/vec4 v0000026e369e44b0_0, 0, 32;
    %wait E_0000026e36999b10;
    %vpi_call 2 62 "$display", $time, " ", "addr = %d, data = %d", v0000026e369e44b0_0, v0000026e36a3ecf0_0 {0 0 0};
    %wait E_0000026e36999b10;
    %load/vec4 v0000026e369e4410_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026e369e4410_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000026e369dadc0 .scope task, "load" "load" 2 43, 2 43 0, S_0000026e3699bb60;
 .timescale 0 0;
v0000026e369b32d0_0 .var/i "counter", 31 0;
TD_tb.load ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026e369e4410_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000026e369e4410_0;
    %load/vec4 v0000026e369b32d0_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026e36a3e390_0, 0, 1;
    %wait E_0000026e36999b10;
    %load/vec4 v0000026e369e4410_0;
    %store/vec4 v0000026e369e44b0_0, 0, 32;
    %load/vec4 v0000026e369e4410_0;
    %store/vec4 v0000026e36a3e9d0_0, 0, 32;
    %wait E_0000026e36999b10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026e36a3e390_0, 0, 1;
    %load/vec4 v0000026e369e4410_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026e369e4410_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000026e369daf50 .scope module, "r" "register" 2 14, 3 4 0, S_0000026e3699bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 32 "r_addr";
    .port_info 3 /INPUT 32 "r_data_in";
    .port_info 4 /OUTPUT 32 "r_data_out";
    .port_info 5 /INPUT 1 "r_we";
P_0000026e3699e530 .param/l "AWIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_0000026e3699e568 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
v0000026e369b3120 .array "data", 0 31, 31 0;
v0000026e369e3d80_0 .var/i "i", 31 0;
v0000026e369e3e20_0 .net "r_addr", 31 0, v0000026e369e44b0_0;  1 drivers
v0000026e369e3ec0_0 .net "r_clk", 0 0, v0000026e369e4550_0;  1 drivers
v0000026e369e3f60_0 .net "r_data_in", 31 0, v0000026e36a3e9d0_0;  1 drivers
v0000026e369e4000_0 .var "r_data_out", 31 0;
v0000026e369e40a0_0 .net "r_rst", 0 0, v0000026e36a3ee30_0;  1 drivers
v0000026e369e4140_0 .net "r_we", 0 0, v0000026e36a3e390_0;  1 drivers
E_0000026e36999d10/0 .event negedge, v0000026e369e40a0_0;
E_0000026e36999d10/1 .event posedge, v0000026e369e3ec0_0;
E_0000026e36999d10 .event/or E_0000026e36999d10/0, E_0000026e36999d10/1;
S_0000026e369e41e0 .scope task, "reset" "reset" 2 35, 2 35 0, S_0000026e3699bb60;
 .timescale 0 0;
v0000026e369e4370_0 .var/i "counter", 31 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026e36a3ee30_0, 0, 1;
    %load/vec4 v0000026e369e4370_0;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026e36999b10;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026e36a3ee30_0, 0, 1;
    %end;
    .scope S_0000026e369daf50;
T_3 ;
    %wait E_0000026e36999d10;
    %load/vec4 v0000026e369e40a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026e369e3d80_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000026e369e3d80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026e369e3d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026e369b3120, 0, 4;
    %load/vec4 v0000026e369e3d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026e369e3d80_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026e369e4000_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026e369e4140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000026e369e3f60_0;
    %ix/getv 3, v0000026e369e3e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026e369b3120, 0, 4;
T_3.4 ;
    %ix/getv 4, v0000026e369e3e20_0;
    %load/vec4a v0000026e369b3120, 4;
    %assign/vec4 v0000026e369e4000_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026e3699bb60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026e369e4550_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026e369e4410_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026e36a3e390_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000026e3699bb60;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000026e369e4550_0;
    %inv;
    %store/vec4 v0000026e369e4550_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026e3699bb60;
T_6 ;
    %vpi_call 2 31 "$dumpfile", "./waveform/register_file.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026e3699bb60 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000026e3699bb60;
T_7 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000026e369e4370_0, 0, 32;
    %fork TD_tb.reset, S_0000026e369e41e0;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000026e369b32d0_0, 0, 32;
    %fork TD_tb.load, S_0000026e369dadc0;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000026e369b3420_0, 0, 32;
    %fork TD_tb.display, S_0000026e369d9b90;
    %join;
    %delay 200, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench\tb_register_file.v";
    "././source/register_file.v";
