{"Source Block": ["verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@158:168@HdlIdDef", "\n// Clock and reset\n\nwire ref_clk_ibufg;\n\nwire clk_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n"], "Clone Blocks": [["verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga.v@102:112", "// Clock and reset\n\nwire init_clk_bufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@140:150", "// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\n"], ["verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@71:81", "    output wire       uart_cts\n);\n\n// Clock and reset\n\nwire sys_clk_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire clk90_125mhz_mmcm_out;\n"], ["verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@107:117", "    input  wire       uart_cts\n);\n\n// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@93:103", "    input  wire       qsfp_int_l\n);\n\n// Clock and reset\n\nwire clk_300mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/ZCU106/fpga/rtl/fpga.v@77:87", "// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@69:79", "// Clock and reset\n\nwire clk_100mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@60:70", "    output wire       sfp_2_rs\n);\n\n// Clock and reset\n\nwire clk_161mhz_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@93:103", "    input  wire       qsfp_int_l\n);\n\n// Clock and reset\n\nwire clk_300mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@93:103", "// Clock and reset\n\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@63:73", "    // input  wire       qsfp_mgt_refclk_1_n\n);\n\n// Clock and reset\n\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@137:147", "    input  wire       uart_cts\n);\n\n// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@70:80", "    input  wire       uart_cts\n);\n\n// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@110:120", "// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga.v@99:109", "    input  wire       qsfp_1_intr_n\n);\n\n// Clock and reset\n\nwire init_clk_bufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@71:81", "    output wire       uart_cts\n);\n\n// Clock and reset\n\nwire sys_clk_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@156:166", "    input  wire       qsfp_9_intl\n);\n\n// Clock and reset\n\nwire ref_clk_ibufg;\n\nwire clk_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\n"], ["verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@74:84", "    output wire       uart_cts\n);\n\n// Clock and reset\n\nwire sys_clk_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@66:76", "    output wire       sfp_2_rs\n);\n\n// Clock and reset\n\nwire clk_100mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@96:106", "// Clock and reset\n\nwire clk_300mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@97:107", "    input  wire       sfp_4_tx_fault\n);\n\n// Clock and reset\n\nwire clk_200mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@100:110", "// Clock and reset\n\nwire clk_200mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@66:76", "// Clock and reset\n\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@137:147", "    input  wire       uart_cts\n);\n\n// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@72:82", "    input  wire       uart_cts\n);\n\n// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@96:106", "// Clock and reset\n\nwire clk_300mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@140:150", "// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/ZCU102/fpga/rtl/fpga.v@85:95", ");\n\n// Clock and reset\n\nwire clk_125mhz_ibufg;\nwire clk_125mhz_bufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@63:73", "// Clock and reset\n\nwire clk_161mhz_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"]], "Diff Content": {"Delete": [[163, "wire clk_125mhz_mmcm_out;\n"]], "Add": [[163, "wire clk_125mhz_mmcm_out;\n"]]}}