CompactPCI from Emerson Network Computing
The information this and to and HOWEVER, NO RESPONSIBILITY IS ASSUMED BY EMERSON NETWORK POWER, EMBEDDED COMPUTING FOR ITS USE OR FOR ANY INACCURACIES. Specifications to without EMERSON DOES NOT ASSUME ANY LIABILITY ARISING OUT OF USE OR OTHER APPLICATION OF ANY PRODUCT, CIRCUIT, OR PROGRAM DESCRIBED HEREIN. This Emerson or the rights of others. Emerson. It and Business-Critical Continuity, Emerson and the Emerson Network and service of Emerson Network Inc. Emerson Network Inc. Revision Changes: release February to March ECR01059: MTBF and info Updated and FRU info July Updated Emerson and info, and section; 750GX to 750GL Copyright Emerson Network Inc. rights
Agency Notices or to the without the of Emerson Network the authority to this where the without front or where the front the interference (EMI) shielding to EMC The Emerson the forth the (FCC) of the of Regulations. The following information as this agency. This with of the FCC to the following This interference, and this interference received, including interference that operation. FCC RULES AND REGULATIONS PART This tested and found to comply with the Class to of the FCC These to reason- protection interference when the operated This and and, and with the instructions, ference to of this to interference, which the to the his EMC COMPLIANCE The (EMC) that includes front assembly from Emerson Network
(continued) Emerson Network Computing Address: Wisconsin Declares that the following with the of 2004/108/EEC, EMC Directive and 1999/5/EC, RTTE Directive and their Product: Processing and to the following specifications: EN55022:1998 Information characteristics, and of EN55024:1998 Information Immunity characteristics, and of EN300386 V.1.3.2:2003-05 and (ERM); Telecommunication EMC that the to comply with the sections of the referenced specifications. This with the health and of the EMC Directive and RTTE Directive. that the products and the technical EC Declaration of Conformity According to EN
Top and Switch Top and LED Locations, 750GL 750GL 750GL Memory MV64460 I2C Interface M41T00 Clock PTMC RMII PHY to Transition IPMB Typical Clocking CT Routing T8110 (option CT Routing T8110 (option Connector Assignments, J5 Power-up/Reset
Table Agency Table Technical References Table CPU Table Summary CPU Table 750GL Floating 750GL JTAG/COP Interface Assignments, (P3) Table PCI Table NVRAM Allocation. Table GPIO Definitions. Table Assignments, (P2) Table RTC ID Select Table Geographical Table PTMC Connector Assignments. Table PTMC Connector Assignments. Table 82544EI Ethernet Assignments, ETH4 Table MV64460 Ethernet Assignments, ETH3. Table PTMC PHY PM I/O Functions PM Functions IPMB Table Format IPMI Format IPMI Network Function Table Completion PM IPMI Commands Reading I2C Table Table Heartbeat Heartbeat Table FRU Definition Table IPMI
Format Table OEM Table HSL PLD Summary Table CT Clock Table CT Connector Assignments, J1 Table Connector Assignments, J2 Connector Assignments, J3 Connector Assignments, J4 Table Booting from Flash. Table Booting from POST Table Optional
750GL HID0. 750GL HID1. 750GL HID2. CPU State (MSR) L2 (L2CR). Command Product ID. PLD IPMI Select LED MAC
Bridge: The Emerson input/output (I/O) CompactPCI It with the CompactPCI Packet-Switched Backplane and PCI Card (PTMC) that cards, such as the Emerson The from its IBM 750GL of to as PCI the the Ethernet to the front and Ethernet to the J3 backplane which the to or The memory memory, and I/O from the PTMC Optionally, the the H.110 Telephony (CT) and clocking COMPONENTS AND FEATURES The following summary of the and features: CPU: The IBM 750GL (CPU), operating of to The CPU RISC with and instruction caches, as as four-way, set-associative, cache. The from The III MV64460 that high-speed to interface, (DDR) SDRAM PCI interfaces CompactPCI, PTMC three Ethernet MAC (MPSC), and input/output (I/O) The MV64460 includes (I C) interface. Section
and SDRAM: The allows Memory (SO- DIMM) of to to the CPU. (Please Emerson the of and This SDRAM operates of to and Checking and Correction (ECC) Ethernet Ports: The four, Interface (GMII) Ethernet (three from the MV64460 from the 82544EI Ethernet to the front RJ45 and to the J3 CompactPCI or packet-switched PHY (three BCM5461S, 82544EI) the physical interface these Optionally, the Reduced (RMII) Ethernet routed from the PTMC to J5. KS8721CL these I/O: The MV64460 which EIA-232 This the front and the backplane J5. CT Clocks: Optionally, the (CT) clocking. One option the CT clocks (C8A, C8B, FRAMEA, FRAMEB, NETREF1, and NETFER2) J4 and the PTMC option CT clocking CT T8110 (TSI). This H.110 to the back- J4. Flash: The to memory the CPU. The using or four The of Flash. The memory conforms to the StrataFlash architecture. The CPU of booting from memory. H.110: The optional that the H.110 (CT) with the PICMG Specification and ECTF H.110 Specification, and with of the PICMG PCI Card Specification. The optional T8110 (TSI) as the H.110 and CT
and PTMC The PCI Card (PTMC) which allow the of PTMC boards, such as the Emerson tions interface to the the The with of the PCI Card PICMG Rear Transition IPMI: The Platform Interface (IPMI) PM from Corporation. optional (RTM) PCI Card This RTM input/output from the PMC to the PIM It Ethernet and EIA-232 from the J3 backplane to its The the and TM/cSpan-P8E from Emerson. the RTM user information.
Functional Block FUNCTIONAL OVERVIEW The following functional the CPCI J1 J2 J3 I/O CTRL IPMI FRU ROM 3.3V 2.5V 1.5V 5461S BCM MAG 5461S BCM MAG I/O Clock J4 H.110 J5 I/O TSI T8110 KS8721CL KS8721CL I/O DDR SDRAM 256/512MB 1GB/2GB 750GX IBM NVRAM RTC Switch D-III GMII MAC/PHY PCI J12 J11 J13 J14 J24 CT J22 J21 J23 RMII RMII CT PTMCEthernet MB 512KB 5461S BCM MAG MAG PMC PCI CT PT2MC I/O PMC PCI CT PT2MC I/O PCI RS232 I2C RS232 RJ45 RJ45
Additional Information Table Agency ADDITIONAL INFORMATION This section the and the terminology and this It technical Mean (MTBF) hours using SR-232, Prediction C. Product The tested to comply with immunity, and as the (FCC), (UL), and others. The following this ance. Specification: IEC60950/EN60950 of Information NEBS: GR-63 Section Transportation and Section Section and Section Office and Section Transportation Section Airborne EMC FCC Class Title of Regulations, Devices UL60950, CSA C22.2 Third Edition of Information including (BI-National) IEC CB IEC country ICES Class Radiated and Conducted NEBS: GR-1089 and Immunity testing only) ETSI EN300386 and (ERM), Telecommunication Network (EMC)
Additional Information Active active indicated with the Throughout this to to and to to and with shown with Emerson reports that information the and testing. Unshielded I/O screws, or poorly grounded chassis the to with of the stated specifications. The UL of Emersons UL To the search the directory Emersons UL E190079. There products distributed the United States, as as products shipped to Can- To the search the where with each of the board. The with the Unions (Restriction of of created to to the and health restricting the of and July RoHS restricts the of mercury (VI)), biphenyls polybrominated ethers and that built with lead-free that 5-of-6 built with tin-lead the lead-in- To of conformity (CoC) the to or Please the number(s) C000####-##) when Emerson. Terminology and Notation PLD: This the PLD as known as FPGA, CPLD, EPLD, Technical References Further information and of the found the following
Additional Information Table Technical References Device/Interface: CompactPCI CompactPCI (PCI Computers Group, PICMG R3.0, Oct. IBM 750GX and 750GL RISC CPU 750GL (IBM Corporation, March Specification (PICMG R2.0, Specification (PICMG R1.0, PCI Card (PICMG R1.0, Apr. Switching (PICMG R1.0, Sept. IBM 750GL RISC Revision DD1.X Datasheet (IBM Corporation, Preliminary, March Family: The (IBM Corporation, G522-0290-01) Family: The Interface (IBM Corporation, G522-0291-00)
Additional Information Device/Interface: BCM5461S BCM5461S 10/100/1000Base-T Ethernet 5461S-DS04-R, LTC1643L LTC1643L/LTC1643L-1/LTC1643H (Linear IPMI/IPMB IPMI Platform Interface NEC IPMI PM PM Technical C, Apr. PCI PCI Specification (PCI Group, Revision March PMC IEEE Common Card (CMC) Family: IEEE (IEEE: New York, NY) 82544EI 82544EI Ethernet and Application (AP-422) A44740-005, KS8721CL KS8721CL 3.3V 10/100BASE-TX/FX MII Physical Inc., M9999-041405, IEEE Information IEEE Edition (IEEE: New York, NY) IPMI Platform Specification NEC Sept. IEEE Physical and Layers PCI Cards: IEEE (IEEE: New NY)
Additional Information Device/Interface: (continued) T8110 PCI-Based H.100/H.110 Switch and H.110 T8110 AY01-021CT1) EIA-232-F TIA/EIA-232-F: Interface and Interface Employing Industries Association, October MV64460 MV-S101286-01, A, PTMC (Emerson Network Computing TM/cSpan-P16 TM/cSpan-P8E Frequently, the information found the If please Emerson Technical the or to H.110 Specification: CT (ECTF, (Emerson Network Computing (Emerson Network Computing TM/cSpan-P8E (Emerson Network Computing
protection and boards when necessary. wear wriststrap to ground touching board. grounded while the board. the board its or the board shielding This chapter the physical of the boards, the process, and to operation once the boards This chapter includes troubleshooting, service, and warranty information. ELECTROSTATIC DISCHARGE the process, please that (ESD) easily the the those with to ESD, which ational ground properly, charges and ESD when the board. To ground yourself, wear grounding wriststrap. the top of static-shielding protectionplace grounded the board or other KATANA 752I CIRCUIT BOARD The board 6U CompactPCI assembly. It with the following Width: Depth: The the following the front and locations the board. Section
Top C8 JP3 Connector with RJ45 P1 U2 U1 C7 P1 C3 R5 R4 R3 R2 CR6 C6 DB9 P2 C5 C4 L3 CR5 L2 U3 P2 L4 L1 CR4 CR3 JTAG (ISP) J7 SW1 J7 CR2 LP1 P3 JTAG (750GX) J6 R1 CR1 U4 J6 U19 C796 C801 C74 C802 C797 L28 R262 R263 C806 U79 C809 R934 R939 R937 R950 R941 R940 R947 C804 R935 R949 U52 C803 C800 C798 R952 R936 R948 R944 R945 C24 C39 C38 C40 C44 U22 U21 C42 C14 C9 Y1 R6 U29 T8110 TSI C13 C11 U13 U14 U16 CR7 C795 C48 C791 U15 SO-DIMM DDR SDRAM C43 U15 C72 R911 Y2 U17 R914 C792 C78 C793 U18 C790 U8 PLD C32 C21 C29 C31 U8 C766 C20 C23 R14 R10 R11 R13 R16 R12 R15 R7 R8 R9 C18 U23 IBM 750GX CPU U7 U11 RN3 U23HC U23H U11 U7 C763 RN2 RN1 U6 U10 RN10 RN11 RN12 RN4 RN5 RN8 RN9 RN6 RN7 C25 U6 U10 C36 C41 C767 C765 C794 C762 C60 U5 R288 C772 C770 C775 R943 R924 R284 R920 R921 R932 R919 R946 R923 C45 U5S U5 R918 C807 U54 U77 L26 C805 C774 C768 C769 C773 C19 C90 C107 C778 C783 C106 J22 PMC J21 PMC C810 C782 L27 F4 F3 C777 R931 U78 C808 R926 R951 R933 R928 R929 R930 C786 J21 J22 R925 C781 C779 C776 R942 C105 R953 C96 C736 C734 C53 U76 R886 C733 J24 PMC J23 PMC F2 F1 C553 C552 C50 C550 C104 U33 U32 J23 J24 U27 U26 C548 C546 C87 C689 C103 C688 U29 C102 U35 C101 J12 PMC J11 PMC C100 C95 U34 C65 C64 C69 C63 C788 C86 J11 J12 C544 C543 C541 C540 C539 C787 C52 C538 U24 HSL PLD U24 C735 J14 PMC J13 PMC C722 R873 U75 C690 C691 C717 C70 J13 J14 C94 U36 U20 82544EI Ethernet C85 U20 C77 C76 C93 L9 JP2 C68 C692 JP1 C108 C51 RN14 C66 C75 C114 C99 C62 C61 C58 C115 C764 C113 C112 U28 MV64460 C98 R831 C97 C59 RN13 R904 C49 C638 C92 C111 C88 C71 C91 C110 R18 R17 C109 C73 C82 R20 M5 P3 R19 C89 J5 Connector J4 Connector J3 Connector J2 Connector J1 Connector C121 C784 C785 J5 J3 J1 C120 C119 C118 C116 J4 C117 C789 RN39 RN38 RN37 RN36 RN35 RN34 RN33 RN32 RN31 RN30 RN29 RN28 RN27 RN26 RN25 RN24 RN23 RN22 RN21 RN20 RN19 C124 C123 R21 C122
C623 C636 R796 R761 R760 R795 R794 C619 C618 C617 C615 C614 C613 C646 C643 RN222 C645 C644 R811 R810 R809 R808 R807 C678 C677 R733 R732 R806 R805 R804 R803 U74 R731 R730 C676 R716 R802 R801 R715 C675 R759 R756 R725 C674 R793 R758 RN258 RN257 RN256 RN255 RN254 RN253 RN252 RN251 C666 C665 R757 R754 U71 R753 R792 R791 R755 R752 RN215 RN229 C635 C622 R785 R751 R750 R724 R723 R729 R790 R789 R894 C642 C673 C672 U70 C634 R722 C671 RN221 RN220 RN219 RN218 RN217 C651 C664 R784 R800 R721 C650 R714 R783 R713 R712 R711 R788 R787 U73 R710 R709 R782 R786 R748 R728 Y6 R708 L25 R707 R747 U69 C663 C603 C606 C605 C627 C670 R727 C641 R746 R744 R720 C626 R781 R764 R718 RN241 RN242 RN243 RN244 RN245 RN246 RN247 RN248 RN249 RN250 RN235 RN236 RN237 RN238 RN239 RN240 RN230 RN231 RN232 RN233 RN234 L24 U72 C621 R719 Y4 R742 C640 C662 R745 C661 C633 R726 R717 R706 RN214 RN216 RN224 RN223 R780 R779 R778 R741 R740 R777 R739 R776 R696 C632 R738 C660 C655 C631 U68 U67 C639 C637 C659 C654 R763 R762 C630 C629 C658 R737 R775 R774 R773 R736 R735 C657 C193 R734 R772 RN227 RN226 RN225 RN228 C669 R771 C656 R799 R770 R769 R768 R767 R766 C625 R765 C624 C620 C611 R705 C628 RN211 RN213 R704 R703 C649 C668 C653 C610 M8 R798 R743 C652 C667 C609 C648 C647 R797 R702 R306 R308 R367 C347 R693 C780 C604 R634 CR32 CR33 CR34 CR35 CR30 R841 R836 R854 R843 R858 R855 R392 R400 R410 R428 R440 R444 R445 R443 R442 CR45 R885 RN260 CR46 R884 C730 C723 C732 C728 C729 C414 C403 C377 C442 C378 R391 R384 R414 R402 R427 R426 R439 R438 R435 R436 R399 R398 R397 R395 R409 R407 R413 R404 R380 R388 R377 R375 R840 C710 C459 R887 C727 R883 R882 R844 C731 C357 R852 C725 C724 R905 RN153 RN152 RN151 R692 R878 R879 R860 R861 R857 R494 R493 R842 R874 R875 C726 R881 R880 C709 R691 R859 C356 C354 R492 C458 R853 R690 R856 L20 R876 R877 R689 R491 L22 R601 R600 C441 C432 C422 C402 C498 R688 R687 C366 R627 C386 C400 C497 C551 RN197 R365 R625 R626 R408 R456 R686 R666 R662 R665 R664 R663 C496 RN196 R685 C495 C431 C457 C549 R510 R336 R346 R335 R345 R342 R333 R332 R353 R352 R351 R350 R349 R348 R363 R364 R361 R362 R358 R379 R378 R373 R390 R389 C494 R624 R623 R599 R490 R661 R660 RN195 C493 C492 C547 R509 C329 R622 RN194 C472 C456 C491 R598 R657 R659 R658 R684 R330 R329 R334 R539 R552 R553 R562 R559 R574 R701 R576 R570 R538 R550 R551 R561 R560 C616 C440 R683 R489 R700 R315 R311 R890 C385 C515 U59 C328 C465 R531 R530 R682 R488 R487 R454 R455 R441 C681 C421 C594 C327 C523 R314 R585 R581 R580 R305 RN150 RN149 RN148 RN147 RN146 RN145 RN144 RN143 RN142 RN141 RN140 RN138 RN137 RN136 RN135 RN134 RN133 RN132 RN131 RN130 RN129 RN128 R893 C522 R343 R344 R437 R452 R453 R328 R304 R481 R518 R575 R508 C490 U65 C471 C420 C455 C384 C413 C376 C375 R529 R396 R393 L23 C355 C326 C277 C325 R895 C464 R327 R303 R906 RN162 RN161 RN160 R506 R505 R504 R656 R655 R654 R653 C489 R896 R621 RN193 C488 R326 R302 R503 C487 R597 R619 R620 C470 RN192 R652 R651 C486 C542 C608 R301 R300 C485 R325 R324 R323 R596 R595 R618 RN191 C484 R617 L19 C439 C454 C412 C430 C322 R616 R299 C483 R615 R451 R412 R486 C482 R649 R650 R647 R648 RN190 R341 R425 R411 R418 R450 R871 CR43 L21 R909 C463 R376 R449 CR44 R870 R298 R502 C324 R424 R480 R479 R851 R847 C323 R423 RN259 R913 R322 R71 R478 R297 R422 C411 C383 C693 R681 C718 C719 R501 R838 R849 C712 R340 R680 R837 R475 R477 R476 R474 R374 R500 R865 R864 C720 R321 R296 R872 U57 C721 C469 R679 C711 R473 R839 R845 R915 R850 R912 R678 C708 C365 R406 R868 R869 R421 C715 C716 R372 R371 R405 R472 C713 R295 R863 R862 R848 R677 R676 R313 C563 C429 R387 R420 R416 L18 R448 R447 R846 R910 C714 R675 CR36 R835 R866 R867 C707 C399 C512 R320 R360 R699 R294 C353 C586 C528 C453 C321 C320 C270 C319 C364 C363 C352 CR42 R898 R897 C410 C477 C428 R319 R549 R644 R293 R339 C481 R643 R698 C351 C419 R674 C534 C452 C438 C462 RN159 RN158 RN157 RN156 RN155 R556 R555 R583 R582 R586 R587 R593 R592 R609 R610 R633 R632 R642 R640 R641 R673 C505 R318 R292 C476 C427 C350 C409 R569 C318 C317 C475 C426 C398 C480 C521 C408 C680 C425 C474 R697 R317 RN170 RN169 R312 C607 C593 C461 C504 C437 R471 R446 R470 R484 C346 C557 CR28 C592 R514 RN180 C418 C406 C460 C407 R499 R498 R497 R516 Y5 R672 C556 R608 C591 R638 C451 C533 C316 R671 R637 C382 C417 R548 U62 C511 C349 C315 R485 R483 R513 R394 C436 R636 R512 R670 R419 R547 R546 R545 C345 C397 C585 C503 R291 R289 C590 R310 R309 R316 C562 C468 R544 R607 RN167 R359 R357 C424 RN164 C479 C580 C450 R386 C467 RN200 RN203 RN204 C405 R515 C584 C561 C576 C602 R385 R338 R290 RN179 RN178 RN177 RN176 RN175 RN174 RN173 RN172 RN171 C339 R370 C449 R337 C338 C396 R307 C374 C344 C395 C362 C381 C343 C334 C373 C448 C589 C570 R568 C520 C394 C392 C314 C579 C578 C575 C565 C703 C569 C361 C380 C333 C342 C502 C393 C372 C341 C332 C601 C600 C447 C313 C360 C696 C697 C698 R534 C574 C568 C510 C612 C379 C526 C583 U58 C371 C337 C751 C567 C566 C598 C446 C694 R520 C331 C348 C391 C336 C560 C390 C370 C555 R899 C752 C519 C695 C704 C559 C301 C577 C599 C532 C706 R511 C312 C335 C527 R331 R347 R635 C445 C702 C701 C525 C444 C531 C582 C501 C597 C434 RN168 C699 C700 U63 R591 R543 C750 R519 RN126 RN127 RN139 RN154 RN163 RN165 RN166 R834 R468 C564 C596 R467 R466 R465 R464 C500 C554 C705 R669 U61 U66 C518 C340 C311 C330 C423 C369 C435 C401 R590 R463 R462 R461 C389 R403 R460 R459 C368 R417 C443 RN181 R434 R433 C573 R567 R578 R589 R579 U56 RN186 RN188 RN199 RN202 RN206 RN209 RN212 RN183 R356 C433 R355 R588 R458 R457 C367 R695 C388 R606 C359 R354 RN182 RN185 RN187 RN198 RN201 RN205 RN207 RN208 RN210 R369 C416 C771 C509 CR31 C588 F7 U64 C558 R554 R368 R605 R604 R528 R527 R526 C587 R694 R603 C572 F6 R602 R401 R149 C478 U60 C508 C507 C799 R203 R180 R179 U51 C231 R223 R891 R246 R261 R245 R243 R244 R222 R889 R154 U55 R137 R77 U45 U42 R888 C196 C189 CR16 C227 C283 C263 C223 C204 C218 R128 R119 R124 R142 R106 C169 R136 R76 R282 R283 C248 C203 CR24 R239 U47 L14 R221 R135 C300 C181 C299 R220 CR23 C513 R279 R260 Y3 CR15 R219 CR22 RN125 RN124 RN123 RN122 RN121 RN120 RN119 RN118 RN117 RN116 RN115 RN112 RN111 RN110 RN109 RN108 RN107 RN106 RN105 RN104 RN103 RN102 R218 CR21 C595 C581 C679 R278 R259 R217 CR20 C168 C213 R105 R178 U40 C516 C514 C255 R58 R75 R91 R90 R89 C278 C298 RN83 C499 C83 C506 U43 IPMI C297 R184 R265 R177 R258 C167 C180 R94 CR19 R93 C254 C253 C252 C251 R92 C179 C178 R176 R175 C177 R234 R174 R74 R277 R276 R275 R274 R202 R201 R200 R199 R198 R257 R256 R255 R254 R73 C176 C175 R238 C537 R133 R134 R153 R164 R147 R145 R167 R72 R830 R165 C230 R127 RN62 C195 C229 C174 RN59 L13 CR17 CR10 U49 CR11 R253 C276 C295 C275 C274 C296 R152 R173 R197 R126 C208 C188 U44 IPMI EEPROM U41 IPMI EEPROM R273 R252 U46 U50 R104 R141 C244 R272 R251 C273 C207 R70 R87 R88 R103 R110 R122 R916 R182 R67 R172 R183 R170 R233 R146 C202 R271 R250 C571 C247 R151 R150 C294 C222 C272 R169 R171 C293 C271 R832 R232 C243 C217 C292 U39 R917 R216 R215 C216 R270 R249 L15 R231 R230 R196 U48 R163 C187 R248 R269 R125 R120 R121 R132 R139 C221 C214 R214 R213 R212 C269 C257 C307 R86 R85 R84 R83 R82 R81 R101 R66 R65 C246 C226 C236 RN66 RN55 RN58 C220 C268 R237 R281 C235 CR29 U53 R64 R242 R63 R62 R211 RN54 RN57 RN61 RN65 RN70 RN78 RN82 C262 C242 R264 R236 R61 C291 C250 C186 C149 C282 R195 C261 C166 R194 C306 RN53 RN52 RN51 RN49 C148 C165 RN91 RN90 RN89 RN88 C147 L16 L17 C164 R268 R100 R235 C281 C212 RN48 R229 R228 R227 C185 C146 C163 C267 C215 C310 R247 C201 C225 C211 C145 C162 C256 RN47 C210 C144 C161 C260 C143 R267 R280 R286 R287 C160 RN101 RN46 R99 R98 C142 C159 C249 C184 C266 R193 R192 R191 R190 R189 R210 R209 R208 R207 R206 C234 L10 C290 C289 C183 RN100 R285 R109 R108 R107 L12 C305 C233 C141 RN99 RN98 RN97 RN96 RN95 RN94 RN93 RN92 RN60 RN69 RN73 RN81 R908 C158 C140 RN45 C157 C756 C760 C304 C194 C139 R900 C288 C156 R205 RN44 C155 C138 R902 R901 C309 C200 C287 C137 C154 RN43 C153 C136 R162 R161 R97 R96 C303 RN262 C152 C308 C286 C135 C151 RN42 C241 C206 C134 R80 C754 C755 C302 C245 C150 C285 RN72 RN77 RN85 RN87 R53 R56 R57 L11 R907 R69 C228 C129 R123 C192 RN71 RN76 RN84 RN86 R903 C758 R49 C761 R48 R79 R78 RN113 RN114 C753 C173 R47 C191 C259 R188 R46 R45 C128 C172 C265 R204 R44 C258 R43 C757 C182 C199 C224 R42 C759 C264 RN64 RN68 C240 RN261 RN75 RN80 C133 R68 C239 RN40 RN41 RN50 RN63 RN67 RN74 RN79 C132 R52 R160 R159 R158 R157 R156 R155 R168 C127 C126 C190 R41 R51 C131 F5 R118 R117 U38 R166 R60 C171 R55 C130 R50 R40 R59 R38 R37 R36 R35 R34 C2 C1 R33 R32 R31 R30 R29 R28 R27 R24 R25 R26 R23 R39 U37 C125 CR9 R22 CR8
and Switch Locations, Top
and LED Locations, C623 C636 R796 R761 R760 R795 R794 C619 C618 C617 C615 C614 C613 C646 C643 RN222 PMC Ethernet CR45 PMC2 CR46 PMC2 C645 C644 R811 R810 R809 R808 R807 C678 C677 R733 R732 R806 R805 R804 R803 U74 R731 R730 C676 R716 R802 R801 R715 C675 R725 R759 R756 C674 R793 C616 R758 RN258 RN257 RN256 RN255 RN254 RN253 RN252 RN251 C666 C665 R757 R754 U71 R753 R755 R752 R792 R791 RN229 C635 RN215 C622 R785 R751 R750 R723 R729 R724 R894 R790 R789 C642 C673 C672 U70 C634 R722 C671 RN221 RN220 RN219 RN218 RN217 PMC Ethernet CR43 PMC1 CR44 PMC1 C651 C664 R784 R800 R721 C650 R714 R783 R713 R712 R711 R788 R787 U73 R710 R709 R782 R786 R748 R728 Y6 R708 R707 L25 R747 U69 C663 C603 C606 C605 C627 C670 C641 R727 R746 R744 R720 C626 R781 R764 R718 RN241 RN242 RN243 RN244 RN245 RN246 RN247 RN248 RN249 RN250 RN235 RN236 RN237 RN238 RN239 RN240 RN230 RN231 RN232 RN233 RN234 Y5 L24 U72 C621 Y4 R719 R742 C640 C662 R745 C661 C633 R726 R717 R706 RN214 RN216 RN224 RN223 R780 R779 R778 R741 R740 R777 R739 R776 R696 C632 R738 C660 C655 C631 U68 U67 C639 C637 C659 C654 R763 R762 C630 C629 C658 R737 R775 R774 R773 R736 R735 C657 C193 R734 R772 RN227 RN226 RN225 RN228 CR31 LED 750GX Checkstop C669 R771 C656 R799 R770 R769 R768 R767 R766 C625 R765 C624 C620 F7 2.5V JTAG (P3), 0.75A C611 R705 RN211 RN213 C628 R704 R703 C649 C668 C653 C610 R798 M8 R743 C652 C667 C609 C648 C647 R797 R702 F6 3.3V JTAG (P3), 0.75A R306 R308 R367 C347 R693 C780 CR35 CR34 CR33 CR32 C604 R634 CR32 CR33 CR34 CR35 CR30 R841 R836 R854 R843 R858 R855 R392 R400 R410 R428 R440 R444 R445 R443 R442 CR45 R885 RN260 CR46 R884 C730 C723 C732 C414 C403 C377 C378 R391 R384 R399 R398 R397 R395 R409 R407 R413 R404 R380 R388 R377 R375 C728 C729 C442 R414 R402 R427 R426 R439 R438 R435 R436 R840 C710 C459 R887 C727 R883 R882 R844 C731 C357 RN153 RN152 RN151 R692 R857 R852 C725 C724 R905 R878 R879 R860 R861 R842 R494 R493 C709 R691 R874 R875 R859 C726 R880 R881 C356 C354 R492 C458 R853 R690 R856 L20 R876 R877 R689 L22 R601 R600 R491 C441 C432 C422 C402 C498 R688 R687 C366 R627 RN197 C386 C400 C497 C551 R625 R626 R408 R456 R365 R686 R666 R665 R662 R663 R664 C496 RN196 R685 C457 C495 C549 R510 C431 R336 R346 R335 R345 R342 R333 R332 R353 R352 R351 R350 R349 R348 R363 R364 R361 R362 R358 R379 R378 R373 R390 R389 C494 R599 R624 R623 R490 RN195 C493 R660 R661 C547 C492 R622 R509 C329 RN194 C472 C456 C491 R598 R657 R659 R658 R684 R539 R552 R553 R562 R559 R574 R701 R330 R329 R334 R576 R570 R538 R550 R551 R561 R560 C440 R683 R489 R315 R311 R700 R890 C515 U59 CR23 CR22 CR21 CR20 C385 C328 C465 R531 R530 R488 R487 R682 R454 R455 R441 C681 C421 C594 C327 C523 R314 R305 R585 R581 R580 RN150 RN149 RN148 RN147 RN146 RN145 RN144 RN143 RN142 RN141 RN140 RN138 RN137 RN136 RN135 RN134 RN133 RN132 RN131 RN130 RN129 RN128 R893 C522 R328 R304 R343 R344 R437 R452 R453 R481 R518 R575 R508 C471 C490 U65 C420 C455 C384 C413 C376 C375 R396 R393 R529 CR10 LED IPMI C355 C326 C325 C277 L23 R895 C464 R303 R327 R906 RN162 RN161 RN160 R506 R505 R504 R656 R655 R654 R653 R896 C489 R621 RN193 C488 R302 R326 R503 R597 R619 C470 C487 R620 R652 R651 RN192 C486 C608 C542 C485 R325 R324 R323 R301 R300 RN191 R596 R595 R617 R618 L19 C484 C439 C454 C412 C430 C322 R616 C483 R299 R615 R412 R451 R649 R650 R647 R648 R486 RN190 C482 R341 R871 CR43 R411 R425 R418 R450 C463 L21 R909 R449 R376 CR44 R870 R298 R502 C324 R424 R480 R479 R851 R847 C323 R423 RN259 R913 R322 R71 R478 R297 C411 C383 R422 C693 R681 R501 R838 C718 C719 R849 C712 R340 R680 R477 R476 R474 R837 R475 R500 R374 C720 R865 R864 R321 R296 U57 R872 C469 R679 C721 R473 C711 R839 R915 R845 R912 R678 R406 R850 R869 R868 C708 C365 R421 R372 R371 R472 C715 C716 R405 R295 R863 R862 C713 R677 R676 R848 R313 C563 C429 R420 R416 L18 R448 R447 R846 C714 R387 R675 CR36 R866 R867 R910 R835 C707 R320 R294 C399 C512 R360 R699 C353 C586 C528 C321 C453 C352 C270 C320 C319 C364 C363 R898 CR42 R897 C410 C477 C428 R549 R319 R644 R293 C481 R698 R339 R643 C351 C419 C534 R674 C452 C462 C438 RN159 RN158 RN157 RN156 RN155 R556 R555 R583 R582 R586 R587 R593 R592 R609 R610 R633 R632 R642 R640 R641 R673 C505 R318 R292 C427 C350 C476 C409 R569 C318 C317 C480 C475 C426 C398 C521 C408 R697 C680 C425 C474 R317 RN170 RN169 R312 CR29 C607 C593 C461 C437 C504 R471 R446 R470 R484 C557 C346 CR28 C592 RN180 C460 R514 R499 R498 R497 R516 C418 C406 C407 R672 C556 C591 R638 R608 C451 C533 C316 R637 R671 C382 U62 C417 C511 C349 R548 C315 R394 C436 R636 R485 R483 R513 R512 R670 R419 R547 R546 R545 C345 C397 C585 C503 R291 R289 C590 R310 R309 R316 C468 R544 C562 R359 R357 R607 RN167 RN164 C424 C580 C450 C479 R386 C467 RN200 RN203 RN204 R515 C561 C576 C405 C602 C584 RN179 RN178 RN177 RN176 RN175 RN174 RN173 RN172 RN171 R385 C339 R338 R290 R370 C449 R337 C338 C396 R307 C344 C374 C395 C362 C381 C448 C589 C570 R568 C343 C334 C314 C373 C579 C578 C575 C703 C520 C394 C392 C565 C569 C333 C502 C361 C380 C342 C393 C601 C600 C447 C372 C341 C332 C313 C360 C574 C568 C612 C696 C697 C698 R534 C510 C379 C526 C583 U58 C308 C371 C337 C751 C598 C567 C566 C446 C694 R520 C560 C331 C348 C391 C336 C390 C555 C370 C704 R899 C752 C519 C577 C599 C532 C695 C706 R511 C559 C301 C312 C335 C527 R331 R347 R635 C445 C702 C701 C525 C582 C444 C531 C434 RN168 C501 C597 C699 C700 U63 R543 F5 3.3V JTAG (J7), 0.75A R591 C750 R519 RN154 RN163 RN165 RN166 R834 RN126 RN127 RN139 R468 C564 C596 R467 R466 R465 R464 C500 C554 C705 R669 C311 C330 C423 U61 U66 C518 C340 C369 C401 R590 C435 R463 R462 R461 C389 R403 R460 R459 C368 R417 C443 RN181 R434 R433 R579 C573 R567 R578 R589 RN209 RN212 U56 RN186 RN188 RN199 RN202 RN206 RN183 R356 C433 R355 R588 R458 R457 C367 R695 C388 C359 R354 R606 R369 RN182 RN185 RN187 RN198 RN201 RN205 RN207 RN208 RN210 C416 C771 C509 CR31 C588 U64 F7 C558 R554 R368 R605 R604 R528 R527 R526 C587 R694 R603 C572 C478 F6 R602 U60 R401 R149 C508 C507 C799 Ethernet LED 1000BASE-T off 100BASE-T off 10BASE-T off off R203 R180 R179 U51 C231 R223 R246 R261 R245 R243 R244 R891 R222 R889 U55 R154 R137 R77 U42 U45 C196 C189 R888 CR16 C227 C223 C263 C283 C204 R128 R119 R124 C169 C218 R136 R76 R142 R106 R282 R283 C248 C203 CR24 U47 R221 R239 L14 R135 C300 C181 C299 R220 CR23 R279 R260 C513 Y3 R219 CR15 RN125 RN124 RN123 RN122 RN121 RN120 RN119 RN118 RN117 RN116 RN115 RN112 RN111 RN110 RN109 RN108 RN107 RN106 RN105 RN104 RN103 RN102 CR22 R218 CR21 C595 C581 C679 R278 R259 C168 C213 R217 CR20 R105 R178 U40 C255 C516 C514 C278 R58 RN83 R75 R91 R90 R89 C298 C499 C83 C506 C297 R184 C167 C180 R265 R177 R258 R94 CR19 R93 C254 C253 C252 C251 U43 R92 C179 C178 R176 R175 C177 R234 R174 R277 R276 R275 R274 R74 R257 R256 R255 R254 R202 R201 R200 R199 R198 R73 R238 C176 C175 R72 R830 C537 C230 R133 R134 R127 R153 R164 R147 R145 R167 RN62 R165 C195 C229 C174 RN59 L13 CR17 CR10 U49 CR11 R253 C276 C295 C275 C274 C296 R152 R173 R197 R126 C208 C188 R273 R252 U46 U50 U41 U44 R141 R104 C244 R272 R251 C273 C207 R70 R87 R88 R67 R103 R110 R122 R916 R170 R182 R172 R183 R233 C202 R146 R271 R250 C571 C247 R151 R150 C222 C294 R169 R171 C272 C293 C271 R832 R232 C217 C243 C292 U39 R917 R216 R215 R270 R249 C216 L15 R231 R230 R163 R196 U48 C187 R269 R248 R125 R120 R121 R132 R139 C221 C214 R214 R213 R212 C269 C307 R101 C236 C257 R86 R85 R84 R83 R82 R81 RN66 RN55 RN58 R66 R65 C246 C226 C220 C268 R281 R237 C235 R64 U53 R242 R63 R62 R211 RN54 RN57 RN61 RN65 RN70 RN78 RN82 C262 C242 R264 R236 C291 R61 C250 C186 R195 C261 C149 C282 C306 C166 R194 C148 RN53 RN52 RN51 RN49 C165 RN91 RN90 RN89 RN88 L17 C147 R100 L16 C164 R235 R268 C281 C212 C185 C163 RN48 R229 R228 R227 C267 C146 C310 C201 C225 C215 C211 C145 R247 C256 C162 RN47 C210 C144 C161 C260 C143 R267 R280 R286 R287 C160 RN101 RN46 C249 R99 R98 C142 C159 R210 R209 R208 R207 R206 C234 C184 C266 R193 R192 R191 R190 R189 C290 C289 L10 C183 RN100 R285 R109 R108 R107 L12 C305 C233 C141 RN60 RN69 RN73 RN81 RN99 RN98 RN97 RN96 RN95 RN94 RN93 RN92 R908 C140 C158 RN45 C157 C760 R900 C756 C304 C194 C139 C156 C288 R205 C138 RN44 C155 R902 R901 C309 C200 C137 C154 C287 RN43 C153 R97 R96 C303 C136 R162 R161 RN262 C152 C286 C135 C151 RN42 C241 C206 C754 C755 C134 R80 C302 C245 C150 C285 RN72 RN77 RN85 RN87 R56 R57 L11 R53 R907 R69 C228 R123 C129 RN71 RN76 RN84 RN86 R903 C758 C192 R49 R48 C761 R79 R78 RN113 RN114 C753 C173 C191 R47 R188 C259 R46 R45 C128 R204 C172 C265 R44 R43 C258 C182 R42 C757 C759 C199 C224 C264 RN64 RN68 C240 RN261 RN75 RN80 C133 C239 R68 RN40 RN41 RN50 RN63 RN67 RN74 RN79 C132 R52 R160 R159 R158 R157 R156 R155 R168 C127 C126 C190 R41 R51 F5 C131 R118 R117 U38 R166 R60 C171 R55 C130 R50 R59 R40 R38 R37 R36 R35 R34 C2 C1 R33 R32 R31 R30 R29 R28 R27 R24 R25 R26 R23 R39 U37 C125 CR9 R22 CR8
the should the follow- information: The board The appears located the back of the board. The board This located the The The of the the The operating and This information the Emerson or another or ROM including and It to these to Technical Emerson Network Connectors The as follows: P1: P1 that front to Ethernet One to the MV64460 The other to the 82544EI Ethernet the PCI The grated and activity each Chapter P2: P2 the front that EIA-232 the 750GL pinouts. P3: P3 header the the 750GL COP/JTAG interface. J1: J1 that CompactPCI ity and Platform Interface (IPMI) to and from the CompactPCI Chapter J2: J2 that Geographical (GA) and supply from the CompactPCI backplane. pinouts. J3: J3 that the Ethernet to and from the Compact- PCI packet-switched backplane or It input/output directly from the J14 PTMC Chapter
J11J14: J11, J12, J13, and J14 that PTMC J21J24: J21, J22, J23, and J24 that PTMC Table J4 J4 that (CT) to the Compact- PCI backplane. Chapter J5: J5 that input/output directly from the J24 tor PTMC It optional RMII from both PTMC Chapter J6: J6 header the board the switch factory only). J7: J7 header the board that (ISP) JTAG interface to the (PLD) (factory only). Table Table There the board. The these to change. Please with Emerson F1F2: These the They Emerson F3F4: These surface-mounted, the and They Emerson F5F7: These the the COP/JTAG interface (P3) and PLD header (J7). They Emerson The light-emitting as the following Please to and to these LED: Color: CR1 HOTSWAP_LED* front CR2 PWRLED_OUT front LED CR31 750GL_CHKSTP_OUT* CPU
LED: Color: CR3 750GL_LED4 LED front CR4 750GL_LED3 light LP1) CR5 750GL_LED2 CR6 750GL_LED1 CR10 IPMI_STATUSOUT IPMI CR32 GIG0_LINK_LED* Ethernet CR33 GIG0_LINK2* CR34 GIG0_ACT_LED* CR35 GIG0_LINK1* CR20 GIG1_ACT_LED* Ethernet CR21 GIG1_LINK_LED* CR22 GIG1_LINK2* CR23 GIG1_LINK1* CR39 PMC0_ACTLED PMC1 RMII CR41 PMC0_LINKLED_R CR38 PMC1_ACTLED PMC2 RMII CR40 PMC1_LINKLED_R FP1_LED1_1 front SP LED ETH4 FP1_LED1_2 (integrated with P1) FP1_LED2_1 front ACT LED ETH4 FP1_LED2_2 with P1) FP2_LED1_1 front SP LED ETH3 FP2_LED1_2 (integrated with P1) FP2_LED2_1 front ACT LED ETH3 FP2_LED2_2 (integrated with P1) KATANA 752I SETUP You the following items to and the of the Emerson Emerson board Card and supply interface (EIA-232) the and or
Troubleshooting The Emerson board typically about of when memory with PMC/PTMC The the the of the board, including the CPU amount of memory the board, and PTMC Please Emerson Technical the boards The The Emerson board specified to of to This the NEBS GR-63 tion. The chassis should cooled with forced The recommended flow The the chassis and the The boards and comply with NEBS GR-63 TROUBLESHOOTING of difficulty, this the board seated the the overheating. the and to they If using the the and the Chapter the supply DC If to supply or below that connected to The on-card NVRAM (I C EEPROM) to and the rates its The of might caused incorrect and incorrect of the NVRAM, or malfunctioning NVRAM. To force the to using the first the to: parity, and Then, the while holding the s the board to the the to their factory with the following command:
Troubleshooting the to and Please Commands information. Technical If with the or to Please the following information and from the the board and BIOS and of the operating whether board options such as higher or memory If access, please Emerson further Product If to the board to Emerson Network service, the or to service- to Authorization (RMA) to which items and the board chase and information of warranty. and Services warranty If the board, to such as the which originally shipped. it to: or (US) (UK) Emerson Network Computing and Services WI RMA
Troubleshooting Please the RMA the of the efficiently. service received without RMA
This chapter of the the It the GENERAL OVERVIEW The (PLD) to the the following shows of the and Section
PMC 3.3V 2.5V 3.3V 5V OSC_EN OSC_E Notes: located PLD PLD from early PM from IPMI 1.8V RP PMC PMC MAC T8110 TSI BCM5461 IPMI 2.5V 3.3V LTC1728 rstout_1 PM FL_RP Complex 750GL KS8721CL BCM5221 BCM5221 BCM5221
Sources RESET SOURCES The board from the following (POR) CompactPCI 750GL (JTAG header) IPMI CompactPCI The optional JP2 this the board to (when the front switch pressed) to the the this the the the the to the when the switch pressed. Another optional JP1 when tion), the to PCI to the 750GL the the the The that of the supply The the off and the (POR) as as the 750GL The PLD Chapter the the 750GL shows the to the related The PLD known as the MVC PLD.
Sources 750GL PMC IPMI COP/JTAG HSL PLD cop_hreset cop_trst cpu_hreset PLD (switch_rst) MV64460 eth_rst flash_wp GL 750GX KS8721CL PHY KS8721CL KS8721CL PHY KS8721CL PHY 5461S
CPU Table The consists of and with associated memory and input/output interfaces. The and memory, DDR SDRAM, EIA- and three Ethernet PROCESSOR OVERVIEW This chapter of the the It includes information the CPU, and cache memory. The the IBM 750GL information, please to the following IBM Family: The Interface The following of the the 750GL CPU. 750GL Features: Instruction CPU to complete/write back (L1) 32KB Instruction, 32KB (L2) 1MB, ECC Units Branch Processing, Dispatch, Load/Store, Fixed-point, Floating-point, of instructions completed branch 1.5V; input/output, 2.5V The following of the IBM 750GL architecture. Section
750GL Dispatch BHT/BTIC Unit FXU2 FXU1 32KB with Parity Physical Memory The Chapter the to the memory the 750GL The following shows the 750GL physical memory Unit Instruction Branch Unit LSU L2 with Parity 32KB I-Cache with Parity FPU 1MB Enhanced BIU L2
750GL Memory Address: FFFF,FFFF FF80,0000 F834,0000 F830,0000 HSL PLD F821,0000 PLD F820,0000 F811,0000 MV64460 F810,0000 F808,0000 F800,0000 FLASH to 128MB) E800,0000 I/O E000,0000 Memory C000,0000 B400,0000 PMC PCI I/O B000,0000 PMC PCI Memory SDRAM to 2GB) SRAM
Table CPU This the physical the 750GL the and reference to information. Access FF80,0000 F834,0000 F830,0000 R/W MV64460 SRAM F821,0000 R/W HSL PLD F820,0000 R/W PLD F811,0000 F810,0000 R/W MV64460 F808,0000 F800,0000 R/W E800,0000 R/W to 128MB) E000,0000 R/W I/O C000,0000 R/W Memory B400,0000 B000,0000 R/W PMC PCI I/O R/W PMC PCI Memory R/W SO-DIMM SDRAM to 2GB) PROCESSOR RESET the the and the board. Please to Chapter PROCESSOR INITIALIZATION Initially, the with the CPU The of the (HID0) and the State (MSR) Table (Hex): Notes: HID0 (icache and off) Section 8000,C000 and MSR 0000,B032 State Section
750GL HID0 EMCP DBP EBA EBD PAR DOZE NAP SLEEP DPM RISEG MUM NHR ICE DCE ILOCK DLOCK ICFI DCFI SPD IFEM SGE DCFA BTIC ABE BHT NOOPTI ICE/DCE: Instruction and I/DLOCK: Instruction and ICFI/DCFI: Instruction and The (HID0) features. of these cleared of the Please to the IBM of the The following HID0 the 750GL CPU: EMCP: Initially the DBP: and Parity with EBA/EBD). EBA: EBD: PAR: of ARTRY* and DOZE: Select NAP: Select SLEEP: Select DPM: RISEG: Instruction only). NHR: Not (software only). MUM: SPD: and IFEM: Instruction SGE: Gathering DCFA: Force to selection.
NOOPTI: the instructions. 750GL HID1 PSTAT1: PLL PLL0 the clock PLL1 the clock BTIC: Branch Instruction ABE: Broadcast ops, BHT: Branch History Table The 750GL includes phase-lock (PLL0 and PLL1), which allow the clock to to of the PLL software The HID1 that specify the of each PLL The clock of each PLL or internal of PLL0 to choose which PLL selected of the clock PCE PRE PSTAT1 ECLK PI0 PS PC0 PR0 PC1 PR1 PCE: PLL only). PRE: PLL only). ECLK: the CLKOUT to PI0: PLL select. Select and to PLL0 Select internal HID1 to PLL0 PS: PLL Select. Select PLL0 as clock Select PLL1 as clock PC0: PLL0
750GL HID2 STMUMD FICBP FITBP FDCBP FDTBP FL2TBP ICPS DCPS L2PS ICPE DCPE L2PE STMUMD: processing. FL2TBP: Force parity. PR0: PLL0 PC1: PLL1 PRI: PLL1 Parity implemented the following arrays: I-Cache, and L2 when and cleared when the HID2 written. FICBP: Force I-Cache parity. FITBP: Force parity. FDCBP: Force parity. FDTBP: Force parity. ICPS: L1 I-Cache/I-Tag Parity DCPS: L1 Parity L2PS: L2 Parity ICPE: L1 I-Cache/I-Tag Parity DCPE: L1 Parity L2PE: L2 Parity
Table 750GL EXCEPTION HANDLING CPU type to the The normally the first of RAM (with of or ROM (with of F800,0000 to to or or the the from the lowest to highest priority. Notes: Trace 00D00 Lowest priority. to MSR[SE]=1 or MSR[BE]=1 branches. (DSI) DABR match. (PI) to floating-point Floating (FPA) floating-point (SC) 00C00 of instruction. Instruction IABR (IABR) Instruction (ISI) Instruction Thermal (TMI) Junction the threshold specified THRM1 or THRM2, and MSR[EE]=1. (DEC) through Performance (PFM) 00F00 Programmer-specified. (EI) INT* to Section of and (SMI) MSR[EE]=1 and SMI* asserted. Assertion of TEA*, Parity Parity L2 ECC MCP*, Parity Parity Parity I- Parity Parity or L2 Soft (SRESET*). TLB protection cache operations to T=1 of DSISR) or T=0->T=1 crossing. BAT protection to with EAR(E)=0 of DSIDSR). to instruction, instruction, or Highest priority. (HRESET* and POR).
Processing CPU State (MSR) EE PR FP ME FE0 SE BE FE1 IP IR DR PM RI LE Notes: EXCEPTION PROCESSING the Save/Restore (SRR0) where instruction should when the to the process. (SRR1) to and to those when instruction executed. the 750GL SRR0 and SRR1 to the of the State (MSR) the and to where tion the The State (MSR) the of the 750GL CPU. On of the of the MSR cleared. Please to the IBM of the POW ILE POW: this the or These selected the HID0 This operation (reduced ILE: Little-Endian EE: This allows the to or and or PR: and instructions instructions
Processing FE0/FE1: These the Floating-point Table Floating FP: Floating-Point This floating-point instructions (loads, stores, floating-point instructions. ME: FE0: FE1: FP nonrecoverable recoverable SE: instructions normally. BE: Branch instructions normally. Branch type IP: Initially, this cleared that the the of RAM this the the of ROM (FFF0,0000 IR/DR: Instruction and translation translation translation PM: the Performance RI: Recoverable and This recoverable. recoverable. LE:
Memory L2 (L2CR) L2E L2CE L2DO L2I L2WT L2TS L2 L2 SHEE SHERR L2 L2 L2 L2 L2IO L2IP L0CK LO LOCK HI LOCK0 LOCK1 LOCK2 LOCK3 CACHE MEMORY The 750GL both (L1) and (L2) cache memory. This section this memory. L1 The 750GL on-chip, (L1) instruction and caches with eight-way, set-associative translation (TLBs). The CPU the modified/exclusive/invalid (MEI) cache coherency The interface (BIU) of the L1 cache This cache burst to from or written to the cache reducing cache the BIU and the The 750GL recently (PLRU) performance. L2 The L2 cache four-way and each consists of sectors. It with of locked. It or of the or them the L2 cache four-way and each consists of sectors. The L2 cache to instructions or only. and write operations cyclewrites and reads The L2 1MB SRAM which includes ECC every memory that to and The L2 cache (L2CR) and the L2 cache. The L2CR read/write and cleared L2E: L2 and the of the L2 cache, with the L2CE: L2 Checkstop
Memory L2L0CKLO: L2 cache and L2LOCKHI: L2 cache and L2LOCK0: or to L2LOCK1: or to L2LOCK2: or to L2LOCK3: or to L2DO: L2 Data-Only. this the of instructions the L2 cache. from the L2 instruction cache treated as cache-inhibited the L2 cache. L2I: L2 this the L2 cache clearing the L2 L2WT: L2 Write-Through. this selects write-through (rather than copy-back writes to the L2 cache write through to the L2TS: L2 Support. this from the L1 cache that from and instructions to written the L2 and beat operations that the L2 cache to SHEE: SHERR: L2IO: L2 Instruction-Only. this the L2 cache. L2IP: L2 Progress. This whether L2 occurring. The L2 cache following or the L2 cache, the L2CR and the L2 dated. the L2 cache the following the assertion of HRESET* and (DPM). L2 cache clearing L2CR[L2E]. L2 the L2 cache operation the L2CR[L2E] to
JTAG/COP Table 750GL JTAG/COP Interface Assignments, (P3) JTAG/COP HEADERS The 750GL CPU user-accessible (TAP) that with the IEEE Access and Boundary Scan Architec- The internal common-on-chip (COP) allows to internal chains and as to the I/O: TDO The JTAG This the the of the TCK and the of TCK. Not TDI The JTAG and the input the path. TDI the JTAG the of TCK, and the of TCK the JTAG TRST* JTAG this active the JTAG and inactive, allowing of the 750GL. Not connected +3.3V This the supply the 750GL which to the the which the the this to 2.5V through PTC TCK The Clock JTAG and the clock the JTAG JTAG to the TCK and its connected TMS The Select JTAG This with TCK, the TAP allowing its high, the TAP the of TMS. the TAP its Not connected SRESET* The Soft to the to Soft or the 750GL Soft GND HRESET* The to the to or the 750GL
JTAG/COP (continued) I/O: CHKSTPO* Checkstop Checkstop LED CR31, GND Ground
The consists of and with associated memory and input/output interfaces. This chapter the MV64460 tion. OVERVIEW The Discovery III (MV64460) from integrated with PCI interface and high performance applications. The MV64460 architecture: interface to the CPU interface to DDR SDRAM interface to PCI interfaces: The interface the PCI (PCI1) and interface the CompactPCI (PCI0). The function which of the CPU PCI and to memory. The MV64460 includes the following: Three Ethernet (MPSC) (SDMA) (BRG) C interface The or routing the routing. It to performance. Section
CPU Interface MV64460 Block CPU INTERFACE CPU interface features and Symmetrical (SMP) both and MPX to four the to CPU CPU to PCI access, write, and cache protection to to information the MV64460 this Please to the The the MV64460 that these to the the the The CPU of the CPU affects the MV64460 CPU This activates with to the CPU interface performance, this following these
SDRAM the CPU only once. the CPU interface to of (OOO) the to OOO the CPU This that the CPU interface flushed. the to its of the the read. SDRAM CONTROLLER The MV64460 (DDR) memory (SDRAM). The SDRAM to four of It (M_DA[13:0] and M_BA[1:0]) and (M_DQ[63:0] and M_CB7[7:0]). The SDRAM both and SDRAM Other features ECC) SDRAM interface to SDRAM to DDR SDRAM Supports both physical and The MV64460 of SDRAM to the DEVICE CONTROLLER INTERFACE The to of Each memory to of with of Other features Dedicated from the SDRAM selects, each with as high interface to user Supports of memory and I/O Each its and to or The interface consists of of write and of
(IDMA) INTERNAL (IDMA) CONTROLLER Each of the four DMA and such as the SDRAM, PCI_0, or CPU These performance amounts of without CPU intervention. and write and concurrently. TIMER/COUNTERS Each of the four timer/counters selected to as or counter. Each timer/counter with Tclk counter the counter counts to count, and the counts count, to the and to count. Reads from the counter or completed directly from the counter, and writes to the timer/counter PCI INTERFACE The MV64460 PCI interfaces, which comply with the PCI Other features Supports P2P memory, I/O, and PCI to with or asynchronous to CPU clock; or clock PCI and operations the PCI1 PCI interface. PCI_0 interface. PCI The PCI header as the PCI tion. The MV64460 and the header implemented The PCI interface the header and this from the CPU or PCI
PCI Interface Table PCI PCI The assigned the following PCI numbers. ID ID MV64460 ID Emerson Network ID PCI Read/Write The MV64460 becomes PCI when the CPU, IDMA, or MPSC initiate to PCI PCI allows DMA PCI and memory. It PCI commands including (DAC). The MV64460 acts as when PCI initiates memory (or I/O the of internal or P2P It to memory and write including DAC, and to and I/O the of internal Its allow burst and writes, and they to four reads PCI PCI Interface PCI0 and PCI1 the of internal located offsets. CPU to the MV64460 the and PCI located their offset the header, as the PCI when from their PCI PCI1 PCI and Command the located from the PCI interface to this allows the PCI to acknowl- the turning off the INTA* Although the active the active high. of the INTA field that INTA*. Also, writing to this location asserts the INTA* The to other PCI or within their PCI The board to caused another PCI when of memory, as the MV64460 memory it
Outbound: These the CPU to service the PCI Inbound: These PCI to service from the CPU. the of the PCI INTA*INTD* (PCI1 only). The MV64460 that the and of the PMC as to the DOORBELL REGISTERS The MV64460 the the (MU) to both the PCI and CPU There of Outbound The CPU to the PCI the Outbound (ODR). The the Outbound (OIMR), that the from the ODR. The ODR located PCI_0 offset The CPU or the PCI interface the ODR This allows CPU and PCI interfaces. Inbound The PCI to the CPU the Inbound (IDR). The the Inbound (IIMR), the the from the IDR. The IDR located PCI_0 offset The from the PCI to the CPU or to the PCI interface, the software of the WATCHDOG TIMER The count or the the of software the it counter that servicing to its the RESET the the the of or the optional on-board switch activated. Please to Chapter infor- mation.
On-Card Memory ON-CARD MEMORY The of on-card memory to the MV64460 and the 750GL It user Flash, SDRAM and memory The following subsections these memory The memory interface of or the The of The of or of The of The of of (TFFS) memory. The MV64460 this memory, located E800,0000 the the 750GL from the JP2 location to the memory, the memory of to the 750GL This memory and located F800,0000 the The 750GL write to and from this memory. SDRAM The to of memory (SDRAM) the 750GL The SDRAM interface to allow correcting (ECC). If SO-DIMM PMC becomes to the of the SO-DIMM. Also, the CPU and slightly this SO-DIMM slightly increase the The SDRAM the of memory (SO-DIMM) EEPROM the SO-DIMM information, the C interface AE The SDRAM physical from to 7FFF,FFFF the The MV64460 the SDRAM and (DDR) interface that allows of to (clock rates of to
I2C Interface Table NVRAM The MV64460 EEPROM location the C to Also, the MV64460 EEPROM location A6 the C to information such as board, and operating Emerson-specific the of the The SROM allocated as follows. (POST) C INTERFACE The MV64460 built-in (I C) that and C The following to the C SO-DIMM SDRAM clock (RTC) PM IPMI and associated The shown actually consists of switches. One switch allows the 750GL to the IPMI while the IPMI The switch allows the 750GL to C only while back- upotherwise this isolated. (Please to the schematics
I2C Interface C Interface MV64460 ROM NVRAM MUX IPMI Bootcode ROM and FRU ROM Bootloader IPMI Backplane IPMB I2C Devices IPMI MV64460 Bridge through software MV1_SDA/SCL SODIMM ROM clock PVT_SDA/SCL IPMI_SDA/SCL I2C I2C through software IPMI
GPIO Definitions Table GPIO Definitions GPIO SIGNAL DEFINITIONS The MV64460 the input (GPIO) that The following the GPIO assignments. Direction: input PTMC PCI input PTMC PCI PTMC PCI input PTMC PCI Ethernet MAC PCI input Ethernet MAC PCI input PCI1 INTA input PCI1 INTB input PCI1 INTC INIT_ACT, to the from ROM input input from CPLD, as of PERR and SERR to off front LED once section and input PCI1 INTD NMI I2C_HOLDOFF PM) PTMC RMII clocks input input clock input IPMI Timerout, IPMI when there POST high to the IPMI input input GIG0_INT from PHY boards) input GIG1_INT from PHY boards) input GIG2_INT from PHY boards)
Table Assignments, (P2) Direction: input MVL_PCI0_HS closed, boards, software switch input.) CONSOLE SERIAL PORT The the asynchronous the front This operates EIA-232 functionality. The the front with the following assignments. RXD TXD ground CHS_GND The Emerson cross-pinned, as shown the below. straight-through to change. Please with Emerson The the J5 CompactPCI E15 and D15 to
PLD InitAct: Active: to when the MV64460 InitAct inactive The the (PLD) that the 750GL This PLD relating to PCI enumeration, and This chapter the the PLD, which known as the MVC PLD. RESET REGISTERS The PLD and the this tionality. The read-only location F820,0000 the the as follows. InitAct WD COPS COPH PMCR CPCI FP WD: to when caused the of the MV64460 COPS: Soft to when COP header (SRESET) occurred COPH: to when COP header (HRESET) occurred PMCR: PMC to when PPMC PMC CPCI: CPCI: to when (RST* occurred FP: to when the front switch caused The Command location F820,1000 forces of of as shown below. initiated writing to the cleared. writing to this Section
PLD: Command SCL SDA PCI0 FR HR SCL: Direct C clock the PLD SDA: Direct C the PLD PCI0 PCI0 as JP1, software should overwrite this functionality (MV64460 PCI0 interface functionality (MV64460 PCI0 interface FR: command: to clears HR: command: board, clears INTERRUPT REGISTERS The and from the PCI to the PLD. these the of the PCI clock, to the PCI The software should these clock otherwise they PERR and SERR loads, which combined the PLD to and to the MPP12 the MV64460. The location F820,2000 as SREN PREN
PLD: Product Product ID SREN: PCI SERR routed from PCI SERR to MV64460: to PREN: PCI PERR routed from PCI PERR to MV64460: to The location F820,3000 allows software to which caused as follows. SERR: PCI SERR 1=SERR occurred and (IER SR1EN=1) SERR PERR: PCI PERR 1=PERR occurred and (IER PR1EN=1) PERR PRODUCT IDENTIFICATION The read-only Product ID location F820,4000 the PIR: Product PCI ENUMERATION The and of enumeration. Monarch the location F820,5000 to that other boards the ready enumeration. the writeable to the ready enumeration. SERR PERR PIR
PLD: Revision PLD Monarch (read): 1=PCI ready to 0=PCI ready to Non-Monarch (write): 1=PMC ready to 0=PMC ready to REVISION REGISTERS The PLD to and PLD revisions. The location F820,7000 tracking the HVR: This the PLD and with PCB The PLD location F820,8000 tracking the PLD PVR: This the PLD and with every BOARD CONFIGURATION REGISTERS Three read-only allow the software to easily The location F820,C000 the Monarch. HVR PVR
PLD: from or from Flash: from from SysCLK: clock the Mon indication: Mon: Monarch indication: Monarch 0=PMC Monarch The location F820,A000 informa- tion about the memory, as follows. The location F820,9000 the clock and the H.110 option as follows. H110 H110: H.110 option installed:
PLD: Other IPMI Select PORT_SEL: IPMI Selection: Allow to the IPMI and LED LED1LED4: the LED 0=off OTHER REGISTERS The IPMI Select location F820,E000 allows to the IPMI as follows. PORT_SEL The LED location F820,D000 allows software to the the front as follows. LED4 LED3 LED2 LED1
Clock M41T00 Clock The the clock (RTC), consisting of M41T00 from STMicroelectronics. The M41T00 RTC, and of RAM the function. It from the operation. The M41T00 to C The M41T00 backed from which charge least hours. BLOCK DIAGRAM The following shows the of the M41T00 OPERATION The M41T00 clock as the To the RTC the (D0 Access the the following Section
Clock: Clock Table RTC Seconds Century/Hours Month Years The M41T00 clock continually the supply of If below switch-over the M41T00: Terminates the counter from written) At the M41T00 and inputs. CLOCK OPERATION the Clock or Access the Con- location to the Clock to allow the to completed the This the clock The clock the clock and reads the and from the clock, as Address: Function/Range: D7 D6 D5 D4 D3 D2 D1 D0 BCD Format: ST Seconds Seconds Seconds CEB CB Hours Hours Century/Hours Month Month Years Years Years OUT FT
Clock: Clock The or counts from the the The of (subtracted, tion) or this counts the clock, and subtracting counts the clock ST: Stop the the within CEB: Century CB to from to or from to the of the century 0=CB CB: Century of the of the month OUT: 0=FT/OUT when FT FT: the FT/OUT 0=The FT/OUT S: 0=Negative X: Dont
PCI The the Peripheral (PCI) as the interface the 750GL PCI Card (PTMC) optional T8110 (TSI), and Ethernet (MAC). The with the PCI interface and the associated PMC mechanical interface The MV64460 functions as the PCI and PCI The following the PCI IBM 750GL PCI (Monarch or non-Monarch) Optional T8110 TSI (PCI only) Ethernet MAC the optional T8110 the PCI to PCI ENUMERATION the 750GL as this the MV64460 as PCI It PCI and PCI ation. The JP2 which PTMC as the The PCI allows where the and of the PCI Therefore, the memory The PCI the memory tion. this the PCI the PCI to what and memory each The then the PCI memory, the of each and the PCI each accordingly. PCI software should assign physical the of The the The offset and fixed. The software and PCI The operating booting. The and operating both built-in the PCI ID SELECT AND INTERRUPTS The follows the typical PCI assigning ID Select as shown the following Section
PCI Geographical Addressing ID Select Table Table Geographical PCI IDSEL PTMC J12) AD20 PTMC J22) AD21 T8110 (TSI) AD22 MV64460 AD23 Ethernet MAC AD24 The T8110 TSI to INTD. The MV64460 to INTA. The Ethernet MAC to INTD. The PCI the PTMC the following MV64460: PTMC PTMC 82544EI: T8110: INTA INTD INTC INTB INTA INTD INTC INTB INTA INTD INTC INTB INT INT GEOGRAPHICAL ADDRESSING The three read-only that allow the software to Geographical from the CompactPCI The following these (Hex) J4SGA F821,0000 Read the Shelf Enumeration from J4 J4GA F821,0001 the Geographical from J4 J2GA F821,0002 the Geographical from the J2 PCI BUS CONTROL SIGNALS This section the PCI which PMC J11, J12, J21, and J22 Please to the PCI these otherwise stated. three-state high clock
PCI PCI ACK64*, REQ64*: These three-state PCI whether to the or the Since the board, these off to the AD00-AD31: ADDRESS and DATA These three-state both and consists of phase followed or phases. C/BE0*-C/BE3*: BUS COMMAND and BYTE ENABLES. These three-state functions the phase of the phase of these the command. phase the as DEVSEL*: DEVICE SELECT. This three-state when the selected as the of the access. EREADY: READY. This input Monarch and It that and the PCI ready to enumerated. FRAME*: CYCLE FRAME. This three-state the to the of access, and to asserted reaches its phase. INTA*, INTB*, INTC*, INTD*: M66EN: ENABLE MHZ. grounded, this operation of the PCI MONARCH*: MONARCH. this grounded, that the Monarch and PCI and CLK: CLOCK. This input that PCI (This the its PCI clock GNT*: GRANT. This input that to the to its GNT*. IDSEL: INITIALIZATION DEVICE SELECT. This input acts as and write PMC INTERRUPTS A, B, C, D. These PCI to the IRDY*: INITIATOR READY. This three-state that the ready to the phase of the LOCK*: LOCK. This three-state that to (The this
PCI PCI PRESENT*: PRESENT. grounded, this to that PMC (The this RESET_OUT*: RESET OUTPUT. This optional to another To RST* to RESET_OUT*. PAR: PARITY. This AD00-AD31 and C/BE0-C/BE3*. Parity PCI This three-state and clock the phase, and clock the that ready to the phase IRDY* or TRDY* asserted). Once PAR asserted, clock the of the phase. PERR*: PARITY ERROR. This three-state to PCI PME*: POWER MANAGEMENT EVENT. This optional allows to the Devices asserting this (The this REQ*: REQUEST. This to the that to the RST*: RESET. The assertion of this input PCI and to SERR*: SYSTEMS ERROR. This open-collector to with catastrophic STOP*: STOP. This three-state the to that the the TRDY*: TARGET READY. This three-state that the to the phase of the
PTMC Interface PTMC Location The Peripheral (PCI) interface PCI Telecom Card (PTMC) This chapter to PTMC and information about the PTMC PTMC to optional KS8721CL RMII PHY that to the CompactPCI backplane J5 The with of the PCI Card Specification PICMG Consid- PTMC INSTALLATION The of four (J11J14 and J21J24), as the PMC specification. shows the location of these the (Connectors J13 and J23 the optional CT tion.) Section
PTMC Interface: PTMC To the and/or force the the The following to PTMC to the base- board: the screws from the standoffs the PTMC the and gently the the the the P11, P12, P13, and P14 and the mated. four flathead screws, the PTMC from the of the and the screws to the P11, P12, P13, and P14 Next, and the screws to the front
PTMC Interface: PTMC Connector PTMC Connector Assignments PTMC CONNECTOR PINOUTS PCI four J11J14 locations). Table shows the assignments. J11 J12 J13 J14 TCK POS_12V MDIO J3_E13 NEG_12V PMC1_TRST* GND J3_D13 GND PMC1_TMS GND J3_C13 INTA* PMC1_TDO STX J3_B13 INTB* PMC1 _TDI MDC J3_A13 INTC* GND SRX J3_E12 PRESENT* GND RXER J3_D12 +5V GND J3_C12 INTD* PTID2 J3_B12 TXD0 J3_A12 GND PUP0 GND J3_E11 +3.3V +3.3V TXD1 J3_D11 PCICLK RST* REFCLK J3_C11 GND PDN0 GND J3_B11 GND +3.3V GND J3_A11 GNT* PDN1 RXD0 J3_E10 REQ* PME* CT_FA J3_D10 +5V GND RXD1 J3_C10 +3.3V AD30 CT_FB J3_B10 AD31 AD29 GND J3_A10 AD28 GND PTID0 J3_E9 AD27 AD26 TXEN J3_D9 AD25 AD24 GND J3_C9 GND +3.3V CAS_DV J3_B9 GND IDSEL CT_C8A J3_A9 CBE3* AD23 GND J3_E8 AD22 +3.3V GND J3_D8 AD21 AD20 CT_D19 J3_C8 AD19 AD18 CT_D18 J3_B8 +5V GND CT_D17 J3_A8 +3.3V AD16 CT_D16 J3_E7 AD17 CBE2* GND J3_D7 FRAME* GND GND J3_C7 GND IDSELB NETREF2 J3_B7
PTMC Interface: PTMC Connector J11 J12 J13 J14 GND TRDY* CT_D14 J3_A7 IRDY* +3.3V J3_E6 DEVSEL* GND CT_D12 J3_D6 +5V STOP* GND J3_C6 GND PERR* PTENB* J3_B6 LOCK* GND J3_A6 SDONE* +3.3V GND J3_E5 SBO* SERR* NETREF1 J3_D5 PAR CBE1* CT_C8B J3_C5 GND GND GND J3_B5 +3.3V AD14 GND J3_A5 AD15 AD13 CT_D15 J3_E4 AD12 M66EN CT_D10 J3_D4 AD11 AD10 CT_D13 J3_C4 AD9 AD8 CT_D8 J3_B4 +5V +3.3V CT_D11 J3_A4 GND AD7 GND J3_E3 CBE0* REQB* CT_D9 J3_D3 AD6 +3.3V CT_D6 J3_C3 AD5 GNTB* CT_D7 J3_B3 AD4 CT_D4 J3_A3 GND GND GND J3_E2 +3.3V PTID1 J3_D2 AD3 EREADY CT_D5 J3_C2 AD2 GND CT_D2 J3_B2 AD1 RESETOUT* CT_D3 J3_A2 AD0 ACK64* CT_D0 J3_E1 +5V +3.3V GND J3_D1 GND GND GND J3_C1 REQ64* MONARCH* CT_D1 J3_B1
PTMC Interface: PTMC Connector Table PTMC Connector Assignments PCI four J21J24 locations). Table shows the assignments. J21 J22 J23 J24 TCK POS_12V MDIO J5_E13 NEG_12V PMC2_TRST* GND J5_D13 GND PMC2_TMS GND J5_C13 INTA* PMC2_TDO STX J5_B13 INTB* PMC2_ TDI MDC J5_A13 INTC* GND SRX J5_E12 PRESENT* GND RXER J5_D12 +5V GND J5_C12 INTD* PTID2 J5_B12 TXD0 J5_A12 GND PUP0 GND J5_E11 +3.3V +3.3V TXD1 J5_D11 PCICLK RST* RE FCLK J5_C11 GND PDN0 GND J5_B11 GND +3.3V GND J5_A11 GNT* PDN1 RXD0 J5_E10 REQ* PME* CT_FA J5_D10 +5V GND RXD1 J5_C10 +3.3V AD30 CT_FB J5_B10 AD31 AD29 GND J5_A10 AD28 GND PTID0 J5_E9 AD27 AD26 TXEN J5_D9 AD25 AD24 GND J5_C9 GND +3.3V CAS_DV J5_B9 GND AD21 CT_C8A J5_A9 CBE3* AD23 GND J5_E8 AD22 +3.3V GND J5_D8 AD21 AD20 CT_D19 J5_C8 AD19 AD18 CT_D18 J5_B8 +5V GND CT_D17 J5_A8 +3.3V AD16 CT_D16 J5_E7 AD17 CBE2* GND J5_D7 FRAME* GND GND J5_C7 GND IDSELB NETREF2 J5_B7 GND TRDY* CT_D14 J5_A7 IRDY* +3.3V J5_E6
PTMC Interface: PTMC Connector J21 J22 J23 J24 DEVSEL* GND CT_D12 J5_D6 +5V STOP* GND J5_C6 GND PERR* PTENB* J5_B6 LOCK* GND J5_A6 SDONE* +3.3V GND J5_E5 SBO* SERR* NETREF1 J5_D5 PAR CBE1* CT_C8B J5_C5 GND GND GND J5_B5 +3.3V AD14 GND J5_A5 AD15 AD13 CT_D15 J5_E4 AD12 M66EN CT_D10 J5_D4 AD11 AD10 CT_D13 J5_C4 AD9 AD8 CT_D8 J5_B4 +5V +3.3V CT_D11 J5_A4 GND AD7 GND J5_E3 CBE0* REQB* CT_D9 J5_D3 AD6 +3.3V CT_D6 J5_C3 AD5 GNTB* CT_D7 J5_B3 AD4 CT_D4 J5_A3 GND GND GND J5_E2 +3.3V PTID1 J5_D2 AD3 EREADY CT_D5 J5_C2 AD2 GND CT_D2 J5_B2 AD1 RESETOUT* CT_D3 J5_A2 AD0 ACK64* CT_D0 J5_E1 +5V +3.3V GND J5_D1 GND GND GND J5_C1 REQ64* MONARCH* CT_D1 J5_B1
Ethernet Interfaces MAC The four Ethernet The MV64460 three Ethernet Access (MAC) and 82544EI Ethernet from the PCI Three BCM5461S and integrated PHY the 82544EI interfaces the of these to the front and to the J3 CompactPCI packet-switched backplane The optional Ethernet each PTMC RMII PHY that to the J5 CompactPCI backplane ETHERNET ADDRESS The Ethernet and The consists of Access The that assigned to Emerson Network Computing IEEE. The Emerson of each of products. The Ethernet the referenced as with each The assigned to the the following F9 Emersons The three of the Ethernet the the memory. Emerson and to the and the of this the MAC thought of as as shown MAC[47:0] F9 To the of the MAC and from the to and the MAC[16:3]. the three MAC[2:0], to the following CPSB_1 (MAC F9 Section
Ethernet Interfaces: Ethernet Table CPSB_1 (MAC CPSB_2 FRNT_1 (ETH3) FRNT_2 (ETH4) the the CPSB_2 MAC 00:80:F9:6C:07:52. ETHERNET PORTS The MV64460 Chapter three Ethernet Also, the to fourth from the PCI 82544EI Ethernet to the front Section and to the J3 If the that backplane, the J3 allow functionality. If the that backplane, the J3 routed to input/output BCM5461S the physical interface these There associated with the the LED locations). CR34=ACT CR20=ACT CR32=LINK CR21=LINK CR33=LINK2 CR22=LINK2 CR35=LINK1 CR23=LINK1 FRONT PANEL ETHERNET CONNECTOR PINOUTS The P1, the front Ethernet to the front The ETH4 to the 82544EI Ethernet The ETH3 to the MV64460 The RJ45 integrated (SP) and activity (ACT) to the of each The assignments as follows.
Ethernet Interfaces: Optional RMII PHY Devices Table 82544EI Ethernet Assignments, ETH4 Table MV64460 Ethernet Assignments, ETH3 Table PTMC PHY To integrity, the RTM offset the both the TX and RX TRD0+ TRD2+ TRD0 TRD2 TRD1+ TRD3+ TRD1 TRD3 TRD0+ TRD2+ TRD0 TRD2 TRD1+ TRD3+ TRD1 TRD3 OPTIONAL RMII PHY DEVICES to the four the option RMII PHY the each PTMC These to the CompactPCI back- J5. PTMC its own PHY and as shown Table and LED locations. PTMC PHY Address: CR43=ACT CR44=LINK CR45=ACT CR46=LINK The the RMII REFCLK to the PTMC and the the MV64460 MPP this functionality. the that the RMII and the PT2MC RMII interface. REFCLK high). Clearing this the to REFCLK that PTMC instead.
Ethernet Interfaces: Optional RMII PHY Devices RMII PHY to Transition
IPMI The (SMB), as the Table It the Platform Interface (IPMI) and Platform (IPMB) specifications. At the of SMB/IPMI interface PM from Corporation. This microprocessor-based Platform that the IPMI commands and interfaces other features. SMB/IPMI OVERVIEW The features the SMB/IPMI to IPMI and IPMB geographical to PICMG to and write Unit (FRU) to from SMB or to to to the 750GL to to specified assertion and/or to GPIO to assert to sections of the board to heartbeat to specified field of firmware SMB or Section
IPMI SMB/IPMI The interface the PM input/output (GPIO) the following input (from 750GL GPIO (to 750GL (to 750GL IPMI Geographical Addressing The PM input to on-board the following shows of the Platform (IPMB) the The features include (I C) interfaces, as follows: interface 750GL master-only interface the readings and the IPMI read-only memory (ROM)
IPMI SMB/IPMI IPMB MV64460 IPMI Bootloader and FRU ROM IPMI Bootcode ROM C IPMI IPMI_OUT C IPMI IPMB (SCL, SDA, PWR) GPIO[0:23] A-to-D (optional) CPU Core A-to-D A-to-D A-to-D 1.25V
IPMI I/O Interface PM I/O Functions I/O INTERFACE The PM input/output (I/O) The following shows the these PM Function: GPIO0 TEMP1_OS GPIO1 TEMP2_OS GPIO[2:3] GPIO4 750GL1_IPMI_RST_R* active IPMI input from 750GL GPIO5 GPIO6 IPMI_TIMEROUT_D GPIO7 GPIO8 POST_FAULT active high input that firmware GPIO9 GPIO10 active high input that PM off the C GPIO11 750GL1_WD_LATCH active high input that 750GL GPIO12 GPIO13 HS_FAULT_R* active that to the the GPIO14 GPIO[15:19] GA[4:0] Geographical from J2 GPIO20 GPIO[21:23] 750GL_TEMP_INT*
IPMI I2C Interfaces Table PM Functions to the I/O, there (A2D) input that the the board. The following the of these PM Function: A2D1 MON_PMC_3_3V 2.0V to the 3.3V PTMC supply A2D2 MON_CPU_CORE 1.5V directly to the 750GL supply A2D3 1_8V 1.8V directly to the 1.8V supply A2D4 MON_2_5V 1.95V to the 2.5V supply A2D5 MON_3_3V to the 3.3V supply A2D6 MON_5V 1.88V to the 5V The A2D the PM input rating of 2.5V, which the A2D supply Therefore, that than 2.5V C INTERFACES The PM three C interfaces. interface which to the IPMB. interface which to the C the MV64460. master-only interface the and the IPMI bootloader and ROM The PM when the I2C master-only interface the 750GL to the EEPROM The MV64460 while the PM This allows to the IPMI which the PM the IPMI from the MV64460 to IPMI commands I2C The MV64460 to IPMI and from the PM. IPMI commands the IPMB the IPMB. According to the IPMB IPMI C the IPMB. IPMI the C including the C this the first of IPMI transmitted the the C command
IPMI IPMI IPMB Format IPMI The PICMG the and IPMBs. It the assigned to the chassis, and peripheral boards based geographical Table the of each board, based its geographical Geographical IPMB Geographical IPMB (Hex) (Hex) D0 B0 D2 B2 D4 B4 D6 B6 D8 B8 DA BA DC BC DE BE E0 C0 E2 C4 E4 C6 E6 C8 E8 CA EA CC EC CE IPMI MESSAGE PROTOCOL The IPMI to and physical interfaces. The PM IPMI the IPMB interface. as or as indicated the least the Function of the Table shows the of IPMI Checksum
IPMI IPMI Table Format IPMI Command 7:N N+1 The first the Address, The the Network Function and the Unit The third the twos-complement the first bytes. The fourth the Address, The fifth the and Unit The to to The sixth the Command The seventh and required). The the twos-complement of of the the first IPMI to IPMI The that the seventh the and the and received from the (rather than to to the Also, the and Unit the and Checksum Command Completion 8:N N+1 Checksum
IPMI IPMI Network Function IPMI Network Function IPMI Network Function field, which the command. assigned to itone and The the least of the to while the the least of the field to Table the function (as the IPMI the PM. Chassis chassis chassis and Bridge to the Typically, the another which This function and and of and This function as the IPMI firmware firmware match the of as the 0A, 0B that and services 0C-2F functions 30-3F OEM functions The functional and The field the and operation to IPMI and The ID the or group.
IPMI IPMI Completion IPMI Completion IPMI Completion field that the of the operation. Table the Completion (as the IPMI cation) the PM. Completion C0-FF Command completed normally C0 busycommand command-processing temporarily C1 commandindicates or C2 Command LUN C3 Time-out while command, C4 of spacecommand completed of of to the C5 Reservation or Reservation ID C6 C7 C8 field C9 of or the of the of This from field (CC) that the field(s) of CA of CB or CC CD Command specified or type CE Command CF that the the instance of the These should commands that allow the of the to this the the to D0 Command SDR D1 Command provided, firmware D2 Command provided, BMC or D3 Destination to selected (This to SMS, reception the D4 command, D5 command, FF Unspecified
IPMI IPMI PM IPMI Commands (continued) (OEM) 01-7E 01-7E (OEM) codescommand-specific and of these knowledge of the command Command-Specific 80-BE 80-BE command-specific command-specific this chapter) PM IPMI Commands The PM peripheral IPMI commands to board information and to the of the board. These commands to: the the the and write the the and information, such as thresholds, each and write the Unit (FRU) and the Record (SDR) broadcasts IPMI to the IPMB and the and write the I/O (GPIO) heartbeat broadcasts the IPMI commands the PM with the each commands Network Function Unit (LUN), and Command Command: LUN: Platform Only) SDR Information
IPMI IPMI Command: LUN: SDR SDR Reading Factors Thresholds Thresholds Reading 2D 2E 2F ID Application Broadcast ID' Application Cold Application Application Application IPMB only) Application C Application FRU Inventory Info 0A, 0B FRU Inventory 0A, 0B FRU Inventory 0A, 0B SDR 0A, 0B 2A SDR 0A, 0B 2B OEM OEM Heartbeat OEM Heartbeat OEM The PM IPMI commands. Please to the IPMI about each commands and The of this section commands that Reading The Reading command to the internal or The PM (A/D) and three of the A/D to the boards allowing the PM to board on-board the tors the operations the 750GL Table shows the the Reading command.
IPMI IPMI Table Reading Completion Reading from this 41=PMC 3.3V 42=CPU_CORE 43=1.8V 44=2.5V 45=3.3V 46=5.0V 50=750GL 60=Outflow 61=Inflow 70=750GL of reading. reading. 1=Initial this that or command (which occurred) of the Software should this to incorrect while the first This the and Reading or the the completed. RPM seconds to the first reading arm. read.
IPMI IPMI Threshold Reading (optional, otherwise threshold-based as read. or non-recoverable threshold or threshold or threshold or below non-recoverable threshold or below threshold or below threshold reading asserted asserted asserted asserted asserted asserted asserted asserted as read. asserted asserted asserted asserted asserted asserted asserted
IPMI IPMI C Table C (Application) The C allows to C This from or write to of the C such as or Typically, to the firmware from the Table shows the this command. ID of as Count. of to read, one-based. to read. 4:M to Completion 2:N from specified This field the count The terminates the C with STOP reading the of bytes. as ID, IPMB IIC IPMB IIC (IPMB) Completion to following command-specific 83=NAK 84=Truncated
IPMI IPMI Table (OEM) The the to write to input/output (GPIO) the PM. GPIO software or the board. Table shows the the command. as Sub-Device Action Units Completion Currently to 4=GPIO 5=Inverted 6=Normal from PLD to 750GL, Active GPIO13=Hot-Swap Active
IPMI IPMI Table (OEM) The the to the of input/output (GPIO) the PM. Software GPIO to the board or shows the the command. as Sub-Device Completion Action Units Currently to 4=GPIO 3=Inverted 4=Normal GPIO8=750GL Active High GPIO11=750GL Time-out, Active High from 750GL GPIO13=Hot-Swap Active GPIO15:19=Geographical to Active High asserted
IPMI IPMI Heartbeat Heartbeat (OEM) The Heartbeat the PM to heartbeat to the IPMB or C The and seconds. The heartbeat of or that each Table shows the the Heartbeat command. ID of as Command/Data 5:N Command or ID, IPMB IIC IPMB IIC (IPMB) The counts heartbeat Writing the heartbeat. 0=Following to processed. Its to the heartbeat 1=Following to the heartbeat If the to processed, this field properly IPMB the first containing the
IPMI IPMI Heartbeat Heartbeat (OEM) The Heartbeat the of the heartbeat function specified interface. The the as the Heartbeat Section shows the the Heartbeat command. ID of as read. Command/Data 5:N Command or ID, IPMB IIC IPMB IIC (IPMB) The counts heartbeat that the heartbeat 0=Following to processed. Its to the heartbeat 1=Following to the heartbeat
IPMI IPMI Table FRU Definition IPMI FRU Information The PM Unit (FRU) information its memory (SROM). The information such as the and Please to the IPMI the FRU the of the FRU information. Item: Information as the of AM Emerson Network Product as P683-XXXX as 10XXXXXX-YY-Z FRU ID the VxWorks to the FRU information Product Information Emerson Network Product Product as 10XXXXXX-YY-Z Product Not used, information the Product as P683-XXXX Not Used FRU ID the VxWorks to the FRU information
IPMI IPMI Table IPMI Table Format IPMI SDR The PM SDR that Records the PM, the FRU and each the SDR command to the and the of the board. Please to the IPMI Table informa- tion Records and the SDR Repository. IPMI connected to the PM the as below Event/Reading ProcWatchdog OutflowTemp InflowTemp +5.0V +3.3V +2.5V +1.8V PPC750GL PMC+3.3V To these the to the PM, with the of the Table shows the of of Function LUN of board IPMB) LUN Command Revision IPMI
IPMI IPMI Table OEM (continued) Indicates or type of that the indicating the that the type of threshold crossing or and type (Optional) and type (Optional) and type Checksum Each with Threshold Event/Reading initiate when reading the threshold. The thresholds the PM Thresholds mand. The the PM Reading to the reading. the IPMI Table further these commands.) ProcWatchdog It when the 750GL1_WD_LATCH Table asserted. timeout the of the asserts this associated when the software the recovered and the 750GL1_WD_LATCH cleared. On the This type of to On (POST) and Table shows the OEM the associated with this type of Memory POST I2C POST POST PCI Enumerated EREADY
IPMI IPMI The three the of to when OEM the of to when OEM the the POST Please the IPMI further information these
Table HSL PLD Summary The incorporates Linear LTC1643L and with the CompactPCI boards allow High including (without interface). features switch and LED isolation using the BD_SEL* and supply health using the CPCI_HEALTHY* and I/O to the In-rush HOT SWAP LOGIC (HSL) PLD The the (HSL) PLD to that and the of the board. These below. (Hex): F821,0000 J4SGA Shelf Enumeration from J4 only) F821,0001 J4GA Geographical from J4 only) F821,0002 J2GA Geographical from J2 only) F821,0003 CT CT clock F821,0004 CT_EN backplane: HSL_CPCI_N when F821,0005 F821,0006 HS LED LED LED LED off when F821,0007 HSL PLD Section
Functionality CPCI FUNCTIONALITY The optional JP1 which or the boards functionality. JP1, and The the from the board. This allows the flexibility to choose whether or the the (from the backplane). and of JP1 the With the the HOT SWAP LED AND EJECTOR SWITCH CONTROL The operation of the LED and Switch whether or the functionality section). functionality (this the where JP1, and the internal to the MV64460 The functions as follows when board The board from Early and its asserted from PCI The the LED. The PCI causing the LED to off, indicating that the the the the the PCI0_HS high, indicating that the board and locked. INS and asserted, notifying the software that board software assertion and the INS Swap-compliant boards. It the and clears the INS writing of The MV64460 acknowledges the software the assertion of the software the boards.
LED and Switch The functions as follows when from The the boards and the PCI0_HS to that the about to extracted. The REM and the asserted, the EIM software assertion and the REM Swap-compliant boards. It the board to extracted and clears the REM writing of The MV64460 acknowledges the software the assertion of the The software the of the boards. ready, the LOO to that the The MV64460 PCI0_LED to and the LED to to the that the
LED and Switch Healthy* BDSEL* to backplane HS MV64460 the functionality the switch with the from the as shown 3.3_EARLY PWRGD* PCI0_HS The of the reading the PCI0_HS the MV64460 HS_CTL (PCI0_HS high locked, PCI_HS The MV644460 MPP/GPIO It that the the the MPP or PCI0_HS The as follows when The LED immediately when the board This when the PWRGD*, from the NOTE: HSL PLD 3_3V Switch LED 3.3_EARLY
Considerations (active). This when supply within the or when the BDSEL* (active) to the The LED software clears F821,0006 the HSL PLD. the the the MV64460 the and the software that board It ENUM the backplane when the switch closed cleared software). The as follows when from The the the board from the and the MV64460 the The REM the and (HS_CSR) and the the MV64460 asserted. The software the board to extracted and clears the REM writing to The MV64460 the and the (750GL) Once the board properly the the LED writing to F821,0006 the HSL PLD. This that the board from the TIMING CONSIDERATIONS The with of the PCI Card Specification PICMG It initially-retrying board, which that from the of insertion and/or RST the assert ENUM and the board initialized. The ated with this functionality approximately milliseconds. Once this expired, the to to this the approximately another to on-card DRAM memory Accessing the on-card DRAM memory within seconds ECC or incor- Please to
HEALTHY* HEALTHY* SIGNAL The asserts the HEALTHY* whenever the that the backplane within the This through the (HSL) (PLD) and to the Other including the HEALTHY* the front switch, which HEALTHY* when pressed.
CT Interface The optional (CT) interface that from the CompactPCI J4 to the PCI Card (PTMC) The with of the PCI Card Specification PICMG The of the CT interface PICMG CONFIGURATION PTMC and PICMG as PT2MC and PT2CC. This includes (TDM) Reduced Interface (RMII), and TTL There of and Although PTMC and PTCC mechanically with each other, the PMC or partially PCI and (PTENB*) The the PTID to that and activates PTENB* At PTENB* inactive and once the Another to interoperabilty. There three combining and cards, PICMG Combination (FIC) FIC that functionality and The Emerson (PT2CC) and (or other PT2MCs) interoperable combination. Non-Destructive Combination (NDC) NDC that to age to the or combining PT2MC and PT4CC NDC. Section
CT Interface: CT PMC the this and Combination (UMC) UMC that to casually, they these combinations. PMC64 combined with PT3CC to from incompatible of these combinations, to the the PCI Card PICMG KATANA 752I CT BUS OPTIONS CT options Option This option CT clocksC8A, C8B, FRAMEA, FRAMEB, NETREF1, and NETREF2 the J4 and PTMC There the J4 and PTMC There the PTMC with this option, Option This option CT clocking CT T8110 (TSI). connectivity J4 and the PTMC CLOCKING typical clocking the clock the clock and and the secondary the clock and initially the clocks locked to the clocks. the of the and clocks the board the clocks becomes the the clock The NETFREF to the to reference that the to clock with the reference.
CT Interface: Typical Clocking Table CT Clock T8110 T8110 (option (option NETREF1_DIR of NETREF J4): (input) NETREF2_DIR C8_FRAME_A_TERM termination of FRAME and C8 J4): clock termination) clock termination) C8_FRAME_B_TERM SIGNAL CONTROL The that allow PTMC to the CT clocks and/or The located the (HSL) (PLD) F821,0003 The 750GL these The following the termination clock termination termination These used.
CT Interface: CT Routing Without the T8110 (option CT BUS ROUTING WITHOUT THE T8110 (OPTION The option the NETREF1 and NETREF2 clock as as the FA, C8A, FB, and C8B the J4 backplane and the PTMC There J4 and the PTMC Table the J4 pinouts, please to Table the PTMC and
CT Interface: CT Routing Without the T8110 (option CT Routing T8110 Not (option NETREF1_DIR NETREF2_DIR C8_FRAME_A_DIR MPC8264 T8105 Termination J13 NETREF1 NETREF2 P13 CT CT_NETREF1 CT_NETREF2 CT_C8A CT_FRAMEA J4/P4 FRAME_A FRAME_B C8_A MPC8264 T8105 Termination J23 P23 CT_C8B CT_FRAMEB CT C8_B C8_FRAME_B_DIR
CT Interface: CT Routing With the T8110 (option CT CT BUS ROUTING WITH THE T8110 INSTALLED (OPTION The T8110 (TSI) PCI that as the H.110 and CT the It properly and H.110 CT There architectural with the CT the as noted below. There CT PTMC T8110: PTMC PTMC LCT_D31 CT_D0 LCT_D30 CT_D1 LCT_D29 CT_D2 LCT_D28 CT_D3 LCT_D27 CT_D4 LCT_D26 CT_D5 LCT_D25 CT_D6 LCT_D24 CT_D7 LCT_D23 CT_D8 LCT_D22 CT_D9 LCT_D21 CT_D10 LCT_D20 CT_D11 LCT_D19 CT_D19 CT_D12 LCT_D18 CT_D18 CT_D13 LCT_D17 CT_D17 CT_D14 LCT_D16 CT_D16 CT_D15 LCT_D15 CT_D15 CT_D16 LCT_D14 CT_D14 CT_D17 LCT_D13 CT_D13 CT_D18 LCT_D12 CT_D12 CT_D19 LCT_D11 CT_D11 LCT_D10 CT_D10 LCT_D9 CT_D9 LCT_D8 CT_D8 LCT_D7 CT_D7 LCT_D6 CT_D6 LCT_D5 CT_D5 LCT_D4 CT_D4 LCT_D3 CT_D3 LCT_D2 CT_D2 LCT_D1 CT_D1
CT Interface: CT Routing With the T8110 (option T8110: PTMC PTMC LCT_D0 CT_D0 CT On the option the CT clock the T8110. The PTMC CT or secondary). They only CT CT clocks CT_C8A/B sourced from the T8110 CT CT_FA/B sourced from T8110 TSIs from PTMC the TSI or from H.110 (J4) the TSI PTMC CD_D19:0 to TSI LCT_D19:0. PTMC CT_D19:0 to TSI LCT_D12:31 (NOTE: as shown Table PTMC CT_D12:19 directly to PTMC CT_D19:12 (NOTE: as shown Table The CT clock and Clock include CT_C8A (operates CT_C8B, CT_FRAMEA, CT_FRAMEB, NETREF1, and NETREF2, other or
CT Interface: CT Routing With the T8110 (option CT Routing T8110 (option H.110 CT H.110 CT operation, the C8_FRAME_A_TERM and C8_FRAME_B_TERM the HSL PLD F821,0003 cleared to the QuickSwitch; and
Backplane This chapter the boards backplane It the J1, J2, J3, J4, and J5 the CompactPCI backplane. OVERVIEW The backplane the following Connector J1 supply CompactPCI and Platform Interface (IPMI) to/from the backplane. Connector J2 Geographical (GA) and supply from the to the board. Connector J3 Ethernet to/from the packet-switched CompactPCI backplane J3 input/output (I/O) from PTMC Connector J4 (optional) H.110 (CT) to the Connector J5 I/O from PTMC Section
Backplane Table Connector Assignments, J1 A: B: C: D: E: EP_5V CPCI_REQ64_J1* CPCI_ENUM_J1* EP_3_3V EP_5V CPCI_AD1_J1 EP_5V LJ1_EPVIO CPCI_AD0_J1 CPCI_ACK64_J1* EP_3_3V CPCI_AD4_J1 CPCI_AD3_J1 LJ1_EP5V CPCI_AD2_J1 CPCI_AD7_J1 ground LJ1_EP3_3V CPCI_AD6_J1 CPCI_AD5_J1 EP_3_3V CPCI_AD9_J1 CPCI_AD8_J1 CPCI_66EN_J1 CPCI_CBE0_J1* CPCI_AD12_J1 ground EP_VIO CPCI_AD11_J1 CPCI_AD10_J1 EP_3_3V CPCI_AD15_J1 CPCI_AD14_J1 ground CPCI_AD13_J1 CPCI_SERR_J1* ground EP_3_3V CPCI_PAR_J1 CPCI_CBE1_J1* EP_3_3V IPMB_SCL IPMB_SDA ground CPCI_PERR_J1* CPCI_DEVSEL_J1* CPCI_PCIXCAP_J1 EP_VIO CPCI_STOP_J1 EP_3_3V CPCI_FRAME_J1* CPCI_IRDY_J1* CONN_CPCI_BD_SEL* CPCI_TRDY_J1* CPCI_AD18_J1 CPCI_AD17_J1 CPCI_AD16_J1 ground CPCI_CBE2_J1* CPCI_AD21_J1 ground EP_3_3V CPCI_AD20_J1 CPCI_AD19_J1 CPCI_CBE3_J1* CPCI_IDSEL_J1* CPCI_AD23_J1 ground CPCI_AD22_J1 CPCI_AD26_J1 ground EP_VIO CPCI_AD25_J1 CPCI_AD24_J1 CPCI_AD30_J1 CPCI_AD29_J1 CPCI_AD28_J1 ground CPCI_AD27_J1 CPCI_REQ0_J1* CPCI_PRESENT_J1* LJ1_EP3_3V CPCI_CLK_J1 CPCI_AD31_J1 CPCI_RST_J1* ground CPCI_GNT0_J1* IPMB_PWR CONN_HEALTHY* LJ1_EPVIO CPCI_INTA_J1* LJ1_EP5V EP_5V EP_5V EP_NEG12V EP_POS12V EP_5V PINOUTS J1 (Emerson that supply from the CompactPCI backplane, and and IPMI to the CompactPCI backplane, as the following
Backplane Table Connector Assignments, J2 A: B: C: D: E: GA4 (pulled GA3 (pulled GA2 (pulled GA1 (pulled GA0 (pulled ground ground ground ground ground ground ground CPCI_PRST_J2* ground ground CPCI_AD35_J2 CPCI_AD34_J2 CPCI_AD33_J2 ground CPCI_AD32_J2 CPCI_AD38_J2 ground EP_VIO CPCI_AD37_J2 CPCI_AD36_J2 CPCI_AD42_J2 CPCI_AD41_J2 CPCI_AD40_J2 ground CPCI_AD39_J2 CPCI_AD45_J2 ground EP_VIO CPCI_AD44_J2 CPCI_AD43_J2 CPCI_AD49_J2 CPCI_AD48_J2 CPCI_AD47_J2 ground CPCI_AD46_J2 CPCI_AD52_J2 ground EP_VIO CPCI_AD51_J2 CPCI_AD50_J2 CPCI_AD56_J2 CPCI_AD55_J2 CPCI_AD54_J2 ground CPCI_AD53_J2 CPCI_AD59_J2 ground EP_VIO CPCI_AD58_J2 CPCI_AD57_J2 CPCI_AD63_J2 CPCI_AD62_J2 CPCI_AD61_J2 ground CPCI_AD60_J2 CPCI_CBE5_J2* CPCI_64EN_J2* EP_VIO CPCI_CBE4_J2* CPCI_PAR64_J2 EP_VIO CPCI_CBE7_J2* ground CPCI_CBE6_J2* ground ground J2 (Emerson that Geographical and from the CompactPCI backplane, as the below.
Backplane Table Connector Assignments, J3 A: B: C: D: E: F: ground ground ground ground ground ground CPSB1_TRD0P CPSB1_TRD0N ground CPSB1_TRD2P CPSB1_TRD2N ground CPSB1_TRD1P CPSB1_TRD1N ground CPSB1_TRD3P CPSB1_TRD3N ground CPSB2_TRD0P CPSB2_TRD0N ground CPSB2_TRD2P CPSB2_TRD2N ground CPSB2_TRD1P CPSB2_TRD1N ground CPSB2_TRD3P CPSB2_TRD3N ground ground PMC1_PIN5 PMC1_PIN4 PMC1_PIN3 PMC1_PIN2 PMC1_PIN1 ground PMC1_PIN10 PMC1_PIN9 PMC1_PIN8 PMC1_PIN7 PMC1_PIN6 ground PMC1_PIN15 PMC1_PIN14 PMC1_PIN13 PMC1_PIN12 PMC1_PIN11 ground PMC1_PIN20 PMC1_PIN19 PMC1_PIN18 PMC1_PIN17 PMC1_PIN16 ground PMC1_PIN25 PMC1_PIN24 PMC1_PIN23 PMC1_PIN22 PMC1_PIN21 ground PMC1_PIN30 PMC1_PIN29 PMC1_PIN28 PMC1_PIN27 PMC1_PIN26 ground PMC1_PIN35 PMC1_PIN34 PMC1_PIN33 PMC1_PIN32 PMC1_PIN31 ground PMC1_PIN40 PMC1_PIN39 PMC1_PIN38 PMC1_PIN37 PMC1_PIN36 ground PMC1_PIN45 PMC1_PIN44 PMC1_PIN43 PMC1_PIN42 PMC1_PIN41 ground PMC1_PIN50 PMC1_PIN49 PMC1_PIN48 PMC1_PIN47 PMC1_PIN46 ground PMC1_PIN55 PMC1_PIN54 PMC1_PIN53 PMC1_PIN52 PMC1_PIN51 ground PMC1_PIN60 PMC1_PIN59 PMC1_PIN58 PMC1_PIN57 PMC1_PIN56 ground PMC1_PIN64 PMC1_PIN63 PMC1_PIN62 PMC1_PIN61 ground J3 (Emerson that Ethernet and PTMC user I/O to the backplane, as the below.
Backplane Table Connector Assignments, J4 A: B: C: D: E: F: SGA4 SGA3 SGA2 SGA1 SGA FRAME_GND5 J4_GA4 J4_GA3 J4_GA2 J4_GA1 J4_GA0 FRAME_GND4 EP_POS12 CT_EN* EP_NEG12 FRAME_GND3 PSF0* FRAME_GND2 PSF1* FRAME_GND1 CT_D29 CT_D30 CT_D31 LJ4_EPVIO CT_FA_R* ground CT_D27 EP_3_3V CT_D28 LJ4_EP5V CT_FB_R* ground CT_D24 CT_D25 CT_D26 ground FR_COMP* ground CT_D21 CT_D22 CT_D23 LJ4_EP5V CT_C8A_R ground CT_D19 EP_5V CT_D20 ground CT_C8B_R ground CT_D16 CT_D17 CT_D18 ground CT_NETREF1 ground CT_D13 CT_D14 CT_D15 LJ4_EP3_3V CT_NETREF2 ground CT_D11 EP_5V CT_D12 LJ4_EP3_3V CT_SCLK ground CT_D8 CT_D9 CT_D10 ground ground CT_D4 CT_D5 CT_D6 CT_D7 ground ground CT_D0 EP_3_3V CT_D1 CT_D2 CT_D3 ground J4 optional (Emerson that CT the PTMC and the backplane, as the below.
Connector Assignments, J5 A: B: C: D: E: PMC1_ENET_TXP 3.3V (fused) 12V (fused) PMC1_ENET_RXP 5V (2.5A fused) PMC1_ENET_TXN 3.3V (fused) PMC1_ENET_RXN 5V (2.5A fused) PMC2_ENET_TXP PMC2_ENET_RXP PMC2_ENET_TXN PMC2_ENET_RXN PMC1_STX PMC2_STX PMC1_SRX PMC2_SRX CPSB2_LINK_ACT CPSB2_SPEED1 CPSB2_SPEED CPSB2_SPEED2 +12V (fused) RTM_RS232_RX RTM_RS232_TXD CPSB1_LINK_ACT CPSB1_SPEED1 CPSB1_SPEED PMC2_PIN5 PMC2_PIN4 PMC2_PIN3 PMC2_PIN2 PMC2_PIN1 PMC2_PIN10 PMC2_PIN9 PMC2_PIN8 PMC2_PIN7 PMC2_PIN6 PMC2_PIN15 PMC2_PIN14 PMC2_PIN13 PMC2_PIN12 PMC2_PIN11 PMC2_PIN20 PMC2_PIN19 PMC2_PIN18 PMC2_PIN17 PMC2_PIN16 PMC2_PIN25 PMC2_PIN24 PMC2_PIN23 PMC2_PIN22 PMC2_PIN21 PMC2_PIN30 PMC2_PIN29 PMC2_PIN28 PMC2_PIN27 PMC2_PIN26 PMC2_PIN35 PMC2_PIN34 PMC2_PIN33 PMC2_PIN32 PMC2_PIN31 PMC2_PIN40 PMC2_PIN39 PMC2_PIN38 PMC2_PIN37 PMC2_PIN36 PMC2_PIN45 PMC2_PIN44 PMC2_PIN43 PMC2_PIN42 PMC2_PIN41 PMC2_PIN50 PMC2_PIN49 PMC2_PIN48 PMC2_PIN47 PMC2_PIN46 PMC2_PIN55 PMC2_PIN54 PMC2_PIN53 PMC2_PIN52 PMC2_PIN51 PMC2_PIN60 PMC2_PIN59 PMC2_PIN58 PMC2_PIN57 PMC2_PIN56 PMC2_PIN64 PMC2_PIN63 PMC2_PIN62 PMC2_PIN61 J5 (Emerson that PTMC I/O and Ethernet to the backplane, as the below.
Auto-Repeat: command, the ENTER or RETURN TFTP You the TFTP to Ethernet the memory. Auto-Boot You commands the to You write the The based the (PPC- the GNU (GPL). instructions to the this GPL please embeddedcomputing.com, to or Emerson This chapter the basic features, operation, and This chapter as reference the commands and COMMAND-LINE FEATURES The command-line interface with the following features: At or the and reports the the the the the to the and the If the that the to the from the If the autoboot or the command-line Section
Command-Line
BASIC OPERATION The or This section the operation of the board. The the and text At or board the tines, memory and necessary, the to the the four-bit 0=off) front through to the the of the LED and the to the LED the
Power-up/Reset Flowchart RESET HID0 MSR the of the MV64460 internal 750GX floating 750GX BAT and the cache LED and the cache and cache the MV64460 selects and CPLD the MV64460 CPU Early I2C LED Early ECC) LED Early PCI Stop LED I2C Clear clearmem LED the LED memory CPU, board, and LED to RAM LED flash PCI (optional) Monarch IPMI board MV64460 cachemode and PCI L2 cache and LED Ethernet Turn off and front LED
the Memory Access Only and Memory and Table ECC the Table Booting from Table Booting from the initially of Stop Memory Only the below). that the The following the booting from both and memory. The the measured Table and Table milliseconds. The from front The these of RAM with ECC and Clear Memory On. CompactPCI LED State CPU and MV64460 Early C only Early Memory ECC Memory Access CPU, and Information Memory ECC and Clear relocated to top of memory Enumeration. Memory Read/Write Access through Prompt LED State CPU and MV64460 Early C Early Memory ECC Memory Access CPU, and Information Memory ECC and Clear
Operation Table POST writes to these of the LED State relocated to top of memory Enumeration. Memory Read/Write Access Prompt POST The Self-Test (POST) C memory (NVRAM). This memory located the EEPROM the C The POST as the offset of the EEPROM. Each the of therefore this the of to tests, as the following where the front Ethernet the SKIPPED the PCI This the Ethernet the testing this The POST the PCI accordingly. SDRAM and integrity) C C connected to the C Emerson PCI (known EREADY Emerson SDRAM its and the top of SDRAM. The with the amount of memory. the from to SDRAM the MPC750 and PPC- internal
Recovery and MONITOR RECOVERY AND UPDATES The VxWorks and Reporting (EDNR). This of memory that its information the should This section to recover and/or the or of the following If there the and recovering. If the operating properly, then to the Recovering the that ROM the PLCC Then, JP2, and the following command, where the four the the the board and the from JP2, and the TFTP To the follow the below and the the If necessary, Optionally, TFTP the to memory location tftpboot path/on/tftp/server/to/monitor.bin
Command Reference the the the If the to ROM and follow the recovery the To the the following command, the four MONITOR COMMAND REFERENCE This section the and typographic the tor commands. sections this chapter commands, which the following memory, Flash, and other commands. Command The the following basic <Command> The command three and with the of which below. commands that base. commands commands character that with There white and command. command, while commands only the first characters that the command. type instead of
Commands Definition: bootbus However, commands when You type and the command Command the each The to the Typographic the following New to the optional and type that selection the BOOT COMMANDS The commands booting and operating from bootbus The bootbus allows to interface. bootbus the field from the NVRAM as the of memory This the CallAddress; The first synchronization, and the the of the The of below: The the (this board) to write the (character to to that the and the the of its CallAddress. The board the to the board. The choose to the CallAddress, or the to location and write this to CallAddress.
Commands Definition: bootcrc nvonly Definition: Definition: Definition: The board finally writes (character to to that the ready the The writes (character to to that the found. If necessary, the then its memory-resident with the of CallAddress, and the bootbus At this the of commands, including or bootcrc If the NVRAM Table to the bootcrc ates CRC16 the found If the matches that the bootcrc writes the to memory and then If the match, TFTP to If the TFTP displays and the board. If the to the TFTP The optional nvonly instructs bootcrc to only the cached the the bootcmd The from ELF memory, where the of the ELF The memory, to the booting the of If specified, the as the The the BootP/TFTP If or bootfilename specified, the and bootfile as the
Commands Definition: loadAddress bootfilename Definition: bootup. Definition: Definition: rarpboot bootfilename Definition: tftpboot loadAddress bootfilename The the the Flash) and If the the secondary Flash) and If neither the back to the to and NVRAM. secondary write NVRAM based already Flash. secondary of Flash. secondary The command VxWorks from ELF where the of the VxWorks ELF rarpboot The rarpboot the RARP/TFTP If or bootfilename specified, the and bootfile as the tftpboot The tftpboot using the TFTP The and as to this command. If or bootfilename specified, the and bootfile as the
JFFS2 Definition: directory Definition: fsinfo Definition: off Definition: JFFS2 FILE SYSTEMS This section the commands the read-only JFFS2 These JFFS2 with of of (Total_Flash_Size/2) The the the directory. fsinfo The fsinfo information about The the from the with offset of off. The the and supported). MEMORY COMMANDS The memory commands allow to of memory. memory commands, the the following This bytes. This This These optional and the which the ates. If specify memory commands to
Memory Commands Definition: count Definition: count this the command to from to Definition: this the to search the the and Definition: of this the to thirty-two the physical The count and displayed the The count located the to the If the located the of the the with count from the The the to copying the The manually the command to the command. The command searches from to top_add the to properly, the of match the of the The option searches the of the Searching from to Match found: The displays the of memory The of displayed optional third of The memorys and its ASCII displayed.
Memory Commands Definition: this the to write the Definition: Definition: count this the to write the three the physical The memory Once started, the command the ENTER the to the location. Pressing ENTER without the that unchanged. To the mand, (such as ENTER. .#4E The command repeatedly. Once started, the the selected ENTER the memory and then the displayed. The then to written the Pressing ENTER with- the unchanged. To the command, (such as ENTER. The writes to memory The of optional fourth count
Commands of the sectors the from to Definition: information memory FLASH COMMANDS The commands the StrataFlash the board. There of the board. The following commands the as or To the sectors within each the sector and than the of sectors the with sectors, the follow- commands the sectors as through The to the the to Section The the specified of memory. of the sectors SF (first sector) to SL sector) N. N:SF SL of the sectors N. of the sectors of the The the of sectors, and of each sector. information the memory N.
EEPROM I2C Commands Definition: Protect of the sectors the from to Definition: Read/write from EEPROM offset off The command or the sector protection the specified sector. Protection implemented software only. The protection the physical used. Protect of the sectors SF (first sector) to SL sector) FLASH N. SF SL Protect of the sectors N. Protect of the sectors of the protection of the sectors the from to off protection of the sectors SF (first sector) to SL sector) FLASH N. off N:SF SL protection of the sectors N. off protection of the sectors of the off EEPROM C COMMANDS This section commands that allow to and write memory the and C The reads and writes from the EEPROM. reads from offset EEPROM (right-shifted and it memory off write off
EEPROM I2C Commands Definition: count Definition: chip_address of Definition: of Definition: boot_image_addr Definition: chip_address Definition: chip_address count Definition: inm The CRC32 The command reads the specified The displays C memory. displays from offset of C (right-shifted The the of the offset the length, bytes, of the offset information to the The offset The RTC one-byte offset length. The offset The the IPMI from the The optional and specify to the firmware from memory. The C memory and the The command writes memory. inm The inm C memory, reads and the
Ethernet EEPROM Commands Definition: initeth4rom Definition: filleth4rom Definition: showeth4rom The to C ETHERNET CONTROLLER EEPROM COMMANDS This section the commands that to the EEPROM the 82544EI Ethernet initeth4rom The initeth4rom the 82544EI EEPROM to the These include the ETH4 Ethernet and ROM filleth4rom The filleth4rom the first of the 82544EI EEPROM to the specified only). filleth4rom the first showeth4rom The showeth4rom displays the of the 82544EI EEPROM the ENVIRONMENT PARAMETER COMMANDS The on-board, memory the of as ASCII with the following board and the The commands with the reading and writing of these to Section of
Commands Definition: Definition: the of Definition: Definition: the to or the and to the The the NVRAM and Optional allow to: specify the specify the the from the FRU the The displays of the and their to the the of match) The writes the to memory. The the of existing and the from the
Commands Definition: Definition: Definition: Definition: Definition: the offset the memory commands. Definition: TEST COMMANDS The commands this section and memory tests. The the (POST). The command SDRAM read/write The memory OTHER COMMANDS This section the commands the tor. The from memory. header The command or the offset memory commands. the offset the memory commands to off off The command displays the Information
Other Commands Definition: count Definition: count Definition: Definition: Definition: Definition: Definition: offset count The command displays the information The CRC16 Optionally, the The CRC32 count The command to The the PCI The command off the front LED. The displays of the FRU The count from offset the FRU and the to
Other Commands Definition: offset count Definition: Definition: Definition: The command writes count to offset the FRU and the to The the of the The the of the currently tor Specifying the optional or the the The shows the memory the base) that from PCI Memory PCI Memory CPCI Memory PCI Memory PCI CS0: PCI CS1: PCI CS2: PCI CS3: CPCI CS0: CS1: CS2: CS3:
Other Commands Definition: Definition: Definition: Definition: Definition: command Definition: The shows the reporting Function Function Function that functions Function Function Function PCI: Function Function The the boards chassis The the of the SPR specified SPR_ID The the optional to the The (or displays the Without commands with each. To information command, the as The displays the information that memory of the header, and
Other Commands Definition: Definition: number_of_objects Definition: Definition: cold] Definition: or of PCI the specified The displays the SDRAM information from to The The displays the boards memory If PLCC and the command with the the to the The the NVRAM and and writes the to Flash. Optional allow to: the the from the FRU specify the of to from specify the The the PCI the the monarch board. It information about each The allows to and the PCI the header of PCI bus.device.function header the PCI (CFG). of
Other Commands Definition: Definition: Definition: Definition: read, and the CFG next[.b, the CFG to the CFG write[.b, The of the CPU writing to the the board. The the commands The command memory to NVRAM. These the amount of memory that from or The PCI and PCI Non- Monarch. These written NVRAM as the to Writing NVRAM The the You or headers both PCI and The and PCI to
Other Definition: SPR_ID Definition: Definition: Definition: showpci Definition: showtemp Definition: seconds (N Definition: PCI to Complete The the of the SPR specified SPR_ID to The of commands of memory. The ASCII of commands the character and terminated with the the location of the The displays the MAC showpci The showpci the PCI and the of the showtemp The showtemp continuously displays the the 750GL CPU. The calibrated, offset The of seconds. The DHCP and then the from DHCP If
Table The displays the ENVIRONMENT VARIABLES The following the Please that holding the forces the to the rates: front LED bootcmd Command to backslash and to specifiy than bootcmd fpledoff\;bootcrc\; Countdown to bootcmd to bootfile Path to with TFTP) of bootcrc cached manually to bootcrc CRC of bootcrc bootcrc from required) options: cachedname and of to TFTP bootcrc from bootfile when required) options: of cachedsize of bootcrc bootcrc from required) options: that fits write the L1 cache to write-through or copy-back. options: write, chassisid the boards chassis ID manually or to CLI command options: clearmem of SDRAM cleared This option ECC options: off of off
memory specified from the to Initial cache options: off ECC (off PCI enumeration PPMC monarch off EREADY as monarch? (off Ethernet IP Initial instruction cache off of booted bootcrc bootcrc required) options: CRC of booted bootcrc bootcrc from required) of booted bootcrc bootcrc required) that fits initrd_high memory location to (PTMC peripheral) IP whether or to CMM chassis ID If board IPMI or with Turns the L2 or off. off write the L2 cache to write-through or copy-back. options: write, to which to bootcrc options: CRC of bootcrc to manually, to bootcrc options:
Table Optional of bootcrc to manually, to bootcrc of to or off. off seconds bootcrc command to and manually, seconds) options: of seconds IP the boards ID power-up/reset init tftpport the TFTP to bootcrc the manually If bootcrd nvonly or immediately to VxWorks to bootcrc The optional that functionality. The Section affects the and these optional bootargs Optional commands such as If If command, such as the of to the geographical offset of If this off. options: off offset to the geographical to the of the IP If the of sec_bootargs Optional secondary the command. If the secondary sec_bootargs If both and secondary bootargs The command these
Troubleshooting TROUBLESHOOTING To the board to the located the front of the the to parity, the while holding the s Pressing the s forces and of caches, ECC, and PCI. DOWNLOAD FORMATS The and S-Record as the following The consists of (which of sections Information each section including: the the section and that the of the memory of the section S-Record S-Record the S-Record This includes section and ASCII
ASCII American Information BMC Command COP Common On Chip CompactPCI Packet-Switched Backplane CPU Processing Unit CRT Cathode CSA Association DAC Access DDR Rate DMA Direct Memory Access DMC Card EC Community ECC Checking and Correction EEPROM Electrically Memory EIA Industries Association EMC ESD ETSI Telecommunications FCC FRU Unit Ethernet GNU Not Unix GPIO GPL HSL HSR I/O C Inter-Integrated Section
Acronyms: IDMA Direct Memory Access IEC International IEEE of and IP IPMB Platform IPMI Platform Interface ISP ITP JTAG Action LED Light-Emitting LUN Unit MAC Access MMC MPSC NEBS Network Network Function NVRAM Memory OEM PCI PHY Physical Interface PLD PLL Phase PMC PCI Card POST RMA Authorization RTC Clock SDMA Direct Memory Access SDR Record SDRAM Synchronous Access Memory SEL
Acronyms: SERDES SGMII Interface SMS Software SO-DIMM Memory SROM Memory TAP Access TFTP UART Asynchronous UL VLAN Network
CPU CPU IIC interface IPMB board CPLD commands, C cache, CPU memory PTMC and PTCC the CPU writes to board CT and switch top CPLD J1 J2 J21-J24 J3 J4 J5 JTAG/COP P1 PTMC of CPU cache memory floating-point memory CT interface clocking CT option option option PICMG technical commands, ESD Ethernet Emerson front interfaces features CPU IPMI of commands, front locations geographical GPIO grounding H.110 technical reference HID ID select, PCI IIC interface of the CPLD PCI PCI IPMI interface JTAG/COP, assignments L2 cache locations RMII PHY (MSR) (MTBF) memory commands, on-card memory auto-booting basic operation commands command reference command-line interface commands commands
memory commands S-record other commands power-up/reset PPCBOOT recovery commands TFTP booting troubleshooting typographic commands bootbus bootcrc bootm filleth4rom fsinfo initeth4rom inm rarpboot showeth4rom showpci showtemp tftpboot recovery on-card memory IPMI PCI PCI interface and ID PHY interfaces CT assignments front Ethernet GPIO PTMC PLD POST features Ethernet ID (PIR) PTMC clock and CPU PCI CPLD switch boards
Index location user ROM PCI ACK64*, PCI ADDRESS and DATA, PCI command, PCI PCI clock, PCI PCI select, PCI PCI select, PCI PCI lock, PCI PCI PCI parity, PCI PCI PCI PCI PCI ready, PCI REQ64*, PCI PCI PCI PCI PCI PCI ready, PCI specifications mechanical CPU interface IDMA PCI PCI and ID PCI interface PCI interfaces SDRAM timer/counters of of technical technical terminology commands, timer/counters troubleshooting UL PM
Notes
Emerson Network The Business-Critical Continuity Emerson Network Computing WI USA US FAX: www.emersonembeddedcomputing.com AC Connectivity DC Computing N. C D. Integrated Switching Business-Critical Continuity, Emerson Network and the Emerson Network and service of Emerson Network Inc. Emerson Network Inc. Precision Cooling Services Protection