verilog work "full_adder.v"
verilog work "fiftheen_bit_adder.v"
verilog work "test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
