{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "b742ad67",
   "metadata": {},
   "source": [
    "### Appendix B: Built-in System Tasks and Functions\n",
    "\n",
    "SystemVerilog provides numerous built-in system tasks and functions that enable debugging, file I/O, simulation control, and various utility operations. This appendix serves as a comprehensive reference for these essential tools.\n",
    "\n",
    "#### B.1 Display and Output Tasks\n",
    "\n",
    "##### B.1.1 Basic Display Tasks\n",
    "\n",
    "**$display**\n",
    "- **Syntax**: `$display(format_string, arguments...)`\n",
    "- **Purpose**: Prints formatted text followed by newline\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "$display(\"Counter value: %d at time %t\", counter, $time);\n",
    "```\n",
    "\n",
    "**$write**\n",
    "- **Syntax**: `$write(format_string, arguments...)`\n",
    "- **Purpose**: Prints formatted text without newline\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "$write(\"Processing... \");\n",
    "$write(\"Done\\n\");\n",
    "```\n",
    "\n",
    "**$strobe**\n",
    "- **Syntax**: `$strobe(format_string, arguments...)`\n",
    "- **Purpose**: Displays values at end of current time step\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "always @(posedge clk) begin\n",
    "    data <= new_data;\n",
    "    $strobe(\"Final data value: %h\", data);\n",
    "end\n",
    "```\n",
    "\n",
    "**$monitor**\n",
    "- **Syntax**: `$monitor(format_string, arguments...)`\n",
    "- **Purpose**: Continuously monitors and displays when variables change\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "initial $monitor(\"Time: %t, Reset: %b, Clock: %b\", $time, reset, clk);\n",
    "```\n",
    "\n",
    "##### B.1.2 Format Specifiers\n",
    "\n",
    "| Specifier | Description | Example |\n",
    "|-----------|-------------|---------|\n",
    "| %b, %B | Binary | `$display(\"%b\", 8'b10110101);` |\n",
    "| %o, %O | Octal | `$display(\"%o\", 32'h1A2B);` |\n",
    "| %d, %D | Decimal | `$display(\"%d\", counter);` |\n",
    "| %h, %H | Hexadecimal | `$display(\"%h\", address);` |\n",
    "| %c, %C | Character | `$display(\"%c\", 8'h41);` // Prints 'A' |\n",
    "| %s, %S | String | `$display(\"%s\", \"Hello\");` |\n",
    "| %t, %T | Time | `$display(\"%t\", $time);` |\n",
    "| %f, %F | Real | `$display(\"%f\", 3.14159);` |\n",
    "| %e, %E | Exponential | `$display(\"%e\", 1.23e-4);` |\n",
    "| %g, %G | General | `$display(\"%g\", real_val);` |\n",
    "\n",
    "##### B.1.3 Advanced Display Control\n",
    "\n",
    "**$displayb, $displayh, $displayo**\n",
    "- Default binary, hex, or octal display\n",
    "```systemverilog\n",
    "$displayb(data);  // Binary display\n",
    "$displayh(data);  // Hexadecimal display\n",
    "$displayo(data);  // Octal display\n",
    "```\n",
    "\n",
    "**$monitoron / $monitoroff**\n",
    "- Control monitor task execution\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $monitor(\"Signal: %b\", sig);\n",
    "    #100 $monitoroff;  // Stop monitoring\n",
    "    #200 $monitoron;   // Resume monitoring\n",
    "end\n",
    "```\n",
    "\n",
    "#### B.2 File I/O System Tasks\n",
    "\n",
    "##### B.2.1 File Operations\n",
    "\n",
    "**$fopen**\n",
    "- **Syntax**: `file_handle = $fopen(\"filename\", \"mode\")`\n",
    "- **Modes**: \"r\" (read), \"w\" (write), \"a\" (append)\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "integer file_handle;\n",
    "initial begin\n",
    "    file_handle = $fopen(\"output.txt\", \"w\");\n",
    "    if (file_handle == 0) begin\n",
    "        $display(\"Error: Could not open file\");\n",
    "        $finish;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "**$fclose**\n",
    "- **Syntax**: `$fclose(file_handle)`\n",
    "- **Purpose**: Closes file and releases handle\n",
    "```systemverilog\n",
    "$fclose(file_handle);\n",
    "```\n",
    "\n",
    "**$fflush**\n",
    "- **Syntax**: `$fflush(file_handle)`\n",
    "- **Purpose**: Forces write buffer flush\n",
    "```systemverilog\n",
    "$fflush(file_handle);  // Flush specific file\n",
    "$fflush();             // Flush all open files\n",
    "```\n",
    "\n",
    "##### B.2.2 File Writing Tasks\n",
    "\n",
    "**$fwrite, $fdisplay**\n",
    "- **Syntax**: Similar to $write/$display but with file handle\n",
    "```systemverilog\n",
    "$fdisplay(file_handle, \"Data: %h\", data_value);\n",
    "$fwrite(file_handle, \"Partial line... \");\n",
    "```\n",
    "\n",
    "**$fstrobe, $fmonitor**\n",
    "- File versions of $strobe and $monitor\n",
    "```systemverilog\n",
    "$fstrobe(file_handle, \"End of cycle: %d\", result);\n",
    "$fmonitor(file_handle, \"Clock: %b, Data: %h\", clk, data);\n",
    "```\n",
    "\n",
    "##### B.2.3 File Reading Tasks\n",
    "\n",
    "**$fread**\n",
    "- **Syntax**: `count = $fread(variable, file_handle)`\n",
    "- **Purpose**: Reads binary data\n",
    "```systemverilog\n",
    "reg [7:0] buffer[0:255];\n",
    "integer bytes_read;\n",
    "bytes_read = $fread(buffer, file_handle);\n",
    "```\n",
    "\n",
    "**$fscanf**\n",
    "- **Syntax**: `count = $fscanf(file_handle, format, variables...)`\n",
    "- **Purpose**: Formatted file input\n",
    "```systemverilog\n",
    "integer addr, data, count;\n",
    "count = $fscanf(file_handle, \"%h %h\", addr, data);\n",
    "```\n",
    "\n",
    "**$fgetc**\n",
    "- **Syntax**: `char = $fgetc(file_handle)`\n",
    "- **Purpose**: Reads single character\n",
    "```systemverilog\n",
    "integer char;\n",
    "char = $fgetc(file_handle);\n",
    "if (char != -1) // Check for EOF\n",
    "    $display(\"Character: %c\", char);\n",
    "```\n",
    "\n",
    "**$fgets**\n",
    "- **Syntax**: `count = $fgets(string_var, file_handle)`\n",
    "- **Purpose**: Reads line into string\n",
    "```systemverilog\n",
    "reg [8*80:1] line;\n",
    "integer result;\n",
    "result = $fgets(line, file_handle);\n",
    "```\n",
    "\n",
    "##### B.2.4 Memory Loading Tasks\n",
    "\n",
    "**$readmemh / $readmemb**\n",
    "- **Syntax**: `$readmemh(\"filename\", memory_array [, start_addr] [, end_addr])`\n",
    "- **Purpose**: Loads hex/binary data into memory array\n",
    "```systemverilog\n",
    "reg [31:0] rom[0:1023];\n",
    "initial $readmemh(\"program.hex\", rom);\n",
    "\n",
    "reg [7:0] pattern[0:255];\n",
    "initial $readmemb(\"test_pattern.dat\", pattern, 16, 63);\n",
    "```\n",
    "\n",
    "#### B.3 Simulation Control Tasks\n",
    "\n",
    "##### B.3.1 Simulation Termination\n",
    "\n",
    "**$finish**\n",
    "- **Syntax**: `$finish[(exit_code)]`\n",
    "- **Purpose**: Terminates simulation normally\n",
    "```systemverilog\n",
    "initial begin\n",
    "    #1000;\n",
    "    $display(\"Simulation completed successfully\");\n",
    "    $finish(0);  // Exit with code 0\n",
    "end\n",
    "```\n",
    "\n",
    "**$stop**\n",
    "- **Syntax**: `$stop[(exit_code)]`\n",
    "- **Purpose**: Suspends simulation (interactive mode)\n",
    "```systemverilog\n",
    "always @(error_condition) begin\n",
    "    if (error_condition) begin\n",
    "        $display(\"Error detected - stopping simulation\");\n",
    "        $stop;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "**$exit**\n",
    "- **Syntax**: `$exit[(exit_code)]`\n",
    "- **Purpose**: Immediate simulation termination\n",
    "```systemverilog\n",
    "if (fatal_error) begin\n",
    "    $display(\"Fatal error - exiting immediately\");\n",
    "    $exit(1);\n",
    "end\n",
    "```\n",
    "\n",
    "##### B.3.2 Time Control\n",
    "\n",
    "**$time**\n",
    "- **Purpose**: Returns current simulation time\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $display(\"Current time: %t\", $time);\n",
    "end\n",
    "```\n",
    "\n",
    "**$realtime**\n",
    "- **Purpose**: Returns current time as real number\n",
    "```systemverilog\n",
    "real current_time;\n",
    "current_time = $realtime;\n",
    "```\n",
    "\n",
    "**$stime**\n",
    "- **Purpose**: Returns lower 32 bits of simulation time\n",
    "```systemverilog\n",
    "integer time_low;\n",
    "time_low = $stime;\n",
    "```\n",
    "\n",
    "#### B.4 String Manipulation Functions\n",
    "\n",
    "##### B.4.1 String Formatting\n",
    "\n",
    "**$sformat**\n",
    "- **Syntax**: `$sformat(string_var, format, arguments...)`\n",
    "- **Purpose**: Formatted string creation\n",
    "```systemverilog\n",
    "string result;\n",
    "$sformat(result, \"Value: %d, Address: %h\", data, addr);\n",
    "```\n",
    "\n",
    "**$sformatf**\n",
    "- **Syntax**: `string_result = $sformatf(format, arguments...)`\n",
    "- **Purpose**: Returns formatted string\n",
    "```systemverilog\n",
    "string message;\n",
    "message = $sformatf(\"Error at time %t: Code %d\", $time, error_code);\n",
    "```\n",
    "\n",
    "##### B.4.2 String Analysis\n",
    "\n",
    "**$sscanf**\n",
    "- **Syntax**: `count = $sscanf(string, format, variables...)`\n",
    "- **Purpose**: Parse formatted string\n",
    "```systemverilog\n",
    "string input = \"0x1A2B 42\";\n",
    "integer addr, data, count;\n",
    "count = $sscanf(input, \"%h %d\", addr, data);\n",
    "```\n",
    "\n",
    "#### B.5 Math Functions\n",
    "\n",
    "##### B.5.1 Arithmetic Functions\n",
    "\n",
    "**$sqrt, $pow, $exp, $log, $log10**\n",
    "```systemverilog\n",
    "real result;\n",
    "result = $sqrt(16.0);    // Returns 4.0\n",
    "result = $pow(2.0, 3.0); // Returns 8.0\n",
    "result = $exp(1.0);      // Returns e\n",
    "result = $log(2.718);    // Natural log\n",
    "result = $log10(100.0);  // Returns 2.0\n",
    "```\n",
    "\n",
    "##### B.5.2 Trigonometric Functions\n",
    "\n",
    "**$sin, $cos, $tan, $asin, $acos, $atan, $atan2**\n",
    "```systemverilog\n",
    "real angle = 3.14159 / 4.0;  // 45 degrees in radians\n",
    "real sine_val = $sin(angle);\n",
    "real cosine_val = $cos(angle);\n",
    "real tangent_val = $tan(angle);\n",
    "real arc_tan = $atan2(1.0, 1.0);  // Returns Ï€/4\n",
    "```\n",
    "\n",
    "##### B.5.3 Utility Math Functions\n",
    "\n",
    "**$ceil, $floor, $round**\n",
    "```systemverilog\n",
    "real value = 3.7;\n",
    "real ceiling = $ceil(value);   // Returns 4.0\n",
    "real floor_val = $floor(value); // Returns 3.0\n",
    "real rounded = $round(value);   // Returns 4.0\n",
    "```\n",
    "\n",
    "**$abs**\n",
    "```systemverilog\n",
    "real negative = -5.5;\n",
    "real absolute = $abs(negative);  // Returns 5.5\n",
    "```\n",
    "\n",
    "#### B.6 Random Number Functions\n",
    "\n",
    "##### B.6.1 Basic Random Functions\n",
    "\n",
    "**$random**\n",
    "- **Syntax**: `value = $random[(seed)]`\n",
    "- **Purpose**: Returns 32-bit signed random number\n",
    "```systemverilog\n",
    "integer rand_val;\n",
    "integer seed = 1;\n",
    "rand_val = $random(seed);\n",
    "```\n",
    "\n",
    "**$urandom**\n",
    "- **Syntax**: `value = $urandom[(seed)]`\n",
    "- **Purpose**: Returns 32-bit unsigned random number\n",
    "```systemverilog\n",
    "bit [31:0] unsigned_rand;\n",
    "unsigned_rand = $urandom();\n",
    "```\n",
    "\n",
    "##### B.6.2 Range-Limited Random\n",
    "\n",
    "**$urandom_range**\n",
    "- **Syntax**: `value = $urandom_range(max [, min])`\n",
    "- **Purpose**: Returns random number in specified range\n",
    "```systemverilog\n",
    "integer dice_roll;\n",
    "dice_roll = $urandom_range(6, 1);  // Returns 1-6\n",
    "\n",
    "integer percentage;\n",
    "percentage = $urandom_range(100);  // Returns 0-100\n",
    "```\n",
    "\n",
    "#### B.7 Bit Manipulation Functions\n",
    "\n",
    "##### B.7.1 Bit Counting\n",
    "\n",
    "**$countbits**\n",
    "- **Syntax**: `count = $countbits(value, bit_value [, bit_value...])`\n",
    "- **Purpose**: Counts specified bit values\n",
    "```systemverilog\n",
    "logic [7:0] data = 8'b10110101;\n",
    "int ones = $countbits(data, '1);        // Returns 5\n",
    "int zeros = $countbits(data, '0);       // Returns 3\n",
    "int x_z = $countbits(data, 'x, 'z);     // Count X and Z states\n",
    "```\n",
    "\n",
    "**$countones**\n",
    "- **Syntax**: `count = $countones(value)`\n",
    "- **Purpose**: Counts number of 1 bits\n",
    "```systemverilog\n",
    "logic [15:0] word = 16'hA5C3;\n",
    "int population = $countones(word);  // Count set bits\n",
    "```\n",
    "\n",
    "##### B.7.2 Bit Operations\n",
    "\n",
    "**$onehot, $onehot0**\n",
    "- **Syntax**: `result = $onehot(value)` / `result = $onehot0(value)`\n",
    "- **Purpose**: Checks for one-hot encoding\n",
    "```systemverilog\n",
    "logic [7:0] select = 8'b00001000;\n",
    "bit is_onehot = $onehot(select);   // Returns 1 (true)\n",
    "bit is_onehot0 = $onehot0(8'b0);  // Returns 1 (allows all zeros)\n",
    "```\n",
    "\n",
    "**$isunknown**\n",
    "- **Syntax**: `result = $isunknown(value)`\n",
    "- **Purpose**: Checks for X or Z states\n",
    "```systemverilog\n",
    "logic [3:0] test_val = 4'b10xz;\n",
    "bit has_unknown = $isunknown(test_val);  // Returns 1\n",
    "```\n",
    "\n",
    "#### B.8 Array Query Functions\n",
    "\n",
    "##### B.8.1 Array Information\n",
    "\n",
    "**$dimensions, $size**\n",
    "```systemverilog\n",
    "int matrix[4][8][16];\n",
    "int dim_count = $dimensions(matrix);     // Returns 3\n",
    "int total_size = $size(matrix);         // Returns 512\n",
    "\n",
    "// Per-dimension sizes\n",
    "int dim1_size = $size(matrix, 1);       // Returns 4\n",
    "int dim2_size = $size(matrix, 2);       // Returns 8\n",
    "int dim3_size = $size(matrix, 3);       // Returns 16\n",
    "```\n",
    "\n",
    "**$left, $right, $low, $high**\n",
    "```systemverilog\n",
    "logic [15:8] word;\n",
    "int left_bound = $left(word);   // Returns 15\n",
    "int right_bound = $right(word); // Returns 8\n",
    "int low_bound = $low(word);     // Returns 8\n",
    "int high_bound = $high(word);   // Returns 15\n",
    "```\n",
    "\n",
    "**$increment**\n",
    "```systemverilog\n",
    "logic [7:0] byte_array;\n",
    "int step = $increment(byte_array);  // Returns 1 for [7:0], -1 for [0:7]\n",
    "```\n",
    "\n",
    "#### B.9 System Information Functions\n",
    "\n",
    "##### B.9.1 Simulation Environment\n",
    "\n",
    "**$test$plusargs**\n",
    "- **Syntax**: `result = $test$plusargs(\"string\")`\n",
    "- **Purpose**: Tests for command-line plus arguments\n",
    "```systemverilog\n",
    "if ($test$plusargs(\"VERBOSE\")) begin\n",
    "    $display(\"Verbose mode enabled\");\n",
    "end\n",
    "```\n",
    "\n",
    "**$value$plusargs**\n",
    "- **Syntax**: `result = $value$plusargs(\"format+string\", variable)`\n",
    "- **Purpose**: Gets value from plus arguments\n",
    "```systemverilog\n",
    "integer timeout_val;\n",
    "if ($value$plusargs(\"TIMEOUT=%d\", timeout_val)) begin\n",
    "    $display(\"Timeout set to %d\", timeout_val);\n",
    "end\n",
    "```\n",
    "\n",
    "##### B.9.2 Environment Access\n",
    "\n",
    "**$getenv**\n",
    "- **Syntax**: `string_result = $getenv(\"variable_name\")`\n",
    "- **Purpose**: Gets environment variable value\n",
    "```systemverilog\n",
    "string home_dir;\n",
    "home_dir = $getenv(\"HOME\");\n",
    "if (home_dir != \"\")\n",
    "    $display(\"Home directory: %s\", home_dir);\n",
    "```\n",
    "\n",
    "#### B.10 Coverage System Tasks\n",
    "\n",
    "##### B.10.1 Coverage Control\n",
    "\n",
    "**$get_coverage, $set_coverage_db_name**\n",
    "```systemverilog\n",
    "// Set coverage database name\n",
    "$set_coverage_db_name(\"my_coverage.ucdb\");\n",
    "\n",
    "// Get coverage percentage\n",
    "real coverage_percent;\n",
    "coverage_percent = $get_coverage();\n",
    "$display(\"Coverage: %.2f%%\", coverage_percent);\n",
    "```\n",
    "\n",
    "**$coverage_control**\n",
    "```systemverilog\n",
    "// Enable/disable coverage collection\n",
    "$coverage_control(1);  // Enable\n",
    "$coverage_control(0);  // Disable\n",
    "```\n",
    "\n",
    "#### B.11 Assertion System Tasks\n",
    "\n",
    "##### B.11.1 Assertion Control\n",
    "\n",
    "**$assertoff, $asserton**\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $assertoff;  // Disable all assertions\n",
    "    #1000;\n",
    "    $asserton;   // Re-enable all assertions\n",
    "end\n",
    "```\n",
    "\n",
    "**$assertkill**\n",
    "```systemverilog\n",
    "// Kill all pending assertions\n",
    "$assertkill;\n",
    "```\n",
    "\n",
    "#### B.12 Severity System Tasks\n",
    "\n",
    "##### B.12.1 Message Severity\n",
    "\n",
    "**$fatal, $error, $warning, $info**\n",
    "```systemverilog\n",
    "// Different severity levels\n",
    "$fatal(1, \"Critical error: System failure at %t\", $time);\n",
    "$error(\"Calculation error: Division by zero\");\n",
    "$warning(\"Deprecated feature used\");\n",
    "$info(\"Simulation milestone reached\");\n",
    "```\n",
    "\n",
    "#### B.13 Usage Examples and Best Practices\n",
    "\n",
    "##### B.13.1 Comprehensive Testbench Example\n",
    "\n",
    "```systemverilog\n",
    "module testbench;\n",
    "    logic clk, reset;\n",
    "    logic [31:0] data_in, data_out;\n",
    "    integer file_handle, test_count;\n",
    "    string test_name;\n",
    "    \n",
    "    // DUT instantiation\n",
    "    my_dut dut(.*);\n",
    "    \n",
    "    // Clock generation\n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk;\n",
    "    end\n",
    "    \n",
    "    // Test sequence\n",
    "    initial begin\n",
    "        // Initialize\n",
    "        test_count = 0;\n",
    "        file_handle = $fopen(\"results.log\", \"w\");\n",
    "        \n",
    "        if (file_handle == 0) begin\n",
    "            $fatal(1, \"Cannot open log file\");\n",
    "        end\n",
    "        \n",
    "        // Check for command line arguments\n",
    "        if ($test$plusargs(\"VERBOSE\")) begin\n",
    "            $display(\"Verbose logging enabled\");\n",
    "        end\n",
    "        \n",
    "        // Load test patterns\n",
    "        $readmemh(\"test_vectors.hex\", test_patterns);\n",
    "        \n",
    "        // Run tests\n",
    "        reset = 1;\n",
    "        repeat(5) @(posedge clk);\n",
    "        reset = 0;\n",
    "        \n",
    "        for (int i = 0; i < $size(test_patterns); i++) begin\n",
    "            run_test(test_patterns[i]);\n",
    "        end\n",
    "        \n",
    "        // Final report\n",
    "        $fdisplay(file_handle, \"Tests completed: %d\", test_count);\n",
    "        $display(\"Coverage: %.2f%%\", $get_coverage());\n",
    "        \n",
    "        $fclose(file_handle);\n",
    "        $finish(0);\n",
    "    end\n",
    "    \n",
    "    // Test execution task\n",
    "    task run_test(input [31:0] pattern);\n",
    "        test_count++;\n",
    "        test_name = $sformatf(\"Test_%d\", test_count);\n",
    "        \n",
    "        @(posedge clk);\n",
    "        data_in = pattern;\n",
    "        \n",
    "        @(posedge clk);\n",
    "        $fdisplay(file_handle, \"%s: Input=%h, Output=%h, Time=%t\", \n",
    "                 test_name, data_in, data_out, $time);\n",
    "        \n",
    "        // Check for unknown states\n",
    "        if ($isunknown(data_out)) begin\n",
    "            $warning(\"Unknown output detected in %s\", test_name);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Monitor critical signals\n",
    "    initial begin\n",
    "        $monitor(\"Time: %t, Reset: %b, Data: %h\", $time, reset, data_out);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### B.13.2 Best Practices Summary\n",
    "\n",
    "1. **File Handling**: Always check file handle validity after $fopen\n",
    "2. **Memory Management**: Close files with $fclose to prevent resource leaks\n",
    "3. **Error Handling**: Use appropriate severity levels ($fatal, $error, $warning, $info)\n",
    "4. **Random Testing**: Seed random number generators for reproducible results\n",
    "5. **Coverage**: Monitor coverage metrics throughout simulation\n",
    "6. **Debugging**: Use $strobe for end-of-cycle value checking\n",
    "7. **String Operations**: Leverage $sformatf for dynamic message creation\n",
    "8. **Environment**: Check command-line arguments for test configuration\n",
    "\n",
    "This comprehensive reference covers the essential built-in system tasks and functions available in SystemVerilog, providing both syntax details and practical usage examples for effective verification and debugging."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
