Warning (10268): Verilog HDL information at add_round_key.v(11): always construct contains both blocking and non-blocking assignments File: C:/Users/Candle-Store/Desktop/Logic2_project/add_round_key.v Line: 11
