INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'v7_pcie' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'v7_pcie'...
WARNING:sim - A core named 'v7_pcie' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'v7_pcie'...
Delivered 1 file into directory
/home/vladimir/ISEAC701/ipcore_dir/tmp/_cg/v7_pcie
Delivering associated files for 'v7_pcie'...
WARNING:sim - Component pcie_7x_v1_11 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'v7_pcie'...
Delivered 2 files into directory
/home/vladimir/ISEAC701/ipcore_dir/tmp/_cg/v7_pcie
Generating ASY schematic symbol...
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: v7_pcie.xco
XMDF file found: v7_pcie_xmdf.tcl
Adding /home/vladimir/ISEAC701/ipcore_dir/tmp/_cg/v7_pcie.vho -view all
-origin_type imported
WARNING:TclTasksC:2111 - The "top" property is not applicable yet (value="").
WARNING: This core has no top-level
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'v7_pcie'.
