Analysis & Synthesis report for fin
Thu Nov 28 19:06:47 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |fin|derecho:inst18|avanzar:inst2|state
 10. State Machine - |fin|derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 11. State Machine - |fin|Antirreboteesquema:inst21|Antirrebote:inst|estado
 12. State Machine - |fin|ubicacion:inst22|orientacion:inst1|state
 13. State Machine - |fin|prueba1:inst|doblar2:inst|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: prueba1:inst|contador_doblar:inst2|comparador_2:inst3|lpm_compare:LPM_COMPARE_component
 20. Parameter Settings for User Entity Instance: prueba1:inst|contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component
 21. Parameter Settings for User Entity Instance: prueba1:inst|contador_doblar:inst2|pll:inst1|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: prueba1:inst|contador_doblar:inst2|comparador_1:inst2|lpm_compare:LPM_COMPARE_component
 23. Parameter Settings for User Entity Instance: Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: Antirreboteesquema:inst21|comparador:inst2|lpm_compare:LPM_COMPARE_component
 25. Parameter Settings for User Entity Instance: Antirreboteesquema:inst21|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component
 26. Parameter Settings for User Entity Instance: Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0
 28. Parameter Settings for User Entity Instance: derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
 29. Parameter Settings for User Entity Instance: derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: derecho:inst18|esqumaticoADC:inst|comparador_adc:inst1|lpm_compare:LPM_COMPARE_component
 31. Parameter Settings for User Entity Instance: derecho:inst18|esqumaticoADC:inst|comparador_adc:inst4|lpm_compare:LPM_COMPARE_component
 32. Parameter Settings for User Entity Instance: derecho:inst18|pll1:inst1|altpll:altpll_component
 33. altpll Parameter Settings by Entity Instance
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 28 19:06:47 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; fin                                             ;
; Top-level Entity Name              ; fin                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 417                                             ;
;     Total combinational functions  ; 380                                             ;
;     Dedicated logic registers      ; 189                                             ;
; Total registers                    ; 189                                             ;
; Total pins                         ; 20                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 4                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; fin                ; fin                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                        ;
+------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                    ; Library ;
+------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; ../partekeko/lpm_counter0.vhd                              ; yes             ; User Wizard-Generated File         ; F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd                              ;         ;
; ../contadordecuadriculas2/contador_de_cuadriculas.vhd      ; yes             ; User VHDL File                     ; F:/Users/Administrador/Documents/GitHub/contadordecuadriculas2/contador_de_cuadriculas.vhd      ;         ;
; ../contadordecuadriculas2/contadorcuadriculas.bdf          ; yes             ; User Block Diagram/Schematic File  ; F:/Users/Administrador/Documents/GitHub/contadordecuadriculas2/contadorcuadriculas.bdf          ;         ;
; ../autito/Bloque_ADC_controller/altera_up_avalon_adv_adc.v ; yes             ; User Verilog HDL File              ; F:/Users/Administrador/Documents/GitHub/autito/Bloque_ADC_controller/altera_up_avalon_adv_adc.v ;         ;
; ../autito/Bloque_ADC_controller/adc_adc_mega_0.v           ; yes             ; User Verilog HDL File              ; F:/Users/Administrador/Documents/GitHub/autito/Bloque_ADC_controller/adc_adc_mega_0.v           ;         ;
; ../derecho/derecho.bdf                                     ; yes             ; User Block Diagram/Schematic File  ; F:/Users/Administrador/Documents/GitHub/derecho/derecho.bdf                                     ;         ;
; ../partekeko/Antirreboteesquema.bdf                        ; yes             ; User Block Diagram/Schematic File  ; F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf                        ;         ;
; ../orientacion/ubicacion.bdf                               ; yes             ; User Block Diagram/Schematic File  ; F:/Users/Administrador/Documents/GitHub/orientacion/ubicacion.bdf                               ;         ;
; ../tomadecision2/decisionfinal.bdf                         ; yes             ; User Block Diagram/Schematic File  ; F:/Users/Administrador/Documents/GitHub/tomadecision2/decisionfinal.bdf                         ;         ;
; ../autito/output_files/prueba1.bdf                         ; yes             ; User Block Diagram/Schematic File  ; F:/Users/Administrador/Documents/GitHub/autito/output_files/prueba1.bdf                         ;         ;
; ../vecinos/controlgeneralversion3_4.vhd                    ; yes             ; User VHDL File                     ; F:/Users/Administrador/Documents/GitHub/vecinos/controlgeneralversion3_4.vhd                    ;         ;
; ../tomadecision2/decision.vhd                              ; yes             ; User VHDL File                     ; F:/Users/Administrador/Documents/GitHub/tomadecision2/decision.vhd                              ;         ;
; ../orientacion/SumaoResta.vhd                              ; yes             ; User VHDL File                     ; F:/Users/Administrador/Documents/GitHub/orientacion/SumaoResta.vhd                              ;         ;
; ../orientacion/orientacion.vhd                             ; yes             ; User VHDL File                     ; F:/Users/Administrador/Documents/GitHub/orientacion/orientacion.vhd                             ;         ;
; ../control/control2.vhd                                    ; yes             ; User VHDL File                     ; F:/Users/Administrador/Documents/GitHub/control/control2.vhd                                    ;         ;
; ../autito/doblar2.vhd                                      ; yes             ; User VHDL File                     ; F:/Users/Administrador/Documents/GitHub/autito/doblar2.vhd                                      ;         ;
; ../autito/output_files/contador_doblar.bdf                 ; yes             ; User Block Diagram/Schematic File  ; F:/Users/Administrador/Documents/GitHub/autito/output_files/contador_doblar.bdf                 ;         ;
; ../autito/comparador_1.vhd                                 ; yes             ; User Wizard-Generated File         ; F:/Users/Administrador/Documents/GitHub/autito/comparador_1.vhd                                 ;         ;
; ../autito/output_files/comparador_2.vhd                    ; yes             ; User Wizard-Generated File         ; F:/Users/Administrador/Documents/GitHub/autito/output_files/comparador_2.vhd                    ;         ;
; ../autito/pll.vhd                                          ; yes             ; User Wizard-Generated File         ; F:/Users/Administrador/Documents/GitHub/autito/pll.vhd                                          ;         ;
; ../derecho/avanzar.vhd                                     ; yes             ; User VHDL File                     ; F:/Users/Administrador/Documents/GitHub/derecho/avanzar.vhd                                     ;         ;
; ../derecho/pll1.vhd                                        ; yes             ; User Wizard-Generated File         ; F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd                                        ;         ;
; ../derecho/esqumaticoADC.bdf                               ; yes             ; User Block Diagram/Schematic File  ; F:/Users/Administrador/Documents/GitHub/derecho/esqumaticoADC.bdf                               ;         ;
; ../derecho/comparador_adc.vhd                              ; yes             ; User Wizard-Generated File         ; F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd                              ;         ;
; ../derecho/adc.vhd                                         ; yes             ; User VHDL File                     ; F:/Users/Administrador/Documents/GitHub/derecho/adc.vhd                                         ;         ;
; ../partekeko/comparador.vhd                                ; yes             ; User Wizard-Generated File         ; F:/Users/Administrador/Documents/GitHub/partekeko/comparador.vhd                                ;         ;
; ../partekeko/Antirrebote.vhd                               ; yes             ; User VHDL File                     ; F:/Users/Administrador/Documents/GitHub/partekeko/Antirrebote.vhd                               ;         ;
; ../partekeko/output_files/pll10k.vhd                       ; yes             ; User Wizard-Generated File         ; F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd                       ;         ;
; ../control/actualizacion_paredes.bdf                       ; yes             ; User Block Diagram/Schematic File  ; F:/Users/Administrador/Documents/GitHub/control/actualizacion_paredes.bdf                       ;         ;
; fin.bdf                                                    ; yes             ; User Block Diagram/Schematic File  ; F:/Users/Administrador/Documents/GitHub/fin/fin.bdf                                             ;         ;
; lpm_compare.tdf                                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf                               ;         ;
; comptree.inc                                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc                                  ;         ;
; altshift.inc                                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                  ;         ;
; aglobal130.inc                                             ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                ;         ;
; db/cmpr_1hj.tdf                                            ; yes             ; Auto-Generated Megafunction        ; F:/Users/Administrador/Documents/GitHub/fin/db/cmpr_1hj.tdf                                     ;         ;
; lpm_counter.tdf                                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                               ;         ;
; lpm_constant.inc                                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                              ;         ;
; lpm_decode.inc                                             ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; lpm_add_sub.inc                                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                               ;         ;
; cmpconst.inc                                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                  ;         ;
; lpm_compare.inc                                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                               ;         ;
; lpm_counter.inc                                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                               ;         ;
; dffeea.inc                                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                    ;         ;
; alt_counter_stratix.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                       ;         ;
; db/cntr_mti.tdf                                            ; yes             ; Auto-Generated Megafunction        ; F:/Users/Administrador/Documents/GitHub/fin/db/cntr_mti.tdf                                     ;         ;
; altpll.tdf                                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                    ;         ;
; stratix_pll.inc                                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                               ;         ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                             ;         ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                             ;         ;
; db/pll_altpll.v                                            ; yes             ; Auto-Generated Megafunction        ; F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v                                     ;         ;
; db/pll10k_altpll.v                                         ; yes             ; Auto-Generated Megafunction        ; F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v                                  ;         ;
; db/cmpr_sgj.tdf                                            ; yes             ; Auto-Generated Megafunction        ; F:/Users/Administrador/Documents/GitHub/fin/db/cmpr_sgj.tdf                                     ;         ;
; db/pll1_altpll.v                                           ; yes             ; Auto-Generated Megafunction        ; F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v                                    ;         ;
; db/cmpr_tgj.tdf                                            ; yes             ; Auto-Generated Megafunction        ; F:/Users/Administrador/Documents/GitHub/fin/db/cmpr_tgj.tdf                                     ;         ;
+------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 417                                                                                                              ;
;                                             ;                                                                                                                  ;
; Total combinational functions               ; 380                                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                                  ;
;     -- 4 input functions                    ; 184                                                                                                              ;
;     -- 3 input functions                    ; 61                                                                                                               ;
;     -- <=2 input functions                  ; 135                                                                                                              ;
;                                             ;                                                                                                                  ;
; Logic elements by mode                      ;                                                                                                                  ;
;     -- normal mode                          ; 358                                                                                                              ;
;     -- arithmetic mode                      ; 22                                                                                                               ;
;                                             ;                                                                                                                  ;
; Total registers                             ; 189                                                                                                              ;
;     -- Dedicated logic registers            ; 189                                                                                                              ;
;     -- I/O registers                        ; 0                                                                                                                ;
;                                             ;                                                                                                                  ;
; I/O pins                                    ; 20                                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                ;
; Total PLLs                                  ; 4                                                                                                                ;
;     -- PLLs                                 ; 4                                                                                                                ;
;                                             ;                                                                                                                  ;
; Maximum fan-out node                        ; derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 91                                                                                                               ;
; Total fan-out                               ; 1816                                                                                                             ;
; Average fan-out                             ; 2.96                                                                                                             ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |fin                                               ; 380 (4)           ; 189 (0)      ; 0           ; 0            ; 0       ; 0         ; 20   ; 0            ; |fin                                                                                                                  ; work         ;
;    |Antirreboteesquema:inst21|                     ; 30 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21                                                                                        ; work         ;
;       |Antirrebote:inst|                           ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|Antirrebote:inst                                                                       ; work         ;
;       |comparador:inst2|                           ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|comparador:inst2                                                                       ; work         ;
;          |lpm_compare:LPM_COMPARE_component|       ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|comparador:inst2|lpm_compare:LPM_COMPARE_component                                     ; work         ;
;             |cmpr_sgj:auto_generated|              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_sgj:auto_generated             ; work         ;
;       |lpm_counter0:inst1|                         ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|lpm_counter0:inst1                                                                     ; work         ;
;          |lpm_counter:LPM_COUNTER_component|       ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component                                   ; work         ;
;             |cntr_mti:auto_generated|              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated           ; work         ;
;       |pll10k:inst6|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|pll10k:inst6                                                                           ; work         ;
;          |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component                                                   ; work         ;
;             |pll10k_altpll:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated                      ; work         ;
;       |pll:inst3|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|pll:inst3                                                                              ; work         ;
;          |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component                                                      ; work         ;
;             |pll_altpll:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated                            ; work         ;
;    |controlgeneralversion3_4:inst2|                ; 210 (210)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|controlgeneralversion3_4:inst2                                                                                   ; work         ;
;    |decisionfinal:inst11|                          ; 27 (0)            ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|decisionfinal:inst11                                                                                             ; work         ;
;       |decision:inst|                              ; 27 (27)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|decisionfinal:inst11|decision:inst                                                                               ; work         ;
;    |derecho:inst18|                                ; 89 (0)            ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18                                                                                                   ; work         ;
;       |avanzar:inst2|                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|avanzar:inst2                                                                                     ; work         ;
;       |esqumaticoADC:inst|                         ; 85 (0)            ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst                                                                                ; work         ;
;          |adc:inst|                                ; 77 (0)            ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst|adc:inst                                                                       ; work         ;
;             |adc_adc_mega_0:adc_mega_0|            ; 77 (26)           ; 90 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0                                             ; work         ;
;                |altera_up_avalon_adv_adc:ADC_CTRL| ; 51 (51)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL           ; work         ;
;          |comparador_adc:inst1|                    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst|comparador_adc:inst1                                                           ; work         ;
;             |lpm_compare:LPM_COMPARE_component|    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst|comparador_adc:inst1|lpm_compare:LPM_COMPARE_component                         ; work         ;
;                |cmpr_tgj:auto_generated|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst|comparador_adc:inst1|lpm_compare:LPM_COMPARE_component|cmpr_tgj:auto_generated ; work         ;
;          |comparador_adc:inst4|                    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst|comparador_adc:inst4                                                           ; work         ;
;             |lpm_compare:LPM_COMPARE_component|    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst|comparador_adc:inst4|lpm_compare:LPM_COMPARE_component                         ; work         ;
;                |cmpr_tgj:auto_generated|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst|comparador_adc:inst4|lpm_compare:LPM_COMPARE_component|cmpr_tgj:auto_generated ; work         ;
;          |pll1:inst2|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst|pll1:inst2                                                                     ; work         ;
;             |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component                                             ; work         ;
;                |pll1_altpll:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated                  ; work         ;
;       |pll1:inst1|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|pll1:inst1                                                                                        ; work         ;
;          |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|pll1:inst1|altpll:altpll_component                                                                ; work         ;
;             |pll1_altpll:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated                                     ; work         ;
;    |prueba1:inst|                                  ; 3 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|prueba1:inst                                                                                                     ; work         ;
;       |doblar2:inst|                               ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|prueba1:inst|doblar2:inst                                                                                        ; work         ;
;    |ubicacion:inst22|                              ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|ubicacion:inst22                                                                                                 ; work         ;
;       |SumaoResta:inst|                            ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|ubicacion:inst22|SumaoResta:inst                                                                                 ; work         ;
;       |orientacion:inst1|                          ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fin|ubicacion:inst22|orientacion:inst1                                                                               ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File                                                              ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------------------------------------------------------------+
; Altera ; LPM_COUNTER  ; N/A     ; N/A          ; N/A          ; |fin|prueba1:inst|contador_doblar:inst2|lpm_counter0:inst   ; F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd           ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |fin|prueba1:inst|contador_doblar:inst2|pll:inst1           ; F:/Users/Administrador/Documents/GitHub/autito/pll.vhd                       ;
; Altera ; LPM_COMPARE  ; N/A     ; N/A          ; N/A          ; |fin|prueba1:inst|contador_doblar:inst2|comparador_1:inst2  ; F:/Users/Administrador/Documents/GitHub/autito/comparador_1.vhd              ;
; Altera ; LPM_COMPARE  ; N/A     ; N/A          ; N/A          ; |fin|prueba1:inst|contador_doblar:inst2|comparador_2:inst3  ; F:/Users/Administrador/Documents/GitHub/autito/output_files/comparador_2.vhd ;
; Altera ; LPM_COMPARE  ; N/A     ; N/A          ; N/A          ; |fin|derecho:inst18|esqumaticoADC:inst|comparador_adc:inst1 ; F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd           ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |fin|derecho:inst18|esqumaticoADC:inst|pll1:inst2           ; F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd                     ;
; Altera ; LPM_COMPARE  ; N/A     ; N/A          ; N/A          ; |fin|derecho:inst18|esqumaticoADC:inst|comparador_adc:inst4 ; F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd           ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |fin|derecho:inst18|pll1:inst1                              ; F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd                     ;
; Altera ; LPM_COUNTER  ; N/A     ; N/A          ; N/A          ; |fin|Antirreboteesquema:inst21|lpm_counter0:inst1           ; F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd           ;
; Altera ; LPM_COMPARE  ; N/A     ; N/A          ; N/A          ; |fin|Antirreboteesquema:inst21|comparador:inst2             ; F:/Users/Administrador/Documents/GitHub/partekeko/comparador.vhd             ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |fin|Antirreboteesquema:inst21|pll:inst3                    ; F:/Users/Administrador/Documents/GitHub/autito/pll.vhd                       ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |fin|Antirreboteesquema:inst21|pll10k:inst6                 ; F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |fin|derecho:inst18|avanzar:inst2|state            ;
+---------------+----------+----------+---------------+--------------+
; Name          ; state.CI ; state.CD ; state.avanzar ; state.ocioso ;
+---------------+----------+----------+---------------+--------------+
; state.ocioso  ; 0        ; 0        ; 0             ; 0            ;
; state.avanzar ; 0        ; 0        ; 1             ; 1            ;
; state.CD      ; 0        ; 1        ; 0             ; 1            ;
; state.CI      ; 1        ; 0        ; 0             ; 1            ;
+---------------+----------+----------+---------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fin|derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState ;
+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+
; Name                 ; currState.doneState ; currState.transState ; currState.waitState ; currState.resetState ; currState.pauseState ;
+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+
; currState.resetState ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ;
; currState.waitState  ; 0                   ; 0                    ; 1                   ; 1                    ; 0                    ;
; currState.transState ; 0                   ; 1                    ; 0                   ; 1                    ; 0                    ;
; currState.doneState  ; 1                   ; 0                    ; 0                   ; 1                    ; 0                    ;
; currState.pauseState ; 0                   ; 0                    ; 0                   ; 1                    ; 1                    ;
+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |fin|Antirreboteesquema:inst21|Antirrebote:inst|estado ;
+-----------+-----------+----------+-----------+-------------------------+
; Name      ; estado.FP ; estado.B ; estado.FN ; estado.A                ;
+-----------+-----------+----------+-----------+-------------------------+
; estado.A  ; 0         ; 0        ; 0         ; 0                       ;
; estado.FN ; 0         ; 0        ; 1         ; 1                       ;
; estado.B  ; 0         ; 1        ; 0         ; 1                       ;
; estado.FP ; 1         ; 0        ; 0         ; 1                       ;
+-----------+-----------+----------+-----------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |fin|ubicacion:inst22|orientacion:inst1|state ;
+---------+---------+---------+---------+-----------------------+
; Name    ; state.O ; state.E ; state.S ; state.N               ;
+---------+---------+---------+---------+-----------------------+
; state.N ; 0       ; 0       ; 0       ; 0                     ;
; state.S ; 0       ; 0       ; 1       ; 1                     ;
; state.E ; 0       ; 1       ; 0       ; 1                     ;
; state.O ; 1       ; 0       ; 0       ; 1                     ;
+---------+---------+---------+---------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |fin|prueba1:inst|doblar2:inst|state                 ;
+---------------+---------------+-----------+-----------+--------------+
; Name          ; state.reversa ; state.izq ; state.der ; state.parado ;
+---------------+---------------+-----------+-----------+--------------+
; state.parado  ; 0             ; 0         ; 0         ; 0            ;
; state.der     ; 0             ; 0         ; 1         ; 1            ;
; state.izq     ; 0             ; 1         ; 0         ; 1            ;
; state.reversa ; 1             ; 0         ; 0         ; 1            ;
+---------------+---------------+-----------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; controlgeneralversion3_4:inst2|distancias_dato[15][7]                                                                                 ; Stuck at GND due to stuck port data_in            ;
; controlgeneralversion3_4:inst2|distancias_dato[15][6]                                                                                 ; Stuck at GND due to stuck port data_in            ;
; controlgeneralversion3_4:inst2|distancias_dato[15][5]                                                                                 ; Stuck at GND due to stuck port data_in            ;
; controlgeneralversion3_4:inst2|distancias_dato[15][4]                                                                                 ; Stuck at GND due to stuck port data_in            ;
; prueba1:inst|contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0..15] ; Stuck at GND due to stuck port clock_enable       ;
; actualizacion_paredes:inst4|control2:inst1|GI_prev                                                                                    ; Lost fanout                                       ;
; actualizacion_paredes:inst4|control2:inst1|GD_prev                                                                                    ; Lost fanout                                       ;
; actualizacion_paredes:inst4|control2:inst1|state                                                                                      ; Stuck at GND due to stuck port data_in            ;
; actualizacion_paredes:inst4|control2:inst1|M3_reg                                                                                     ; Stuck at GND due to stuck port clock_enable       ;
; actualizacion_paredes:inst4|control2:inst1|M2_reg                                                                                     ; Stuck at GND due to stuck port clock_enable       ;
; actualizacion_paredes:inst4|control2:inst1|M1_reg                                                                                     ; Stuck at GND due to stuck port clock_enable       ;
; actualizacion_paredes:inst4|control2:inst1|M0_reg                                                                                     ; Stuck at GND due to stuck port clock_enable       ;
; derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2                    ; Lost fanout                                       ;
; derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3                    ; Lost fanout                                       ;
; prueba1:inst|doblar2:inst|state.der                                                                                                   ; Lost fanout                                       ;
; prueba1:inst|doblar2:inst|state.reversa                                                                                               ; Lost fanout                                       ;
; decisionfinal:inst11|decision:inst|ea                                                                                                 ; Merged with decisionfinal:inst11|decision:inst|eg ;
; Total Number of Removed Registers = 32                                                                                                ;                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+--------------------------------------------------+---------------------------+----------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register             ;
+--------------------------------------------------+---------------------------+----------------------------------------------------+
; actualizacion_paredes:inst4|control2:inst1|state ; Stuck at GND              ; actualizacion_paredes:inst4|control2:inst1|M3_reg, ;
;                                                  ; due to stuck port data_in ; actualizacion_paredes:inst4|control2:inst1|M2_reg, ;
;                                                  ;                           ; actualizacion_paredes:inst4|control2:inst1|M1_reg, ;
;                                                  ;                           ; actualizacion_paredes:inst4|control2:inst1|M0_reg  ;
+--------------------------------------------------+---------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 189   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 106   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 91    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------+---------+
; derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; 2       ;
; derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; 2       ;
; derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; 2       ;
; derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk       ; 5       ;
; controlgeneralversion3_4:inst2|distancias_dato[2][6]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[1][6]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[0][6]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[5][6]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[4][6]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[8][6]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[13][5]                                                             ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[12][5]                                                             ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[10][5]                                                             ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[9][5]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[3][5]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[0][5]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[7][5]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[6][5]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[12][4]                                                             ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[11][4]                                                             ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[9][4]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[14][4]                                                             ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[4][4]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[3][4]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[1][4]                                                              ; 2       ;
; controlgeneralversion3_4:inst2|distancias_dato[6][4]                                                              ; 2       ;
; Total number of inverted registers = 26                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fin|derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fin|derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fin|derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fin|derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fin|derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fin|derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fin|derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fin|controlgeneralversion3_4:inst2|vecino_arriba[2]                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fin|controlgeneralversion3_4:inst2|vecino_abajo[0]                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |fin|prueba1:inst|doblar2:inst|state                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fin|controlgeneralversion3_4:inst2|Mux1                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fin|controlgeneralversion3_4:inst2|Mux11                                                                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fin|controlgeneralversion3_4:inst2|Mux11                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fin|ubicacion:inst22|orientacion:inst1|Selector0                                                                             ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fin|controlgeneralversion3_4:inst2|vecino_der[1]                                                                             ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fin|controlgeneralversion3_4:inst2|vecino_izq[3]                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prueba1:inst|contador_doblar:inst2|comparador_2:inst3|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; lpm_width              ; 16           ; Signed Integer                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                      ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                      ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                           ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; cmpr_1hj     ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                               ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prueba1:inst|contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH              ; 16           ; Signed Integer                                                                              ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                     ;
; CBXI_PARAMETER         ; cntr_mti     ; Untyped                                                                                     ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prueba1:inst|contador_doblar:inst2|pll:inst1|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                                      ;
+-------------------------------+-----------------------+-----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                                                   ;
; LOCK_LOW                      ; 1                     ; Untyped                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                                                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                                   ;
; BANDWIDTH                     ; 0                     ; Untyped                                                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                                            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                                   ;
; CLK0_DIVIDE_BY                ; 1000                  ; Signed Integer                                            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                                   ;
; VCO_MIN                       ; 0                     ; Untyped                                                   ;
; VCO_MAX                       ; 0                     ; Untyped                                                   ;
; VCO_CENTER                    ; 0                     ; Untyped                                                   ;
; PFD_MIN                       ; 0                     ; Untyped                                                   ;
; PFD_MAX                       ; 0                     ; Untyped                                                   ;
; M_INITIAL                     ; 0                     ; Untyped                                                   ;
; M                             ; 0                     ; Untyped                                                   ;
; N                             ; 1                     ; Untyped                                                   ;
; M2                            ; 1                     ; Untyped                                                   ;
; N2                            ; 1                     ; Untyped                                                   ;
; SS                            ; 1                     ; Untyped                                                   ;
; C0_HIGH                       ; 0                     ; Untyped                                                   ;
; C1_HIGH                       ; 0                     ; Untyped                                                   ;
; C2_HIGH                       ; 0                     ; Untyped                                                   ;
; C3_HIGH                       ; 0                     ; Untyped                                                   ;
; C4_HIGH                       ; 0                     ; Untyped                                                   ;
; C5_HIGH                       ; 0                     ; Untyped                                                   ;
; C6_HIGH                       ; 0                     ; Untyped                                                   ;
; C7_HIGH                       ; 0                     ; Untyped                                                   ;
; C8_HIGH                       ; 0                     ; Untyped                                                   ;
; C9_HIGH                       ; 0                     ; Untyped                                                   ;
; C0_LOW                        ; 0                     ; Untyped                                                   ;
; C1_LOW                        ; 0                     ; Untyped                                                   ;
; C2_LOW                        ; 0                     ; Untyped                                                   ;
; C3_LOW                        ; 0                     ; Untyped                                                   ;
; C4_LOW                        ; 0                     ; Untyped                                                   ;
; C5_LOW                        ; 0                     ; Untyped                                                   ;
; C6_LOW                        ; 0                     ; Untyped                                                   ;
; C7_LOW                        ; 0                     ; Untyped                                                   ;
; C8_LOW                        ; 0                     ; Untyped                                                   ;
; C9_LOW                        ; 0                     ; Untyped                                                   ;
; C0_INITIAL                    ; 0                     ; Untyped                                                   ;
; C1_INITIAL                    ; 0                     ; Untyped                                                   ;
; C2_INITIAL                    ; 0                     ; Untyped                                                   ;
; C3_INITIAL                    ; 0                     ; Untyped                                                   ;
; C4_INITIAL                    ; 0                     ; Untyped                                                   ;
; C5_INITIAL                    ; 0                     ; Untyped                                                   ;
; C6_INITIAL                    ; 0                     ; Untyped                                                   ;
; C7_INITIAL                    ; 0                     ; Untyped                                                   ;
; C8_INITIAL                    ; 0                     ; Untyped                                                   ;
; C9_INITIAL                    ; 0                     ; Untyped                                                   ;
; C0_MODE                       ; BYPASS                ; Untyped                                                   ;
; C1_MODE                       ; BYPASS                ; Untyped                                                   ;
; C2_MODE                       ; BYPASS                ; Untyped                                                   ;
; C3_MODE                       ; BYPASS                ; Untyped                                                   ;
; C4_MODE                       ; BYPASS                ; Untyped                                                   ;
; C5_MODE                       ; BYPASS                ; Untyped                                                   ;
; C6_MODE                       ; BYPASS                ; Untyped                                                   ;
; C7_MODE                       ; BYPASS                ; Untyped                                                   ;
; C8_MODE                       ; BYPASS                ; Untyped                                                   ;
; C9_MODE                       ; BYPASS                ; Untyped                                                   ;
; C0_PH                         ; 0                     ; Untyped                                                   ;
; C1_PH                         ; 0                     ; Untyped                                                   ;
; C2_PH                         ; 0                     ; Untyped                                                   ;
; C3_PH                         ; 0                     ; Untyped                                                   ;
; C4_PH                         ; 0                     ; Untyped                                                   ;
; C5_PH                         ; 0                     ; Untyped                                                   ;
; C6_PH                         ; 0                     ; Untyped                                                   ;
; C7_PH                         ; 0                     ; Untyped                                                   ;
; C8_PH                         ; 0                     ; Untyped                                                   ;
; C9_PH                         ; 0                     ; Untyped                                                   ;
; L0_HIGH                       ; 1                     ; Untyped                                                   ;
; L1_HIGH                       ; 1                     ; Untyped                                                   ;
; G0_HIGH                       ; 1                     ; Untyped                                                   ;
; G1_HIGH                       ; 1                     ; Untyped                                                   ;
; G2_HIGH                       ; 1                     ; Untyped                                                   ;
; G3_HIGH                       ; 1                     ; Untyped                                                   ;
; E0_HIGH                       ; 1                     ; Untyped                                                   ;
; E1_HIGH                       ; 1                     ; Untyped                                                   ;
; E2_HIGH                       ; 1                     ; Untyped                                                   ;
; E3_HIGH                       ; 1                     ; Untyped                                                   ;
; L0_LOW                        ; 1                     ; Untyped                                                   ;
; L1_LOW                        ; 1                     ; Untyped                                                   ;
; G0_LOW                        ; 1                     ; Untyped                                                   ;
; G1_LOW                        ; 1                     ; Untyped                                                   ;
; G2_LOW                        ; 1                     ; Untyped                                                   ;
; G3_LOW                        ; 1                     ; Untyped                                                   ;
; E0_LOW                        ; 1                     ; Untyped                                                   ;
; E1_LOW                        ; 1                     ; Untyped                                                   ;
; E2_LOW                        ; 1                     ; Untyped                                                   ;
; E3_LOW                        ; 1                     ; Untyped                                                   ;
; L0_INITIAL                    ; 1                     ; Untyped                                                   ;
; L1_INITIAL                    ; 1                     ; Untyped                                                   ;
; G0_INITIAL                    ; 1                     ; Untyped                                                   ;
; G1_INITIAL                    ; 1                     ; Untyped                                                   ;
; G2_INITIAL                    ; 1                     ; Untyped                                                   ;
; G3_INITIAL                    ; 1                     ; Untyped                                                   ;
; E0_INITIAL                    ; 1                     ; Untyped                                                   ;
; E1_INITIAL                    ; 1                     ; Untyped                                                   ;
; E2_INITIAL                    ; 1                     ; Untyped                                                   ;
; E3_INITIAL                    ; 1                     ; Untyped                                                   ;
; L0_MODE                       ; BYPASS                ; Untyped                                                   ;
; L1_MODE                       ; BYPASS                ; Untyped                                                   ;
; G0_MODE                       ; BYPASS                ; Untyped                                                   ;
; G1_MODE                       ; BYPASS                ; Untyped                                                   ;
; G2_MODE                       ; BYPASS                ; Untyped                                                   ;
; G3_MODE                       ; BYPASS                ; Untyped                                                   ;
; E0_MODE                       ; BYPASS                ; Untyped                                                   ;
; E1_MODE                       ; BYPASS                ; Untyped                                                   ;
; E2_MODE                       ; BYPASS                ; Untyped                                                   ;
; E3_MODE                       ; BYPASS                ; Untyped                                                   ;
; L0_PH                         ; 0                     ; Untyped                                                   ;
; L1_PH                         ; 0                     ; Untyped                                                   ;
; G0_PH                         ; 0                     ; Untyped                                                   ;
; G1_PH                         ; 0                     ; Untyped                                                   ;
; G2_PH                         ; 0                     ; Untyped                                                   ;
; G3_PH                         ; 0                     ; Untyped                                                   ;
; E0_PH                         ; 0                     ; Untyped                                                   ;
; E1_PH                         ; 0                     ; Untyped                                                   ;
; E2_PH                         ; 0                     ; Untyped                                                   ;
; E3_PH                         ; 0                     ; Untyped                                                   ;
; M_PH                          ; 0                     ; Untyped                                                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                            ;
+-------------------------------+-----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prueba1:inst|contador_doblar:inst2|comparador_1:inst2|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; lpm_width              ; 16           ; Signed Integer                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                      ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                      ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                           ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; cmpr_1hj     ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                               ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component ;
+-------------------------------+--------------------------+--------------------------------------------------+
; Parameter Name                ; Value                    ; Type                                             ;
+-------------------------------+--------------------------+--------------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                          ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll10k ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                          ;
; LOCK_HIGH                     ; 1                        ; Untyped                                          ;
; LOCK_LOW                      ; 1                        ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                          ;
; SKIP_VCO                      ; OFF                      ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                          ;
; BANDWIDTH                     ; 0                        ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                          ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                          ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                          ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                          ;
; CLK0_MULTIPLY_BY              ; 3                        ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                          ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                          ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                          ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                          ;
; CLK0_DIVIDE_BY                ; 100000                   ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                          ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                          ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                          ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                          ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                          ;
; VCO_MIN                       ; 0                        ; Untyped                                          ;
; VCO_MAX                       ; 0                        ; Untyped                                          ;
; VCO_CENTER                    ; 0                        ; Untyped                                          ;
; PFD_MIN                       ; 0                        ; Untyped                                          ;
; PFD_MAX                       ; 0                        ; Untyped                                          ;
; M_INITIAL                     ; 0                        ; Untyped                                          ;
; M                             ; 0                        ; Untyped                                          ;
; N                             ; 1                        ; Untyped                                          ;
; M2                            ; 1                        ; Untyped                                          ;
; N2                            ; 1                        ; Untyped                                          ;
; SS                            ; 1                        ; Untyped                                          ;
; C0_HIGH                       ; 0                        ; Untyped                                          ;
; C1_HIGH                       ; 0                        ; Untyped                                          ;
; C2_HIGH                       ; 0                        ; Untyped                                          ;
; C3_HIGH                       ; 0                        ; Untyped                                          ;
; C4_HIGH                       ; 0                        ; Untyped                                          ;
; C5_HIGH                       ; 0                        ; Untyped                                          ;
; C6_HIGH                       ; 0                        ; Untyped                                          ;
; C7_HIGH                       ; 0                        ; Untyped                                          ;
; C8_HIGH                       ; 0                        ; Untyped                                          ;
; C9_HIGH                       ; 0                        ; Untyped                                          ;
; C0_LOW                        ; 0                        ; Untyped                                          ;
; C1_LOW                        ; 0                        ; Untyped                                          ;
; C2_LOW                        ; 0                        ; Untyped                                          ;
; C3_LOW                        ; 0                        ; Untyped                                          ;
; C4_LOW                        ; 0                        ; Untyped                                          ;
; C5_LOW                        ; 0                        ; Untyped                                          ;
; C6_LOW                        ; 0                        ; Untyped                                          ;
; C7_LOW                        ; 0                        ; Untyped                                          ;
; C8_LOW                        ; 0                        ; Untyped                                          ;
; C9_LOW                        ; 0                        ; Untyped                                          ;
; C0_INITIAL                    ; 0                        ; Untyped                                          ;
; C1_INITIAL                    ; 0                        ; Untyped                                          ;
; C2_INITIAL                    ; 0                        ; Untyped                                          ;
; C3_INITIAL                    ; 0                        ; Untyped                                          ;
; C4_INITIAL                    ; 0                        ; Untyped                                          ;
; C5_INITIAL                    ; 0                        ; Untyped                                          ;
; C6_INITIAL                    ; 0                        ; Untyped                                          ;
; C7_INITIAL                    ; 0                        ; Untyped                                          ;
; C8_INITIAL                    ; 0                        ; Untyped                                          ;
; C9_INITIAL                    ; 0                        ; Untyped                                          ;
; C0_MODE                       ; BYPASS                   ; Untyped                                          ;
; C1_MODE                       ; BYPASS                   ; Untyped                                          ;
; C2_MODE                       ; BYPASS                   ; Untyped                                          ;
; C3_MODE                       ; BYPASS                   ; Untyped                                          ;
; C4_MODE                       ; BYPASS                   ; Untyped                                          ;
; C5_MODE                       ; BYPASS                   ; Untyped                                          ;
; C6_MODE                       ; BYPASS                   ; Untyped                                          ;
; C7_MODE                       ; BYPASS                   ; Untyped                                          ;
; C8_MODE                       ; BYPASS                   ; Untyped                                          ;
; C9_MODE                       ; BYPASS                   ; Untyped                                          ;
; C0_PH                         ; 0                        ; Untyped                                          ;
; C1_PH                         ; 0                        ; Untyped                                          ;
; C2_PH                         ; 0                        ; Untyped                                          ;
; C3_PH                         ; 0                        ; Untyped                                          ;
; C4_PH                         ; 0                        ; Untyped                                          ;
; C5_PH                         ; 0                        ; Untyped                                          ;
; C6_PH                         ; 0                        ; Untyped                                          ;
; C7_PH                         ; 0                        ; Untyped                                          ;
; C8_PH                         ; 0                        ; Untyped                                          ;
; C9_PH                         ; 0                        ; Untyped                                          ;
; L0_HIGH                       ; 1                        ; Untyped                                          ;
; L1_HIGH                       ; 1                        ; Untyped                                          ;
; G0_HIGH                       ; 1                        ; Untyped                                          ;
; G1_HIGH                       ; 1                        ; Untyped                                          ;
; G2_HIGH                       ; 1                        ; Untyped                                          ;
; G3_HIGH                       ; 1                        ; Untyped                                          ;
; E0_HIGH                       ; 1                        ; Untyped                                          ;
; E1_HIGH                       ; 1                        ; Untyped                                          ;
; E2_HIGH                       ; 1                        ; Untyped                                          ;
; E3_HIGH                       ; 1                        ; Untyped                                          ;
; L0_LOW                        ; 1                        ; Untyped                                          ;
; L1_LOW                        ; 1                        ; Untyped                                          ;
; G0_LOW                        ; 1                        ; Untyped                                          ;
; G1_LOW                        ; 1                        ; Untyped                                          ;
; G2_LOW                        ; 1                        ; Untyped                                          ;
; G3_LOW                        ; 1                        ; Untyped                                          ;
; E0_LOW                        ; 1                        ; Untyped                                          ;
; E1_LOW                        ; 1                        ; Untyped                                          ;
; E2_LOW                        ; 1                        ; Untyped                                          ;
; E3_LOW                        ; 1                        ; Untyped                                          ;
; L0_INITIAL                    ; 1                        ; Untyped                                          ;
; L1_INITIAL                    ; 1                        ; Untyped                                          ;
; G0_INITIAL                    ; 1                        ; Untyped                                          ;
; G1_INITIAL                    ; 1                        ; Untyped                                          ;
; G2_INITIAL                    ; 1                        ; Untyped                                          ;
; G3_INITIAL                    ; 1                        ; Untyped                                          ;
; E0_INITIAL                    ; 1                        ; Untyped                                          ;
; E1_INITIAL                    ; 1                        ; Untyped                                          ;
; E2_INITIAL                    ; 1                        ; Untyped                                          ;
; E3_INITIAL                    ; 1                        ; Untyped                                          ;
; L0_MODE                       ; BYPASS                   ; Untyped                                          ;
; L1_MODE                       ; BYPASS                   ; Untyped                                          ;
; G0_MODE                       ; BYPASS                   ; Untyped                                          ;
; G1_MODE                       ; BYPASS                   ; Untyped                                          ;
; G2_MODE                       ; BYPASS                   ; Untyped                                          ;
; G3_MODE                       ; BYPASS                   ; Untyped                                          ;
; E0_MODE                       ; BYPASS                   ; Untyped                                          ;
; E1_MODE                       ; BYPASS                   ; Untyped                                          ;
; E2_MODE                       ; BYPASS                   ; Untyped                                          ;
; E3_MODE                       ; BYPASS                   ; Untyped                                          ;
; L0_PH                         ; 0                        ; Untyped                                          ;
; L1_PH                         ; 0                        ; Untyped                                          ;
; G0_PH                         ; 0                        ; Untyped                                          ;
; G1_PH                         ; 0                        ; Untyped                                          ;
; G2_PH                         ; 0                        ; Untyped                                          ;
; G3_PH                         ; 0                        ; Untyped                                          ;
; E0_PH                         ; 0                        ; Untyped                                          ;
; E1_PH                         ; 0                        ; Untyped                                          ;
; E2_PH                         ; 0                        ; Untyped                                          ;
; E3_PH                         ; 0                        ; Untyped                                          ;
; M_PH                          ; 0                        ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                          ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                          ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                          ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                          ;
; CBXI_PARAMETER                ; pll10k_altpll            ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                          ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                   ;
+-------------------------------+--------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Antirreboteesquema:inst21|comparador:inst2|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------+
; lpm_width              ; 16           ; Signed Integer                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                           ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                           ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                           ;
; CBXI_PARAMETER         ; cmpr_sgj     ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Antirreboteesquema:inst21|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH              ; 16           ; Signed Integer                                                                      ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                             ;
; LPM_MODULUS            ; 0            ; Untyped                                                                             ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                             ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                             ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                  ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                  ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                             ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                             ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                             ;
; CBXI_PARAMETER         ; cntr_mti     ; Untyped                                                                             ;
+------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                             ;
+-------------------------------+-----------------------+--------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                          ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                          ;
; LOCK_HIGH                     ; 1                     ; Untyped                                          ;
; LOCK_LOW                      ; 1                     ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                          ;
; SKIP_VCO                      ; OFF                   ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                          ;
; BANDWIDTH                     ; 0                     ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                          ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                          ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                          ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                          ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                          ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                          ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                          ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                          ;
; CLK0_DIVIDE_BY                ; 1000                  ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                          ;
; VCO_MIN                       ; 0                     ; Untyped                                          ;
; VCO_MAX                       ; 0                     ; Untyped                                          ;
; VCO_CENTER                    ; 0                     ; Untyped                                          ;
; PFD_MIN                       ; 0                     ; Untyped                                          ;
; PFD_MAX                       ; 0                     ; Untyped                                          ;
; M_INITIAL                     ; 0                     ; Untyped                                          ;
; M                             ; 0                     ; Untyped                                          ;
; N                             ; 1                     ; Untyped                                          ;
; M2                            ; 1                     ; Untyped                                          ;
; N2                            ; 1                     ; Untyped                                          ;
; SS                            ; 1                     ; Untyped                                          ;
; C0_HIGH                       ; 0                     ; Untyped                                          ;
; C1_HIGH                       ; 0                     ; Untyped                                          ;
; C2_HIGH                       ; 0                     ; Untyped                                          ;
; C3_HIGH                       ; 0                     ; Untyped                                          ;
; C4_HIGH                       ; 0                     ; Untyped                                          ;
; C5_HIGH                       ; 0                     ; Untyped                                          ;
; C6_HIGH                       ; 0                     ; Untyped                                          ;
; C7_HIGH                       ; 0                     ; Untyped                                          ;
; C8_HIGH                       ; 0                     ; Untyped                                          ;
; C9_HIGH                       ; 0                     ; Untyped                                          ;
; C0_LOW                        ; 0                     ; Untyped                                          ;
; C1_LOW                        ; 0                     ; Untyped                                          ;
; C2_LOW                        ; 0                     ; Untyped                                          ;
; C3_LOW                        ; 0                     ; Untyped                                          ;
; C4_LOW                        ; 0                     ; Untyped                                          ;
; C5_LOW                        ; 0                     ; Untyped                                          ;
; C6_LOW                        ; 0                     ; Untyped                                          ;
; C7_LOW                        ; 0                     ; Untyped                                          ;
; C8_LOW                        ; 0                     ; Untyped                                          ;
; C9_LOW                        ; 0                     ; Untyped                                          ;
; C0_INITIAL                    ; 0                     ; Untyped                                          ;
; C1_INITIAL                    ; 0                     ; Untyped                                          ;
; C2_INITIAL                    ; 0                     ; Untyped                                          ;
; C3_INITIAL                    ; 0                     ; Untyped                                          ;
; C4_INITIAL                    ; 0                     ; Untyped                                          ;
; C5_INITIAL                    ; 0                     ; Untyped                                          ;
; C6_INITIAL                    ; 0                     ; Untyped                                          ;
; C7_INITIAL                    ; 0                     ; Untyped                                          ;
; C8_INITIAL                    ; 0                     ; Untyped                                          ;
; C9_INITIAL                    ; 0                     ; Untyped                                          ;
; C0_MODE                       ; BYPASS                ; Untyped                                          ;
; C1_MODE                       ; BYPASS                ; Untyped                                          ;
; C2_MODE                       ; BYPASS                ; Untyped                                          ;
; C3_MODE                       ; BYPASS                ; Untyped                                          ;
; C4_MODE                       ; BYPASS                ; Untyped                                          ;
; C5_MODE                       ; BYPASS                ; Untyped                                          ;
; C6_MODE                       ; BYPASS                ; Untyped                                          ;
; C7_MODE                       ; BYPASS                ; Untyped                                          ;
; C8_MODE                       ; BYPASS                ; Untyped                                          ;
; C9_MODE                       ; BYPASS                ; Untyped                                          ;
; C0_PH                         ; 0                     ; Untyped                                          ;
; C1_PH                         ; 0                     ; Untyped                                          ;
; C2_PH                         ; 0                     ; Untyped                                          ;
; C3_PH                         ; 0                     ; Untyped                                          ;
; C4_PH                         ; 0                     ; Untyped                                          ;
; C5_PH                         ; 0                     ; Untyped                                          ;
; C6_PH                         ; 0                     ; Untyped                                          ;
; C7_PH                         ; 0                     ; Untyped                                          ;
; C8_PH                         ; 0                     ; Untyped                                          ;
; C9_PH                         ; 0                     ; Untyped                                          ;
; L0_HIGH                       ; 1                     ; Untyped                                          ;
; L1_HIGH                       ; 1                     ; Untyped                                          ;
; G0_HIGH                       ; 1                     ; Untyped                                          ;
; G1_HIGH                       ; 1                     ; Untyped                                          ;
; G2_HIGH                       ; 1                     ; Untyped                                          ;
; G3_HIGH                       ; 1                     ; Untyped                                          ;
; E0_HIGH                       ; 1                     ; Untyped                                          ;
; E1_HIGH                       ; 1                     ; Untyped                                          ;
; E2_HIGH                       ; 1                     ; Untyped                                          ;
; E3_HIGH                       ; 1                     ; Untyped                                          ;
; L0_LOW                        ; 1                     ; Untyped                                          ;
; L1_LOW                        ; 1                     ; Untyped                                          ;
; G0_LOW                        ; 1                     ; Untyped                                          ;
; G1_LOW                        ; 1                     ; Untyped                                          ;
; G2_LOW                        ; 1                     ; Untyped                                          ;
; G3_LOW                        ; 1                     ; Untyped                                          ;
; E0_LOW                        ; 1                     ; Untyped                                          ;
; E1_LOW                        ; 1                     ; Untyped                                          ;
; E2_LOW                        ; 1                     ; Untyped                                          ;
; E3_LOW                        ; 1                     ; Untyped                                          ;
; L0_INITIAL                    ; 1                     ; Untyped                                          ;
; L1_INITIAL                    ; 1                     ; Untyped                                          ;
; G0_INITIAL                    ; 1                     ; Untyped                                          ;
; G1_INITIAL                    ; 1                     ; Untyped                                          ;
; G2_INITIAL                    ; 1                     ; Untyped                                          ;
; G3_INITIAL                    ; 1                     ; Untyped                                          ;
; E0_INITIAL                    ; 1                     ; Untyped                                          ;
; E1_INITIAL                    ; 1                     ; Untyped                                          ;
; E2_INITIAL                    ; 1                     ; Untyped                                          ;
; E3_INITIAL                    ; 1                     ; Untyped                                          ;
; L0_MODE                       ; BYPASS                ; Untyped                                          ;
; L1_MODE                       ; BYPASS                ; Untyped                                          ;
; G0_MODE                       ; BYPASS                ; Untyped                                          ;
; G1_MODE                       ; BYPASS                ; Untyped                                          ;
; G2_MODE                       ; BYPASS                ; Untyped                                          ;
; G3_MODE                       ; BYPASS                ; Untyped                                          ;
; E0_MODE                       ; BYPASS                ; Untyped                                          ;
; E1_MODE                       ; BYPASS                ; Untyped                                          ;
; E2_MODE                       ; BYPASS                ; Untyped                                          ;
; E3_MODE                       ; BYPASS                ; Untyped                                          ;
; L0_PH                         ; 0                     ; Untyped                                          ;
; L1_PH                         ; 0                     ; Untyped                                          ;
; G0_PH                         ; 0                     ; Untyped                                          ;
; G1_PH                         ; 0                     ; Untyped                                          ;
; G2_PH                         ; 0                     ; Untyped                                          ;
; G3_PH                         ; 0                     ; Untyped                                          ;
; E0_PH                         ; 0                     ; Untyped                                          ;
; E1_PH                         ; 0                     ; Untyped                                          ;
; E2_PH                         ; 0                     ; Untyped                                          ;
; E3_PH                         ; 0                     ; Untyped                                          ;
; M_PH                          ; 0                     ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                          ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                          ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                          ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                          ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                   ;
+-------------------------------+-----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0 ;
+----------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                ;
+----------------+------------+-------------------------------------------------------------------------------------+
; tsclk          ; 16         ; Signed Integer                                                                      ;
; numch          ; 8          ; Signed Integer                                                                      ;
; board          ; DE0-Nano   ; String                                                                              ;
; board_rev      ; Autodetect ; String                                                                              ;
; max10pllmultby ; 1          ; Signed Integer                                                                      ;
; max10plldivby  ; 1          ; Signed Integer                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                           ;
+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; T_SCLK                ; 16         ; Signed Integer                                                                                                 ;
; NUM_CH                ; 8          ; Signed Integer                                                                                                 ;
; BOARD                 ; DE0-Nano   ; String                                                                                                         ;
; BOARD_REV             ; Autodetect ; String                                                                                                         ;
; MAX10_PLL_MULTIPLY_BY ; 1          ; Signed Integer                                                                                                 ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                                                                                 ;
+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------------------------------------+
; Parameter Name                ; Value                  ; Type                                                     ;
+-------------------------------+------------------------+----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                                                  ;
; PLL_TYPE                      ; AUTO                   ; Untyped                                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                                                  ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                                                  ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                                                  ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                                                  ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                                                  ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                                                  ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                                                  ;
; LOCK_HIGH                     ; 1                      ; Untyped                                                  ;
; LOCK_LOW                      ; 1                      ; Untyped                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                                                  ;
; SKIP_VCO                      ; OFF                    ; Untyped                                                  ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                                                  ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                                                  ;
; BANDWIDTH                     ; 0                      ; Untyped                                                  ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                                                  ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                                                  ;
; DOWN_SPREAD                   ; 0                      ; Untyped                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                                                  ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                                                  ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                                                  ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                                                  ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                                                  ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                                                  ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                                                  ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                                                  ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                                                  ;
; CLK1_MULTIPLY_BY              ; 1                      ; Signed Integer                                           ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer                                           ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                                                  ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                                                  ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                                                  ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                                                  ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                                                  ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                                                  ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                                                  ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                                                  ;
; CLK1_DIVIDE_BY                ; 1250                   ; Signed Integer                                           ;
; CLK0_DIVIDE_BY                ; 50                     ; Signed Integer                                           ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                                                  ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                                                  ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                                                  ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                                                  ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                                                  ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                                                  ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                                                  ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                                                  ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                                                  ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                                                  ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                                                  ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                                                  ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                                                  ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                                                  ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                                                  ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                                                  ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                                                  ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                                                  ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                                                  ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                                                  ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                                                  ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                                                  ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                                                  ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                                                  ;
; CLK1_DUTY_CYCLE               ; 75                     ; Signed Integer                                           ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                  ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                                                  ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                                                  ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                                                  ;
; DPA_DIVIDER                   ; 0                      ; Untyped                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                                                  ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                                                  ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                                                  ;
; VCO_MIN                       ; 0                      ; Untyped                                                  ;
; VCO_MAX                       ; 0                      ; Untyped                                                  ;
; VCO_CENTER                    ; 0                      ; Untyped                                                  ;
; PFD_MIN                       ; 0                      ; Untyped                                                  ;
; PFD_MAX                       ; 0                      ; Untyped                                                  ;
; M_INITIAL                     ; 0                      ; Untyped                                                  ;
; M                             ; 0                      ; Untyped                                                  ;
; N                             ; 1                      ; Untyped                                                  ;
; M2                            ; 1                      ; Untyped                                                  ;
; N2                            ; 1                      ; Untyped                                                  ;
; SS                            ; 1                      ; Untyped                                                  ;
; C0_HIGH                       ; 0                      ; Untyped                                                  ;
; C1_HIGH                       ; 0                      ; Untyped                                                  ;
; C2_HIGH                       ; 0                      ; Untyped                                                  ;
; C3_HIGH                       ; 0                      ; Untyped                                                  ;
; C4_HIGH                       ; 0                      ; Untyped                                                  ;
; C5_HIGH                       ; 0                      ; Untyped                                                  ;
; C6_HIGH                       ; 0                      ; Untyped                                                  ;
; C7_HIGH                       ; 0                      ; Untyped                                                  ;
; C8_HIGH                       ; 0                      ; Untyped                                                  ;
; C9_HIGH                       ; 0                      ; Untyped                                                  ;
; C0_LOW                        ; 0                      ; Untyped                                                  ;
; C1_LOW                        ; 0                      ; Untyped                                                  ;
; C2_LOW                        ; 0                      ; Untyped                                                  ;
; C3_LOW                        ; 0                      ; Untyped                                                  ;
; C4_LOW                        ; 0                      ; Untyped                                                  ;
; C5_LOW                        ; 0                      ; Untyped                                                  ;
; C6_LOW                        ; 0                      ; Untyped                                                  ;
; C7_LOW                        ; 0                      ; Untyped                                                  ;
; C8_LOW                        ; 0                      ; Untyped                                                  ;
; C9_LOW                        ; 0                      ; Untyped                                                  ;
; C0_INITIAL                    ; 0                      ; Untyped                                                  ;
; C1_INITIAL                    ; 0                      ; Untyped                                                  ;
; C2_INITIAL                    ; 0                      ; Untyped                                                  ;
; C3_INITIAL                    ; 0                      ; Untyped                                                  ;
; C4_INITIAL                    ; 0                      ; Untyped                                                  ;
; C5_INITIAL                    ; 0                      ; Untyped                                                  ;
; C6_INITIAL                    ; 0                      ; Untyped                                                  ;
; C7_INITIAL                    ; 0                      ; Untyped                                                  ;
; C8_INITIAL                    ; 0                      ; Untyped                                                  ;
; C9_INITIAL                    ; 0                      ; Untyped                                                  ;
; C0_MODE                       ; BYPASS                 ; Untyped                                                  ;
; C1_MODE                       ; BYPASS                 ; Untyped                                                  ;
; C2_MODE                       ; BYPASS                 ; Untyped                                                  ;
; C3_MODE                       ; BYPASS                 ; Untyped                                                  ;
; C4_MODE                       ; BYPASS                 ; Untyped                                                  ;
; C5_MODE                       ; BYPASS                 ; Untyped                                                  ;
; C6_MODE                       ; BYPASS                 ; Untyped                                                  ;
; C7_MODE                       ; BYPASS                 ; Untyped                                                  ;
; C8_MODE                       ; BYPASS                 ; Untyped                                                  ;
; C9_MODE                       ; BYPASS                 ; Untyped                                                  ;
; C0_PH                         ; 0                      ; Untyped                                                  ;
; C1_PH                         ; 0                      ; Untyped                                                  ;
; C2_PH                         ; 0                      ; Untyped                                                  ;
; C3_PH                         ; 0                      ; Untyped                                                  ;
; C4_PH                         ; 0                      ; Untyped                                                  ;
; C5_PH                         ; 0                      ; Untyped                                                  ;
; C6_PH                         ; 0                      ; Untyped                                                  ;
; C7_PH                         ; 0                      ; Untyped                                                  ;
; C8_PH                         ; 0                      ; Untyped                                                  ;
; C9_PH                         ; 0                      ; Untyped                                                  ;
; L0_HIGH                       ; 1                      ; Untyped                                                  ;
; L1_HIGH                       ; 1                      ; Untyped                                                  ;
; G0_HIGH                       ; 1                      ; Untyped                                                  ;
; G1_HIGH                       ; 1                      ; Untyped                                                  ;
; G2_HIGH                       ; 1                      ; Untyped                                                  ;
; G3_HIGH                       ; 1                      ; Untyped                                                  ;
; E0_HIGH                       ; 1                      ; Untyped                                                  ;
; E1_HIGH                       ; 1                      ; Untyped                                                  ;
; E2_HIGH                       ; 1                      ; Untyped                                                  ;
; E3_HIGH                       ; 1                      ; Untyped                                                  ;
; L0_LOW                        ; 1                      ; Untyped                                                  ;
; L1_LOW                        ; 1                      ; Untyped                                                  ;
; G0_LOW                        ; 1                      ; Untyped                                                  ;
; G1_LOW                        ; 1                      ; Untyped                                                  ;
; G2_LOW                        ; 1                      ; Untyped                                                  ;
; G3_LOW                        ; 1                      ; Untyped                                                  ;
; E0_LOW                        ; 1                      ; Untyped                                                  ;
; E1_LOW                        ; 1                      ; Untyped                                                  ;
; E2_LOW                        ; 1                      ; Untyped                                                  ;
; E3_LOW                        ; 1                      ; Untyped                                                  ;
; L0_INITIAL                    ; 1                      ; Untyped                                                  ;
; L1_INITIAL                    ; 1                      ; Untyped                                                  ;
; G0_INITIAL                    ; 1                      ; Untyped                                                  ;
; G1_INITIAL                    ; 1                      ; Untyped                                                  ;
; G2_INITIAL                    ; 1                      ; Untyped                                                  ;
; G3_INITIAL                    ; 1                      ; Untyped                                                  ;
; E0_INITIAL                    ; 1                      ; Untyped                                                  ;
; E1_INITIAL                    ; 1                      ; Untyped                                                  ;
; E2_INITIAL                    ; 1                      ; Untyped                                                  ;
; E3_INITIAL                    ; 1                      ; Untyped                                                  ;
; L0_MODE                       ; BYPASS                 ; Untyped                                                  ;
; L1_MODE                       ; BYPASS                 ; Untyped                                                  ;
; G0_MODE                       ; BYPASS                 ; Untyped                                                  ;
; G1_MODE                       ; BYPASS                 ; Untyped                                                  ;
; G2_MODE                       ; BYPASS                 ; Untyped                                                  ;
; G3_MODE                       ; BYPASS                 ; Untyped                                                  ;
; E0_MODE                       ; BYPASS                 ; Untyped                                                  ;
; E1_MODE                       ; BYPASS                 ; Untyped                                                  ;
; E2_MODE                       ; BYPASS                 ; Untyped                                                  ;
; E3_MODE                       ; BYPASS                 ; Untyped                                                  ;
; L0_PH                         ; 0                      ; Untyped                                                  ;
; L1_PH                         ; 0                      ; Untyped                                                  ;
; G0_PH                         ; 0                      ; Untyped                                                  ;
; G1_PH                         ; 0                      ; Untyped                                                  ;
; G2_PH                         ; 0                      ; Untyped                                                  ;
; G3_PH                         ; 0                      ; Untyped                                                  ;
; E0_PH                         ; 0                      ; Untyped                                                  ;
; E1_PH                         ; 0                      ; Untyped                                                  ;
; E2_PH                         ; 0                      ; Untyped                                                  ;
; E3_PH                         ; 0                      ; Untyped                                                  ;
; M_PH                          ; 0                      ; Untyped                                                  ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                                                  ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                                                  ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                                                  ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                                                  ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                                                  ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                                                  ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                                                  ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                                                  ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                                                  ;
; CLK0_COUNTER                  ; G0                     ; Untyped                                                  ;
; CLK1_COUNTER                  ; G0                     ; Untyped                                                  ;
; CLK2_COUNTER                  ; G0                     ; Untyped                                                  ;
; CLK3_COUNTER                  ; G0                     ; Untyped                                                  ;
; CLK4_COUNTER                  ; G0                     ; Untyped                                                  ;
; CLK5_COUNTER                  ; G0                     ; Untyped                                                  ;
; CLK6_COUNTER                  ; E0                     ; Untyped                                                  ;
; CLK7_COUNTER                  ; E1                     ; Untyped                                                  ;
; CLK8_COUNTER                  ; E2                     ; Untyped                                                  ;
; CLK9_COUNTER                  ; E3                     ; Untyped                                                  ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                                                  ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                                                  ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                                                  ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                                                  ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                                                  ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                                                  ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                                                  ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                                                  ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                                                  ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                                                  ;
; M_TIME_DELAY                  ; 0                      ; Untyped                                                  ;
; N_TIME_DELAY                  ; 0                      ; Untyped                                                  ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                                                  ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                                                  ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                                                  ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                                                  ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                                                  ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                                                  ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                                                  ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                                                  ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                                                  ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                                                  ;
; VCO_POST_SCALE                ; 0                      ; Untyped                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                                                  ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                                                  ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                                                  ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                                                  ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                                                  ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                                                  ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                                                  ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                                                  ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                                                  ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                                                  ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                                                  ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                                                  ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                                                  ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                                                  ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                                                  ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                                                  ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                                                  ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE                                           ;
+-------------------------------+------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: derecho:inst18|esqumaticoADC:inst|comparador_adc:inst1|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; lpm_width              ; 12           ; Signed Integer                                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                       ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                       ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                       ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                            ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                       ;
; CBXI_PARAMETER         ; cmpr_tgj     ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: derecho:inst18|esqumaticoADC:inst|comparador_adc:inst4|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; lpm_width              ; 12           ; Signed Integer                                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                       ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                       ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                       ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                            ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                       ;
; CBXI_PARAMETER         ; cmpr_tgj     ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: derecho:inst18|pll1:inst1|altpll:altpll_component ;
+-------------------------------+------------------------+---------------------------------------+
; Parameter Name                ; Value                  ; Type                                  ;
+-------------------------------+------------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                               ;
; PLL_TYPE                      ; AUTO                   ; Untyped                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                               ;
; LOCK_HIGH                     ; 1                      ; Untyped                               ;
; LOCK_LOW                      ; 1                      ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                               ;
; SKIP_VCO                      ; OFF                    ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                               ;
; BANDWIDTH                     ; 0                      ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                               ;
; DOWN_SPREAD                   ; 0                      ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                               ;
; CLK1_MULTIPLY_BY              ; 1                      ; Signed Integer                        ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                               ;
; CLK1_DIVIDE_BY                ; 1250                   ; Signed Integer                        ;
; CLK0_DIVIDE_BY                ; 50                     ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK1_DUTY_CYCLE               ; 75                     ; Signed Integer                        ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                               ;
; DPA_DIVIDER                   ; 0                      ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                               ;
; VCO_MIN                       ; 0                      ; Untyped                               ;
; VCO_MAX                       ; 0                      ; Untyped                               ;
; VCO_CENTER                    ; 0                      ; Untyped                               ;
; PFD_MIN                       ; 0                      ; Untyped                               ;
; PFD_MAX                       ; 0                      ; Untyped                               ;
; M_INITIAL                     ; 0                      ; Untyped                               ;
; M                             ; 0                      ; Untyped                               ;
; N                             ; 1                      ; Untyped                               ;
; M2                            ; 1                      ; Untyped                               ;
; N2                            ; 1                      ; Untyped                               ;
; SS                            ; 1                      ; Untyped                               ;
; C0_HIGH                       ; 0                      ; Untyped                               ;
; C1_HIGH                       ; 0                      ; Untyped                               ;
; C2_HIGH                       ; 0                      ; Untyped                               ;
; C3_HIGH                       ; 0                      ; Untyped                               ;
; C4_HIGH                       ; 0                      ; Untyped                               ;
; C5_HIGH                       ; 0                      ; Untyped                               ;
; C6_HIGH                       ; 0                      ; Untyped                               ;
; C7_HIGH                       ; 0                      ; Untyped                               ;
; C8_HIGH                       ; 0                      ; Untyped                               ;
; C9_HIGH                       ; 0                      ; Untyped                               ;
; C0_LOW                        ; 0                      ; Untyped                               ;
; C1_LOW                        ; 0                      ; Untyped                               ;
; C2_LOW                        ; 0                      ; Untyped                               ;
; C3_LOW                        ; 0                      ; Untyped                               ;
; C4_LOW                        ; 0                      ; Untyped                               ;
; C5_LOW                        ; 0                      ; Untyped                               ;
; C6_LOW                        ; 0                      ; Untyped                               ;
; C7_LOW                        ; 0                      ; Untyped                               ;
; C8_LOW                        ; 0                      ; Untyped                               ;
; C9_LOW                        ; 0                      ; Untyped                               ;
; C0_INITIAL                    ; 0                      ; Untyped                               ;
; C1_INITIAL                    ; 0                      ; Untyped                               ;
; C2_INITIAL                    ; 0                      ; Untyped                               ;
; C3_INITIAL                    ; 0                      ; Untyped                               ;
; C4_INITIAL                    ; 0                      ; Untyped                               ;
; C5_INITIAL                    ; 0                      ; Untyped                               ;
; C6_INITIAL                    ; 0                      ; Untyped                               ;
; C7_INITIAL                    ; 0                      ; Untyped                               ;
; C8_INITIAL                    ; 0                      ; Untyped                               ;
; C9_INITIAL                    ; 0                      ; Untyped                               ;
; C0_MODE                       ; BYPASS                 ; Untyped                               ;
; C1_MODE                       ; BYPASS                 ; Untyped                               ;
; C2_MODE                       ; BYPASS                 ; Untyped                               ;
; C3_MODE                       ; BYPASS                 ; Untyped                               ;
; C4_MODE                       ; BYPASS                 ; Untyped                               ;
; C5_MODE                       ; BYPASS                 ; Untyped                               ;
; C6_MODE                       ; BYPASS                 ; Untyped                               ;
; C7_MODE                       ; BYPASS                 ; Untyped                               ;
; C8_MODE                       ; BYPASS                 ; Untyped                               ;
; C9_MODE                       ; BYPASS                 ; Untyped                               ;
; C0_PH                         ; 0                      ; Untyped                               ;
; C1_PH                         ; 0                      ; Untyped                               ;
; C2_PH                         ; 0                      ; Untyped                               ;
; C3_PH                         ; 0                      ; Untyped                               ;
; C4_PH                         ; 0                      ; Untyped                               ;
; C5_PH                         ; 0                      ; Untyped                               ;
; C6_PH                         ; 0                      ; Untyped                               ;
; C7_PH                         ; 0                      ; Untyped                               ;
; C8_PH                         ; 0                      ; Untyped                               ;
; C9_PH                         ; 0                      ; Untyped                               ;
; L0_HIGH                       ; 1                      ; Untyped                               ;
; L1_HIGH                       ; 1                      ; Untyped                               ;
; G0_HIGH                       ; 1                      ; Untyped                               ;
; G1_HIGH                       ; 1                      ; Untyped                               ;
; G2_HIGH                       ; 1                      ; Untyped                               ;
; G3_HIGH                       ; 1                      ; Untyped                               ;
; E0_HIGH                       ; 1                      ; Untyped                               ;
; E1_HIGH                       ; 1                      ; Untyped                               ;
; E2_HIGH                       ; 1                      ; Untyped                               ;
; E3_HIGH                       ; 1                      ; Untyped                               ;
; L0_LOW                        ; 1                      ; Untyped                               ;
; L1_LOW                        ; 1                      ; Untyped                               ;
; G0_LOW                        ; 1                      ; Untyped                               ;
; G1_LOW                        ; 1                      ; Untyped                               ;
; G2_LOW                        ; 1                      ; Untyped                               ;
; G3_LOW                        ; 1                      ; Untyped                               ;
; E0_LOW                        ; 1                      ; Untyped                               ;
; E1_LOW                        ; 1                      ; Untyped                               ;
; E2_LOW                        ; 1                      ; Untyped                               ;
; E3_LOW                        ; 1                      ; Untyped                               ;
; L0_INITIAL                    ; 1                      ; Untyped                               ;
; L1_INITIAL                    ; 1                      ; Untyped                               ;
; G0_INITIAL                    ; 1                      ; Untyped                               ;
; G1_INITIAL                    ; 1                      ; Untyped                               ;
; G2_INITIAL                    ; 1                      ; Untyped                               ;
; G3_INITIAL                    ; 1                      ; Untyped                               ;
; E0_INITIAL                    ; 1                      ; Untyped                               ;
; E1_INITIAL                    ; 1                      ; Untyped                               ;
; E2_INITIAL                    ; 1                      ; Untyped                               ;
; E3_INITIAL                    ; 1                      ; Untyped                               ;
; L0_MODE                       ; BYPASS                 ; Untyped                               ;
; L1_MODE                       ; BYPASS                 ; Untyped                               ;
; G0_MODE                       ; BYPASS                 ; Untyped                               ;
; G1_MODE                       ; BYPASS                 ; Untyped                               ;
; G2_MODE                       ; BYPASS                 ; Untyped                               ;
; G3_MODE                       ; BYPASS                 ; Untyped                               ;
; E0_MODE                       ; BYPASS                 ; Untyped                               ;
; E1_MODE                       ; BYPASS                 ; Untyped                               ;
; E2_MODE                       ; BYPASS                 ; Untyped                               ;
; E3_MODE                       ; BYPASS                 ; Untyped                               ;
; L0_PH                         ; 0                      ; Untyped                               ;
; L1_PH                         ; 0                      ; Untyped                               ;
; G0_PH                         ; 0                      ; Untyped                               ;
; G1_PH                         ; 0                      ; Untyped                               ;
; G2_PH                         ; 0                      ; Untyped                               ;
; G3_PH                         ; 0                      ; Untyped                               ;
; E0_PH                         ; 0                      ; Untyped                               ;
; E1_PH                         ; 0                      ; Untyped                               ;
; E2_PH                         ; 0                      ; Untyped                               ;
; E3_PH                         ; 0                      ; Untyped                               ;
; M_PH                          ; 0                      ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; CLK0_COUNTER                  ; G0                     ; Untyped                               ;
; CLK1_COUNTER                  ; G0                     ; Untyped                               ;
; CLK2_COUNTER                  ; G0                     ; Untyped                               ;
; CLK3_COUNTER                  ; G0                     ; Untyped                               ;
; CLK4_COUNTER                  ; G0                     ; Untyped                               ;
; CLK5_COUNTER                  ; G0                     ; Untyped                               ;
; CLK6_COUNTER                  ; E0                     ; Untyped                               ;
; CLK7_COUNTER                  ; E1                     ; Untyped                               ;
; CLK8_COUNTER                  ; E2                     ; Untyped                               ;
; CLK9_COUNTER                  ; E3                     ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                               ;
; M_TIME_DELAY                  ; 0                      ; Untyped                               ;
; N_TIME_DELAY                  ; 0                      ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                               ;
; VCO_POST_SCALE                ; 0                      ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                               ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                               ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                               ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                               ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE                        ;
+-------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                         ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; Value                                                                ;
+-------------------------------+----------------------------------------------------------------------+
; Number of entity instances    ; 5                                                                    ;
; Entity Instance               ; prueba1:inst|contador_doblar:inst2|pll:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
; Entity Instance               ; Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component       ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
; Entity Instance               ; Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
; Entity Instance               ; derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
; Entity Instance               ; derecho:inst18|pll1:inst1|altpll:altpll_component                    ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
+-------------------------------+----------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 28 19:06:39 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fin -c fin
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/lpm_counter0.vhd
    Info (12022): Found design unit 1: lpm_counter0-SYN
    Info (12023): Found entity 1: lpm_counter0
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/contadordecuadriculas2/contador_de_cuadriculas.vhd
    Info (12022): Found design unit 1: contador_de_cuadriculas-Behavioral
    Info (12023): Found entity 1: contador_de_cuadriculas
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/contadordecuadriculas2/contadorcuadriculas.bdf
    Info (12023): Found entity 1: contadorcuadriculas
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/autito/bloque_adc_controller/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/autito/bloque_adc_controller/adc_adc_mega_0.v
    Info (12023): Found entity 1: adc_adc_mega_0
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/derecho.bdf
    Info (12023): Found entity 1: derecho
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/antirreboteesquema.bdf
    Info (12023): Found entity 1: Antirreboteesquema
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/orientacion/ubicacion.bdf
    Info (12023): Found entity 1: ubicacion
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/tomadecision2/decisionfinal.bdf
    Info (12023): Found entity 1: decisionfinal
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/autito/output_files/prueba1.bdf
    Info (12023): Found entity 1: prueba1
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/vecinos/controlgeneralversion3_4.vhd
    Info (12022): Found design unit 1: controlgeneralversion3_4-behavioral
    Info (12023): Found entity 1: controlgeneralversion3_4
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/tomadecision2/decision.vhd
    Info (12022): Found design unit 1: decision-rtl
    Info (12023): Found entity 1: decision
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/orientacion/sumaoresta.vhd
    Info (12022): Found design unit 1: SumaoResta-Behavioral
    Info (12023): Found entity 1: SumaoResta
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/orientacion/orientacion.vhd
    Info (12022): Found design unit 1: orientacion-rtl
    Info (12023): Found entity 1: orientacion
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/control/control2.vhd
    Info (12022): Found design unit 1: control2-rtl
    Info (12023): Found entity 1: control2
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/autito/doblar2.vhd
    Info (12022): Found design unit 1: doblar2-rtl
    Info (12023): Found entity 1: doblar2
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/autito/output_files/contador_doblar.bdf
    Info (12023): Found entity 1: contador_doblar
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/autito/comparador_1.vhd
    Info (12022): Found design unit 1: comparador_1-SYN
    Info (12023): Found entity 1: comparador_1
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/autito/output_files/comparador_2.vhd
    Info (12022): Found design unit 1: comparador_2-SYN
    Info (12023): Found entity 1: comparador_2
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/autito/pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/avanzar.vhd
    Info (12022): Found design unit 1: avanzar-rtl
    Info (12023): Found entity 1: avanzar
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/pll1.vhd
    Info (12022): Found design unit 1: pll1-SYN
    Info (12023): Found entity 1: pll1
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/esqumaticoadc.bdf
    Info (12023): Found entity 1: esqumaticoADC
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/comparador_adc.vhd
    Info (12022): Found design unit 1: comparador_adc-SYN
    Info (12023): Found entity 1: comparador_adc
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/adc.vhd
    Info (12022): Found design unit 1: adc-rtl
    Info (12023): Found entity 1: adc
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/comparador.vhd
    Info (12022): Found design unit 1: comparador-SYN
    Info (12023): Found entity 1: comparador
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/antirrebote.vhd
    Info (12022): Found design unit 1: Antirrebote-behavioral
    Info (12023): Found entity 1: Antirrebote
Info (12021): Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/output_files/pll10k.vhd
    Info (12022): Found design unit 1: pll10k-SYN
    Info (12023): Found entity 1: pll10k
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/control/actualizacion_paredes.bdf
    Info (12023): Found entity 1: actualizacion_paredes
Info (12021): Found 1 design units, including 1 entities, in source file fin.bdf
    Info (12023): Found entity 1: fin
Warning (10645): VHDL type inferencing warning at controlgeneralversion3_4.vhd(75): two visible identifiers match "TO_INTEGER" because the actual at position 0 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED"
Info (12127): Elaborating entity "fin" for the top level hierarchy
Info (12128): Elaborating entity "prueba1" for hierarchy "prueba1:inst"
Info (12128): Elaborating entity "doblar2" for hierarchy "prueba1:inst|doblar2:inst"
Info (12128): Elaborating entity "contador_doblar" for hierarchy "prueba1:inst|contador_doblar:inst2"
Info (12128): Elaborating entity "comparador_2" for hierarchy "prueba1:inst|contador_doblar:inst2|comparador_2:inst3"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "prueba1:inst|contador_doblar:inst2|comparador_2:inst3|lpm_compare:LPM_COMPARE_component"
Info (12130): Elaborated megafunction instantiation "prueba1:inst|contador_doblar:inst2|comparador_2:inst3|lpm_compare:LPM_COMPARE_component"
Info (12133): Instantiated megafunction "prueba1:inst|contador_doblar:inst2|comparador_2:inst3|lpm_compare:LPM_COMPARE_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1hj.tdf
    Info (12023): Found entity 1: cmpr_1hj
Info (12128): Elaborating entity "cmpr_1hj" for hierarchy "prueba1:inst|contador_doblar:inst2|comparador_2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_1hj:auto_generated"
Info (12128): Elaborating entity "lpm_counter0" for hierarchy "prueba1:inst|contador_doblar:inst2|lpm_counter0:inst"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "prueba1:inst|contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "prueba1:inst|contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "prueba1:inst|contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mti.tdf
    Info (12023): Found entity 1: cntr_mti
Info (12128): Elaborating entity "cntr_mti" for hierarchy "prueba1:inst|contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated"
Info (12128): Elaborating entity "pll" for hierarchy "prueba1:inst|contador_doblar:inst2|pll:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "prueba1:inst|contador_doblar:inst2|pll:inst1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "prueba1:inst|contador_doblar:inst2|pll:inst1|altpll:altpll_component"
Info (12133): Instantiated megafunction "prueba1:inst|contador_doblar:inst2|pll:inst1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "prueba1:inst|contador_doblar:inst2|pll:inst1|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "comparador_1" for hierarchy "prueba1:inst|contador_doblar:inst2|comparador_1:inst2"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "prueba1:inst|contador_doblar:inst2|comparador_1:inst2|lpm_compare:LPM_COMPARE_component"
Info (12130): Elaborated megafunction instantiation "prueba1:inst|contador_doblar:inst2|comparador_1:inst2|lpm_compare:LPM_COMPARE_component"
Info (12133): Instantiated megafunction "prueba1:inst|contador_doblar:inst2|comparador_1:inst2|lpm_compare:LPM_COMPARE_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "16"
Info (12128): Elaborating entity "decisionfinal" for hierarchy "decisionfinal:inst11"
Info (12128): Elaborating entity "decision" for hierarchy "decisionfinal:inst11|decision:inst"
Info (12128): Elaborating entity "ubicacion" for hierarchy "ubicacion:inst22"
Info (12128): Elaborating entity "orientacion" for hierarchy "ubicacion:inst22|orientacion:inst1"
Info (12128): Elaborating entity "SumaoResta" for hierarchy "ubicacion:inst22|SumaoResta:inst"
Info (12128): Elaborating entity "Antirreboteesquema" for hierarchy "Antirreboteesquema:inst21"
Info (12128): Elaborating entity "Antirrebote" for hierarchy "Antirreboteesquema:inst21|Antirrebote:inst"
Info (12128): Elaborating entity "pll10k" for hierarchy "Antirreboteesquema:inst21|pll10k:inst6"
Info (12128): Elaborating entity "altpll" for hierarchy "Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component"
Info (12133): Instantiated megafunction "Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "100000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll10k"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll10k_altpll.v
    Info (12023): Found entity 1: pll10k_altpll
Info (12128): Elaborating entity "pll10k_altpll" for hierarchy "Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated"
Info (12128): Elaborating entity "comparador" for hierarchy "Antirreboteesquema:inst21|comparador:inst2"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "Antirreboteesquema:inst21|comparador:inst2|lpm_compare:LPM_COMPARE_component"
Info (12130): Elaborated megafunction instantiation "Antirreboteesquema:inst21|comparador:inst2|lpm_compare:LPM_COMPARE_component"
Info (12133): Instantiated megafunction "Antirreboteesquema:inst21|comparador:inst2|lpm_compare:LPM_COMPARE_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgj.tdf
    Info (12023): Found entity 1: cmpr_sgj
Info (12128): Elaborating entity "cmpr_sgj" for hierarchy "Antirreboteesquema:inst21|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_sgj:auto_generated"
Info (12128): Elaborating entity "controlgeneralversion3_4" for hierarchy "controlgeneralversion3_4:inst2"
Info (12128): Elaborating entity "actualizacion_paredes" for hierarchy "actualizacion_paredes:inst4"
Info (12128): Elaborating entity "control2" for hierarchy "actualizacion_paredes:inst4|control2:inst1"
Info (12128): Elaborating entity "derecho" for hierarchy "derecho:inst18"
Info (12128): Elaborating entity "esqumaticoADC" for hierarchy "derecho:inst18|esqumaticoADC:inst"
Info (12128): Elaborating entity "adc" for hierarchy "derecho:inst18|esqumaticoADC:inst|adc:inst"
Info (12128): Elaborating entity "adc_adc_mega_0" for hierarchy "derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0"
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "derecho:inst18|esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL"
Info (12128): Elaborating entity "pll1" for hierarchy "derecho:inst18|esqumaticoADC:inst|pll1:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component"
Info (12133): Instantiated megafunction "derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1250"
    Info (12134): Parameter "clk1_duty_cycle" = "75"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated"
Info (12128): Elaborating entity "comparador_adc" for hierarchy "derecho:inst18|esqumaticoADC:inst|comparador_adc:inst1"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "derecho:inst18|esqumaticoADC:inst|comparador_adc:inst1|lpm_compare:LPM_COMPARE_component"
Info (12130): Elaborated megafunction instantiation "derecho:inst18|esqumaticoADC:inst|comparador_adc:inst1|lpm_compare:LPM_COMPARE_component"
Info (12133): Instantiated megafunction "derecho:inst18|esqumaticoADC:inst|comparador_adc:inst1|lpm_compare:LPM_COMPARE_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgj.tdf
    Info (12023): Found entity 1: cmpr_tgj
Info (12128): Elaborating entity "cmpr_tgj" for hierarchy "derecho:inst18|esqumaticoADC:inst|comparador_adc:inst1|lpm_compare:LPM_COMPARE_component|cmpr_tgj:auto_generated"
Info (12128): Elaborating entity "avanzar" for hierarchy "derecho:inst18|avanzar:inst2"
Info (12128): Elaborating entity "contadorcuadriculas" for hierarchy "contadorcuadriculas:inst16"
Info (12128): Elaborating entity "contador_de_cuadriculas" for hierarchy "contadorcuadriculas:inst16|contador_de_cuadriculas:inst"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "prueba1:inst|contador_doblar:inst2|pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Antirreboteesquema:inst21|Antirrebote:inst|Mux1
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pin_name3" is stuck at VCC
    Warning (13410): Pin "pin_name4" is stuck at VCC
Warning (332009): The launch and latch times for the relationship between source clock: inst21|inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst21|inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286030): Timing-Driven Synthesis is running
Warning (332009): The launch and latch times for the relationship between source clock: inst21|inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst21|inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "s"
Info (21057): Implemented 443 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 419 logic cells
    Info (21065): Implemented 4 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4652 megabytes
    Info: Processing ended: Thu Nov 28 19:06:47 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


