
Proj_Bluetooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003990  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003b24  08003b24  00013b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b54  08003b54  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003b54  08003b54  00013b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b5c  08003b5c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b5c  08003b5c  00013b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b60  08003b60  00013b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003b64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b0  2000000c  08003b70  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  08003b70  000204bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017afd  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002ca0  00000000  00000000  00037b39  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e50  00000000  00000000  0003a7e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d00  00000000  00000000  0003b630  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018c1c  00000000  00000000  0003c330  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e2f4  00000000  00000000  00054f4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008ecac  00000000  00000000  00063240  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f1eec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003984  00000000  00000000  000f1f68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003b0c 	.word	0x08003b0c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08003b0c 	.word	0x08003b0c

080001d4 <strlen>:
 80001d4:	4603      	mov	r3, r0
 80001d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001da:	2a00      	cmp	r2, #0
 80001dc:	d1fb      	bne.n	80001d6 <strlen+0x2>
 80001de:	1a18      	subs	r0, r3, r0
 80001e0:	3801      	subs	r0, #1
 80001e2:	4770      	bx	lr

080001e4 <__aeabi_uldivmod>:
 80001e4:	b953      	cbnz	r3, 80001fc <__aeabi_uldivmod+0x18>
 80001e6:	b94a      	cbnz	r2, 80001fc <__aeabi_uldivmod+0x18>
 80001e8:	2900      	cmp	r1, #0
 80001ea:	bf08      	it	eq
 80001ec:	2800      	cmpeq	r0, #0
 80001ee:	bf1c      	itt	ne
 80001f0:	f04f 31ff 	movne.w	r1, #4294967295
 80001f4:	f04f 30ff 	movne.w	r0, #4294967295
 80001f8:	f000 b972 	b.w	80004e0 <__aeabi_idiv0>
 80001fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000200:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000204:	f000 f806 	bl	8000214 <__udivmoddi4>
 8000208:	f8dd e004 	ldr.w	lr, [sp, #4]
 800020c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000210:	b004      	add	sp, #16
 8000212:	4770      	bx	lr

08000214 <__udivmoddi4>:
 8000214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000218:	9e08      	ldr	r6, [sp, #32]
 800021a:	4604      	mov	r4, r0
 800021c:	4688      	mov	r8, r1
 800021e:	2b00      	cmp	r3, #0
 8000220:	d14b      	bne.n	80002ba <__udivmoddi4+0xa6>
 8000222:	428a      	cmp	r2, r1
 8000224:	4615      	mov	r5, r2
 8000226:	d967      	bls.n	80002f8 <__udivmoddi4+0xe4>
 8000228:	fab2 f282 	clz	r2, r2
 800022c:	b14a      	cbz	r2, 8000242 <__udivmoddi4+0x2e>
 800022e:	f1c2 0720 	rsb	r7, r2, #32
 8000232:	fa01 f302 	lsl.w	r3, r1, r2
 8000236:	fa20 f707 	lsr.w	r7, r0, r7
 800023a:	4095      	lsls	r5, r2
 800023c:	ea47 0803 	orr.w	r8, r7, r3
 8000240:	4094      	lsls	r4, r2
 8000242:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000246:	0c23      	lsrs	r3, r4, #16
 8000248:	fbb8 f7fe 	udiv	r7, r8, lr
 800024c:	fa1f fc85 	uxth.w	ip, r5
 8000250:	fb0e 8817 	mls	r8, lr, r7, r8
 8000254:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000258:	fb07 f10c 	mul.w	r1, r7, ip
 800025c:	4299      	cmp	r1, r3
 800025e:	d909      	bls.n	8000274 <__udivmoddi4+0x60>
 8000260:	18eb      	adds	r3, r5, r3
 8000262:	f107 30ff 	add.w	r0, r7, #4294967295
 8000266:	f080 811b 	bcs.w	80004a0 <__udivmoddi4+0x28c>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 8118 	bls.w	80004a0 <__udivmoddi4+0x28c>
 8000270:	3f02      	subs	r7, #2
 8000272:	442b      	add	r3, r5
 8000274:	1a5b      	subs	r3, r3, r1
 8000276:	b2a4      	uxth	r4, r4
 8000278:	fbb3 f0fe 	udiv	r0, r3, lr
 800027c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000280:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000284:	fb00 fc0c 	mul.w	ip, r0, ip
 8000288:	45a4      	cmp	ip, r4
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x8c>
 800028c:	192c      	adds	r4, r5, r4
 800028e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000292:	f080 8107 	bcs.w	80004a4 <__udivmoddi4+0x290>
 8000296:	45a4      	cmp	ip, r4
 8000298:	f240 8104 	bls.w	80004a4 <__udivmoddi4+0x290>
 800029c:	3802      	subs	r0, #2
 800029e:	442c      	add	r4, r5
 80002a0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a4:	eba4 040c 	sub.w	r4, r4, ip
 80002a8:	2700      	movs	r7, #0
 80002aa:	b11e      	cbz	r6, 80002b4 <__udivmoddi4+0xa0>
 80002ac:	40d4      	lsrs	r4, r2
 80002ae:	2300      	movs	r3, #0
 80002b0:	e9c6 4300 	strd	r4, r3, [r6]
 80002b4:	4639      	mov	r1, r7
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d909      	bls.n	80002d2 <__udivmoddi4+0xbe>
 80002be:	2e00      	cmp	r6, #0
 80002c0:	f000 80eb 	beq.w	800049a <__udivmoddi4+0x286>
 80002c4:	2700      	movs	r7, #0
 80002c6:	e9c6 0100 	strd	r0, r1, [r6]
 80002ca:	4638      	mov	r0, r7
 80002cc:	4639      	mov	r1, r7
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	fab3 f783 	clz	r7, r3
 80002d6:	2f00      	cmp	r7, #0
 80002d8:	d147      	bne.n	800036a <__udivmoddi4+0x156>
 80002da:	428b      	cmp	r3, r1
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xd0>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 80fa 	bhi.w	80004d8 <__udivmoddi4+0x2c4>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb61 0303 	sbc.w	r3, r1, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4698      	mov	r8, r3
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	d0e0      	beq.n	80002b4 <__udivmoddi4+0xa0>
 80002f2:	e9c6 4800 	strd	r4, r8, [r6]
 80002f6:	e7dd      	b.n	80002b4 <__udivmoddi4+0xa0>
 80002f8:	b902      	cbnz	r2, 80002fc <__udivmoddi4+0xe8>
 80002fa:	deff      	udf	#255	; 0xff
 80002fc:	fab2 f282 	clz	r2, r2
 8000300:	2a00      	cmp	r2, #0
 8000302:	f040 808f 	bne.w	8000424 <__udivmoddi4+0x210>
 8000306:	1b49      	subs	r1, r1, r5
 8000308:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800030c:	fa1f f885 	uxth.w	r8, r5
 8000310:	2701      	movs	r7, #1
 8000312:	fbb1 fcfe 	udiv	ip, r1, lr
 8000316:	0c23      	lsrs	r3, r4, #16
 8000318:	fb0e 111c 	mls	r1, lr, ip, r1
 800031c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000320:	fb08 f10c 	mul.w	r1, r8, ip
 8000324:	4299      	cmp	r1, r3
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x124>
 8000328:	18eb      	adds	r3, r5, r3
 800032a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x122>
 8000330:	4299      	cmp	r1, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2bc>
 8000336:	4684      	mov	ip, r0
 8000338:	1a59      	subs	r1, r3, r1
 800033a:	b2a3      	uxth	r3, r4
 800033c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000340:	fb0e 1410 	mls	r4, lr, r0, r1
 8000344:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000348:	fb08 f800 	mul.w	r8, r8, r0
 800034c:	45a0      	cmp	r8, r4
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x14c>
 8000350:	192c      	adds	r4, r5, r4
 8000352:	f100 33ff 	add.w	r3, r0, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x14a>
 8000358:	45a0      	cmp	r8, r4
 800035a:	f200 80b6 	bhi.w	80004ca <__udivmoddi4+0x2b6>
 800035e:	4618      	mov	r0, r3
 8000360:	eba4 0408 	sub.w	r4, r4, r8
 8000364:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000368:	e79f      	b.n	80002aa <__udivmoddi4+0x96>
 800036a:	f1c7 0c20 	rsb	ip, r7, #32
 800036e:	40bb      	lsls	r3, r7
 8000370:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000374:	ea4e 0e03 	orr.w	lr, lr, r3
 8000378:	fa01 f407 	lsl.w	r4, r1, r7
 800037c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000380:	fa21 f30c 	lsr.w	r3, r1, ip
 8000384:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000388:	4325      	orrs	r5, r4
 800038a:	fbb3 f9f8 	udiv	r9, r3, r8
 800038e:	0c2c      	lsrs	r4, r5, #16
 8000390:	fb08 3319 	mls	r3, r8, r9, r3
 8000394:	fa1f fa8e 	uxth.w	sl, lr
 8000398:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800039c:	fb09 f40a 	mul.w	r4, r9, sl
 80003a0:	429c      	cmp	r4, r3
 80003a2:	fa02 f207 	lsl.w	r2, r2, r7
 80003a6:	fa00 f107 	lsl.w	r1, r0, r7
 80003aa:	d90b      	bls.n	80003c4 <__udivmoddi4+0x1b0>
 80003ac:	eb1e 0303 	adds.w	r3, lr, r3
 80003b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80003b4:	f080 8087 	bcs.w	80004c6 <__udivmoddi4+0x2b2>
 80003b8:	429c      	cmp	r4, r3
 80003ba:	f240 8084 	bls.w	80004c6 <__udivmoddi4+0x2b2>
 80003be:	f1a9 0902 	sub.w	r9, r9, #2
 80003c2:	4473      	add	r3, lr
 80003c4:	1b1b      	subs	r3, r3, r4
 80003c6:	b2ad      	uxth	r5, r5
 80003c8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003cc:	fb08 3310 	mls	r3, r8, r0, r3
 80003d0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d4:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d8:	45a2      	cmp	sl, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x1da>
 80003dc:	eb1e 0404 	adds.w	r4, lr, r4
 80003e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e4:	d26b      	bcs.n	80004be <__udivmoddi4+0x2aa>
 80003e6:	45a2      	cmp	sl, r4
 80003e8:	d969      	bls.n	80004be <__udivmoddi4+0x2aa>
 80003ea:	3802      	subs	r0, #2
 80003ec:	4474      	add	r4, lr
 80003ee:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003f2:	fba0 8902 	umull	r8, r9, r0, r2
 80003f6:	eba4 040a 	sub.w	r4, r4, sl
 80003fa:	454c      	cmp	r4, r9
 80003fc:	46c2      	mov	sl, r8
 80003fe:	464b      	mov	r3, r9
 8000400:	d354      	bcc.n	80004ac <__udivmoddi4+0x298>
 8000402:	d051      	beq.n	80004a8 <__udivmoddi4+0x294>
 8000404:	2e00      	cmp	r6, #0
 8000406:	d069      	beq.n	80004dc <__udivmoddi4+0x2c8>
 8000408:	ebb1 050a 	subs.w	r5, r1, sl
 800040c:	eb64 0403 	sbc.w	r4, r4, r3
 8000410:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000414:	40fd      	lsrs	r5, r7
 8000416:	40fc      	lsrs	r4, r7
 8000418:	ea4c 0505 	orr.w	r5, ip, r5
 800041c:	e9c6 5400 	strd	r5, r4, [r6]
 8000420:	2700      	movs	r7, #0
 8000422:	e747      	b.n	80002b4 <__udivmoddi4+0xa0>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f703 	lsr.w	r7, r0, r3
 800042c:	4095      	lsls	r5, r2
 800042e:	fa01 f002 	lsl.w	r0, r1, r2
 8000432:	fa21 f303 	lsr.w	r3, r1, r3
 8000436:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800043a:	4338      	orrs	r0, r7
 800043c:	0c01      	lsrs	r1, r0, #16
 800043e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000442:	fa1f f885 	uxth.w	r8, r5
 8000446:	fb0e 3317 	mls	r3, lr, r7, r3
 800044a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044e:	fb07 f308 	mul.w	r3, r7, r8
 8000452:	428b      	cmp	r3, r1
 8000454:	fa04 f402 	lsl.w	r4, r4, r2
 8000458:	d907      	bls.n	800046a <__udivmoddi4+0x256>
 800045a:	1869      	adds	r1, r5, r1
 800045c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000460:	d22f      	bcs.n	80004c2 <__udivmoddi4+0x2ae>
 8000462:	428b      	cmp	r3, r1
 8000464:	d92d      	bls.n	80004c2 <__udivmoddi4+0x2ae>
 8000466:	3f02      	subs	r7, #2
 8000468:	4429      	add	r1, r5
 800046a:	1acb      	subs	r3, r1, r3
 800046c:	b281      	uxth	r1, r0
 800046e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000472:	fb0e 3310 	mls	r3, lr, r0, r3
 8000476:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047a:	fb00 f308 	mul.w	r3, r0, r8
 800047e:	428b      	cmp	r3, r1
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x27e>
 8000482:	1869      	adds	r1, r5, r1
 8000484:	f100 3cff 	add.w	ip, r0, #4294967295
 8000488:	d217      	bcs.n	80004ba <__udivmoddi4+0x2a6>
 800048a:	428b      	cmp	r3, r1
 800048c:	d915      	bls.n	80004ba <__udivmoddi4+0x2a6>
 800048e:	3802      	subs	r0, #2
 8000490:	4429      	add	r1, r5
 8000492:	1ac9      	subs	r1, r1, r3
 8000494:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000498:	e73b      	b.n	8000312 <__udivmoddi4+0xfe>
 800049a:	4637      	mov	r7, r6
 800049c:	4630      	mov	r0, r6
 800049e:	e709      	b.n	80002b4 <__udivmoddi4+0xa0>
 80004a0:	4607      	mov	r7, r0
 80004a2:	e6e7      	b.n	8000274 <__udivmoddi4+0x60>
 80004a4:	4618      	mov	r0, r3
 80004a6:	e6fb      	b.n	80002a0 <__udivmoddi4+0x8c>
 80004a8:	4541      	cmp	r1, r8
 80004aa:	d2ab      	bcs.n	8000404 <__udivmoddi4+0x1f0>
 80004ac:	ebb8 0a02 	subs.w	sl, r8, r2
 80004b0:	eb69 020e 	sbc.w	r2, r9, lr
 80004b4:	3801      	subs	r0, #1
 80004b6:	4613      	mov	r3, r2
 80004b8:	e7a4      	b.n	8000404 <__udivmoddi4+0x1f0>
 80004ba:	4660      	mov	r0, ip
 80004bc:	e7e9      	b.n	8000492 <__udivmoddi4+0x27e>
 80004be:	4618      	mov	r0, r3
 80004c0:	e795      	b.n	80003ee <__udivmoddi4+0x1da>
 80004c2:	4667      	mov	r7, ip
 80004c4:	e7d1      	b.n	800046a <__udivmoddi4+0x256>
 80004c6:	4681      	mov	r9, r0
 80004c8:	e77c      	b.n	80003c4 <__udivmoddi4+0x1b0>
 80004ca:	3802      	subs	r0, #2
 80004cc:	442c      	add	r4, r5
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0x14c>
 80004d0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d4:	442b      	add	r3, r5
 80004d6:	e72f      	b.n	8000338 <__udivmoddi4+0x124>
 80004d8:	4638      	mov	r0, r7
 80004da:	e708      	b.n	80002ee <__udivmoddi4+0xda>
 80004dc:	4637      	mov	r7, r6
 80004de:	e6e9      	b.n	80002b4 <__udivmoddi4+0xa0>

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b088      	sub	sp, #32
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ec:	2300      	movs	r3, #0
 80004ee:	60bb      	str	r3, [r7, #8]
 80004f0:	4b1d      	ldr	r3, [pc, #116]	; (8000568 <HCI_TL_SPI_Init+0x84>)
 80004f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f4:	4a1c      	ldr	r2, [pc, #112]	; (8000568 <HCI_TL_SPI_Init+0x84>)
 80004f6:	f043 0301 	orr.w	r3, r3, #1
 80004fa:	6313      	str	r3, [r2, #48]	; 0x30
 80004fc:	4b1a      	ldr	r3, [pc, #104]	; (8000568 <HCI_TL_SPI_Init+0x84>)
 80004fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000500:	f003 0301 	and.w	r3, r3, #1
 8000504:	60bb      	str	r3, [r7, #8]
 8000506:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8000508:	2301      	movs	r3, #1
 800050a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800050c:	4b17      	ldr	r3, [pc, #92]	; (800056c <HCI_TL_SPI_Init+0x88>)
 800050e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000510:	2300      	movs	r3, #0
 8000512:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000514:	f107 030c 	add.w	r3, r7, #12
 8000518:	4619      	mov	r1, r3
 800051a:	4815      	ldr	r0, [pc, #84]	; (8000570 <HCI_TL_SPI_Init+0x8c>)
 800051c:	f000 ff0a 	bl	8001334 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000520:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000524:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000526:	2301      	movs	r3, #1
 8000528:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052a:	2300      	movs	r3, #0
 800052c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800052e:	2300      	movs	r3, #0
 8000530:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000532:	f107 030c 	add.w	r3, r7, #12
 8000536:	4619      	mov	r1, r3
 8000538:	480d      	ldr	r0, [pc, #52]	; (8000570 <HCI_TL_SPI_Init+0x8c>)
 800053a:	f000 fefb 	bl	8001334 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 800053e:	2302      	movs	r3, #2
 8000540:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000542:	2301      	movs	r3, #1
 8000544:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000546:	2300      	movs	r3, #0
 8000548:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800054a:	2300      	movs	r3, #0
 800054c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 800054e:	f107 030c 	add.w	r3, r7, #12
 8000552:	4619      	mov	r1, r3
 8000554:	4806      	ldr	r0, [pc, #24]	; (8000570 <HCI_TL_SPI_Init+0x8c>)
 8000556:	f000 feed 	bl	8001334 <HAL_GPIO_Init>

  return BSP_SPI1_Init();
 800055a:	f000 fb25 	bl	8000ba8 <BSP_SPI1_Init>
 800055e:	4603      	mov	r3, r0
}
 8000560:	4618      	mov	r0, r3
 8000562:	3720      	adds	r7, #32
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	40023800 	.word	0x40023800
 800056c:	10110000 	.word	0x10110000
 8000570:	40020000 	.word	0x40020000

08000574 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8000578:	2101      	movs	r1, #1
 800057a:	4807      	ldr	r0, [pc, #28]	; (8000598 <HCI_TL_SPI_DeInit+0x24>)
 800057c:	f001 f85c 	bl	8001638 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8000580:	2102      	movs	r1, #2
 8000582:	4805      	ldr	r0, [pc, #20]	; (8000598 <HCI_TL_SPI_DeInit+0x24>)
 8000584:	f001 f858 	bl	8001638 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8000588:	f44f 7180 	mov.w	r1, #256	; 0x100
 800058c:	4802      	ldr	r0, [pc, #8]	; (8000598 <HCI_TL_SPI_DeInit+0x24>)
 800058e:	f001 f853 	bl	8001638 <HAL_GPIO_DeInit>
  return 0;
 8000592:	2300      	movs	r3, #0
}
 8000594:	4618      	mov	r0, r3
 8000596:	bd80      	pop	{r7, pc}
 8000598:	40020000 	.word	0x40020000

0800059c <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2102      	movs	r1, #2
 80005a4:	480b      	ldr	r0, [pc, #44]	; (80005d4 <HCI_TL_SPI_Reset+0x38>)
 80005a6:	f001 f941 	bl	800182c <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 80005aa:	2200      	movs	r2, #0
 80005ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005b0:	4808      	ldr	r0, [pc, #32]	; (80005d4 <HCI_TL_SPI_Reset+0x38>)
 80005b2:	f001 f93b 	bl	800182c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80005b6:	2005      	movs	r0, #5
 80005b8:	f000 fd36 	bl	8001028 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 80005bc:	2201      	movs	r2, #1
 80005be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005c2:	4804      	ldr	r0, [pc, #16]	; (80005d4 <HCI_TL_SPI_Reset+0x38>)
 80005c4:	f001 f932 	bl	800182c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80005c8:	2005      	movs	r0, #5
 80005ca:	f000 fd2d 	bl	8001028 <HAL_Delay>
  return 0;
 80005ce:	2300      	movs	r3, #0
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	40020000 	.word	0x40020000

080005d8 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b088      	sub	sp, #32
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	460b      	mov	r3, r1
 80005e2:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 80005e4:	2300      	movs	r3, #0
 80005e6:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 80005e8:	23ff      	movs	r3, #255	; 0xff
 80005ea:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80005ec:	230b      	movs	r3, #11
 80005ee:	753b      	strb	r3, [r7, #20]
 80005f0:	2300      	movs	r3, #0
 80005f2:	757b      	strb	r3, [r7, #21]
 80005f4:	2300      	movs	r3, #0
 80005f6:	75bb      	strb	r3, [r7, #22]
 80005f8:	2300      	movs	r3, #0
 80005fa:	75fb      	strb	r3, [r7, #23]
 80005fc:	2300      	movs	r3, #0
 80005fe:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000600:	2200      	movs	r2, #0
 8000602:	2102      	movs	r1, #2
 8000604:	4820      	ldr	r0, [pc, #128]	; (8000688 <HCI_TL_SPI_Receive+0xb0>)
 8000606:	f001 f911 	bl	800182c <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 800060a:	f107 010c 	add.w	r1, r7, #12
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	2205      	movs	r2, #5
 8000614:	4618      	mov	r0, r3
 8000616:	f000 faf7 	bl	8000c08 <BSP_SPI1_SendRecv>

  if(header_slave[0] == 0x02)
 800061a:	7b3b      	ldrb	r3, [r7, #12]
 800061c:	2b02      	cmp	r3, #2
 800061e:	d129      	bne.n	8000674 <HCI_TL_SPI_Receive+0x9c>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8000620:	7c3b      	ldrb	r3, [r7, #16]
 8000622:	021b      	lsls	r3, r3, #8
 8000624:	b21a      	sxth	r2, r3
 8000626:	7bfb      	ldrb	r3, [r7, #15]
 8000628:	b21b      	sxth	r3, r3
 800062a:	4313      	orrs	r3, r2
 800062c:	b21b      	sxth	r3, r3
 800062e:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 8000630:	8bfb      	ldrh	r3, [r7, #30]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d01e      	beq.n	8000674 <HCI_TL_SPI_Receive+0x9c>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 8000636:	8bfa      	ldrh	r2, [r7, #30]
 8000638:	887b      	ldrh	r3, [r7, #2]
 800063a:	429a      	cmp	r2, r3
 800063c:	d901      	bls.n	8000642 <HCI_TL_SPI_Receive+0x6a>
        byte_count = size;
 800063e:	887b      	ldrh	r3, [r7, #2]
 8000640:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 8000642:	2300      	movs	r3, #0
 8000644:	777b      	strb	r3, [r7, #29]
 8000646:	e010      	b.n	800066a <HCI_TL_SPI_Receive+0x92>
      {
        BSP_SPI1_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 8000648:	f107 011b 	add.w	r1, r7, #27
 800064c:	f107 031c 	add.w	r3, r7, #28
 8000650:	2201      	movs	r2, #1
 8000652:	4618      	mov	r0, r3
 8000654:	f000 fad8 	bl	8000c08 <BSP_SPI1_SendRecv>
        buffer[len] = read_char;
 8000658:	7f7b      	ldrb	r3, [r7, #29]
 800065a:	687a      	ldr	r2, [r7, #4]
 800065c:	4413      	add	r3, r2
 800065e:	7efa      	ldrb	r2, [r7, #27]
 8000660:	b2d2      	uxtb	r2, r2
 8000662:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8000664:	7f7b      	ldrb	r3, [r7, #29]
 8000666:	3301      	adds	r3, #1
 8000668:	777b      	strb	r3, [r7, #29]
 800066a:	7f7b      	ldrb	r3, [r7, #29]
 800066c:	b29b      	uxth	r3, r3
 800066e:	8bfa      	ldrh	r2, [r7, #30]
 8000670:	429a      	cmp	r2, r3
 8000672:	d8e9      	bhi.n	8000648 <HCI_TL_SPI_Receive+0x70>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000674:	2201      	movs	r2, #1
 8000676:	2102      	movs	r1, #2
 8000678:	4803      	ldr	r0, [pc, #12]	; (8000688 <HCI_TL_SPI_Receive+0xb0>)
 800067a:	f001 f8d7 	bl	800182c <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 800067e:	7f7b      	ldrb	r3, [r7, #29]
}
 8000680:	4618      	mov	r0, r3
 8000682:	3720      	adds	r7, #32
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	40020000 	.word	0x40020000

0800068c <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b088      	sub	sp, #32
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	460b      	mov	r3, r1
 8000696:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000698:	230a      	movs	r3, #10
 800069a:	743b      	strb	r3, [r7, #16]
 800069c:	2300      	movs	r3, #0
 800069e:	747b      	strb	r3, [r7, #17]
 80006a0:	2300      	movs	r3, #0
 80006a2:	74bb      	strb	r3, [r7, #18]
 80006a4:	2300      	movs	r3, #0
 80006a6:	74fb      	strb	r3, [r7, #19]
 80006a8:	2300      	movs	r3, #0
 80006aa:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 80006ac:	f000 fcb0 	bl	8001010 <HAL_GetTick>
 80006b0:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80006b6:	2200      	movs	r2, #0
 80006b8:	2102      	movs	r1, #2
 80006ba:	481c      	ldr	r0, [pc, #112]	; (800072c <HCI_TL_SPI_Send+0xa0>)
 80006bc:	f001 f8b6 	bl	800182c <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80006c0:	f107 0108 	add.w	r1, r7, #8
 80006c4:	f107 0310 	add.w	r3, r7, #16
 80006c8:	2205      	movs	r2, #5
 80006ca:	4618      	mov	r0, r3
 80006cc:	f000 fa9c 	bl	8000c08 <BSP_SPI1_SendRecv>

    if(header_slave[0] == 0x02)
 80006d0:	7a3b      	ldrb	r3, [r7, #8]
 80006d2:	2b02      	cmp	r3, #2
 80006d4:	d10f      	bne.n	80006f6 <HCI_TL_SPI_Send+0x6a>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 80006d6:	7a7b      	ldrb	r3, [r7, #9]
 80006d8:	b29b      	uxth	r3, r3
 80006da:	887a      	ldrh	r2, [r7, #2]
 80006dc:	429a      	cmp	r2, r3
 80006de:	d806      	bhi.n	80006ee <HCI_TL_SPI_Send+0x62>
      {
        BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 80006e0:	887b      	ldrh	r3, [r7, #2]
 80006e2:	461a      	mov	r2, r3
 80006e4:	4912      	ldr	r1, [pc, #72]	; (8000730 <HCI_TL_SPI_Send+0xa4>)
 80006e6:	6878      	ldr	r0, [r7, #4]
 80006e8:	f000 fa8e 	bl	8000c08 <BSP_SPI1_SendRecv>
 80006ec:	e006      	b.n	80006fc <HCI_TL_SPI_Send+0x70>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 80006ee:	f06f 0301 	mvn.w	r3, #1
 80006f2:	61fb      	str	r3, [r7, #28]
 80006f4:	e002      	b.n	80006fc <HCI_TL_SPI_Send+0x70>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 80006f6:	f04f 33ff 	mov.w	r3, #4294967295
 80006fa:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80006fc:	2201      	movs	r2, #1
 80006fe:	2102      	movs	r1, #2
 8000700:	480a      	ldr	r0, [pc, #40]	; (800072c <HCI_TL_SPI_Send+0xa0>)
 8000702:	f001 f893 	bl	800182c <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000706:	f000 fc83 	bl	8001010 <HAL_GetTick>
 800070a:	4602      	mov	r2, r0
 800070c:	69bb      	ldr	r3, [r7, #24]
 800070e:	1ad3      	subs	r3, r2, r3
 8000710:	2b0f      	cmp	r3, #15
 8000712:	d903      	bls.n	800071c <HCI_TL_SPI_Send+0x90>
    {
      result = -3;
 8000714:	f06f 0302 	mvn.w	r3, #2
 8000718:	61fb      	str	r3, [r7, #28]
      break;
 800071a:	e002      	b.n	8000722 <HCI_TL_SPI_Send+0x96>
    }
  } while(result < 0);
 800071c:	69fb      	ldr	r3, [r7, #28]
 800071e:	2b00      	cmp	r3, #0
 8000720:	dbc7      	blt.n	80006b2 <HCI_TL_SPI_Send+0x26>

  return result;
 8000722:	69fb      	ldr	r3, [r7, #28]
}
 8000724:	4618      	mov	r0, r3
 8000726:	3720      	adds	r7, #32
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40020000 	.word	0x40020000
 8000730:	20000028 	.word	0x20000028

08000734 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000738:	2101      	movs	r1, #1
 800073a:	4805      	ldr	r0, [pc, #20]	; (8000750 <IsDataAvailable+0x1c>)
 800073c:	f001 f85e 	bl	80017fc <HAL_GPIO_ReadPin>
 8000740:	4603      	mov	r3, r0
 8000742:	2b01      	cmp	r3, #1
 8000744:	bf0c      	ite	eq
 8000746:	2301      	moveq	r3, #1
 8000748:	2300      	movne	r3, #0
 800074a:	b2db      	uxtb	r3, r3
}
 800074c:	4618      	mov	r0, r3
 800074e:	bd80      	pop	{r7, pc}
 8000750:	40020000 	.word	0x40020000

08000754 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b088      	sub	sp, #32
 8000758:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 800075a:	4b13      	ldr	r3, [pc, #76]	; (80007a8 <hci_tl_lowlevel_init+0x54>)
 800075c:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 800075e:	4b13      	ldr	r3, [pc, #76]	; (80007ac <hci_tl_lowlevel_init+0x58>)
 8000760:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8000762:	4b13      	ldr	r3, [pc, #76]	; (80007b0 <hci_tl_lowlevel_init+0x5c>)
 8000764:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8000766:	4b13      	ldr	r3, [pc, #76]	; (80007b4 <hci_tl_lowlevel_init+0x60>)
 8000768:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 800076a:	4b13      	ldr	r3, [pc, #76]	; (80007b8 <hci_tl_lowlevel_init+0x64>)
 800076c:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800076e:	4b13      	ldr	r3, [pc, #76]	; (80007bc <hci_tl_lowlevel_init+0x68>)
 8000770:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8000772:	1d3b      	adds	r3, r7, #4
 8000774:	4618      	mov	r0, r3
 8000776:	f002 ff03 	bl	8003580 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 800077a:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 800077e:	4810      	ldr	r0, [pc, #64]	; (80007c0 <hci_tl_lowlevel_init+0x6c>)
 8000780:	f000 fd9f 	bl	80012c2 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8000784:	4a0f      	ldr	r2, [pc, #60]	; (80007c4 <hci_tl_lowlevel_init+0x70>)
 8000786:	2100      	movs	r1, #0
 8000788:	480d      	ldr	r0, [pc, #52]	; (80007c0 <hci_tl_lowlevel_init+0x6c>)
 800078a:	f000 fd80 	bl	800128e <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800078e:	2200      	movs	r2, #0
 8000790:	2100      	movs	r1, #0
 8000792:	2006      	movs	r0, #6
 8000794:	f000 fd45 	bl	8001222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000798:	2006      	movs	r0, #6
 800079a:	f000 fd5e 	bl	800125a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 800079e:	bf00      	nop
 80007a0:	3720      	adds	r7, #32
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	080004e5 	.word	0x080004e5
 80007ac:	08000575 	.word	0x08000575
 80007b0:	0800068d 	.word	0x0800068d
 80007b4:	080005d9 	.word	0x080005d9
 80007b8:	0800059d 	.word	0x0800059d
 80007bc:	08000c49 	.word	0x08000c49
 80007c0:	20000408 	.word	0x20000408
 80007c4:	080007c9 	.word	0x080007c9

080007c8 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 80007cc:	e005      	b.n	80007da <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 80007ce:	2000      	movs	r0, #0
 80007d0:	f003 f80e 	bl	80037f0 <hci_notify_asynch_evt>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d105      	bne.n	80007e6 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 80007da:	f7ff ffab 	bl	8000734 <IsDataAvailable>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d1f4      	bne.n	80007ce <hci_tl_lowlevel_isr+0x6>
 80007e4:	e000      	b.n	80007e8 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 80007e6:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 80007e8:	bd80      	pop	{r7, pc}
	...

080007ec <MX_BlueNRG_MS_Init>:
 */

/*
 * Initialization of BlueNRG module
 */
void MX_BlueNRG_MS_Init() {
 80007ec:	b5b0      	push	{r4, r5, r7, lr}
 80007ee:	b08a      	sub	sp, #40	; 0x28
 80007f0:	af02      	add	r7, sp, #8
	const char* name = "Preis";
 80007f2:	4b22      	ldr	r3, [pc, #136]	; (800087c <MX_BlueNRG_MS_Init+0x90>)
 80007f4:	61fb      	str	r3, [r7, #28]
	uint8_t SERVER_BDADDR[] = {0x01,0x02,0x03,0x04,0x05,0x06};
 80007f6:	4a22      	ldr	r2, [pc, #136]	; (8000880 <MX_BlueNRG_MS_Init+0x94>)
 80007f8:	f107 0314 	add.w	r3, r7, #20
 80007fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000800:	6018      	str	r0, [r3, #0]
 8000802:	3304      	adds	r3, #4
 8000804:	8019      	strh	r1, [r3, #0]
	uint8_t bdaddr[BDADDR_SIZE];

	uint16_t service_handle, dev_name_char_handle, appearance_char_handle;

	hci_init(NULL, NULL);
 8000806:	2100      	movs	r1, #0
 8000808:	2000      	movs	r0, #0
 800080a:	f002 fe77 	bl	80034fc <hci_init>
	hci_reset();
 800080e:	f002 fd7a 	bl	8003306 <hci_reset>
	HAL_Delay(100);
 8000812:	2064      	movs	r0, #100	; 0x64
 8000814:	f000 fc08 	bl	8001028 <HAL_Delay>

	BLUENRG_memcpy(bdaddr,SERVER_BDADDR, sizeof(SERVER_BDADDR));
 8000818:	f107 030c 	add.w	r3, r7, #12
 800081c:	f107 0214 	add.w	r2, r7, #20
 8000820:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000824:	6018      	str	r0, [r3, #0]
 8000826:	3304      	adds	r3, #4
 8000828:	8019      	strh	r1, [r3, #0]

	aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN,bdaddr);
 800082a:	f107 030c 	add.w	r3, r7, #12
 800082e:	461a      	mov	r2, r3
 8000830:	2106      	movs	r1, #6
 8000832:	2000      	movs	r0, #0
 8000834:	f002 fcff 	bl	8003236 <aci_hal_write_config_data>
	aci_gatt_init();
 8000838:	f002 fc47 	bl	80030ca <aci_gatt_init>

	//IDB05A1 BLR
	aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 800083c:	f107 020a 	add.w	r2, r7, #10
 8000840:	1dbb      	adds	r3, r7, #6
 8000842:	9301      	str	r3, [sp, #4]
 8000844:	f107 0308 	add.w	r3, r7, #8
 8000848:	9300      	str	r3, [sp, #0]
 800084a:	4613      	mov	r3, r2
 800084c:	2207      	movs	r2, #7
 800084e:	2100      	movs	r1, #0
 8000850:	2001      	movs	r0, #1
 8000852:	f002 fafb 	bl	8002e4c <aci_gap_init_IDB05A1>

	aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0, strlen(name), (uint8_t*)name);
 8000856:	897c      	ldrh	r4, [r7, #10]
 8000858:	893d      	ldrh	r5, [r7, #8]
 800085a:	69f8      	ldr	r0, [r7, #28]
 800085c:	f7ff fcba 	bl	80001d4 <strlen>
 8000860:	4603      	mov	r3, r0
 8000862:	b2da      	uxtb	r2, r3
 8000864:	69fb      	ldr	r3, [r7, #28]
 8000866:	9300      	str	r3, [sp, #0]
 8000868:	4613      	mov	r3, r2
 800086a:	2200      	movs	r2, #0
 800086c:	4629      	mov	r1, r5
 800086e:	4620      	mov	r0, r4
 8000870:	f002 fc4e 	bl	8003110 <aci_gatt_update_char_value>

}
 8000874:	bf00      	nop
 8000876:	3720      	adds	r7, #32
 8000878:	46bd      	mov	sp, r7
 800087a:	bdb0      	pop	{r4, r5, r7, pc}
 800087c:	08003b24 	.word	0x08003b24
 8000880:	08003b2c 	.word	0x08003b2c

08000884 <MX_BlueNRG_MS_Process>:

/*
 * Initialization of BlueNRG process
 */
void MX_BlueNRG_MS_Process() {
 8000884:	b580      	push	{r7, lr}
 8000886:	b08c      	sub	sp, #48	; 0x30
 8000888:	af08      	add	r7, sp, #32
	tBleStatus ret;
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,'B','L','E','-','A','L','G'};
 800088a:	4a12      	ldr	r2, [pc, #72]	; (80008d4 <MX_BlueNRG_MS_Process+0x50>)
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000892:	e883 0003 	stmia.w	r3, {r0, r1}

	hci_le_set_scan_resp_data(0, NULL);
 8000896:	2100      	movs	r1, #0
 8000898:	2000      	movs	r0, #0
 800089a:	f002 fd56 	bl	800334a <hci_le_set_scan_resp_data>

	ret = aci_gap_set_discoverable(ADV_IND, 0, 0, PUBLIC_ADDR,NO_WHITE_LIST_USE, sizeof(local_name), local_name, 0, NULL, 0, 0);
 800089e:	2300      	movs	r3, #0
 80008a0:	9306      	str	r3, [sp, #24]
 80008a2:	2300      	movs	r3, #0
 80008a4:	9305      	str	r3, [sp, #20]
 80008a6:	2300      	movs	r3, #0
 80008a8:	9304      	str	r3, [sp, #16]
 80008aa:	2300      	movs	r3, #0
 80008ac:	9303      	str	r3, [sp, #12]
 80008ae:	1d3b      	adds	r3, r7, #4
 80008b0:	9302      	str	r3, [sp, #8]
 80008b2:	2308      	movs	r3, #8
 80008b4:	9301      	str	r3, [sp, #4]
 80008b6:	2300      	movs	r3, #0
 80008b8:	9300      	str	r3, [sp, #0]
 80008ba:	2300      	movs	r3, #0
 80008bc:	2200      	movs	r2, #0
 80008be:	2100      	movs	r1, #0
 80008c0:	2000      	movs	r0, #0
 80008c2:	f002 fb13 	bl	8002eec <aci_gap_set_discoverable>
 80008c6:	4603      	mov	r3, r0
 80008c8:	73fb      	strb	r3, [r7, #15]

}
 80008ca:	bf00      	nop
 80008cc:	3710      	adds	r7, #16
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	08003b34 	.word	0x08003b34

080008d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	; 0x28
 80008dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008de:	f107 0314 	add.w	r3, r7, #20
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
 80008ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	613b      	str	r3, [r7, #16]
 80008f2:	4b37      	ldr	r3, [pc, #220]	; (80009d0 <MX_GPIO_Init+0xf8>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	4a36      	ldr	r2, [pc, #216]	; (80009d0 <MX_GPIO_Init+0xf8>)
 80008f8:	f043 0304 	orr.w	r3, r3, #4
 80008fc:	6313      	str	r3, [r2, #48]	; 0x30
 80008fe:	4b34      	ldr	r3, [pc, #208]	; (80009d0 <MX_GPIO_Init+0xf8>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	f003 0304 	and.w	r3, r3, #4
 8000906:	613b      	str	r3, [r7, #16]
 8000908:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	60fb      	str	r3, [r7, #12]
 800090e:	4b30      	ldr	r3, [pc, #192]	; (80009d0 <MX_GPIO_Init+0xf8>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	4a2f      	ldr	r2, [pc, #188]	; (80009d0 <MX_GPIO_Init+0xf8>)
 8000914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000918:	6313      	str	r3, [r2, #48]	; 0x30
 800091a:	4b2d      	ldr	r3, [pc, #180]	; (80009d0 <MX_GPIO_Init+0xf8>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000922:	60fb      	str	r3, [r7, #12]
 8000924:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	60bb      	str	r3, [r7, #8]
 800092a:	4b29      	ldr	r3, [pc, #164]	; (80009d0 <MX_GPIO_Init+0xf8>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	4a28      	ldr	r2, [pc, #160]	; (80009d0 <MX_GPIO_Init+0xf8>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6313      	str	r3, [r2, #48]	; 0x30
 8000936:	4b26      	ldr	r3, [pc, #152]	; (80009d0 <MX_GPIO_Init+0xf8>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	607b      	str	r3, [r7, #4]
 8000946:	4b22      	ldr	r3, [pc, #136]	; (80009d0 <MX_GPIO_Init+0xf8>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a21      	ldr	r2, [pc, #132]	; (80009d0 <MX_GPIO_Init+0xf8>)
 800094c:	f043 0302 	orr.w	r3, r3, #2
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b1f      	ldr	r3, [pc, #124]	; (80009d0 <MX_GPIO_Init+0xf8>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f003 0302 	and.w	r3, r3, #2
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|LED_GREEN_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800095e:	2200      	movs	r2, #0
 8000960:	f240 3122 	movw	r1, #802	; 0x322
 8000964:	481b      	ldr	r0, [pc, #108]	; (80009d4 <MX_GPIO_Init+0xfc>)
 8000966:	f000 ff61 	bl	800182c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800096a:	2308      	movs	r3, #8
 800096c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800096e:	4b1a      	ldr	r3, [pc, #104]	; (80009d8 <MX_GPIO_Init+0x100>)
 8000970:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000976:	f107 0314 	add.w	r3, r7, #20
 800097a:	4619      	mov	r1, r3
 800097c:	4817      	ldr	r0, [pc, #92]	; (80009dc <MX_GPIO_Init+0x104>)
 800097e:	f000 fcd9 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000982:	2301      	movs	r3, #1
 8000984:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000986:	4b14      	ldr	r3, [pc, #80]	; (80009d8 <MX_GPIO_Init+0x100>)
 8000988:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098e:	f107 0314 	add.w	r3, r7, #20
 8000992:	4619      	mov	r1, r3
 8000994:	480f      	ldr	r0, [pc, #60]	; (80009d4 <MX_GPIO_Init+0xfc>)
 8000996:	f000 fccd 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PAPin PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|LED_GREEN_Pin|GPIO_PIN_8|GPIO_PIN_9;
 800099a:	f240 3322 	movw	r3, #802	; 0x322
 800099e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a0:	2301      	movs	r3, #1
 80009a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a8:	2300      	movs	r3, #0
 80009aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ac:	f107 0314 	add.w	r3, r7, #20
 80009b0:	4619      	mov	r1, r3
 80009b2:	4808      	ldr	r0, [pc, #32]	; (80009d4 <MX_GPIO_Init+0xfc>)
 80009b4:	f000 fcbe 	bl	8001334 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80009b8:	2200      	movs	r2, #0
 80009ba:	2100      	movs	r1, #0
 80009bc:	2006      	movs	r0, #6
 80009be:	f000 fc30 	bl	8001222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80009c2:	2006      	movs	r0, #6
 80009c4:	f000 fc49 	bl	800125a <HAL_NVIC_EnableIRQ>

}
 80009c8:	bf00      	nop
 80009ca:	3728      	adds	r7, #40	; 0x28
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	40023800 	.word	0x40023800
 80009d4:	40020000 	.word	0x40020000
 80009d8:	10110000 	.word	0x10110000
 80009dc:	40020800 	.word	0x40020800

080009e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009e4:	f000 faae 	bl	8000f44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009e8:	f000 f80a 	bl	8000a00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009ec:	f7ff ff74 	bl	80008d8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80009f0:	f000 f9ec 	bl	8000dcc <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */

  MX_BlueNRG_MS_Init();
 80009f4:	f7ff fefa 	bl	80007ec <MX_BlueNRG_MS_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MX_BlueNRG_MS_Process();
 80009f8:	f7ff ff44 	bl	8000884 <MX_BlueNRG_MS_Process>
 80009fc:	e7fc      	b.n	80009f8 <main+0x18>
	...

08000a00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b094      	sub	sp, #80	; 0x50
 8000a04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a06:	f107 0320 	add.w	r3, r7, #32
 8000a0a:	2230      	movs	r2, #48	; 0x30
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f003 f873 	bl	8003afa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a14:	f107 030c 	add.w	r3, r7, #12
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]
 8000a1e:	609a      	str	r2, [r3, #8]
 8000a20:	60da      	str	r2, [r3, #12]
 8000a22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a24:	2300      	movs	r3, #0
 8000a26:	60bb      	str	r3, [r7, #8]
 8000a28:	4b29      	ldr	r3, [pc, #164]	; (8000ad0 <SystemClock_Config+0xd0>)
 8000a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2c:	4a28      	ldr	r2, [pc, #160]	; (8000ad0 <SystemClock_Config+0xd0>)
 8000a2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a32:	6413      	str	r3, [r2, #64]	; 0x40
 8000a34:	4b26      	ldr	r3, [pc, #152]	; (8000ad0 <SystemClock_Config+0xd0>)
 8000a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a3c:	60bb      	str	r3, [r7, #8]
 8000a3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a40:	2300      	movs	r3, #0
 8000a42:	607b      	str	r3, [r7, #4]
 8000a44:	4b23      	ldr	r3, [pc, #140]	; (8000ad4 <SystemClock_Config+0xd4>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a4c:	4a21      	ldr	r2, [pc, #132]	; (8000ad4 <SystemClock_Config+0xd4>)
 8000a4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a52:	6013      	str	r3, [r2, #0]
 8000a54:	4b1f      	ldr	r3, [pc, #124]	; (8000ad4 <SystemClock_Config+0xd4>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a5c:	607b      	str	r3, [r7, #4]
 8000a5e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a60:	2302      	movs	r3, #2
 8000a62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a64:	2301      	movs	r3, #1
 8000a66:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a68:	2310      	movs	r3, #16
 8000a6a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a70:	2300      	movs	r3, #0
 8000a72:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000a74:	2310      	movs	r3, #16
 8000a76:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000a78:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000a7c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000a7e:	2304      	movs	r3, #4
 8000a80:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000a82:	2307      	movs	r3, #7
 8000a84:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a86:	f107 0320 	add.w	r3, r7, #32
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f000 fee8 	bl	8001860 <HAL_RCC_OscConfig>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000a96:	f000 f81f 	bl	8000ad8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a9a:	230f      	movs	r3, #15
 8000a9c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000aa6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000aaa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aac:	2300      	movs	r3, #0
 8000aae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ab0:	f107 030c 	add.w	r3, r7, #12
 8000ab4:	2102      	movs	r1, #2
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f001 f942 	bl	8001d40 <HAL_RCC_ClockConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000ac2:	f000 f809 	bl	8000ad8 <Error_Handler>
  }
}
 8000ac6:	bf00      	nop
 8000ac8:	3750      	adds	r7, #80	; 0x50
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	40007000 	.word	0x40007000

08000ad8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
	...

08000ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	607b      	str	r3, [r7, #4]
 8000af2:	4b10      	ldr	r3, [pc, #64]	; (8000b34 <HAL_MspInit+0x4c>)
 8000af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af6:	4a0f      	ldr	r2, [pc, #60]	; (8000b34 <HAL_MspInit+0x4c>)
 8000af8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000afc:	6453      	str	r3, [r2, #68]	; 0x44
 8000afe:	4b0d      	ldr	r3, [pc, #52]	; (8000b34 <HAL_MspInit+0x4c>)
 8000b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	603b      	str	r3, [r7, #0]
 8000b0e:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <HAL_MspInit+0x4c>)
 8000b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b12:	4a08      	ldr	r2, [pc, #32]	; (8000b34 <HAL_MspInit+0x4c>)
 8000b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b18:	6413      	str	r3, [r2, #64]	; 0x40
 8000b1a:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <HAL_MspInit+0x4c>)
 8000b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b22:	603b      	str	r3, [r7, #0]
 8000b24:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b26:	2007      	movs	r0, #7
 8000b28:	f000 fb70 	bl	800120c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b2c:	bf00      	nop
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	40023800 	.word	0x40023800

08000b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr

08000b46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b4a:	e7fe      	b.n	8000b4a <HardFault_Handler+0x4>

08000b4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <MemManage_Handler+0x4>

08000b52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b56:	e7fe      	b.n	8000b56 <BusFault_Handler+0x4>

08000b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b5c:	e7fe      	b.n	8000b5c <UsageFault_Handler+0x4>

08000b5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b62:	bf00      	nop
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr

08000b6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr

08000b7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b7e:	bf00      	nop
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr

08000b88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b8c:	f000 fa2c 	bl	8000fe8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b90:	bf00      	nop
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8000b98:	4802      	ldr	r0, [pc, #8]	; (8000ba4 <EXTI0_IRQHandler+0x10>)
 8000b9a:	f000 fba7 	bl	80012ec <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	20000408 	.word	0x20000408

08000ba8 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000bb2:	4b12      	ldr	r3, [pc, #72]	; (8000bfc <BSP_SPI1_Init+0x54>)
 8000bb4:	4a12      	ldr	r2, [pc, #72]	; (8000c00 <BSP_SPI1_Init+0x58>)
 8000bb6:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000bb8:	4b12      	ldr	r3, [pc, #72]	; (8000c04 <BSP_SPI1_Init+0x5c>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	1c5a      	adds	r2, r3, #1
 8000bbe:	4911      	ldr	r1, [pc, #68]	; (8000c04 <BSP_SPI1_Init+0x5c>)
 8000bc0:	600a      	str	r2, [r1, #0]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d114      	bne.n	8000bf0 <BSP_SPI1_Init+0x48>
  {
	if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8000bc6:	480d      	ldr	r0, [pc, #52]	; (8000bfc <BSP_SPI1_Init+0x54>)
 8000bc8:	f001 fcbc 	bl	8002544 <HAL_SPI_GetState>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d10e      	bne.n	8000bf0 <BSP_SPI1_Init+0x48>
	{
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
		/* Init the SPI Msp */
		SPI1_MspInit(&hspi1);
 8000bd2:	480a      	ldr	r0, [pc, #40]	; (8000bfc <BSP_SPI1_Init+0x54>)
 8000bd4:	f000 f87c 	bl	8000cd0 <SPI1_MspInit>
			{
				return BSP_ERROR_MSP_FAILURE;
			}
		}
#endif
		if(ret == BSP_ERROR_NONE)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d108      	bne.n	8000bf0 <BSP_SPI1_Init+0x48>
		{
			/* Init the SPI */
			if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8000bde:	4807      	ldr	r0, [pc, #28]	; (8000bfc <BSP_SPI1_Init+0x54>)
 8000be0:	f000 f83a 	bl	8000c58 <MX_SPI1_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d002      	beq.n	8000bf0 <BSP_SPI1_Init+0x48>
			{
				ret = BSP_ERROR_BUS_FAILURE;
 8000bea:	f06f 0307 	mvn.w	r3, #7
 8000bee:	607b      	str	r3, [r7, #4]
			}
		}
	}
  }

  return ret;
 8000bf0:	687b      	ldr	r3, [r7, #4]
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20000410 	.word	0x20000410
 8000c00:	40013000 	.word	0x40013000
 8000c04:	20000128 	.word	0x20000128

08000c08 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b088      	sub	sp, #32
 8000c0c:	af02      	add	r7, sp, #8
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	60b9      	str	r1, [r7, #8]
 8000c12:	4613      	mov	r3, r2
 8000c14:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8000c1a:	88fa      	ldrh	r2, [r7, #6]
 8000c1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c20:	9300      	str	r3, [sp, #0]
 8000c22:	4613      	mov	r3, r2
 8000c24:	68ba      	ldr	r2, [r7, #8]
 8000c26:	68f9      	ldr	r1, [r7, #12]
 8000c28:	4806      	ldr	r0, [pc, #24]	; (8000c44 <BSP_SPI1_SendRecv+0x3c>)
 8000c2a:	f001 fae9 	bl	8002200 <HAL_SPI_TransmitReceive>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d002      	beq.n	8000c3a <BSP_SPI1_SendRecv+0x32>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8000c34:	f06f 0305 	mvn.w	r3, #5
 8000c38:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8000c3a:	697b      	ldr	r3, [r7, #20]
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3718      	adds	r7, #24
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20000410 	.word	0x20000410

08000c48 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8000c4c:	f000 f9e0 	bl	8001010 <HAL_GetTick>
 8000c50:	4603      	mov	r3, r0
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8000c60:	2300      	movs	r3, #0
 8000c62:	73fb      	strb	r3, [r7, #15]
  hspi->Instance = SPI1;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	4a19      	ldr	r2, [pc, #100]	; (8000ccc <MX_SPI1_Init+0x74>)
 8000c68:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c70:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2200      	movs	r2, #0
 8000c76:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2200      	movs	r2, #0
 8000c82:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2200      	movs	r2, #0
 8000c88:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c90:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2218      	movs	r2, #24
 8000c96:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 10;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	220a      	movs	r2, #10
 8000cae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f001 fa37 	bl	8002124 <HAL_SPI_Init>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_SPI1_Init+0x68>
  {
    ret = HAL_ERROR;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3710      	adds	r7, #16
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40013000 	.word	0x40013000

08000cd0 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b08a      	sub	sp, #40	; 0x28
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cd8:	2300      	movs	r3, #0
 8000cda:	613b      	str	r3, [r7, #16]
 8000cdc:	4b2d      	ldr	r3, [pc, #180]	; (8000d94 <SPI1_MspInit+0xc4>)
 8000cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ce0:	4a2c      	ldr	r2, [pc, #176]	; (8000d94 <SPI1_MspInit+0xc4>)
 8000ce2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ce6:	6453      	str	r3, [r2, #68]	; 0x44
 8000ce8:	4b2a      	ldr	r3, [pc, #168]	; (8000d94 <SPI1_MspInit+0xc4>)
 8000cea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000cf0:	613b      	str	r3, [r7, #16]
 8000cf2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	4b26      	ldr	r3, [pc, #152]	; (8000d94 <SPI1_MspInit+0xc4>)
 8000cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfc:	4a25      	ldr	r2, [pc, #148]	; (8000d94 <SPI1_MspInit+0xc4>)
 8000cfe:	f043 0301 	orr.w	r3, r3, #1
 8000d02:	6313      	str	r3, [r2, #48]	; 0x30
 8000d04:	4b23      	ldr	r3, [pc, #140]	; (8000d94 <SPI1_MspInit+0xc4>)
 8000d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d10:	2300      	movs	r3, #0
 8000d12:	60bb      	str	r3, [r7, #8]
 8000d14:	4b1f      	ldr	r3, [pc, #124]	; (8000d94 <SPI1_MspInit+0xc4>)
 8000d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d18:	4a1e      	ldr	r2, [pc, #120]	; (8000d94 <SPI1_MspInit+0xc4>)
 8000d1a:	f043 0302 	orr.w	r3, r3, #2
 8000d1e:	6313      	str	r3, [r2, #48]	; 0x30
 8000d20:	4b1c      	ldr	r3, [pc, #112]	; (8000d94 <SPI1_MspInit+0xc4>)
 8000d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d24:	f003 0302 	and.w	r3, r3, #2
 8000d28:	60bb      	str	r3, [r7, #8]
 8000d2a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8000d2c:	2340      	movs	r3, #64	; 0x40
 8000d2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d30:	2302      	movs	r3, #2
 8000d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8000d3c:	2305      	movs	r3, #5
 8000d3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	4619      	mov	r1, r3
 8000d46:	4814      	ldr	r0, [pc, #80]	; (8000d98 <SPI1_MspInit+0xc8>)
 8000d48:	f000 faf4 	bl	8001334 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8000d4c:	2380      	movs	r3, #128	; 0x80
 8000d4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d50:	2302      	movs	r3, #2
 8000d52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8000d5c:	2305      	movs	r3, #5
 8000d5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	4619      	mov	r1, r3
 8000d66:	480c      	ldr	r0, [pc, #48]	; (8000d98 <SPI1_MspInit+0xc8>)
 8000d68:	f000 fae4 	bl	8001334 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8000d6c:	2308      	movs	r3, #8
 8000d6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d70:	2302      	movs	r3, #2
 8000d72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8000d7c:	2305      	movs	r3, #5
 8000d7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000d80:	f107 0314 	add.w	r3, r7, #20
 8000d84:	4619      	mov	r1, r3
 8000d86:	4805      	ldr	r0, [pc, #20]	; (8000d9c <SPI1_MspInit+0xcc>)
 8000d88:	f000 fad4 	bl	8001334 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8000d8c:	bf00      	nop
 8000d8e:	3728      	adds	r7, #40	; 0x28
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	40023800 	.word	0x40023800
 8000d98:	40020000 	.word	0x40020000
 8000d9c:	40020400 	.word	0x40020400

08000da0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000da4:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <SystemInit+0x28>)
 8000da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000daa:	4a07      	ldr	r2, [pc, #28]	; (8000dc8 <SystemInit+0x28>)
 8000dac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000db0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000db4:	4b04      	ldr	r3, [pc, #16]	; (8000dc8 <SystemInit+0x28>)
 8000db6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000dba:	609a      	str	r2, [r3, #8]
#endif
}
 8000dbc:	bf00      	nop
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	e000ed00 	.word	0xe000ed00

08000dcc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000dd0:	4b11      	ldr	r3, [pc, #68]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000dd2:	4a12      	ldr	r2, [pc, #72]	; (8000e1c <MX_USART1_UART_Init+0x50>)
 8000dd4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dd6:	4b10      	ldr	r3, [pc, #64]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000dd8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ddc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dde:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000de4:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dea:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000df0:	4b09      	ldr	r3, [pc, #36]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000df2:	220c      	movs	r2, #12
 8000df4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000df6:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dfc:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e02:	4805      	ldr	r0, [pc, #20]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000e04:	f001 fc58 	bl	80026b8 <HAL_UART_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e0e:	f7ff fe63 	bl	8000ad8 <Error_Handler>
  }

}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000468 	.word	0x20000468
 8000e1c:	40011000 	.word	0x40011000

08000e20 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08a      	sub	sp, #40	; 0x28
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e28:	f107 0314 	add.w	r3, r7, #20
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a28      	ldr	r2, [pc, #160]	; (8000ee0 <HAL_UART_MspInit+0xc0>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d14a      	bne.n	8000ed8 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	613b      	str	r3, [r7, #16]
 8000e46:	4b27      	ldr	r3, [pc, #156]	; (8000ee4 <HAL_UART_MspInit+0xc4>)
 8000e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4a:	4a26      	ldr	r2, [pc, #152]	; (8000ee4 <HAL_UART_MspInit+0xc4>)
 8000e4c:	f043 0310 	orr.w	r3, r3, #16
 8000e50:	6453      	str	r3, [r2, #68]	; 0x44
 8000e52:	4b24      	ldr	r3, [pc, #144]	; (8000ee4 <HAL_UART_MspInit+0xc4>)
 8000e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e56:	f003 0310 	and.w	r3, r3, #16
 8000e5a:	613b      	str	r3, [r7, #16]
 8000e5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
 8000e62:	4b20      	ldr	r3, [pc, #128]	; (8000ee4 <HAL_UART_MspInit+0xc4>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e66:	4a1f      	ldr	r2, [pc, #124]	; (8000ee4 <HAL_UART_MspInit+0xc4>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6e:	4b1d      	ldr	r3, [pc, #116]	; (8000ee4 <HAL_UART_MspInit+0xc4>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60bb      	str	r3, [r7, #8]
 8000e7e:	4b19      	ldr	r3, [pc, #100]	; (8000ee4 <HAL_UART_MspInit+0xc4>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e82:	4a18      	ldr	r2, [pc, #96]	; (8000ee4 <HAL_UART_MspInit+0xc4>)
 8000e84:	f043 0302 	orr.w	r3, r3, #2
 8000e88:	6313      	str	r3, [r2, #48]	; 0x30
 8000e8a:	4b16      	ldr	r3, [pc, #88]	; (8000ee4 <HAL_UART_MspInit+0xc4>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ea8:	2307      	movs	r3, #7
 8000eaa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	480d      	ldr	r0, [pc, #52]	; (8000ee8 <HAL_UART_MspInit+0xc8>)
 8000eb4:	f000 fa3e 	bl	8001334 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000eb8:	2340      	movs	r3, #64	; 0x40
 8000eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ec8:	2307      	movs	r3, #7
 8000eca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ecc:	f107 0314 	add.w	r3, r7, #20
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4806      	ldr	r0, [pc, #24]	; (8000eec <HAL_UART_MspInit+0xcc>)
 8000ed4:	f000 fa2e 	bl	8001334 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000ed8:	bf00      	nop
 8000eda:	3728      	adds	r7, #40	; 0x28
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40011000 	.word	0x40011000
 8000ee4:	40023800 	.word	0x40023800
 8000ee8:	40020000 	.word	0x40020000
 8000eec:	40020400 	.word	0x40020400

08000ef0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ef0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f28 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000ef4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000ef6:	e003      	b.n	8000f00 <LoopCopyDataInit>

08000ef8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000ef8:	4b0c      	ldr	r3, [pc, #48]	; (8000f2c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000efa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000efc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000efe:	3104      	adds	r1, #4

08000f00 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f00:	480b      	ldr	r0, [pc, #44]	; (8000f30 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000f02:	4b0c      	ldr	r3, [pc, #48]	; (8000f34 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000f04:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000f06:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000f08:	d3f6      	bcc.n	8000ef8 <CopyDataInit>
  ldr  r2, =_sbss
 8000f0a:	4a0b      	ldr	r2, [pc, #44]	; (8000f38 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000f0c:	e002      	b.n	8000f14 <LoopFillZerobss>

08000f0e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000f0e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000f10:	f842 3b04 	str.w	r3, [r2], #4

08000f14 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f14:	4b09      	ldr	r3, [pc, #36]	; (8000f3c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000f16:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000f18:	d3f9      	bcc.n	8000f0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f1a:	f7ff ff41 	bl	8000da0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f1e:	f002 fdbd 	bl	8003a9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f22:	f7ff fd5d 	bl	80009e0 <main>
  bx  lr    
 8000f26:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f28:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8000f2c:	08003b64 	.word	0x08003b64
  ldr  r0, =_sdata
 8000f30:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000f34:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8000f38:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8000f3c:	200004bc 	.word	0x200004bc

08000f40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f40:	e7fe      	b.n	8000f40 <ADC_IRQHandler>
	...

08000f44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f48:	4b0e      	ldr	r3, [pc, #56]	; (8000f84 <HAL_Init+0x40>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0d      	ldr	r2, [pc, #52]	; (8000f84 <HAL_Init+0x40>)
 8000f4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f54:	4b0b      	ldr	r3, [pc, #44]	; (8000f84 <HAL_Init+0x40>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a0a      	ldr	r2, [pc, #40]	; (8000f84 <HAL_Init+0x40>)
 8000f5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f60:	4b08      	ldr	r3, [pc, #32]	; (8000f84 <HAL_Init+0x40>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a07      	ldr	r2, [pc, #28]	; (8000f84 <HAL_Init+0x40>)
 8000f66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f6c:	2003      	movs	r0, #3
 8000f6e:	f000 f94d 	bl	800120c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f72:	2000      	movs	r0, #0
 8000f74:	f000 f808 	bl	8000f88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f78:	f7ff fdb6 	bl	8000ae8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40023c00 	.word	0x40023c00

08000f88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f90:	4b12      	ldr	r3, [pc, #72]	; (8000fdc <HAL_InitTick+0x54>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b12      	ldr	r3, [pc, #72]	; (8000fe0 <HAL_InitTick+0x58>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f000 f965 	bl	8001276 <HAL_SYSTICK_Config>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e00e      	b.n	8000fd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b0f      	cmp	r3, #15
 8000fba:	d80a      	bhi.n	8000fd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc4:	f000 f92d 	bl	8001222 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fc8:	4a06      	ldr	r2, [pc, #24]	; (8000fe4 <HAL_InitTick+0x5c>)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	e000      	b.n	8000fd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	20000000 	.word	0x20000000
 8000fe0:	20000008 	.word	0x20000008
 8000fe4:	20000004 	.word	0x20000004

08000fe8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fec:	4b06      	ldr	r3, [pc, #24]	; (8001008 <HAL_IncTick+0x20>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4b06      	ldr	r3, [pc, #24]	; (800100c <HAL_IncTick+0x24>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	4a04      	ldr	r2, [pc, #16]	; (800100c <HAL_IncTick+0x24>)
 8000ffa:	6013      	str	r3, [r2, #0]
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	20000008 	.word	0x20000008
 800100c:	200004a8 	.word	0x200004a8

08001010 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  return uwTick;
 8001014:	4b03      	ldr	r3, [pc, #12]	; (8001024 <HAL_GetTick+0x14>)
 8001016:	681b      	ldr	r3, [r3, #0]
}
 8001018:	4618      	mov	r0, r3
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	200004a8 	.word	0x200004a8

08001028 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001030:	f7ff ffee 	bl	8001010 <HAL_GetTick>
 8001034:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001040:	d005      	beq.n	800104e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001042:	4b09      	ldr	r3, [pc, #36]	; (8001068 <HAL_Delay+0x40>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	461a      	mov	r2, r3
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	4413      	add	r3, r2
 800104c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800104e:	bf00      	nop
 8001050:	f7ff ffde 	bl	8001010 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	68fa      	ldr	r2, [r7, #12]
 800105c:	429a      	cmp	r2, r3
 800105e:	d8f7      	bhi.n	8001050 <HAL_Delay+0x28>
  {
  }
}
 8001060:	bf00      	nop
 8001062:	3710      	adds	r7, #16
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000008 	.word	0x20000008

0800106c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f003 0307 	and.w	r3, r3, #7
 800107a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800107c:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <__NVIC_SetPriorityGrouping+0x44>)
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001082:	68ba      	ldr	r2, [r7, #8]
 8001084:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001088:	4013      	ands	r3, r2
 800108a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001094:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001098:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800109c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800109e:	4a04      	ldr	r2, [pc, #16]	; (80010b0 <__NVIC_SetPriorityGrouping+0x44>)
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	60d3      	str	r3, [r2, #12]
}
 80010a4:	bf00      	nop
 80010a6:	3714      	adds	r7, #20
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	e000ed00 	.word	0xe000ed00

080010b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010b8:	4b04      	ldr	r3, [pc, #16]	; (80010cc <__NVIC_GetPriorityGrouping+0x18>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	0a1b      	lsrs	r3, r3, #8
 80010be:	f003 0307 	and.w	r3, r3, #7
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	e000ed00 	.word	0xe000ed00

080010d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	db0b      	blt.n	80010fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	f003 021f 	and.w	r2, r3, #31
 80010e8:	4907      	ldr	r1, [pc, #28]	; (8001108 <__NVIC_EnableIRQ+0x38>)
 80010ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ee:	095b      	lsrs	r3, r3, #5
 80010f0:	2001      	movs	r0, #1
 80010f2:	fa00 f202 	lsl.w	r2, r0, r2
 80010f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	e000e100 	.word	0xe000e100

0800110c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	6039      	str	r1, [r7, #0]
 8001116:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111c:	2b00      	cmp	r3, #0
 800111e:	db0a      	blt.n	8001136 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	b2da      	uxtb	r2, r3
 8001124:	490c      	ldr	r1, [pc, #48]	; (8001158 <__NVIC_SetPriority+0x4c>)
 8001126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112a:	0112      	lsls	r2, r2, #4
 800112c:	b2d2      	uxtb	r2, r2
 800112e:	440b      	add	r3, r1
 8001130:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001134:	e00a      	b.n	800114c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	b2da      	uxtb	r2, r3
 800113a:	4908      	ldr	r1, [pc, #32]	; (800115c <__NVIC_SetPriority+0x50>)
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	f003 030f 	and.w	r3, r3, #15
 8001142:	3b04      	subs	r3, #4
 8001144:	0112      	lsls	r2, r2, #4
 8001146:	b2d2      	uxtb	r2, r2
 8001148:	440b      	add	r3, r1
 800114a:	761a      	strb	r2, [r3, #24]
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	e000e100 	.word	0xe000e100
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001160:	b480      	push	{r7}
 8001162:	b089      	sub	sp, #36	; 0x24
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	f003 0307 	and.w	r3, r3, #7
 8001172:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	f1c3 0307 	rsb	r3, r3, #7
 800117a:	2b04      	cmp	r3, #4
 800117c:	bf28      	it	cs
 800117e:	2304      	movcs	r3, #4
 8001180:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	3304      	adds	r3, #4
 8001186:	2b06      	cmp	r3, #6
 8001188:	d902      	bls.n	8001190 <NVIC_EncodePriority+0x30>
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	3b03      	subs	r3, #3
 800118e:	e000      	b.n	8001192 <NVIC_EncodePriority+0x32>
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001194:	f04f 32ff 	mov.w	r2, #4294967295
 8001198:	69bb      	ldr	r3, [r7, #24]
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	43da      	mvns	r2, r3
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	401a      	ands	r2, r3
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011a8:	f04f 31ff 	mov.w	r1, #4294967295
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	fa01 f303 	lsl.w	r3, r1, r3
 80011b2:	43d9      	mvns	r1, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b8:	4313      	orrs	r3, r2
         );
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3724      	adds	r7, #36	; 0x24
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
	...

080011c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011d8:	d301      	bcc.n	80011de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011da:	2301      	movs	r3, #1
 80011dc:	e00f      	b.n	80011fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011de:	4a0a      	ldr	r2, [pc, #40]	; (8001208 <SysTick_Config+0x40>)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	3b01      	subs	r3, #1
 80011e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011e6:	210f      	movs	r1, #15
 80011e8:	f04f 30ff 	mov.w	r0, #4294967295
 80011ec:	f7ff ff8e 	bl	800110c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011f0:	4b05      	ldr	r3, [pc, #20]	; (8001208 <SysTick_Config+0x40>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011f6:	4b04      	ldr	r3, [pc, #16]	; (8001208 <SysTick_Config+0x40>)
 80011f8:	2207      	movs	r2, #7
 80011fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	e000e010 	.word	0xe000e010

0800120c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff ff29 	bl	800106c <__NVIC_SetPriorityGrouping>
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001222:	b580      	push	{r7, lr}
 8001224:	b086      	sub	sp, #24
 8001226:	af00      	add	r7, sp, #0
 8001228:	4603      	mov	r3, r0
 800122a:	60b9      	str	r1, [r7, #8]
 800122c:	607a      	str	r2, [r7, #4]
 800122e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001234:	f7ff ff3e 	bl	80010b4 <__NVIC_GetPriorityGrouping>
 8001238:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	68b9      	ldr	r1, [r7, #8]
 800123e:	6978      	ldr	r0, [r7, #20]
 8001240:	f7ff ff8e 	bl	8001160 <NVIC_EncodePriority>
 8001244:	4602      	mov	r2, r0
 8001246:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800124a:	4611      	mov	r1, r2
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff5d 	bl	800110c <__NVIC_SetPriority>
}
 8001252:	bf00      	nop
 8001254:	3718      	adds	r7, #24
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b082      	sub	sp, #8
 800125e:	af00      	add	r7, sp, #0
 8001260:	4603      	mov	r3, r0
 8001262:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff ff31 	bl	80010d0 <__NVIC_EnableIRQ>
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b082      	sub	sp, #8
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f7ff ffa2 	bl	80011c8 <SysTick_Config>
 8001284:	4603      	mov	r3, r0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800128e:	b480      	push	{r7}
 8001290:	b087      	sub	sp, #28
 8001292:	af00      	add	r7, sp, #0
 8001294:	60f8      	str	r0, [r7, #12]
 8001296:	460b      	mov	r3, r1
 8001298:	607a      	str	r2, [r7, #4]
 800129a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800129c:	2300      	movs	r3, #0
 800129e:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80012a0:	7afb      	ldrb	r3, [r7, #11]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d103      	bne.n	80012ae <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	605a      	str	r2, [r3, #4]
      break;
 80012ac:	e002      	b.n	80012b4 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	75fb      	strb	r3, [r7, #23]
      break;
 80012b2:	bf00      	nop
  }

  return status;
 80012b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	371c      	adds	r7, #28
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80012c2:	b480      	push	{r7}
 80012c4:	b083      	sub	sp, #12
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
 80012ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d101      	bne.n	80012d6 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e003      	b.n	80012de <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	683a      	ldr	r2, [r7, #0]
 80012da:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80012dc:	2300      	movs	r3, #0
  }
}
 80012de:	4618      	mov	r0, r3
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
	...

080012ec <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 031f 	and.w	r3, r3, #31
 80012fc:	2201      	movs	r2, #1
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	60fb      	str	r3, [r7, #12]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8001304:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <HAL_EXTI_IRQHandler+0x44>)
 8001306:	695b      	ldr	r3, [r3, #20]
 8001308:	68fa      	ldr	r2, [r7, #12]
 800130a:	4013      	ands	r3, r2
 800130c:	60bb      	str	r3, [r7, #8]
  if (regval != 0x00u)
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d009      	beq.n	8001328 <HAL_EXTI_IRQHandler+0x3c>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 8001314:	4a06      	ldr	r2, [pc, #24]	; (8001330 <HAL_EXTI_IRQHandler+0x44>)
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d002      	beq.n	8001328 <HAL_EXTI_IRQHandler+0x3c>
    {
      hexti->PendingCallback();
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	4798      	blx	r3
    }
  }
}
 8001328:	bf00      	nop
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40013c00 	.word	0x40013c00

08001334 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001334:	b480      	push	{r7}
 8001336:	b089      	sub	sp, #36	; 0x24
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001342:	2300      	movs	r3, #0
 8001344:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800134a:	2300      	movs	r3, #0
 800134c:	61fb      	str	r3, [r7, #28]
 800134e:	e159      	b.n	8001604 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001350:	2201      	movs	r2, #1
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	4013      	ands	r3, r2
 8001362:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001364:	693a      	ldr	r2, [r7, #16]
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	429a      	cmp	r2, r3
 800136a:	f040 8148 	bne.w	80015fe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d00b      	beq.n	800138e <HAL_GPIO_Init+0x5a>
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2b02      	cmp	r3, #2
 800137c:	d007      	beq.n	800138e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001382:	2b11      	cmp	r3, #17
 8001384:	d003      	beq.n	800138e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	2b12      	cmp	r3, #18
 800138c:	d130      	bne.n	80013f0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	2203      	movs	r2, #3
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	43db      	mvns	r3, r3
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4013      	ands	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	68da      	ldr	r2, [r3, #12]
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	fa02 f303 	lsl.w	r3, r2, r3
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013c4:	2201      	movs	r2, #1
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	43db      	mvns	r3, r3
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	4013      	ands	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	091b      	lsrs	r3, r3, #4
 80013da:	f003 0201 	and.w	r2, r3, #1
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	fa02 f303 	lsl.w	r3, r2, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	2203      	movs	r2, #3
 80013fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001400:	43db      	mvns	r3, r3
 8001402:	69ba      	ldr	r2, [r7, #24]
 8001404:	4013      	ands	r3, r2
 8001406:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	689a      	ldr	r2, [r3, #8]
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	4313      	orrs	r3, r2
 8001418:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	2b02      	cmp	r3, #2
 8001426:	d003      	beq.n	8001430 <HAL_GPIO_Init+0xfc>
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	2b12      	cmp	r3, #18
 800142e:	d123      	bne.n	8001478 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	08da      	lsrs	r2, r3, #3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	3208      	adds	r2, #8
 8001438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800143c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	f003 0307 	and.w	r3, r3, #7
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	220f      	movs	r2, #15
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	43db      	mvns	r3, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4013      	ands	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	691a      	ldr	r2, [r3, #16]
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	f003 0307 	and.w	r3, r3, #7
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4313      	orrs	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	08da      	lsrs	r2, r3, #3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	3208      	adds	r2, #8
 8001472:	69b9      	ldr	r1, [r7, #24]
 8001474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	2203      	movs	r2, #3
 8001484:	fa02 f303 	lsl.w	r3, r2, r3
 8001488:	43db      	mvns	r3, r3
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	4013      	ands	r3, r2
 800148e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	f003 0203 	and.w	r2, r3, #3
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	69ba      	ldr	r2, [r7, #24]
 80014aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	f000 80a2 	beq.w	80015fe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b56      	ldr	r3, [pc, #344]	; (8001618 <HAL_GPIO_Init+0x2e4>)
 80014c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c2:	4a55      	ldr	r2, [pc, #340]	; (8001618 <HAL_GPIO_Init+0x2e4>)
 80014c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014c8:	6453      	str	r3, [r2, #68]	; 0x44
 80014ca:	4b53      	ldr	r3, [pc, #332]	; (8001618 <HAL_GPIO_Init+0x2e4>)
 80014cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014d6:	4a51      	ldr	r2, [pc, #324]	; (800161c <HAL_GPIO_Init+0x2e8>)
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	089b      	lsrs	r3, r3, #2
 80014dc:	3302      	adds	r3, #2
 80014de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	f003 0303 	and.w	r3, r3, #3
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	220f      	movs	r2, #15
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43db      	mvns	r3, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4013      	ands	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a48      	ldr	r2, [pc, #288]	; (8001620 <HAL_GPIO_Init+0x2ec>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d019      	beq.n	8001536 <HAL_GPIO_Init+0x202>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a47      	ldr	r2, [pc, #284]	; (8001624 <HAL_GPIO_Init+0x2f0>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d013      	beq.n	8001532 <HAL_GPIO_Init+0x1fe>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a46      	ldr	r2, [pc, #280]	; (8001628 <HAL_GPIO_Init+0x2f4>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d00d      	beq.n	800152e <HAL_GPIO_Init+0x1fa>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a45      	ldr	r2, [pc, #276]	; (800162c <HAL_GPIO_Init+0x2f8>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d007      	beq.n	800152a <HAL_GPIO_Init+0x1f6>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a44      	ldr	r2, [pc, #272]	; (8001630 <HAL_GPIO_Init+0x2fc>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d101      	bne.n	8001526 <HAL_GPIO_Init+0x1f2>
 8001522:	2304      	movs	r3, #4
 8001524:	e008      	b.n	8001538 <HAL_GPIO_Init+0x204>
 8001526:	2307      	movs	r3, #7
 8001528:	e006      	b.n	8001538 <HAL_GPIO_Init+0x204>
 800152a:	2303      	movs	r3, #3
 800152c:	e004      	b.n	8001538 <HAL_GPIO_Init+0x204>
 800152e:	2302      	movs	r3, #2
 8001530:	e002      	b.n	8001538 <HAL_GPIO_Init+0x204>
 8001532:	2301      	movs	r3, #1
 8001534:	e000      	b.n	8001538 <HAL_GPIO_Init+0x204>
 8001536:	2300      	movs	r3, #0
 8001538:	69fa      	ldr	r2, [r7, #28]
 800153a:	f002 0203 	and.w	r2, r2, #3
 800153e:	0092      	lsls	r2, r2, #2
 8001540:	4093      	lsls	r3, r2
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	4313      	orrs	r3, r2
 8001546:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001548:	4934      	ldr	r1, [pc, #208]	; (800161c <HAL_GPIO_Init+0x2e8>)
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	089b      	lsrs	r3, r3, #2
 800154e:	3302      	adds	r3, #2
 8001550:	69ba      	ldr	r2, [r7, #24]
 8001552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001556:	4b37      	ldr	r3, [pc, #220]	; (8001634 <HAL_GPIO_Init+0x300>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	43db      	mvns	r3, r3
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	4013      	ands	r3, r2
 8001564:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800156e:	2b00      	cmp	r3, #0
 8001570:	d003      	beq.n	800157a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001572:	69ba      	ldr	r2, [r7, #24]
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	4313      	orrs	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800157a:	4a2e      	ldr	r2, [pc, #184]	; (8001634 <HAL_GPIO_Init+0x300>)
 800157c:	69bb      	ldr	r3, [r7, #24]
 800157e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001580:	4b2c      	ldr	r3, [pc, #176]	; (8001634 <HAL_GPIO_Init+0x300>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	43db      	mvns	r3, r3
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	4013      	ands	r3, r2
 800158e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001598:	2b00      	cmp	r3, #0
 800159a:	d003      	beq.n	80015a4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800159c:	69ba      	ldr	r2, [r7, #24]
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015a4:	4a23      	ldr	r2, [pc, #140]	; (8001634 <HAL_GPIO_Init+0x300>)
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015aa:	4b22      	ldr	r3, [pc, #136]	; (8001634 <HAL_GPIO_Init+0x300>)
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	43db      	mvns	r3, r3
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	4013      	ands	r3, r2
 80015b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d003      	beq.n	80015ce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80015c6:	69ba      	ldr	r2, [r7, #24]
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015ce:	4a19      	ldr	r2, [pc, #100]	; (8001634 <HAL_GPIO_Init+0x300>)
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015d4:	4b17      	ldr	r3, [pc, #92]	; (8001634 <HAL_GPIO_Init+0x300>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	43db      	mvns	r3, r3
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	4013      	ands	r3, r2
 80015e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d003      	beq.n	80015f8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015f8:	4a0e      	ldr	r2, [pc, #56]	; (8001634 <HAL_GPIO_Init+0x300>)
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	3301      	adds	r3, #1
 8001602:	61fb      	str	r3, [r7, #28]
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	2b0f      	cmp	r3, #15
 8001608:	f67f aea2 	bls.w	8001350 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800160c:	bf00      	nop
 800160e:	3724      	adds	r7, #36	; 0x24
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	40023800 	.word	0x40023800
 800161c:	40013800 	.word	0x40013800
 8001620:	40020000 	.word	0x40020000
 8001624:	40020400 	.word	0x40020400
 8001628:	40020800 	.word	0x40020800
 800162c:	40020c00 	.word	0x40020c00
 8001630:	40021000 	.word	0x40021000
 8001634:	40013c00 	.word	0x40013c00

08001638 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001638:	b480      	push	{r7}
 800163a:	b087      	sub	sp, #28
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001642:	2300      	movs	r3, #0
 8001644:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800164a:	2300      	movs	r3, #0
 800164c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	e0bb      	b.n	80017cc <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001654:	2201      	movs	r2, #1
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	4013      	ands	r3, r2
 8001664:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	429a      	cmp	r2, r3
 800166c:	f040 80ab 	bne.w	80017c6 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001670:	4a5b      	ldr	r2, [pc, #364]	; (80017e0 <HAL_GPIO_DeInit+0x1a8>)
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	089b      	lsrs	r3, r3, #2
 8001676:	3302      	adds	r3, #2
 8001678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800167c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	f003 0303 	and.w	r3, r3, #3
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	220f      	movs	r2, #15
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	68ba      	ldr	r2, [r7, #8]
 800168e:	4013      	ands	r3, r2
 8001690:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a53      	ldr	r2, [pc, #332]	; (80017e4 <HAL_GPIO_DeInit+0x1ac>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d019      	beq.n	80016ce <HAL_GPIO_DeInit+0x96>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4a52      	ldr	r2, [pc, #328]	; (80017e8 <HAL_GPIO_DeInit+0x1b0>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d013      	beq.n	80016ca <HAL_GPIO_DeInit+0x92>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a51      	ldr	r2, [pc, #324]	; (80017ec <HAL_GPIO_DeInit+0x1b4>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d00d      	beq.n	80016c6 <HAL_GPIO_DeInit+0x8e>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a50      	ldr	r2, [pc, #320]	; (80017f0 <HAL_GPIO_DeInit+0x1b8>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d007      	beq.n	80016c2 <HAL_GPIO_DeInit+0x8a>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4a4f      	ldr	r2, [pc, #316]	; (80017f4 <HAL_GPIO_DeInit+0x1bc>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d101      	bne.n	80016be <HAL_GPIO_DeInit+0x86>
 80016ba:	2304      	movs	r3, #4
 80016bc:	e008      	b.n	80016d0 <HAL_GPIO_DeInit+0x98>
 80016be:	2307      	movs	r3, #7
 80016c0:	e006      	b.n	80016d0 <HAL_GPIO_DeInit+0x98>
 80016c2:	2303      	movs	r3, #3
 80016c4:	e004      	b.n	80016d0 <HAL_GPIO_DeInit+0x98>
 80016c6:	2302      	movs	r3, #2
 80016c8:	e002      	b.n	80016d0 <HAL_GPIO_DeInit+0x98>
 80016ca:	2301      	movs	r3, #1
 80016cc:	e000      	b.n	80016d0 <HAL_GPIO_DeInit+0x98>
 80016ce:	2300      	movs	r3, #0
 80016d0:	697a      	ldr	r2, [r7, #20]
 80016d2:	f002 0203 	and.w	r2, r2, #3
 80016d6:	0092      	lsls	r2, r2, #2
 80016d8:	4093      	lsls	r3, r2
 80016da:	68ba      	ldr	r2, [r7, #8]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d132      	bne.n	8001746 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80016e0:	4b45      	ldr	r3, [pc, #276]	; (80017f8 <HAL_GPIO_DeInit+0x1c0>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	43db      	mvns	r3, r3
 80016e8:	4943      	ldr	r1, [pc, #268]	; (80017f8 <HAL_GPIO_DeInit+0x1c0>)
 80016ea:	4013      	ands	r3, r2
 80016ec:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80016ee:	4b42      	ldr	r3, [pc, #264]	; (80017f8 <HAL_GPIO_DeInit+0x1c0>)
 80016f0:	685a      	ldr	r2, [r3, #4]
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	43db      	mvns	r3, r3
 80016f6:	4940      	ldr	r1, [pc, #256]	; (80017f8 <HAL_GPIO_DeInit+0x1c0>)
 80016f8:	4013      	ands	r3, r2
 80016fa:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80016fc:	4b3e      	ldr	r3, [pc, #248]	; (80017f8 <HAL_GPIO_DeInit+0x1c0>)
 80016fe:	689a      	ldr	r2, [r3, #8]
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	43db      	mvns	r3, r3
 8001704:	493c      	ldr	r1, [pc, #240]	; (80017f8 <HAL_GPIO_DeInit+0x1c0>)
 8001706:	4013      	ands	r3, r2
 8001708:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800170a:	4b3b      	ldr	r3, [pc, #236]	; (80017f8 <HAL_GPIO_DeInit+0x1c0>)
 800170c:	68da      	ldr	r2, [r3, #12]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	43db      	mvns	r3, r3
 8001712:	4939      	ldr	r1, [pc, #228]	; (80017f8 <HAL_GPIO_DeInit+0x1c0>)
 8001714:	4013      	ands	r3, r2
 8001716:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	f003 0303 	and.w	r3, r3, #3
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	220f      	movs	r2, #15
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001728:	4a2d      	ldr	r2, [pc, #180]	; (80017e0 <HAL_GPIO_DeInit+0x1a8>)
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	089b      	lsrs	r3, r3, #2
 800172e:	3302      	adds	r3, #2
 8001730:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	43da      	mvns	r2, r3
 8001738:	4829      	ldr	r0, [pc, #164]	; (80017e0 <HAL_GPIO_DeInit+0x1a8>)
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	089b      	lsrs	r3, r3, #2
 800173e:	400a      	ands	r2, r1
 8001740:	3302      	adds	r3, #2
 8001742:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	2103      	movs	r1, #3
 8001750:	fa01 f303 	lsl.w	r3, r1, r3
 8001754:	43db      	mvns	r3, r3
 8001756:	401a      	ands	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	08da      	lsrs	r2, r3, #3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3208      	adds	r2, #8
 8001764:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	220f      	movs	r2, #15
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	43db      	mvns	r3, r3
 8001778:	697a      	ldr	r2, [r7, #20]
 800177a:	08d2      	lsrs	r2, r2, #3
 800177c:	4019      	ands	r1, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	3208      	adds	r2, #8
 8001782:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	68da      	ldr	r2, [r3, #12]
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	2103      	movs	r1, #3
 8001790:	fa01 f303 	lsl.w	r3, r1, r3
 8001794:	43db      	mvns	r3, r3
 8001796:	401a      	ands	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685a      	ldr	r2, [r3, #4]
 80017a0:	2101      	movs	r1, #1
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	fa01 f303 	lsl.w	r3, r1, r3
 80017a8:	43db      	mvns	r3, r3
 80017aa:	401a      	ands	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	689a      	ldr	r2, [r3, #8]
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	2103      	movs	r1, #3
 80017ba:	fa01 f303 	lsl.w	r3, r1, r3
 80017be:	43db      	mvns	r3, r3
 80017c0:	401a      	ands	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	3301      	adds	r3, #1
 80017ca:	617b      	str	r3, [r7, #20]
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	2b0f      	cmp	r3, #15
 80017d0:	f67f af40 	bls.w	8001654 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80017d4:	bf00      	nop
 80017d6:	371c      	adds	r7, #28
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	40013800 	.word	0x40013800
 80017e4:	40020000 	.word	0x40020000
 80017e8:	40020400 	.word	0x40020400
 80017ec:	40020800 	.word	0x40020800
 80017f0:	40020c00 	.word	0x40020c00
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40013c00 	.word	0x40013c00

080017fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	460b      	mov	r3, r1
 8001806:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	691a      	ldr	r2, [r3, #16]
 800180c:	887b      	ldrh	r3, [r7, #2]
 800180e:	4013      	ands	r3, r2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d002      	beq.n	800181a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001814:	2301      	movs	r3, #1
 8001816:	73fb      	strb	r3, [r7, #15]
 8001818:	e001      	b.n	800181e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800181a:	2300      	movs	r3, #0
 800181c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800181e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001820:	4618      	mov	r0, r3
 8001822:	3714      	adds	r7, #20
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	460b      	mov	r3, r1
 8001836:	807b      	strh	r3, [r7, #2]
 8001838:	4613      	mov	r3, r2
 800183a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800183c:	787b      	ldrb	r3, [r7, #1]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d003      	beq.n	800184a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001842:	887a      	ldrh	r2, [r7, #2]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001848:	e003      	b.n	8001852 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800184a:	887b      	ldrh	r3, [r7, #2]
 800184c:	041a      	lsls	r2, r3, #16
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	619a      	str	r2, [r3, #24]
}
 8001852:	bf00      	nop
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
	...

08001860 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d101      	bne.n	8001872 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e25b      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	2b00      	cmp	r3, #0
 800187c:	d075      	beq.n	800196a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800187e:	4ba3      	ldr	r3, [pc, #652]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f003 030c 	and.w	r3, r3, #12
 8001886:	2b04      	cmp	r3, #4
 8001888:	d00c      	beq.n	80018a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800188a:	4ba0      	ldr	r3, [pc, #640]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001892:	2b08      	cmp	r3, #8
 8001894:	d112      	bne.n	80018bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001896:	4b9d      	ldr	r3, [pc, #628]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800189e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018a2:	d10b      	bne.n	80018bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018a4:	4b99      	ldr	r3, [pc, #612]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d05b      	beq.n	8001968 <HAL_RCC_OscConfig+0x108>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d157      	bne.n	8001968 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e236      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018c4:	d106      	bne.n	80018d4 <HAL_RCC_OscConfig+0x74>
 80018c6:	4b91      	ldr	r3, [pc, #580]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a90      	ldr	r2, [pc, #576]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80018cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018d0:	6013      	str	r3, [r2, #0]
 80018d2:	e01d      	b.n	8001910 <HAL_RCC_OscConfig+0xb0>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018dc:	d10c      	bne.n	80018f8 <HAL_RCC_OscConfig+0x98>
 80018de:	4b8b      	ldr	r3, [pc, #556]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a8a      	ldr	r2, [pc, #552]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80018e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018e8:	6013      	str	r3, [r2, #0]
 80018ea:	4b88      	ldr	r3, [pc, #544]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a87      	ldr	r2, [pc, #540]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80018f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f4:	6013      	str	r3, [r2, #0]
 80018f6:	e00b      	b.n	8001910 <HAL_RCC_OscConfig+0xb0>
 80018f8:	4b84      	ldr	r3, [pc, #528]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a83      	ldr	r2, [pc, #524]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80018fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001902:	6013      	str	r3, [r2, #0]
 8001904:	4b81      	ldr	r3, [pc, #516]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a80      	ldr	r2, [pc, #512]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 800190a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800190e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d013      	beq.n	8001940 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001918:	f7ff fb7a 	bl	8001010 <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001920:	f7ff fb76 	bl	8001010 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b64      	cmp	r3, #100	; 0x64
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e1fb      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001932:	4b76      	ldr	r3, [pc, #472]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d0f0      	beq.n	8001920 <HAL_RCC_OscConfig+0xc0>
 800193e:	e014      	b.n	800196a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001940:	f7ff fb66 	bl	8001010 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001946:	e008      	b.n	800195a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001948:	f7ff fb62 	bl	8001010 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b64      	cmp	r3, #100	; 0x64
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e1e7      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800195a:	4b6c      	ldr	r3, [pc, #432]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f0      	bne.n	8001948 <HAL_RCC_OscConfig+0xe8>
 8001966:	e000      	b.n	800196a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001968:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0302 	and.w	r3, r3, #2
 8001972:	2b00      	cmp	r3, #0
 8001974:	d063      	beq.n	8001a3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001976:	4b65      	ldr	r3, [pc, #404]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	f003 030c 	and.w	r3, r3, #12
 800197e:	2b00      	cmp	r3, #0
 8001980:	d00b      	beq.n	800199a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001982:	4b62      	ldr	r3, [pc, #392]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800198a:	2b08      	cmp	r3, #8
 800198c:	d11c      	bne.n	80019c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800198e:	4b5f      	ldr	r3, [pc, #380]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d116      	bne.n	80019c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800199a:	4b5c      	ldr	r3, [pc, #368]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d005      	beq.n	80019b2 <HAL_RCC_OscConfig+0x152>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d001      	beq.n	80019b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e1bb      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b2:	4b56      	ldr	r3, [pc, #344]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	691b      	ldr	r3, [r3, #16]
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	4952      	ldr	r1, [pc, #328]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80019c2:	4313      	orrs	r3, r2
 80019c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019c6:	e03a      	b.n	8001a3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d020      	beq.n	8001a12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019d0:	4b4f      	ldr	r3, [pc, #316]	; (8001b10 <HAL_RCC_OscConfig+0x2b0>)
 80019d2:	2201      	movs	r2, #1
 80019d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d6:	f7ff fb1b 	bl	8001010 <HAL_GetTick>
 80019da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019dc:	e008      	b.n	80019f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019de:	f7ff fb17 	bl	8001010 <HAL_GetTick>
 80019e2:	4602      	mov	r2, r0
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d901      	bls.n	80019f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80019ec:	2303      	movs	r3, #3
 80019ee:	e19c      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f0:	4b46      	ldr	r3, [pc, #280]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d0f0      	beq.n	80019de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019fc:	4b43      	ldr	r3, [pc, #268]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	00db      	lsls	r3, r3, #3
 8001a0a:	4940      	ldr	r1, [pc, #256]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	600b      	str	r3, [r1, #0]
 8001a10:	e015      	b.n	8001a3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a12:	4b3f      	ldr	r3, [pc, #252]	; (8001b10 <HAL_RCC_OscConfig+0x2b0>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a18:	f7ff fafa 	bl	8001010 <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a20:	f7ff faf6 	bl	8001010 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e17b      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a32:	4b36      	ldr	r3, [pc, #216]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1f0      	bne.n	8001a20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0308 	and.w	r3, r3, #8
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d030      	beq.n	8001aac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d016      	beq.n	8001a80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a52:	4b30      	ldr	r3, [pc, #192]	; (8001b14 <HAL_RCC_OscConfig+0x2b4>)
 8001a54:	2201      	movs	r2, #1
 8001a56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a58:	f7ff fada 	bl	8001010 <HAL_GetTick>
 8001a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a5e:	e008      	b.n	8001a72 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a60:	f7ff fad6 	bl	8001010 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d901      	bls.n	8001a72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e15b      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a72:	4b26      	ldr	r3, [pc, #152]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001a74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d0f0      	beq.n	8001a60 <HAL_RCC_OscConfig+0x200>
 8001a7e:	e015      	b.n	8001aac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a80:	4b24      	ldr	r3, [pc, #144]	; (8001b14 <HAL_RCC_OscConfig+0x2b4>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a86:	f7ff fac3 	bl	8001010 <HAL_GetTick>
 8001a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a8c:	e008      	b.n	8001aa0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a8e:	f7ff fabf 	bl	8001010 <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d901      	bls.n	8001aa0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e144      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa0:	4b1a      	ldr	r3, [pc, #104]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001aa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001aa4:	f003 0302 	and.w	r3, r3, #2
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1f0      	bne.n	8001a8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 0304 	and.w	r3, r3, #4
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	f000 80a0 	beq.w	8001bfa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aba:	2300      	movs	r3, #0
 8001abc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001abe:	4b13      	ldr	r3, [pc, #76]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10f      	bne.n	8001aea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	60bb      	str	r3, [r7, #8]
 8001ace:	4b0f      	ldr	r3, [pc, #60]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	4a0e      	ldr	r2, [pc, #56]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8001ada:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <HAL_RCC_OscConfig+0x2ac>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae2:	60bb      	str	r3, [r7, #8]
 8001ae4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aea:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <HAL_RCC_OscConfig+0x2b8>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d121      	bne.n	8001b3a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001af6:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <HAL_RCC_OscConfig+0x2b8>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a07      	ldr	r2, [pc, #28]	; (8001b18 <HAL_RCC_OscConfig+0x2b8>)
 8001afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b02:	f7ff fa85 	bl	8001010 <HAL_GetTick>
 8001b06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b08:	e011      	b.n	8001b2e <HAL_RCC_OscConfig+0x2ce>
 8001b0a:	bf00      	nop
 8001b0c:	40023800 	.word	0x40023800
 8001b10:	42470000 	.word	0x42470000
 8001b14:	42470e80 	.word	0x42470e80
 8001b18:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b1c:	f7ff fa78 	bl	8001010 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e0fd      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b2e:	4b81      	ldr	r3, [pc, #516]	; (8001d34 <HAL_RCC_OscConfig+0x4d4>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d0f0      	beq.n	8001b1c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d106      	bne.n	8001b50 <HAL_RCC_OscConfig+0x2f0>
 8001b42:	4b7d      	ldr	r3, [pc, #500]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b46:	4a7c      	ldr	r2, [pc, #496]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8001b4e:	e01c      	b.n	8001b8a <HAL_RCC_OscConfig+0x32a>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	2b05      	cmp	r3, #5
 8001b56:	d10c      	bne.n	8001b72 <HAL_RCC_OscConfig+0x312>
 8001b58:	4b77      	ldr	r3, [pc, #476]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b5c:	4a76      	ldr	r2, [pc, #472]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001b5e:	f043 0304 	orr.w	r3, r3, #4
 8001b62:	6713      	str	r3, [r2, #112]	; 0x70
 8001b64:	4b74      	ldr	r3, [pc, #464]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b68:	4a73      	ldr	r2, [pc, #460]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001b6a:	f043 0301 	orr.w	r3, r3, #1
 8001b6e:	6713      	str	r3, [r2, #112]	; 0x70
 8001b70:	e00b      	b.n	8001b8a <HAL_RCC_OscConfig+0x32a>
 8001b72:	4b71      	ldr	r3, [pc, #452]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b76:	4a70      	ldr	r2, [pc, #448]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001b78:	f023 0301 	bic.w	r3, r3, #1
 8001b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8001b7e:	4b6e      	ldr	r3, [pc, #440]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b82:	4a6d      	ldr	r2, [pc, #436]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001b84:	f023 0304 	bic.w	r3, r3, #4
 8001b88:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d015      	beq.n	8001bbe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b92:	f7ff fa3d 	bl	8001010 <HAL_GetTick>
 8001b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b98:	e00a      	b.n	8001bb0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b9a:	f7ff fa39 	bl	8001010 <HAL_GetTick>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d901      	bls.n	8001bb0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e0bc      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bb0:	4b61      	ldr	r3, [pc, #388]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bb4:	f003 0302 	and.w	r3, r3, #2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d0ee      	beq.n	8001b9a <HAL_RCC_OscConfig+0x33a>
 8001bbc:	e014      	b.n	8001be8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bbe:	f7ff fa27 	bl	8001010 <HAL_GetTick>
 8001bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bc4:	e00a      	b.n	8001bdc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bc6:	f7ff fa23 	bl	8001010 <HAL_GetTick>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	1ad3      	subs	r3, r2, r3
 8001bd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d901      	bls.n	8001bdc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	e0a6      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bdc:	4b56      	ldr	r3, [pc, #344]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001be0:	f003 0302 	and.w	r3, r3, #2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d1ee      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001be8:	7dfb      	ldrb	r3, [r7, #23]
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d105      	bne.n	8001bfa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bee:	4b52      	ldr	r3, [pc, #328]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf2:	4a51      	ldr	r2, [pc, #324]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001bf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bf8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	f000 8092 	beq.w	8001d28 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c04:	4b4c      	ldr	r3, [pc, #304]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	f003 030c 	and.w	r3, r3, #12
 8001c0c:	2b08      	cmp	r3, #8
 8001c0e:	d05c      	beq.n	8001cca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d141      	bne.n	8001c9c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c18:	4b48      	ldr	r3, [pc, #288]	; (8001d3c <HAL_RCC_OscConfig+0x4dc>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1e:	f7ff f9f7 	bl	8001010 <HAL_GetTick>
 8001c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c26:	f7ff f9f3 	bl	8001010 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e078      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c38:	4b3f      	ldr	r3, [pc, #252]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1f0      	bne.n	8001c26 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	69da      	ldr	r2, [r3, #28]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	431a      	orrs	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c52:	019b      	lsls	r3, r3, #6
 8001c54:	431a      	orrs	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c5a:	085b      	lsrs	r3, r3, #1
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	041b      	lsls	r3, r3, #16
 8001c60:	431a      	orrs	r2, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c66:	061b      	lsls	r3, r3, #24
 8001c68:	4933      	ldr	r1, [pc, #204]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c6e:	4b33      	ldr	r3, [pc, #204]	; (8001d3c <HAL_RCC_OscConfig+0x4dc>)
 8001c70:	2201      	movs	r2, #1
 8001c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c74:	f7ff f9cc 	bl	8001010 <HAL_GetTick>
 8001c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c7a:	e008      	b.n	8001c8e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c7c:	f7ff f9c8 	bl	8001010 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e04d      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c8e:	4b2a      	ldr	r3, [pc, #168]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d0f0      	beq.n	8001c7c <HAL_RCC_OscConfig+0x41c>
 8001c9a:	e045      	b.n	8001d28 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c9c:	4b27      	ldr	r3, [pc, #156]	; (8001d3c <HAL_RCC_OscConfig+0x4dc>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca2:	f7ff f9b5 	bl	8001010 <HAL_GetTick>
 8001ca6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ca8:	e008      	b.n	8001cbc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001caa:	f7ff f9b1 	bl	8001010 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e036      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cbc:	4b1e      	ldr	r3, [pc, #120]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d1f0      	bne.n	8001caa <HAL_RCC_OscConfig+0x44a>
 8001cc8:	e02e      	b.n	8001d28 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d101      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e029      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cd6:	4b18      	ldr	r3, [pc, #96]	; (8001d38 <HAL_RCC_OscConfig+0x4d8>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d11c      	bne.n	8001d24 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d115      	bne.n	8001d24 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001cf8:	68fa      	ldr	r2, [r7, #12]
 8001cfa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001cfe:	4013      	ands	r3, r2
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d10d      	bne.n	8001d24 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d106      	bne.n	8001d24 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d001      	beq.n	8001d28 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e000      	b.n	8001d2a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3718      	adds	r7, #24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40007000 	.word	0x40007000
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	42470060 	.word	0x42470060

08001d40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d101      	bne.n	8001d54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e0cc      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d54:	4b68      	ldr	r3, [pc, #416]	; (8001ef8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 030f 	and.w	r3, r3, #15
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d90c      	bls.n	8001d7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d62:	4b65      	ldr	r3, [pc, #404]	; (8001ef8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d6a:	4b63      	ldr	r3, [pc, #396]	; (8001ef8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 030f 	and.w	r3, r3, #15
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d001      	beq.n	8001d7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e0b8      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0302 	and.w	r3, r3, #2
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d020      	beq.n	8001dca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0304 	and.w	r3, r3, #4
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d005      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d94:	4b59      	ldr	r3, [pc, #356]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	4a58      	ldr	r2, [pc, #352]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001d9a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d9e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0308 	and.w	r3, r3, #8
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d005      	beq.n	8001db8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dac:	4b53      	ldr	r3, [pc, #332]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	4a52      	ldr	r2, [pc, #328]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001db2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001db6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001db8:	4b50      	ldr	r3, [pc, #320]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	494d      	ldr	r1, [pc, #308]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0301 	and.w	r3, r3, #1
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d044      	beq.n	8001e60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d107      	bne.n	8001dee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dde:	4b47      	ldr	r3, [pc, #284]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d119      	bne.n	8001e1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e07f      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	d003      	beq.n	8001dfe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dfa:	2b03      	cmp	r3, #3
 8001dfc:	d107      	bne.n	8001e0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dfe:	4b3f      	ldr	r3, [pc, #252]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d109      	bne.n	8001e1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e06f      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e0e:	4b3b      	ldr	r3, [pc, #236]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e067      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e1e:	4b37      	ldr	r3, [pc, #220]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f023 0203 	bic.w	r2, r3, #3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	4934      	ldr	r1, [pc, #208]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e30:	f7ff f8ee 	bl	8001010 <HAL_GetTick>
 8001e34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e36:	e00a      	b.n	8001e4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e38:	f7ff f8ea 	bl	8001010 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e04f      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e4e:	4b2b      	ldr	r3, [pc, #172]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f003 020c 	and.w	r2, r3, #12
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d1eb      	bne.n	8001e38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e60:	4b25      	ldr	r3, [pc, #148]	; (8001ef8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 030f 	and.w	r3, r3, #15
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d20c      	bcs.n	8001e88 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e6e:	4b22      	ldr	r3, [pc, #136]	; (8001ef8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e76:	4b20      	ldr	r3, [pc, #128]	; (8001ef8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 030f 	and.w	r3, r3, #15
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d001      	beq.n	8001e88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e032      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0304 	and.w	r3, r3, #4
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d008      	beq.n	8001ea6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e94:	4b19      	ldr	r3, [pc, #100]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	4916      	ldr	r1, [pc, #88]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0308 	and.w	r3, r3, #8
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d009      	beq.n	8001ec6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001eb2:	4b12      	ldr	r3, [pc, #72]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	691b      	ldr	r3, [r3, #16]
 8001ebe:	00db      	lsls	r3, r3, #3
 8001ec0:	490e      	ldr	r1, [pc, #56]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ec6:	f000 f821 	bl	8001f0c <HAL_RCC_GetSysClockFreq>
 8001eca:	4601      	mov	r1, r0
 8001ecc:	4b0b      	ldr	r3, [pc, #44]	; (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	091b      	lsrs	r3, r3, #4
 8001ed2:	f003 030f 	and.w	r3, r3, #15
 8001ed6:	4a0a      	ldr	r2, [pc, #40]	; (8001f00 <HAL_RCC_ClockConfig+0x1c0>)
 8001ed8:	5cd3      	ldrb	r3, [r2, r3]
 8001eda:	fa21 f303 	lsr.w	r3, r1, r3
 8001ede:	4a09      	ldr	r2, [pc, #36]	; (8001f04 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ee2:	4b09      	ldr	r3, [pc, #36]	; (8001f08 <HAL_RCC_ClockConfig+0x1c8>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7ff f84e 	bl	8000f88 <HAL_InitTick>

  return HAL_OK;
 8001eec:	2300      	movs	r3, #0
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40023c00 	.word	0x40023c00
 8001efc:	40023800 	.word	0x40023800
 8001f00:	08003b3c 	.word	0x08003b3c
 8001f04:	20000000 	.word	0x20000000
 8001f08:	20000004 	.word	0x20000004

08001f0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	607b      	str	r3, [r7, #4]
 8001f16:	2300      	movs	r3, #0
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f22:	4b63      	ldr	r3, [pc, #396]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f003 030c 	and.w	r3, r3, #12
 8001f2a:	2b04      	cmp	r3, #4
 8001f2c:	d007      	beq.n	8001f3e <HAL_RCC_GetSysClockFreq+0x32>
 8001f2e:	2b08      	cmp	r3, #8
 8001f30:	d008      	beq.n	8001f44 <HAL_RCC_GetSysClockFreq+0x38>
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f040 80b4 	bne.w	80020a0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f38:	4b5e      	ldr	r3, [pc, #376]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001f3a:	60bb      	str	r3, [r7, #8]
       break;
 8001f3c:	e0b3      	b.n	80020a6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f3e:	4b5e      	ldr	r3, [pc, #376]	; (80020b8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001f40:	60bb      	str	r3, [r7, #8]
      break;
 8001f42:	e0b0      	b.n	80020a6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f44:	4b5a      	ldr	r3, [pc, #360]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f4c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f4e:	4b58      	ldr	r3, [pc, #352]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d04a      	beq.n	8001ff0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f5a:	4b55      	ldr	r3, [pc, #340]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	099b      	lsrs	r3, r3, #6
 8001f60:	f04f 0400 	mov.w	r4, #0
 8001f64:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001f68:	f04f 0200 	mov.w	r2, #0
 8001f6c:	ea03 0501 	and.w	r5, r3, r1
 8001f70:	ea04 0602 	and.w	r6, r4, r2
 8001f74:	4629      	mov	r1, r5
 8001f76:	4632      	mov	r2, r6
 8001f78:	f04f 0300 	mov.w	r3, #0
 8001f7c:	f04f 0400 	mov.w	r4, #0
 8001f80:	0154      	lsls	r4, r2, #5
 8001f82:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001f86:	014b      	lsls	r3, r1, #5
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4622      	mov	r2, r4
 8001f8c:	1b49      	subs	r1, r1, r5
 8001f8e:	eb62 0206 	sbc.w	r2, r2, r6
 8001f92:	f04f 0300 	mov.w	r3, #0
 8001f96:	f04f 0400 	mov.w	r4, #0
 8001f9a:	0194      	lsls	r4, r2, #6
 8001f9c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001fa0:	018b      	lsls	r3, r1, #6
 8001fa2:	1a5b      	subs	r3, r3, r1
 8001fa4:	eb64 0402 	sbc.w	r4, r4, r2
 8001fa8:	f04f 0100 	mov.w	r1, #0
 8001fac:	f04f 0200 	mov.w	r2, #0
 8001fb0:	00e2      	lsls	r2, r4, #3
 8001fb2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001fb6:	00d9      	lsls	r1, r3, #3
 8001fb8:	460b      	mov	r3, r1
 8001fba:	4614      	mov	r4, r2
 8001fbc:	195b      	adds	r3, r3, r5
 8001fbe:	eb44 0406 	adc.w	r4, r4, r6
 8001fc2:	f04f 0100 	mov.w	r1, #0
 8001fc6:	f04f 0200 	mov.w	r2, #0
 8001fca:	0262      	lsls	r2, r4, #9
 8001fcc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001fd0:	0259      	lsls	r1, r3, #9
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	4614      	mov	r4, r2
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	4621      	mov	r1, r4
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f04f 0400 	mov.w	r4, #0
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	4623      	mov	r3, r4
 8001fe4:	f7fe f8fe 	bl	80001e4 <__aeabi_uldivmod>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	460c      	mov	r4, r1
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	e049      	b.n	8002084 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ff0:	4b2f      	ldr	r3, [pc, #188]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	099b      	lsrs	r3, r3, #6
 8001ff6:	f04f 0400 	mov.w	r4, #0
 8001ffa:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001ffe:	f04f 0200 	mov.w	r2, #0
 8002002:	ea03 0501 	and.w	r5, r3, r1
 8002006:	ea04 0602 	and.w	r6, r4, r2
 800200a:	4629      	mov	r1, r5
 800200c:	4632      	mov	r2, r6
 800200e:	f04f 0300 	mov.w	r3, #0
 8002012:	f04f 0400 	mov.w	r4, #0
 8002016:	0154      	lsls	r4, r2, #5
 8002018:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800201c:	014b      	lsls	r3, r1, #5
 800201e:	4619      	mov	r1, r3
 8002020:	4622      	mov	r2, r4
 8002022:	1b49      	subs	r1, r1, r5
 8002024:	eb62 0206 	sbc.w	r2, r2, r6
 8002028:	f04f 0300 	mov.w	r3, #0
 800202c:	f04f 0400 	mov.w	r4, #0
 8002030:	0194      	lsls	r4, r2, #6
 8002032:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002036:	018b      	lsls	r3, r1, #6
 8002038:	1a5b      	subs	r3, r3, r1
 800203a:	eb64 0402 	sbc.w	r4, r4, r2
 800203e:	f04f 0100 	mov.w	r1, #0
 8002042:	f04f 0200 	mov.w	r2, #0
 8002046:	00e2      	lsls	r2, r4, #3
 8002048:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800204c:	00d9      	lsls	r1, r3, #3
 800204e:	460b      	mov	r3, r1
 8002050:	4614      	mov	r4, r2
 8002052:	195b      	adds	r3, r3, r5
 8002054:	eb44 0406 	adc.w	r4, r4, r6
 8002058:	f04f 0100 	mov.w	r1, #0
 800205c:	f04f 0200 	mov.w	r2, #0
 8002060:	02a2      	lsls	r2, r4, #10
 8002062:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002066:	0299      	lsls	r1, r3, #10
 8002068:	460b      	mov	r3, r1
 800206a:	4614      	mov	r4, r2
 800206c:	4618      	mov	r0, r3
 800206e:	4621      	mov	r1, r4
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f04f 0400 	mov.w	r4, #0
 8002076:	461a      	mov	r2, r3
 8002078:	4623      	mov	r3, r4
 800207a:	f7fe f8b3 	bl	80001e4 <__aeabi_uldivmod>
 800207e:	4603      	mov	r3, r0
 8002080:	460c      	mov	r4, r1
 8002082:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002084:	4b0a      	ldr	r3, [pc, #40]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	0c1b      	lsrs	r3, r3, #16
 800208a:	f003 0303 	and.w	r3, r3, #3
 800208e:	3301      	adds	r3, #1
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002094:	68fa      	ldr	r2, [r7, #12]
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	fbb2 f3f3 	udiv	r3, r2, r3
 800209c:	60bb      	str	r3, [r7, #8]
      break;
 800209e:	e002      	b.n	80020a6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020a0:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80020a2:	60bb      	str	r3, [r7, #8]
      break;
 80020a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020a6:	68bb      	ldr	r3, [r7, #8]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3714      	adds	r7, #20
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020b0:	40023800 	.word	0x40023800
 80020b4:	00f42400 	.word	0x00f42400
 80020b8:	007a1200 	.word	0x007a1200

080020bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020c0:	4b03      	ldr	r3, [pc, #12]	; (80020d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80020c2:	681b      	ldr	r3, [r3, #0]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	20000000 	.word	0x20000000

080020d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80020d8:	f7ff fff0 	bl	80020bc <HAL_RCC_GetHCLKFreq>
 80020dc:	4601      	mov	r1, r0
 80020de:	4b05      	ldr	r3, [pc, #20]	; (80020f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	0a9b      	lsrs	r3, r3, #10
 80020e4:	f003 0307 	and.w	r3, r3, #7
 80020e8:	4a03      	ldr	r2, [pc, #12]	; (80020f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020ea:	5cd3      	ldrb	r3, [r2, r3]
 80020ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40023800 	.word	0x40023800
 80020f8:	08003b4c 	.word	0x08003b4c

080020fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002100:	f7ff ffdc 	bl	80020bc <HAL_RCC_GetHCLKFreq>
 8002104:	4601      	mov	r1, r0
 8002106:	4b05      	ldr	r3, [pc, #20]	; (800211c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	0b5b      	lsrs	r3, r3, #13
 800210c:	f003 0307 	and.w	r3, r3, #7
 8002110:	4a03      	ldr	r2, [pc, #12]	; (8002120 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002112:	5cd3      	ldrb	r3, [r2, r3]
 8002114:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002118:	4618      	mov	r0, r3
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40023800 	.word	0x40023800
 8002120:	08003b4c 	.word	0x08003b4c

08002124 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e056      	b.n	80021e4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b00      	cmp	r3, #0
 8002146:	d106      	bne.n	8002156 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f000 f84b 	bl	80021ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2202      	movs	r2, #2
 800215a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800216c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	431a      	orrs	r2, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	431a      	orrs	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	431a      	orrs	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	431a      	orrs	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	699b      	ldr	r3, [r3, #24]
 800218e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002192:	431a      	orrs	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	69db      	ldr	r3, [r3, #28]
 8002198:	431a      	orrs	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	ea42 0103 	orr.w	r1, r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	430a      	orrs	r2, r1
 80021ac:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	0c1b      	lsrs	r3, r3, #16
 80021b4:	f003 0104 	and.w	r1, r3, #4
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	430a      	orrs	r2, r1
 80021c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	69da      	ldr	r2, [r3, #28]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2200      	movs	r2, #0
 80021d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2201      	movs	r2, #1
 80021de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08c      	sub	sp, #48	; 0x30
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]
 800220c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800220e:	2301      	movs	r3, #1
 8002210:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002212:	2300      	movs	r3, #0
 8002214:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800221e:	2b01      	cmp	r3, #1
 8002220:	d101      	bne.n	8002226 <HAL_SPI_TransmitReceive+0x26>
 8002222:	2302      	movs	r3, #2
 8002224:	e18a      	b.n	800253c <HAL_SPI_TransmitReceive+0x33c>
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2201      	movs	r2, #1
 800222a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800222e:	f7fe feef 	bl	8001010 <HAL_GetTick>
 8002232:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800223a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002244:	887b      	ldrh	r3, [r7, #2]
 8002246:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002248:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800224c:	2b01      	cmp	r3, #1
 800224e:	d00f      	beq.n	8002270 <HAL_SPI_TransmitReceive+0x70>
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002256:	d107      	bne.n	8002268 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d103      	bne.n	8002268 <HAL_SPI_TransmitReceive+0x68>
 8002260:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002264:	2b04      	cmp	r3, #4
 8002266:	d003      	beq.n	8002270 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002268:	2302      	movs	r3, #2
 800226a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800226e:	e15b      	b.n	8002528 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d005      	beq.n	8002282 <HAL_SPI_TransmitReceive+0x82>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d002      	beq.n	8002282 <HAL_SPI_TransmitReceive+0x82>
 800227c:	887b      	ldrh	r3, [r7, #2]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d103      	bne.n	800228a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002288:	e14e      	b.n	8002528 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b04      	cmp	r3, #4
 8002294:	d003      	beq.n	800229e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2205      	movs	r2, #5
 800229a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2200      	movs	r2, #0
 80022a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	887a      	ldrh	r2, [r7, #2]
 80022ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	887a      	ldrh	r2, [r7, #2]
 80022b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	68ba      	ldr	r2, [r7, #8]
 80022ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	887a      	ldrh	r2, [r7, #2]
 80022c0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	887a      	ldrh	r2, [r7, #2]
 80022c6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2200      	movs	r2, #0
 80022cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2200      	movs	r2, #0
 80022d2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022de:	2b40      	cmp	r3, #64	; 0x40
 80022e0:	d007      	beq.n	80022f2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80022fa:	d178      	bne.n	80023ee <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d002      	beq.n	800230a <HAL_SPI_TransmitReceive+0x10a>
 8002304:	8b7b      	ldrh	r3, [r7, #26]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d166      	bne.n	80023d8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	881a      	ldrh	r2, [r3, #0]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	1c9a      	adds	r2, r3, #2
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002324:	b29b      	uxth	r3, r3
 8002326:	3b01      	subs	r3, #1
 8002328:	b29a      	uxth	r2, r3
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800232e:	e053      	b.n	80023d8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f003 0302 	and.w	r3, r3, #2
 800233a:	2b02      	cmp	r3, #2
 800233c:	d11b      	bne.n	8002376 <HAL_SPI_TransmitReceive+0x176>
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002342:	b29b      	uxth	r3, r3
 8002344:	2b00      	cmp	r3, #0
 8002346:	d016      	beq.n	8002376 <HAL_SPI_TransmitReceive+0x176>
 8002348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800234a:	2b01      	cmp	r3, #1
 800234c:	d113      	bne.n	8002376 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	881a      	ldrh	r2, [r3, #0]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235e:	1c9a      	adds	r2, r3, #2
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002368:	b29b      	uxth	r3, r3
 800236a:	3b01      	subs	r3, #1
 800236c:	b29a      	uxth	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002372:	2300      	movs	r3, #0
 8002374:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	2b01      	cmp	r3, #1
 8002382:	d119      	bne.n	80023b8 <HAL_SPI_TransmitReceive+0x1b8>
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002388:	b29b      	uxth	r3, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	d014      	beq.n	80023b8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68da      	ldr	r2, [r3, #12]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002398:	b292      	uxth	r2, r2
 800239a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023a0:	1c9a      	adds	r2, r3, #2
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	3b01      	subs	r3, #1
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80023b4:	2301      	movs	r3, #1
 80023b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80023b8:	f7fe fe2a 	bl	8001010 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d807      	bhi.n	80023d8 <HAL_SPI_TransmitReceive+0x1d8>
 80023c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ce:	d003      	beq.n	80023d8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80023d6:	e0a7      	b.n	8002528 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023dc:	b29b      	uxth	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1a6      	bne.n	8002330 <HAL_SPI_TransmitReceive+0x130>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d1a1      	bne.n	8002330 <HAL_SPI_TransmitReceive+0x130>
 80023ec:	e07c      	b.n	80024e8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d002      	beq.n	80023fc <HAL_SPI_TransmitReceive+0x1fc>
 80023f6:	8b7b      	ldrh	r3, [r7, #26]
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d16b      	bne.n	80024d4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	330c      	adds	r3, #12
 8002406:	7812      	ldrb	r2, [r2, #0]
 8002408:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240e:	1c5a      	adds	r2, r3, #1
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002418:	b29b      	uxth	r3, r3
 800241a:	3b01      	subs	r3, #1
 800241c:	b29a      	uxth	r2, r3
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002422:	e057      	b.n	80024d4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b02      	cmp	r3, #2
 8002430:	d11c      	bne.n	800246c <HAL_SPI_TransmitReceive+0x26c>
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002436:	b29b      	uxth	r3, r3
 8002438:	2b00      	cmp	r3, #0
 800243a:	d017      	beq.n	800246c <HAL_SPI_TransmitReceive+0x26c>
 800243c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800243e:	2b01      	cmp	r3, #1
 8002440:	d114      	bne.n	800246c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	330c      	adds	r3, #12
 800244c:	7812      	ldrb	r2, [r2, #0]
 800244e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002454:	1c5a      	adds	r2, r3, #1
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800245e:	b29b      	uxth	r3, r3
 8002460:	3b01      	subs	r3, #1
 8002462:	b29a      	uxth	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002468:	2300      	movs	r3, #0
 800246a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	2b01      	cmp	r3, #1
 8002478:	d119      	bne.n	80024ae <HAL_SPI_TransmitReceive+0x2ae>
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800247e:	b29b      	uxth	r3, r3
 8002480:	2b00      	cmp	r3, #0
 8002482:	d014      	beq.n	80024ae <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68da      	ldr	r2, [r3, #12]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800248e:	b2d2      	uxtb	r2, r2
 8002490:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002496:	1c5a      	adds	r2, r3, #1
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	3b01      	subs	r3, #1
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80024aa:	2301      	movs	r3, #1
 80024ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80024ae:	f7fe fdaf 	bl	8001010 <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d803      	bhi.n	80024c6 <HAL_SPI_TransmitReceive+0x2c6>
 80024be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024c4:	d102      	bne.n	80024cc <HAL_SPI_TransmitReceive+0x2cc>
 80024c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d103      	bne.n	80024d4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80024d2:	e029      	b.n	8002528 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024d8:	b29b      	uxth	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1a2      	bne.n	8002424 <HAL_SPI_TransmitReceive+0x224>
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d19d      	bne.n	8002424 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80024e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024ea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	f000 f8a1 	bl	8002634 <SPI_EndRxTxTransaction>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d006      	beq.n	8002506 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2220      	movs	r2, #32
 8002502:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002504:	e010      	b.n	8002528 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10b      	bne.n	8002526 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800250e:	2300      	movs	r3, #0
 8002510:	617b      	str	r3, [r7, #20]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	617b      	str	r3, [r7, #20]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	e000      	b.n	8002528 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002526:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2200      	movs	r2, #0
 8002534:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002538:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800253c:	4618      	mov	r0, r3
 800253e:	3730      	adds	r7, #48	; 0x30
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002552:	b2db      	uxtb	r3, r3
}
 8002554:	4618      	mov	r0, r3
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	603b      	str	r3, [r7, #0]
 800256c:	4613      	mov	r3, r2
 800256e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002570:	e04c      	b.n	800260c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002578:	d048      	beq.n	800260c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800257a:	f7fe fd49 	bl	8001010 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	429a      	cmp	r2, r3
 8002588:	d902      	bls.n	8002590 <SPI_WaitFlagStateUntilTimeout+0x30>
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d13d      	bne.n	800260c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	685a      	ldr	r2, [r3, #4]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800259e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80025a8:	d111      	bne.n	80025ce <SPI_WaitFlagStateUntilTimeout+0x6e>
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025b2:	d004      	beq.n	80025be <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025bc:	d107      	bne.n	80025ce <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025d6:	d10f      	bne.n	80025f8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e00f      	b.n	800262c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689a      	ldr	r2, [r3, #8]
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	4013      	ands	r3, r2
 8002616:	68ba      	ldr	r2, [r7, #8]
 8002618:	429a      	cmp	r2, r3
 800261a:	bf0c      	ite	eq
 800261c:	2301      	moveq	r3, #1
 800261e:	2300      	movne	r3, #0
 8002620:	b2db      	uxtb	r3, r3
 8002622:	461a      	mov	r2, r3
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	429a      	cmp	r2, r3
 8002628:	d1a3      	bne.n	8002572 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800262a:	2300      	movs	r3, #0
}
 800262c:	4618      	mov	r0, r3
 800262e:	3710      	adds	r7, #16
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b088      	sub	sp, #32
 8002638:	af02      	add	r7, sp, #8
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002640:	4b1b      	ldr	r3, [pc, #108]	; (80026b0 <SPI_EndRxTxTransaction+0x7c>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a1b      	ldr	r2, [pc, #108]	; (80026b4 <SPI_EndRxTxTransaction+0x80>)
 8002646:	fba2 2303 	umull	r2, r3, r2, r3
 800264a:	0d5b      	lsrs	r3, r3, #21
 800264c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002650:	fb02 f303 	mul.w	r3, r2, r3
 8002654:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800265e:	d112      	bne.n	8002686 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	9300      	str	r3, [sp, #0]
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	2200      	movs	r2, #0
 8002668:	2180      	movs	r1, #128	; 0x80
 800266a:	68f8      	ldr	r0, [r7, #12]
 800266c:	f7ff ff78 	bl	8002560 <SPI_WaitFlagStateUntilTimeout>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d016      	beq.n	80026a4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800267a:	f043 0220 	orr.w	r2, r3, #32
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e00f      	b.n	80026a6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d00a      	beq.n	80026a2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	3b01      	subs	r3, #1
 8002690:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800269c:	2b80      	cmp	r3, #128	; 0x80
 800269e:	d0f2      	beq.n	8002686 <SPI_EndRxTxTransaction+0x52>
 80026a0:	e000      	b.n	80026a4 <SPI_EndRxTxTransaction+0x70>
        break;
 80026a2:	bf00      	nop
  }

  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20000000 	.word	0x20000000
 80026b4:	165e9f81 	.word	0x165e9f81

080026b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d101      	bne.n	80026ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e03f      	b.n	800274a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d106      	bne.n	80026e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7fe fb9e 	bl	8000e20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2224      	movs	r2, #36	; 0x24
 80026e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 f829 	bl	8002754 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	691a      	ldr	r2, [r3, #16]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002710:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	695a      	ldr	r2, [r3, #20]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002720:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68da      	ldr	r2, [r3, #12]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002730:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2220      	movs	r2, #32
 800273c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2220      	movs	r2, #32
 8002744:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002758:	b085      	sub	sp, #20
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	691b      	ldr	r3, [r3, #16]
 8002764:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	68da      	ldr	r2, [r3, #12]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	430a      	orrs	r2, r1
 8002772:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689a      	ldr	r2, [r3, #8]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	691b      	ldr	r3, [r3, #16]
 800277c:	431a      	orrs	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	69db      	ldr	r3, [r3, #28]
 8002788:	4313      	orrs	r3, r2
 800278a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002796:	f023 030c 	bic.w	r3, r3, #12
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	6812      	ldr	r2, [r2, #0]
 800279e:	68f9      	ldr	r1, [r7, #12]
 80027a0:	430b      	orrs	r3, r1
 80027a2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	699a      	ldr	r2, [r3, #24]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	430a      	orrs	r2, r1
 80027b8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027c2:	f040 818b 	bne.w	8002adc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4ac1      	ldr	r2, [pc, #772]	; (8002ad0 <UART_SetConfig+0x37c>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d005      	beq.n	80027dc <UART_SetConfig+0x88>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4abf      	ldr	r2, [pc, #764]	; (8002ad4 <UART_SetConfig+0x380>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	f040 80bd 	bne.w	8002956 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80027dc:	f7ff fc8e 	bl	80020fc <HAL_RCC_GetPCLK2Freq>
 80027e0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	461d      	mov	r5, r3
 80027e6:	f04f 0600 	mov.w	r6, #0
 80027ea:	46a8      	mov	r8, r5
 80027ec:	46b1      	mov	r9, r6
 80027ee:	eb18 0308 	adds.w	r3, r8, r8
 80027f2:	eb49 0409 	adc.w	r4, r9, r9
 80027f6:	4698      	mov	r8, r3
 80027f8:	46a1      	mov	r9, r4
 80027fa:	eb18 0805 	adds.w	r8, r8, r5
 80027fe:	eb49 0906 	adc.w	r9, r9, r6
 8002802:	f04f 0100 	mov.w	r1, #0
 8002806:	f04f 0200 	mov.w	r2, #0
 800280a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800280e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002812:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002816:	4688      	mov	r8, r1
 8002818:	4691      	mov	r9, r2
 800281a:	eb18 0005 	adds.w	r0, r8, r5
 800281e:	eb49 0106 	adc.w	r1, r9, r6
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	461d      	mov	r5, r3
 8002828:	f04f 0600 	mov.w	r6, #0
 800282c:	196b      	adds	r3, r5, r5
 800282e:	eb46 0406 	adc.w	r4, r6, r6
 8002832:	461a      	mov	r2, r3
 8002834:	4623      	mov	r3, r4
 8002836:	f7fd fcd5 	bl	80001e4 <__aeabi_uldivmod>
 800283a:	4603      	mov	r3, r0
 800283c:	460c      	mov	r4, r1
 800283e:	461a      	mov	r2, r3
 8002840:	4ba5      	ldr	r3, [pc, #660]	; (8002ad8 <UART_SetConfig+0x384>)
 8002842:	fba3 2302 	umull	r2, r3, r3, r2
 8002846:	095b      	lsrs	r3, r3, #5
 8002848:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	461d      	mov	r5, r3
 8002850:	f04f 0600 	mov.w	r6, #0
 8002854:	46a9      	mov	r9, r5
 8002856:	46b2      	mov	sl, r6
 8002858:	eb19 0309 	adds.w	r3, r9, r9
 800285c:	eb4a 040a 	adc.w	r4, sl, sl
 8002860:	4699      	mov	r9, r3
 8002862:	46a2      	mov	sl, r4
 8002864:	eb19 0905 	adds.w	r9, r9, r5
 8002868:	eb4a 0a06 	adc.w	sl, sl, r6
 800286c:	f04f 0100 	mov.w	r1, #0
 8002870:	f04f 0200 	mov.w	r2, #0
 8002874:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002878:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800287c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002880:	4689      	mov	r9, r1
 8002882:	4692      	mov	sl, r2
 8002884:	eb19 0005 	adds.w	r0, r9, r5
 8002888:	eb4a 0106 	adc.w	r1, sl, r6
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	461d      	mov	r5, r3
 8002892:	f04f 0600 	mov.w	r6, #0
 8002896:	196b      	adds	r3, r5, r5
 8002898:	eb46 0406 	adc.w	r4, r6, r6
 800289c:	461a      	mov	r2, r3
 800289e:	4623      	mov	r3, r4
 80028a0:	f7fd fca0 	bl	80001e4 <__aeabi_uldivmod>
 80028a4:	4603      	mov	r3, r0
 80028a6:	460c      	mov	r4, r1
 80028a8:	461a      	mov	r2, r3
 80028aa:	4b8b      	ldr	r3, [pc, #556]	; (8002ad8 <UART_SetConfig+0x384>)
 80028ac:	fba3 1302 	umull	r1, r3, r3, r2
 80028b0:	095b      	lsrs	r3, r3, #5
 80028b2:	2164      	movs	r1, #100	; 0x64
 80028b4:	fb01 f303 	mul.w	r3, r1, r3
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	3332      	adds	r3, #50	; 0x32
 80028be:	4a86      	ldr	r2, [pc, #536]	; (8002ad8 <UART_SetConfig+0x384>)
 80028c0:	fba2 2303 	umull	r2, r3, r2, r3
 80028c4:	095b      	lsrs	r3, r3, #5
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80028cc:	4498      	add	r8, r3
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	461d      	mov	r5, r3
 80028d2:	f04f 0600 	mov.w	r6, #0
 80028d6:	46a9      	mov	r9, r5
 80028d8:	46b2      	mov	sl, r6
 80028da:	eb19 0309 	adds.w	r3, r9, r9
 80028de:	eb4a 040a 	adc.w	r4, sl, sl
 80028e2:	4699      	mov	r9, r3
 80028e4:	46a2      	mov	sl, r4
 80028e6:	eb19 0905 	adds.w	r9, r9, r5
 80028ea:	eb4a 0a06 	adc.w	sl, sl, r6
 80028ee:	f04f 0100 	mov.w	r1, #0
 80028f2:	f04f 0200 	mov.w	r2, #0
 80028f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028fa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80028fe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002902:	4689      	mov	r9, r1
 8002904:	4692      	mov	sl, r2
 8002906:	eb19 0005 	adds.w	r0, r9, r5
 800290a:	eb4a 0106 	adc.w	r1, sl, r6
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	461d      	mov	r5, r3
 8002914:	f04f 0600 	mov.w	r6, #0
 8002918:	196b      	adds	r3, r5, r5
 800291a:	eb46 0406 	adc.w	r4, r6, r6
 800291e:	461a      	mov	r2, r3
 8002920:	4623      	mov	r3, r4
 8002922:	f7fd fc5f 	bl	80001e4 <__aeabi_uldivmod>
 8002926:	4603      	mov	r3, r0
 8002928:	460c      	mov	r4, r1
 800292a:	461a      	mov	r2, r3
 800292c:	4b6a      	ldr	r3, [pc, #424]	; (8002ad8 <UART_SetConfig+0x384>)
 800292e:	fba3 1302 	umull	r1, r3, r3, r2
 8002932:	095b      	lsrs	r3, r3, #5
 8002934:	2164      	movs	r1, #100	; 0x64
 8002936:	fb01 f303 	mul.w	r3, r1, r3
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	00db      	lsls	r3, r3, #3
 800293e:	3332      	adds	r3, #50	; 0x32
 8002940:	4a65      	ldr	r2, [pc, #404]	; (8002ad8 <UART_SetConfig+0x384>)
 8002942:	fba2 2303 	umull	r2, r3, r2, r3
 8002946:	095b      	lsrs	r3, r3, #5
 8002948:	f003 0207 	and.w	r2, r3, #7
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4442      	add	r2, r8
 8002952:	609a      	str	r2, [r3, #8]
 8002954:	e26f      	b.n	8002e36 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002956:	f7ff fbbd 	bl	80020d4 <HAL_RCC_GetPCLK1Freq>
 800295a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	461d      	mov	r5, r3
 8002960:	f04f 0600 	mov.w	r6, #0
 8002964:	46a8      	mov	r8, r5
 8002966:	46b1      	mov	r9, r6
 8002968:	eb18 0308 	adds.w	r3, r8, r8
 800296c:	eb49 0409 	adc.w	r4, r9, r9
 8002970:	4698      	mov	r8, r3
 8002972:	46a1      	mov	r9, r4
 8002974:	eb18 0805 	adds.w	r8, r8, r5
 8002978:	eb49 0906 	adc.w	r9, r9, r6
 800297c:	f04f 0100 	mov.w	r1, #0
 8002980:	f04f 0200 	mov.w	r2, #0
 8002984:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002988:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800298c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002990:	4688      	mov	r8, r1
 8002992:	4691      	mov	r9, r2
 8002994:	eb18 0005 	adds.w	r0, r8, r5
 8002998:	eb49 0106 	adc.w	r1, r9, r6
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	461d      	mov	r5, r3
 80029a2:	f04f 0600 	mov.w	r6, #0
 80029a6:	196b      	adds	r3, r5, r5
 80029a8:	eb46 0406 	adc.w	r4, r6, r6
 80029ac:	461a      	mov	r2, r3
 80029ae:	4623      	mov	r3, r4
 80029b0:	f7fd fc18 	bl	80001e4 <__aeabi_uldivmod>
 80029b4:	4603      	mov	r3, r0
 80029b6:	460c      	mov	r4, r1
 80029b8:	461a      	mov	r2, r3
 80029ba:	4b47      	ldr	r3, [pc, #284]	; (8002ad8 <UART_SetConfig+0x384>)
 80029bc:	fba3 2302 	umull	r2, r3, r3, r2
 80029c0:	095b      	lsrs	r3, r3, #5
 80029c2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	461d      	mov	r5, r3
 80029ca:	f04f 0600 	mov.w	r6, #0
 80029ce:	46a9      	mov	r9, r5
 80029d0:	46b2      	mov	sl, r6
 80029d2:	eb19 0309 	adds.w	r3, r9, r9
 80029d6:	eb4a 040a 	adc.w	r4, sl, sl
 80029da:	4699      	mov	r9, r3
 80029dc:	46a2      	mov	sl, r4
 80029de:	eb19 0905 	adds.w	r9, r9, r5
 80029e2:	eb4a 0a06 	adc.w	sl, sl, r6
 80029e6:	f04f 0100 	mov.w	r1, #0
 80029ea:	f04f 0200 	mov.w	r2, #0
 80029ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80029f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80029fa:	4689      	mov	r9, r1
 80029fc:	4692      	mov	sl, r2
 80029fe:	eb19 0005 	adds.w	r0, r9, r5
 8002a02:	eb4a 0106 	adc.w	r1, sl, r6
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	461d      	mov	r5, r3
 8002a0c:	f04f 0600 	mov.w	r6, #0
 8002a10:	196b      	adds	r3, r5, r5
 8002a12:	eb46 0406 	adc.w	r4, r6, r6
 8002a16:	461a      	mov	r2, r3
 8002a18:	4623      	mov	r3, r4
 8002a1a:	f7fd fbe3 	bl	80001e4 <__aeabi_uldivmod>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	460c      	mov	r4, r1
 8002a22:	461a      	mov	r2, r3
 8002a24:	4b2c      	ldr	r3, [pc, #176]	; (8002ad8 <UART_SetConfig+0x384>)
 8002a26:	fba3 1302 	umull	r1, r3, r3, r2
 8002a2a:	095b      	lsrs	r3, r3, #5
 8002a2c:	2164      	movs	r1, #100	; 0x64
 8002a2e:	fb01 f303 	mul.w	r3, r1, r3
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	00db      	lsls	r3, r3, #3
 8002a36:	3332      	adds	r3, #50	; 0x32
 8002a38:	4a27      	ldr	r2, [pc, #156]	; (8002ad8 <UART_SetConfig+0x384>)
 8002a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a3e:	095b      	lsrs	r3, r3, #5
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002a46:	4498      	add	r8, r3
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	461d      	mov	r5, r3
 8002a4c:	f04f 0600 	mov.w	r6, #0
 8002a50:	46a9      	mov	r9, r5
 8002a52:	46b2      	mov	sl, r6
 8002a54:	eb19 0309 	adds.w	r3, r9, r9
 8002a58:	eb4a 040a 	adc.w	r4, sl, sl
 8002a5c:	4699      	mov	r9, r3
 8002a5e:	46a2      	mov	sl, r4
 8002a60:	eb19 0905 	adds.w	r9, r9, r5
 8002a64:	eb4a 0a06 	adc.w	sl, sl, r6
 8002a68:	f04f 0100 	mov.w	r1, #0
 8002a6c:	f04f 0200 	mov.w	r2, #0
 8002a70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a74:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002a78:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002a7c:	4689      	mov	r9, r1
 8002a7e:	4692      	mov	sl, r2
 8002a80:	eb19 0005 	adds.w	r0, r9, r5
 8002a84:	eb4a 0106 	adc.w	r1, sl, r6
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	461d      	mov	r5, r3
 8002a8e:	f04f 0600 	mov.w	r6, #0
 8002a92:	196b      	adds	r3, r5, r5
 8002a94:	eb46 0406 	adc.w	r4, r6, r6
 8002a98:	461a      	mov	r2, r3
 8002a9a:	4623      	mov	r3, r4
 8002a9c:	f7fd fba2 	bl	80001e4 <__aeabi_uldivmod>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	460c      	mov	r4, r1
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	4b0c      	ldr	r3, [pc, #48]	; (8002ad8 <UART_SetConfig+0x384>)
 8002aa8:	fba3 1302 	umull	r1, r3, r3, r2
 8002aac:	095b      	lsrs	r3, r3, #5
 8002aae:	2164      	movs	r1, #100	; 0x64
 8002ab0:	fb01 f303 	mul.w	r3, r1, r3
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	00db      	lsls	r3, r3, #3
 8002ab8:	3332      	adds	r3, #50	; 0x32
 8002aba:	4a07      	ldr	r2, [pc, #28]	; (8002ad8 <UART_SetConfig+0x384>)
 8002abc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac0:	095b      	lsrs	r3, r3, #5
 8002ac2:	f003 0207 	and.w	r2, r3, #7
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4442      	add	r2, r8
 8002acc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002ace:	e1b2      	b.n	8002e36 <UART_SetConfig+0x6e2>
 8002ad0:	40011000 	.word	0x40011000
 8002ad4:	40011400 	.word	0x40011400
 8002ad8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4ad7      	ldr	r2, [pc, #860]	; (8002e40 <UART_SetConfig+0x6ec>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d005      	beq.n	8002af2 <UART_SetConfig+0x39e>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4ad6      	ldr	r2, [pc, #856]	; (8002e44 <UART_SetConfig+0x6f0>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	f040 80d1 	bne.w	8002c94 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002af2:	f7ff fb03 	bl	80020fc <HAL_RCC_GetPCLK2Freq>
 8002af6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	469a      	mov	sl, r3
 8002afc:	f04f 0b00 	mov.w	fp, #0
 8002b00:	46d0      	mov	r8, sl
 8002b02:	46d9      	mov	r9, fp
 8002b04:	eb18 0308 	adds.w	r3, r8, r8
 8002b08:	eb49 0409 	adc.w	r4, r9, r9
 8002b0c:	4698      	mov	r8, r3
 8002b0e:	46a1      	mov	r9, r4
 8002b10:	eb18 080a 	adds.w	r8, r8, sl
 8002b14:	eb49 090b 	adc.w	r9, r9, fp
 8002b18:	f04f 0100 	mov.w	r1, #0
 8002b1c:	f04f 0200 	mov.w	r2, #0
 8002b20:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002b24:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002b28:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002b2c:	4688      	mov	r8, r1
 8002b2e:	4691      	mov	r9, r2
 8002b30:	eb1a 0508 	adds.w	r5, sl, r8
 8002b34:	eb4b 0609 	adc.w	r6, fp, r9
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	f04f 0200 	mov.w	r2, #0
 8002b42:	f04f 0300 	mov.w	r3, #0
 8002b46:	f04f 0400 	mov.w	r4, #0
 8002b4a:	0094      	lsls	r4, r2, #2
 8002b4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002b50:	008b      	lsls	r3, r1, #2
 8002b52:	461a      	mov	r2, r3
 8002b54:	4623      	mov	r3, r4
 8002b56:	4628      	mov	r0, r5
 8002b58:	4631      	mov	r1, r6
 8002b5a:	f7fd fb43 	bl	80001e4 <__aeabi_uldivmod>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	460c      	mov	r4, r1
 8002b62:	461a      	mov	r2, r3
 8002b64:	4bb8      	ldr	r3, [pc, #736]	; (8002e48 <UART_SetConfig+0x6f4>)
 8002b66:	fba3 2302 	umull	r2, r3, r3, r2
 8002b6a:	095b      	lsrs	r3, r3, #5
 8002b6c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	469b      	mov	fp, r3
 8002b74:	f04f 0c00 	mov.w	ip, #0
 8002b78:	46d9      	mov	r9, fp
 8002b7a:	46e2      	mov	sl, ip
 8002b7c:	eb19 0309 	adds.w	r3, r9, r9
 8002b80:	eb4a 040a 	adc.w	r4, sl, sl
 8002b84:	4699      	mov	r9, r3
 8002b86:	46a2      	mov	sl, r4
 8002b88:	eb19 090b 	adds.w	r9, r9, fp
 8002b8c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002b90:	f04f 0100 	mov.w	r1, #0
 8002b94:	f04f 0200 	mov.w	r2, #0
 8002b98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b9c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002ba0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002ba4:	4689      	mov	r9, r1
 8002ba6:	4692      	mov	sl, r2
 8002ba8:	eb1b 0509 	adds.w	r5, fp, r9
 8002bac:	eb4c 060a 	adc.w	r6, ip, sl
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	f04f 0200 	mov.w	r2, #0
 8002bba:	f04f 0300 	mov.w	r3, #0
 8002bbe:	f04f 0400 	mov.w	r4, #0
 8002bc2:	0094      	lsls	r4, r2, #2
 8002bc4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002bc8:	008b      	lsls	r3, r1, #2
 8002bca:	461a      	mov	r2, r3
 8002bcc:	4623      	mov	r3, r4
 8002bce:	4628      	mov	r0, r5
 8002bd0:	4631      	mov	r1, r6
 8002bd2:	f7fd fb07 	bl	80001e4 <__aeabi_uldivmod>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	460c      	mov	r4, r1
 8002bda:	461a      	mov	r2, r3
 8002bdc:	4b9a      	ldr	r3, [pc, #616]	; (8002e48 <UART_SetConfig+0x6f4>)
 8002bde:	fba3 1302 	umull	r1, r3, r3, r2
 8002be2:	095b      	lsrs	r3, r3, #5
 8002be4:	2164      	movs	r1, #100	; 0x64
 8002be6:	fb01 f303 	mul.w	r3, r1, r3
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	011b      	lsls	r3, r3, #4
 8002bee:	3332      	adds	r3, #50	; 0x32
 8002bf0:	4a95      	ldr	r2, [pc, #596]	; (8002e48 <UART_SetConfig+0x6f4>)
 8002bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf6:	095b      	lsrs	r3, r3, #5
 8002bf8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bfc:	4498      	add	r8, r3
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	469b      	mov	fp, r3
 8002c02:	f04f 0c00 	mov.w	ip, #0
 8002c06:	46d9      	mov	r9, fp
 8002c08:	46e2      	mov	sl, ip
 8002c0a:	eb19 0309 	adds.w	r3, r9, r9
 8002c0e:	eb4a 040a 	adc.w	r4, sl, sl
 8002c12:	4699      	mov	r9, r3
 8002c14:	46a2      	mov	sl, r4
 8002c16:	eb19 090b 	adds.w	r9, r9, fp
 8002c1a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002c1e:	f04f 0100 	mov.w	r1, #0
 8002c22:	f04f 0200 	mov.w	r2, #0
 8002c26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c2a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002c2e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002c32:	4689      	mov	r9, r1
 8002c34:	4692      	mov	sl, r2
 8002c36:	eb1b 0509 	adds.w	r5, fp, r9
 8002c3a:	eb4c 060a 	adc.w	r6, ip, sl
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	4619      	mov	r1, r3
 8002c44:	f04f 0200 	mov.w	r2, #0
 8002c48:	f04f 0300 	mov.w	r3, #0
 8002c4c:	f04f 0400 	mov.w	r4, #0
 8002c50:	0094      	lsls	r4, r2, #2
 8002c52:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002c56:	008b      	lsls	r3, r1, #2
 8002c58:	461a      	mov	r2, r3
 8002c5a:	4623      	mov	r3, r4
 8002c5c:	4628      	mov	r0, r5
 8002c5e:	4631      	mov	r1, r6
 8002c60:	f7fd fac0 	bl	80001e4 <__aeabi_uldivmod>
 8002c64:	4603      	mov	r3, r0
 8002c66:	460c      	mov	r4, r1
 8002c68:	461a      	mov	r2, r3
 8002c6a:	4b77      	ldr	r3, [pc, #476]	; (8002e48 <UART_SetConfig+0x6f4>)
 8002c6c:	fba3 1302 	umull	r1, r3, r3, r2
 8002c70:	095b      	lsrs	r3, r3, #5
 8002c72:	2164      	movs	r1, #100	; 0x64
 8002c74:	fb01 f303 	mul.w	r3, r1, r3
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	011b      	lsls	r3, r3, #4
 8002c7c:	3332      	adds	r3, #50	; 0x32
 8002c7e:	4a72      	ldr	r2, [pc, #456]	; (8002e48 <UART_SetConfig+0x6f4>)
 8002c80:	fba2 2303 	umull	r2, r3, r2, r3
 8002c84:	095b      	lsrs	r3, r3, #5
 8002c86:	f003 020f 	and.w	r2, r3, #15
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4442      	add	r2, r8
 8002c90:	609a      	str	r2, [r3, #8]
 8002c92:	e0d0      	b.n	8002e36 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c94:	f7ff fa1e 	bl	80020d4 <HAL_RCC_GetPCLK1Freq>
 8002c98:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	469a      	mov	sl, r3
 8002c9e:	f04f 0b00 	mov.w	fp, #0
 8002ca2:	46d0      	mov	r8, sl
 8002ca4:	46d9      	mov	r9, fp
 8002ca6:	eb18 0308 	adds.w	r3, r8, r8
 8002caa:	eb49 0409 	adc.w	r4, r9, r9
 8002cae:	4698      	mov	r8, r3
 8002cb0:	46a1      	mov	r9, r4
 8002cb2:	eb18 080a 	adds.w	r8, r8, sl
 8002cb6:	eb49 090b 	adc.w	r9, r9, fp
 8002cba:	f04f 0100 	mov.w	r1, #0
 8002cbe:	f04f 0200 	mov.w	r2, #0
 8002cc2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002cc6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002cca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002cce:	4688      	mov	r8, r1
 8002cd0:	4691      	mov	r9, r2
 8002cd2:	eb1a 0508 	adds.w	r5, sl, r8
 8002cd6:	eb4b 0609 	adc.w	r6, fp, r9
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	4619      	mov	r1, r3
 8002ce0:	f04f 0200 	mov.w	r2, #0
 8002ce4:	f04f 0300 	mov.w	r3, #0
 8002ce8:	f04f 0400 	mov.w	r4, #0
 8002cec:	0094      	lsls	r4, r2, #2
 8002cee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002cf2:	008b      	lsls	r3, r1, #2
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	4623      	mov	r3, r4
 8002cf8:	4628      	mov	r0, r5
 8002cfa:	4631      	mov	r1, r6
 8002cfc:	f7fd fa72 	bl	80001e4 <__aeabi_uldivmod>
 8002d00:	4603      	mov	r3, r0
 8002d02:	460c      	mov	r4, r1
 8002d04:	461a      	mov	r2, r3
 8002d06:	4b50      	ldr	r3, [pc, #320]	; (8002e48 <UART_SetConfig+0x6f4>)
 8002d08:	fba3 2302 	umull	r2, r3, r3, r2
 8002d0c:	095b      	lsrs	r3, r3, #5
 8002d0e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	469b      	mov	fp, r3
 8002d16:	f04f 0c00 	mov.w	ip, #0
 8002d1a:	46d9      	mov	r9, fp
 8002d1c:	46e2      	mov	sl, ip
 8002d1e:	eb19 0309 	adds.w	r3, r9, r9
 8002d22:	eb4a 040a 	adc.w	r4, sl, sl
 8002d26:	4699      	mov	r9, r3
 8002d28:	46a2      	mov	sl, r4
 8002d2a:	eb19 090b 	adds.w	r9, r9, fp
 8002d2e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002d32:	f04f 0100 	mov.w	r1, #0
 8002d36:	f04f 0200 	mov.w	r2, #0
 8002d3a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d3e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002d42:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002d46:	4689      	mov	r9, r1
 8002d48:	4692      	mov	sl, r2
 8002d4a:	eb1b 0509 	adds.w	r5, fp, r9
 8002d4e:	eb4c 060a 	adc.w	r6, ip, sl
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	4619      	mov	r1, r3
 8002d58:	f04f 0200 	mov.w	r2, #0
 8002d5c:	f04f 0300 	mov.w	r3, #0
 8002d60:	f04f 0400 	mov.w	r4, #0
 8002d64:	0094      	lsls	r4, r2, #2
 8002d66:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002d6a:	008b      	lsls	r3, r1, #2
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	4623      	mov	r3, r4
 8002d70:	4628      	mov	r0, r5
 8002d72:	4631      	mov	r1, r6
 8002d74:	f7fd fa36 	bl	80001e4 <__aeabi_uldivmod>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	460c      	mov	r4, r1
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	4b32      	ldr	r3, [pc, #200]	; (8002e48 <UART_SetConfig+0x6f4>)
 8002d80:	fba3 1302 	umull	r1, r3, r3, r2
 8002d84:	095b      	lsrs	r3, r3, #5
 8002d86:	2164      	movs	r1, #100	; 0x64
 8002d88:	fb01 f303 	mul.w	r3, r1, r3
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	011b      	lsls	r3, r3, #4
 8002d90:	3332      	adds	r3, #50	; 0x32
 8002d92:	4a2d      	ldr	r2, [pc, #180]	; (8002e48 <UART_SetConfig+0x6f4>)
 8002d94:	fba2 2303 	umull	r2, r3, r2, r3
 8002d98:	095b      	lsrs	r3, r3, #5
 8002d9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d9e:	4498      	add	r8, r3
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	469b      	mov	fp, r3
 8002da4:	f04f 0c00 	mov.w	ip, #0
 8002da8:	46d9      	mov	r9, fp
 8002daa:	46e2      	mov	sl, ip
 8002dac:	eb19 0309 	adds.w	r3, r9, r9
 8002db0:	eb4a 040a 	adc.w	r4, sl, sl
 8002db4:	4699      	mov	r9, r3
 8002db6:	46a2      	mov	sl, r4
 8002db8:	eb19 090b 	adds.w	r9, r9, fp
 8002dbc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002dc0:	f04f 0100 	mov.w	r1, #0
 8002dc4:	f04f 0200 	mov.w	r2, #0
 8002dc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002dcc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002dd0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002dd4:	4689      	mov	r9, r1
 8002dd6:	4692      	mov	sl, r2
 8002dd8:	eb1b 0509 	adds.w	r5, fp, r9
 8002ddc:	eb4c 060a 	adc.w	r6, ip, sl
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	4619      	mov	r1, r3
 8002de6:	f04f 0200 	mov.w	r2, #0
 8002dea:	f04f 0300 	mov.w	r3, #0
 8002dee:	f04f 0400 	mov.w	r4, #0
 8002df2:	0094      	lsls	r4, r2, #2
 8002df4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002df8:	008b      	lsls	r3, r1, #2
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	4623      	mov	r3, r4
 8002dfe:	4628      	mov	r0, r5
 8002e00:	4631      	mov	r1, r6
 8002e02:	f7fd f9ef 	bl	80001e4 <__aeabi_uldivmod>
 8002e06:	4603      	mov	r3, r0
 8002e08:	460c      	mov	r4, r1
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	4b0e      	ldr	r3, [pc, #56]	; (8002e48 <UART_SetConfig+0x6f4>)
 8002e0e:	fba3 1302 	umull	r1, r3, r3, r2
 8002e12:	095b      	lsrs	r3, r3, #5
 8002e14:	2164      	movs	r1, #100	; 0x64
 8002e16:	fb01 f303 	mul.w	r3, r1, r3
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	011b      	lsls	r3, r3, #4
 8002e1e:	3332      	adds	r3, #50	; 0x32
 8002e20:	4a09      	ldr	r2, [pc, #36]	; (8002e48 <UART_SetConfig+0x6f4>)
 8002e22:	fba2 2303 	umull	r2, r3, r2, r3
 8002e26:	095b      	lsrs	r3, r3, #5
 8002e28:	f003 020f 	and.w	r2, r3, #15
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4442      	add	r2, r8
 8002e32:	609a      	str	r2, [r3, #8]
}
 8002e34:	e7ff      	b.n	8002e36 <UART_SetConfig+0x6e2>
 8002e36:	bf00      	nop
 8002e38:	3714      	adds	r7, #20
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e40:	40011000 	.word	0x40011000
 8002e44:	40011400 	.word	0x40011400
 8002e48:	51eb851f 	.word	0x51eb851f

08002e4c <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b08c      	sub	sp, #48	; 0x30
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	603b      	str	r3, [r7, #0]
 8002e54:	4603      	mov	r3, r0
 8002e56:	71fb      	strb	r3, [r7, #7]
 8002e58:	460b      	mov	r3, r1
 8002e5a:	71bb      	strb	r3, [r7, #6]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 8002e60:	79fb      	ldrb	r3, [r7, #7]
 8002e62:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 8002e64:	79bb      	ldrb	r3, [r7, #6]
 8002e66:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 8002e68:	797b      	ldrb	r3, [r7, #5]
 8002e6a:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8002e6c:	f107 030c 	add.w	r3, r7, #12
 8002e70:	2207      	movs	r2, #7
 8002e72:	2100      	movs	r1, #0
 8002e74:	4618      	mov	r0, r3
 8002e76:	f000 fe40 	bl	8003afa <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8002e7a:	f107 0318 	add.w	r3, r7, #24
 8002e7e:	2218      	movs	r2, #24
 8002e80:	2100      	movs	r1, #0
 8002e82:	4618      	mov	r0, r3
 8002e84:	f000 fe39 	bl	8003afa <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8002e88:	233f      	movs	r3, #63	; 0x3f
 8002e8a:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 8002e8c:	238a      	movs	r3, #138	; 0x8a
 8002e8e:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 8002e90:	f107 0314 	add.w	r3, r7, #20
 8002e94:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 8002e96:	2303      	movs	r3, #3
 8002e98:	627b      	str	r3, [r7, #36]	; 0x24
  rq.rparam = &resp;
 8002e9a:	f107 030c 	add.w	r3, r7, #12
 8002e9e:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 8002ea0:	2307      	movs	r3, #7
 8002ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 8002ea4:	f107 0318 	add.w	r3, r7, #24
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f000 fb88 	bl	80035c0 <hci_send_req>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	da01      	bge.n	8002eba <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 8002eb6:	23ff      	movs	r3, #255	; 0xff
 8002eb8:	e014      	b.n	8002ee4 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 8002eba:	7b3b      	ldrb	r3, [r7, #12]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 8002ec0:	7b3b      	ldrb	r3, [r7, #12]
 8002ec2:	e00f      	b.n	8002ee4 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 8002ec4:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8002ece:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ed6:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8002ed8:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8002edc:	b29a      	uxth	r2, r3
 8002ede:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ee0:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8002ee2:	2300      	movs	r3, #0
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3730      	adds	r7, #48	; 0x30
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 8002eec:	b590      	push	{r4, r7, lr}
 8002eee:	b095      	sub	sp, #84	; 0x54
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4604      	mov	r4, r0
 8002ef4:	4608      	mov	r0, r1
 8002ef6:	4611      	mov	r1, r2
 8002ef8:	461a      	mov	r2, r3
 8002efa:	4623      	mov	r3, r4
 8002efc:	71fb      	strb	r3, [r7, #7]
 8002efe:	4603      	mov	r3, r0
 8002f00:	80bb      	strh	r3, [r7, #4]
 8002f02:	460b      	mov	r3, r1
 8002f04:	807b      	strh	r3, [r7, #2]
 8002f06:	4613      	mov	r3, r2
 8002f08:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 8002f10:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8002f14:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8002f18:	4413      	add	r3, r2
 8002f1a:	330e      	adds	r3, #14
 8002f1c:	2b28      	cmp	r3, #40	; 0x28
 8002f1e:	d901      	bls.n	8002f24 <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 8002f20:	2342      	movs	r3, #66	; 0x42
 8002f22:	e0ce      	b.n	80030c2 <aci_gap_set_discoverable+0x1d6>

  buffer[indx] = AdvType;
 8002f24:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002f28:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002f2c:	4413      	add	r3, r2
 8002f2e:	79fa      	ldrb	r2, [r7, #7]
 8002f30:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8002f34:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002f38:	3301      	adds	r3, #1
 8002f3a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 8002f3e:	88bb      	ldrh	r3, [r7, #4]
 8002f40:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8002f42:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002f46:	f107 0208 	add.w	r2, r7, #8
 8002f4a:	4413      	add	r3, r2
 8002f4c:	88ba      	ldrh	r2, [r7, #4]
 8002f4e:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8002f50:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002f54:	3302      	adds	r3, #2
 8002f56:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 8002f5a:	887b      	ldrh	r3, [r7, #2]
 8002f5c:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8002f5e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002f62:	f107 0208 	add.w	r2, r7, #8
 8002f66:	4413      	add	r3, r2
 8002f68:	887a      	ldrh	r2, [r7, #2]
 8002f6a:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8002f6c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002f70:	3302      	adds	r3, #2
 8002f72:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = OwnAddrType;
 8002f76:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002f7a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002f7e:	4413      	add	r3, r2
 8002f80:	79ba      	ldrb	r2, [r7, #6]
 8002f82:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8002f86:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 8002f90:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002f94:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002f98:	4413      	add	r3, r2
 8002f9a:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8002f9e:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8002fa2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = LocalNameLen;
 8002fac:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002fb0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002fb4:	4413      	add	r3, r2
 8002fb6:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8002fba:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8002fbe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8002fc8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002fcc:	f107 0208 	add.w	r2, r7, #8
 8002fd0:	4413      	add	r3, r2
 8002fd2:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8002fd6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f000 fd83 	bl	8003ae4 <memcpy>
  indx +=  LocalNameLen;
 8002fde:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8002fe2:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8002fe6:	4413      	add	r3, r2
 8002fe8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 8002fec:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002ff0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002ff4:	4413      	add	r3, r2
 8002ff6:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8002ffa:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8002ffe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003002:	3301      	adds	r3, #1
 8003004:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8003008:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800300c:	f107 0208 	add.w	r2, r7, #8
 8003010:	4413      	add	r3, r2
 8003012:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8003016:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8003018:	4618      	mov	r0, r3
 800301a:	f000 fd63 	bl	8003ae4 <memcpy>
  indx +=  ServiceUUIDLen;  
 800301e:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8003022:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8003026:	4413      	add	r3, r2
 8003028:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 800302c:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8003030:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 8003034:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003038:	f107 0208 	add.w	r2, r7, #8
 800303c:	4413      	add	r3, r2
 800303e:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8003042:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8003044:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003048:	3302      	adds	r3, #2
 800304a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800304e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8003052:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8003056:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800305a:	f107 0208 	add.w	r2, r7, #8
 800305e:	4413      	add	r3, r2
 8003060:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8003064:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 8003066:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800306a:	3302      	adds	r3, #2
 800306c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003070:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003074:	2218      	movs	r2, #24
 8003076:	2100      	movs	r1, #0
 8003078:	4618      	mov	r0, r3
 800307a:	f000 fd3e 	bl	8003afa <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800307e:	233f      	movs	r3, #63	; 0x3f
 8003080:	86bb      	strh	r3, [r7, #52]	; 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 8003082:	2383      	movs	r3, #131	; 0x83
 8003084:	86fb      	strh	r3, [r7, #54]	; 0x36
  rq.cparam = (void *)buffer;
 8003086:	f107 0308 	add.w	r3, r7, #8
 800308a:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.clen = indx;
 800308c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003090:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rparam = &status;
 8003092:	f107 0333 	add.w	r3, r7, #51	; 0x33
 8003096:	647b      	str	r3, [r7, #68]	; 0x44
  rq.rlen = 1;
 8003098:	2301      	movs	r3, #1
 800309a:	64bb      	str	r3, [r7, #72]	; 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 800309c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80030a0:	2100      	movs	r1, #0
 80030a2:	4618      	mov	r0, r3
 80030a4:	f000 fa8c 	bl	80035c0 <hci_send_req>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	da01      	bge.n	80030b2 <aci_gap_set_discoverable+0x1c6>
    return BLE_STATUS_TIMEOUT;
 80030ae:	23ff      	movs	r3, #255	; 0xff
 80030b0:	e007      	b.n	80030c2 <aci_gap_set_discoverable+0x1d6>

  if (status) {
 80030b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d002      	beq.n	80030c0 <aci_gap_set_discoverable+0x1d4>
    return status;
 80030ba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80030be:	e000      	b.n	80030c2 <aci_gap_set_discoverable+0x1d6>
  }

  return 0;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3754      	adds	r7, #84	; 0x54
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd90      	pop	{r4, r7, pc}

080030ca <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b088      	sub	sp, #32
 80030ce:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80030d0:	f107 0308 	add.w	r3, r7, #8
 80030d4:	2218      	movs	r2, #24
 80030d6:	2100      	movs	r1, #0
 80030d8:	4618      	mov	r0, r3
 80030da:	f000 fd0e 	bl	8003afa <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80030de:	233f      	movs	r3, #63	; 0x3f
 80030e0:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 80030e2:	f240 1301 	movw	r3, #257	; 0x101
 80030e6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80030e8:	1dfb      	adds	r3, r7, #7
 80030ea:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80030ec:	2301      	movs	r3, #1
 80030ee:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 80030f0:	f107 0308 	add.w	r3, r7, #8
 80030f4:	2100      	movs	r1, #0
 80030f6:	4618      	mov	r0, r3
 80030f8:	f000 fa62 	bl	80035c0 <hci_send_req>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	da01      	bge.n	8003106 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 8003102:	23ff      	movs	r3, #255	; 0xff
 8003104:	e000      	b.n	8003108 <aci_gatt_init+0x3e>

  return status;
 8003106:	79fb      	ldrb	r3, [r7, #7]
}
 8003108:	4618      	mov	r0, r3
 800310a:	3720      	adds	r7, #32
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 8003110:	b590      	push	{r4, r7, lr}
 8003112:	b0ab      	sub	sp, #172	; 0xac
 8003114:	af00      	add	r7, sp, #0
 8003116:	4604      	mov	r4, r0
 8003118:	4608      	mov	r0, r1
 800311a:	4611      	mov	r1, r2
 800311c:	461a      	mov	r2, r3
 800311e:	4623      	mov	r3, r4
 8003120:	80fb      	strh	r3, [r7, #6]
 8003122:	4603      	mov	r3, r0
 8003124:	80bb      	strh	r3, [r7, #4]
 8003126:	460b      	mov	r3, r1
 8003128:	70fb      	strb	r3, [r7, #3]
 800312a:	4613      	mov	r3, r2
 800312c:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800312e:	2300      	movs	r3, #0
 8003130:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8003134:	78bb      	ldrb	r3, [r7, #2]
 8003136:	3306      	adds	r3, #6
 8003138:	2b80      	cmp	r3, #128	; 0x80
 800313a:	dd01      	ble.n	8003140 <aci_gatt_update_char_value+0x30>
    return BLE_STATUS_INVALID_PARAMS;
 800313c:	2342      	movs	r3, #66	; 0x42
 800313e:	e076      	b.n	800322e <aci_gatt_update_char_value+0x11e>

  servHandle = htobs(servHandle);
 8003140:	88fb      	ldrh	r3, [r7, #6]
 8003142:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 8003144:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003148:	f107 0208 	add.w	r2, r7, #8
 800314c:	4413      	add	r3, r2
 800314e:	88fa      	ldrh	r2, [r7, #6]
 8003150:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8003152:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003156:	3302      	adds	r3, #2
 8003158:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  charHandle = htobs(charHandle);
 800315c:	88bb      	ldrh	r3, [r7, #4]
 800315e:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 8003160:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003164:	f107 0208 	add.w	r2, r7, #8
 8003168:	4413      	add	r3, r2
 800316a:	88ba      	ldrh	r2, [r7, #4]
 800316c:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800316e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003172:	3302      	adds	r3, #2
 8003174:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValOffset;
 8003178:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800317c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003180:	4413      	add	r3, r2
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8003188:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800318c:	3301      	adds	r3, #1
 800318e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValueLen;
 8003192:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003196:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800319a:	4413      	add	r3, r2
 800319c:	78ba      	ldrb	r2, [r7, #2]
 800319e:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 80031a2:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80031a6:	3301      	adds	r3, #1
 80031a8:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 80031ac:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80031b0:	f107 0208 	add.w	r2, r7, #8
 80031b4:	4413      	add	r3, r2
 80031b6:	78ba      	ldrb	r2, [r7, #2]
 80031b8:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 80031bc:	4618      	mov	r0, r3
 80031be:	f000 fc91 	bl	8003ae4 <memcpy>
  indx +=  charValueLen;
 80031c2:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 80031c6:	78bb      	ldrb	r3, [r7, #2]
 80031c8:	4413      	add	r3, r2
 80031ca:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80031ce:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80031d2:	2218      	movs	r2, #24
 80031d4:	2100      	movs	r1, #0
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 fc8f 	bl	8003afa <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80031dc:	233f      	movs	r3, #63	; 0x3f
 80031de:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 80031e2:	f44f 7383 	mov.w	r3, #262	; 0x106
 80031e6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 80031ea:	f107 0308 	add.w	r3, r7, #8
 80031ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 80031f2:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80031f6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 80031fa:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 80031fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 8003202:	2301      	movs	r3, #1
 8003204:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8003208:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800320c:	2100      	movs	r1, #0
 800320e:	4618      	mov	r0, r3
 8003210:	f000 f9d6 	bl	80035c0 <hci_send_req>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	da01      	bge.n	800321e <aci_gatt_update_char_value+0x10e>
    return BLE_STATUS_TIMEOUT;
 800321a:	23ff      	movs	r3, #255	; 0xff
 800321c:	e007      	b.n	800322e <aci_gatt_update_char_value+0x11e>

  if (status) {
 800321e:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8003222:	2b00      	cmp	r3, #0
 8003224:	d002      	beq.n	800322c <aci_gatt_update_char_value+0x11c>
    return status;
 8003226:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800322a:	e000      	b.n	800322e <aci_gatt_update_char_value+0x11e>
  }

  return 0;
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	37ac      	adds	r7, #172	; 0xac
 8003232:	46bd      	mov	sp, r7
 8003234:	bd90      	pop	{r4, r7, pc}

08003236 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b0aa      	sub	sp, #168	; 0xa8
 800323a:	af00      	add	r7, sp, #0
 800323c:	4603      	mov	r3, r0
 800323e:	603a      	str	r2, [r7, #0]
 8003240:	71fb      	strb	r3, [r7, #7]
 8003242:	460b      	mov	r3, r1
 8003244:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8003246:	2300      	movs	r3, #0
 8003248:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 800324c:	79bb      	ldrb	r3, [r7, #6]
 800324e:	3302      	adds	r3, #2
 8003250:	2b80      	cmp	r3, #128	; 0x80
 8003252:	dd01      	ble.n	8003258 <aci_hal_write_config_data+0x22>
    return BLE_STATUS_INVALID_PARAMS;
 8003254:	2342      	movs	r3, #66	; 0x42
 8003256:	e052      	b.n	80032fe <aci_hal_write_config_data+0xc8>

  buffer[indx] = offset;
 8003258:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800325c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003260:	4413      	add	r3, r2
 8003262:	79fa      	ldrb	r2, [r7, #7]
 8003264:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8003268:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800326c:	3301      	adds	r3, #1
 800326e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = len;
 8003272:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003276:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800327a:	4413      	add	r3, r2
 800327c:	79ba      	ldrb	r2, [r7, #6]
 800327e:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8003282:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003286:	3301      	adds	r3, #1
 8003288:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, val, len);
 800328c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003290:	f107 0208 	add.w	r2, r7, #8
 8003294:	4413      	add	r3, r2
 8003296:	79ba      	ldrb	r2, [r7, #6]
 8003298:	6839      	ldr	r1, [r7, #0]
 800329a:	4618      	mov	r0, r3
 800329c:	f000 fc22 	bl	8003ae4 <memcpy>
  indx +=  len;
 80032a0:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 80032a4:	79bb      	ldrb	r3, [r7, #6]
 80032a6:	4413      	add	r3, r2
 80032a8:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80032ac:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80032b0:	2218      	movs	r2, #24
 80032b2:	2100      	movs	r1, #0
 80032b4:	4618      	mov	r0, r3
 80032b6:	f000 fc20 	bl	8003afa <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80032ba:	233f      	movs	r3, #63	; 0x3f
 80032bc:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 80032c0:	230c      	movs	r3, #12
 80032c2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 80032c6:	f107 0308 	add.w	r3, r7, #8
 80032ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 80032ce:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80032d2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 80032d6:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 80032da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 80032de:	2301      	movs	r3, #1
 80032e0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 80032e4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80032e8:	2100      	movs	r1, #0
 80032ea:	4618      	mov	r0, r3
 80032ec:	f000 f968 	bl	80035c0 <hci_send_req>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	da01      	bge.n	80032fa <aci_hal_write_config_data+0xc4>
    return BLE_STATUS_TIMEOUT;
 80032f6:	23ff      	movs	r3, #255	; 0xff
 80032f8:	e001      	b.n	80032fe <aci_hal_write_config_data+0xc8>

  return status;
 80032fa:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
}
 80032fe:	4618      	mov	r0, r3
 8003300:	37a8      	adds	r7, #168	; 0xa8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8003306:	b580      	push	{r7, lr}
 8003308:	b088      	sub	sp, #32
 800330a:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800330c:	f107 0308 	add.w	r3, r7, #8
 8003310:	2218      	movs	r2, #24
 8003312:	2100      	movs	r1, #0
 8003314:	4618      	mov	r0, r3
 8003316:	f000 fbf0 	bl	8003afa <memset>
  rq.ogf = OGF_HOST_CTL;
 800331a:	2303      	movs	r3, #3
 800331c:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 800331e:	2303      	movs	r3, #3
 8003320:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8003322:	1dfb      	adds	r3, r7, #7
 8003324:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8003326:	2301      	movs	r3, #1
 8003328:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800332a:	f107 0308 	add.w	r3, r7, #8
 800332e:	2100      	movs	r1, #0
 8003330:	4618      	mov	r0, r3
 8003332:	f000 f945 	bl	80035c0 <hci_send_req>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	da01      	bge.n	8003340 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 800333c:	23ff      	movs	r3, #255	; 0xff
 800333e:	e000      	b.n	8003342 <hci_reset+0x3c>
  
  return status;  
 8003340:	79fb      	ldrb	r3, [r7, #7]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3720      	adds	r7, #32
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}

0800334a <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 800334a:	b580      	push	{r7, lr}
 800334c:	b092      	sub	sp, #72	; 0x48
 800334e:	af00      	add	r7, sp, #0
 8003350:	4603      	mov	r3, r0
 8003352:	6039      	str	r1, [r7, #0]
 8003354:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 8003356:	f107 0310 	add.w	r3, r7, #16
 800335a:	2220      	movs	r2, #32
 800335c:	2100      	movs	r1, #0
 800335e:	4618      	mov	r0, r3
 8003360:	f000 fbcb 	bl	8003afa <memset>
  scan_resp_cp.length = length;
 8003364:	79fb      	ldrb	r3, [r7, #7]
 8003366:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 8003368:	79fb      	ldrb	r3, [r7, #7]
 800336a:	2b1f      	cmp	r3, #31
 800336c:	bf28      	it	cs
 800336e:	231f      	movcs	r3, #31
 8003370:	b2db      	uxtb	r3, r3
 8003372:	461a      	mov	r2, r3
 8003374:	f107 0310 	add.w	r3, r7, #16
 8003378:	3301      	adds	r3, #1
 800337a:	6839      	ldr	r1, [r7, #0]
 800337c:	4618      	mov	r0, r3
 800337e:	f000 fbb1 	bl	8003ae4 <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003382:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003386:	2218      	movs	r2, #24
 8003388:	2100      	movs	r1, #0
 800338a:	4618      	mov	r0, r3
 800338c:	f000 fbb5 	bl	8003afa <memset>
  rq.ogf = OGF_LE_CTL;
 8003390:	2308      	movs	r3, #8
 8003392:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 8003394:	2309      	movs	r3, #9
 8003396:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &scan_resp_cp;
 8003398:	f107 0310 	add.w	r3, r7, #16
 800339c:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 800339e:	2320      	movs	r3, #32
 80033a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rparam = &status;
 80033a2:	f107 030f 	add.w	r3, r7, #15
 80033a6:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 80033a8:	2301      	movs	r3, #1
 80033aa:	647b      	str	r3, [r7, #68]	; 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 80033ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80033b0:	2100      	movs	r1, #0
 80033b2:	4618      	mov	r0, r3
 80033b4:	f000 f904 	bl	80035c0 <hci_send_req>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	da01      	bge.n	80033c2 <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 80033be:	23ff      	movs	r3, #255	; 0xff
 80033c0:	e000      	b.n	80033c4 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3748      	adds	r7, #72	; 0x48
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}

080033cc <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	3308      	adds	r3, #8
 80033d8:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	2b04      	cmp	r3, #4
 80033e0:	d001      	beq.n	80033e6 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 80033e2:	2301      	movs	r3, #1
 80033e4:	e00c      	b.n	8003400 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	3302      	adds	r3, #2
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	461a      	mov	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80033f4:	3b03      	subs	r3, #3
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d001      	beq.n	80033fe <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 80033fa:	2302      	movs	r3, #2
 80033fc:	e000      	b.n	8003400 <verify_packet+0x34>
  
  return 0;      
 80033fe:	2300      	movs	r3, #0
}
 8003400:	4618      	mov	r0, r3
 8003402:	3714      	adds	r7, #20
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b0a6      	sub	sp, #152	; 0x98
 8003410:	af00      	add	r7, sp, #0
 8003412:	607b      	str	r3, [r7, #4]
 8003414:	4603      	mov	r3, r0
 8003416:	81fb      	strh	r3, [r7, #14]
 8003418:	460b      	mov	r3, r1
 800341a:	81bb      	strh	r3, [r7, #12]
 800341c:	4613      	mov	r3, r2
 800341e:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8003420:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003424:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003428:	b21a      	sxth	r2, r3
 800342a:	89fb      	ldrh	r3, [r7, #14]
 800342c:	029b      	lsls	r3, r3, #10
 800342e:	b21b      	sxth	r3, r3
 8003430:	4313      	orrs	r3, r2
 8003432:	b21b      	sxth	r3, r3
 8003434:	b29b      	uxth	r3, r3
 8003436:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8003438:	7afb      	ldrb	r3, [r7, #11]
 800343a:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800343c:	2301      	movs	r3, #1
 800343e:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8003440:	f107 0318 	add.w	r3, r7, #24
 8003444:	3301      	adds	r3, #1
 8003446:	461a      	mov	r2, r3
 8003448:	f107 0314 	add.w	r3, r7, #20
 800344c:	8819      	ldrh	r1, [r3, #0]
 800344e:	789b      	ldrb	r3, [r3, #2]
 8003450:	8011      	strh	r1, [r2, #0]
 8003452:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8003454:	f107 0318 	add.w	r3, r7, #24
 8003458:	3304      	adds	r3, #4
 800345a:	7afa      	ldrb	r2, [r7, #11]
 800345c:	6879      	ldr	r1, [r7, #4]
 800345e:	4618      	mov	r0, r3
 8003460:	f000 fb40 	bl	8003ae4 <memcpy>
  
  if (hciContext.io.Send)
 8003464:	4b08      	ldr	r3, [pc, #32]	; (8003488 <send_cmd+0x7c>)
 8003466:	691b      	ldr	r3, [r3, #16]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d009      	beq.n	8003480 <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800346c:	4b06      	ldr	r3, [pc, #24]	; (8003488 <send_cmd+0x7c>)
 800346e:	691b      	ldr	r3, [r3, #16]
 8003470:	7afa      	ldrb	r2, [r7, #11]
 8003472:	b292      	uxth	r2, r2
 8003474:	3204      	adds	r2, #4
 8003476:	b291      	uxth	r1, r2
 8003478:	f107 0218 	add.w	r2, r7, #24
 800347c:	4610      	mov	r0, r2
 800347e:	4798      	blx	r3
  }
}
 8003480:	bf00      	nop
 8003482:	3798      	adds	r7, #152	; 0x98
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	200003e8 	.word	0x200003e8

0800348c <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8003496:	e00a      	b.n	80034ae <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8003498:	f107 030c 	add.w	r3, r7, #12
 800349c:	4619      	mov	r1, r3
 800349e:	6838      	ldr	r0, [r7, #0]
 80034a0:	f000 fab0 	bl	8003a04 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	4619      	mov	r1, r3
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f000 fa1f 	bl	80038ec <list_insert_head>
  while (!list_is_empty(src_list))
 80034ae:	6838      	ldr	r0, [r7, #0]
 80034b0:	f000 f9fc 	bl	80038ac <list_is_empty>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d0ee      	beq.n	8003498 <move_list+0xc>
  }
}
 80034ba:	bf00      	nop
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
	...

080034c4 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80034ca:	e009      	b.n	80034e0 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 80034cc:	1d3b      	adds	r3, r7, #4
 80034ce:	4619      	mov	r1, r3
 80034d0:	4808      	ldr	r0, [pc, #32]	; (80034f4 <free_event_list+0x30>)
 80034d2:	f000 fa72 	bl	80039ba <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4619      	mov	r1, r3
 80034da:	4807      	ldr	r0, [pc, #28]	; (80034f8 <free_event_list+0x34>)
 80034dc:	f000 fa2a 	bl	8003934 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80034e0:	4805      	ldr	r0, [pc, #20]	; (80034f8 <free_event_list+0x34>)
 80034e2:	f000 fab4 	bl	8003a4e <list_get_size>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	ddef      	ble.n	80034cc <free_event_list+0x8>
  }
}
 80034ec:	bf00      	nop
 80034ee:	3708      	adds	r7, #8
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	200004b4 	.word	0x200004b4
 80034f8:	200004ac 	.word	0x200004ac

080034fc <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d002      	beq.n	8003512 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800350c:	4a18      	ldr	r2, [pc, #96]	; (8003570 <hci_init+0x74>)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8003512:	4818      	ldr	r0, [pc, #96]	; (8003574 <hci_init+0x78>)
 8003514:	f000 f9ba 	bl	800388c <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8003518:	4817      	ldr	r0, [pc, #92]	; (8003578 <hci_init+0x7c>)
 800351a:	f000 f9b7 	bl	800388c <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800351e:	f7fd f919 	bl	8000754 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8003522:	2300      	movs	r3, #0
 8003524:	73fb      	strb	r3, [r7, #15]
 8003526:	e00c      	b.n	8003542 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8003528:	7bfb      	ldrb	r3, [r7, #15]
 800352a:	228c      	movs	r2, #140	; 0x8c
 800352c:	fb02 f303 	mul.w	r3, r2, r3
 8003530:	4a12      	ldr	r2, [pc, #72]	; (800357c <hci_init+0x80>)
 8003532:	4413      	add	r3, r2
 8003534:	4619      	mov	r1, r3
 8003536:	480f      	ldr	r0, [pc, #60]	; (8003574 <hci_init+0x78>)
 8003538:	f000 f9fc 	bl	8003934 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800353c:	7bfb      	ldrb	r3, [r7, #15]
 800353e:	3301      	adds	r3, #1
 8003540:	73fb      	strb	r3, [r7, #15]
 8003542:	7bfb      	ldrb	r3, [r7, #15]
 8003544:	2b04      	cmp	r3, #4
 8003546:	d9ef      	bls.n	8003528 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8003548:	4b09      	ldr	r3, [pc, #36]	; (8003570 <hci_init+0x74>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d003      	beq.n	8003558 <hci_init+0x5c>
 8003550:	4b07      	ldr	r3, [pc, #28]	; (8003570 <hci_init+0x74>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2000      	movs	r0, #0
 8003556:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8003558:	4b05      	ldr	r3, [pc, #20]	; (8003570 <hci_init+0x74>)
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d002      	beq.n	8003566 <hci_init+0x6a>
 8003560:	4b03      	ldr	r3, [pc, #12]	; (8003570 <hci_init+0x74>)
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	4798      	blx	r3
}
 8003566:	bf00      	nop
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	200003e8 	.word	0x200003e8
 8003574:	200004ac 	.word	0x200004ac
 8003578:	200004b4 	.word	0x200004b4
 800357c:	2000012c 	.word	0x2000012c

08003580 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a0b      	ldr	r2, [pc, #44]	; (80035bc <hci_register_io_bus+0x3c>)
 800358e:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	4a09      	ldr	r2, [pc, #36]	; (80035bc <hci_register_io_bus+0x3c>)
 8003596:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	4a07      	ldr	r2, [pc, #28]	; (80035bc <hci_register_io_bus+0x3c>)
 800359e:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	4a05      	ldr	r2, [pc, #20]	; (80035bc <hci_register_io_bus+0x3c>)
 80035a6:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	4a03      	ldr	r2, [pc, #12]	; (80035bc <hci_register_io_bus+0x3c>)
 80035ae:	6093      	str	r3, [r2, #8]
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr
 80035bc:	200003e8 	.word	0x200003e8

080035c0 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b08e      	sub	sp, #56	; 0x38
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	460b      	mov	r3, r1
 80035ca:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	885b      	ldrh	r3, [r3, #2]
 80035d0:	b21b      	sxth	r3, r3
 80035d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035d6:	b21a      	sxth	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	881b      	ldrh	r3, [r3, #0]
 80035dc:	029b      	lsls	r3, r3, #10
 80035de:	b21b      	sxth	r3, r3
 80035e0:	4313      	orrs	r3, r2
 80035e2:	b21b      	sxth	r3, r3
 80035e4:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 80035e6:	2300      	movs	r3, #0
 80035e8:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 80035ea:	f107 0308 	add.w	r3, r7, #8
 80035ee:	4618      	mov	r0, r3
 80035f0:	f000 f94c 	bl	800388c <list_init_head>

  free_event_list();
 80035f4:	f7ff ff66 	bl	80034c4 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	8818      	ldrh	r0, [r3, #0]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	8859      	ldrh	r1, [r3, #2]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	b2da      	uxtb	r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f7ff feff 	bl	800340c <send_cmd>
  
  if (async)
 800360e:	78fb      	ldrb	r3, [r7, #3]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d001      	beq.n	8003618 <hci_send_req+0x58>
  {
    return 0;
 8003614:	2300      	movs	r3, #0
 8003616:	e0e2      	b.n	80037de <hci_send_req+0x21e>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8003618:	f7fd fcfa 	bl	8001010 <HAL_GetTick>
 800361c:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800361e:	f7fd fcf7 	bl	8001010 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800362c:	f200 80b3 	bhi.w	8003796 <hci_send_req+0x1d6>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8003630:	486d      	ldr	r0, [pc, #436]	; (80037e8 <hci_send_req+0x228>)
 8003632:	f000 f93b 	bl	80038ac <list_is_empty>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d000      	beq.n	800363e <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800363c:	e7ef      	b.n	800361e <hci_send_req+0x5e>
      {
        break;
 800363e:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8003640:	f107 0310 	add.w	r3, r7, #16
 8003644:	4619      	mov	r1, r3
 8003646:	4868      	ldr	r0, [pc, #416]	; (80037e8 <hci_send_req+0x228>)
 8003648:	f000 f9b7 	bl	80039ba <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	3308      	adds	r3, #8
 8003650:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8003652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b04      	cmp	r3, #4
 8003658:	d17a      	bne.n	8003750 <hci_send_req+0x190>
    {
      event_pckt = (void *)(hci_hdr->data);
 800365a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800365c:	3301      	adds	r3, #1
 800365e:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	3308      	adds	r3, #8
 8003664:	3303      	adds	r3, #3
 8003666:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800366e:	3b03      	subs	r3, #3
 8003670:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8003672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	2b0f      	cmp	r3, #15
 8003678:	d00a      	beq.n	8003690 <hci_send_req+0xd0>
 800367a:	2b0f      	cmp	r3, #15
 800367c:	dc02      	bgt.n	8003684 <hci_send_req+0xc4>
 800367e:	2b0e      	cmp	r3, #14
 8003680:	d028      	beq.n	80036d4 <hci_send_req+0x114>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 8003682:	e06a      	b.n	800375a <hci_send_req+0x19a>
      switch (event_pckt->evt) 
 8003684:	2b10      	cmp	r3, #16
 8003686:	f000 8088 	beq.w	800379a <hci_send_req+0x1da>
 800368a:	2b3e      	cmp	r3, #62	; 0x3e
 800368c:	d042      	beq.n	8003714 <hci_send_req+0x154>
        break;
 800368e:	e064      	b.n	800375a <hci_send_req+0x19a>
        cs = (void *) ptr;
 8003690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003692:	61bb      	str	r3, [r7, #24]
        if (cs->opcode != opcode)
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	885b      	ldrh	r3, [r3, #2]
 8003698:	b29b      	uxth	r3, r3
 800369a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800369c:	429a      	cmp	r2, r3
 800369e:	d17e      	bne.n	800379e <hci_send_req+0x1de>
        if (r->event != EVT_CMD_STATUS) {
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	2b0f      	cmp	r3, #15
 80036a6:	d004      	beq.n	80036b2 <hci_send_req+0xf2>
          if (cs->status) {
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d051      	beq.n	8003754 <hci_send_req+0x194>
            goto failed;
 80036b0:	e078      	b.n	80037a4 <hci_send_req+0x1e4>
        r->rlen = MIN(len, r->rlen);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	695a      	ldr	r2, [r3, #20]
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	bf28      	it	cs
 80036bc:	461a      	movcs	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6918      	ldr	r0, [r3, #16]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	461a      	mov	r2, r3
 80036cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80036ce:	f000 fa09 	bl	8003ae4 <memcpy>
        goto done;
 80036d2:	e078      	b.n	80037c6 <hci_send_req+0x206>
        cc = (void *) ptr;
 80036d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d6:	617b      	str	r3, [r7, #20]
        if (cc->opcode != opcode)
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80036de:	b29b      	uxth	r3, r3
 80036e0:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d15d      	bne.n	80037a2 <hci_send_req+0x1e2>
        ptr += EVT_CMD_COMPLETE_SIZE;
 80036e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e8:	3303      	adds	r3, #3
 80036ea:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	3b03      	subs	r3, #3
 80036f0:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	695a      	ldr	r2, [r3, #20]
 80036f6:	6a3b      	ldr	r3, [r7, #32]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	bf28      	it	cs
 80036fc:	461a      	movcs	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6918      	ldr	r0, [r3, #16]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	461a      	mov	r2, r3
 800370c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800370e:	f000 f9e9 	bl	8003ae4 <memcpy>
        goto done;
 8003712:	e058      	b.n	80037c6 <hci_send_req+0x206>
        me = (void *) ptr;
 8003714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003716:	61fb      	str	r3, [r7, #28]
        if (me->subevent != r->event)
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	461a      	mov	r2, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	429a      	cmp	r2, r3
 8003724:	d118      	bne.n	8003758 <hci_send_req+0x198>
        len -= 1;
 8003726:	6a3b      	ldr	r3, [r7, #32]
 8003728:	3b01      	subs	r3, #1
 800372a:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	695a      	ldr	r2, [r3, #20]
 8003730:	6a3b      	ldr	r3, [r7, #32]
 8003732:	429a      	cmp	r2, r3
 8003734:	bf28      	it	cs
 8003736:	461a      	movcs	r2, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6918      	ldr	r0, [r3, #16]
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	1c59      	adds	r1, r3, #1
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	695b      	ldr	r3, [r3, #20]
 8003748:	461a      	mov	r2, r3
 800374a:	f000 f9cb 	bl	8003ae4 <memcpy>
        goto done;
 800374e:	e03a      	b.n	80037c6 <hci_send_req+0x206>
      }
    }
 8003750:	bf00      	nop
 8003752:	e002      	b.n	800375a <hci_send_req+0x19a>
          break;
 8003754:	bf00      	nop
 8003756:	e000      	b.n	800375a <hci_send_req+0x19a>
          break;
 8003758:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800375a:	4824      	ldr	r0, [pc, #144]	; (80037ec <hci_send_req+0x22c>)
 800375c:	f000 f8a6 	bl	80038ac <list_is_empty>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00d      	beq.n	8003782 <hci_send_req+0x1c2>
 8003766:	4820      	ldr	r0, [pc, #128]	; (80037e8 <hci_send_req+0x228>)
 8003768:	f000 f8a0 	bl	80038ac <list_is_empty>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d007      	beq.n	8003782 <hci_send_req+0x1c2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	4619      	mov	r1, r3
 8003776:	481d      	ldr	r0, [pc, #116]	; (80037ec <hci_send_req+0x22c>)
 8003778:	f000 f8dc 	bl	8003934 <list_insert_tail>
      hciReadPacket=NULL;
 800377c:	2300      	movs	r3, #0
 800377e:	613b      	str	r3, [r7, #16]
 8003780:	e008      	b.n	8003794 <hci_send_req+0x1d4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	f107 0308 	add.w	r3, r7, #8
 8003788:	4611      	mov	r1, r2
 800378a:	4618      	mov	r0, r3
 800378c:	f000 f8d2 	bl	8003934 <list_insert_tail>
      hciReadPacket=NULL;
 8003790:	2300      	movs	r3, #0
 8003792:	613b      	str	r3, [r7, #16]
  {
 8003794:	e740      	b.n	8003618 <hci_send_req+0x58>
        goto failed;
 8003796:	bf00      	nop
 8003798:	e004      	b.n	80037a4 <hci_send_req+0x1e4>
        goto failed;
 800379a:	bf00      	nop
 800379c:	e002      	b.n	80037a4 <hci_send_req+0x1e4>
          goto failed;
 800379e:	bf00      	nop
 80037a0:	e000      	b.n	80037a4 <hci_send_req+0x1e4>
          goto failed;
 80037a2:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d004      	beq.n	80037b4 <hci_send_req+0x1f4>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	4619      	mov	r1, r3
 80037ae:	480f      	ldr	r0, [pc, #60]	; (80037ec <hci_send_req+0x22c>)
 80037b0:	f000 f89c 	bl	80038ec <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 80037b4:	f107 0308 	add.w	r3, r7, #8
 80037b8:	4619      	mov	r1, r3
 80037ba:	480b      	ldr	r0, [pc, #44]	; (80037e8 <hci_send_req+0x228>)
 80037bc:	f7ff fe66 	bl	800348c <move_list>

  return -1;
 80037c0:	f04f 33ff 	mov.w	r3, #4294967295
 80037c4:	e00b      	b.n	80037de <hci_send_req+0x21e>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	4619      	mov	r1, r3
 80037ca:	4808      	ldr	r0, [pc, #32]	; (80037ec <hci_send_req+0x22c>)
 80037cc:	f000 f88e 	bl	80038ec <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 80037d0:	f107 0308 	add.w	r3, r7, #8
 80037d4:	4619      	mov	r1, r3
 80037d6:	4804      	ldr	r0, [pc, #16]	; (80037e8 <hci_send_req+0x228>)
 80037d8:	f7ff fe58 	bl	800348c <move_list>

  return 0;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3738      	adds	r7, #56	; 0x38
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	200004b4 	.word	0x200004b4
 80037ec:	200004ac 	.word	0x200004ac

080037f0 <hci_notify_asynch_evt>:
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
  }
}

int32_t hci_notify_asynch_evt(void* pdata)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 80037f8:	2300      	movs	r3, #0
 80037fa:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 80037fc:	2300      	movs	r3, #0
 80037fe:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8003800:	481f      	ldr	r0, [pc, #124]	; (8003880 <hci_notify_asynch_evt+0x90>)
 8003802:	f000 f853 	bl	80038ac <list_is_empty>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d132      	bne.n	8003872 <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800380c:	f107 030c 	add.w	r3, r7, #12
 8003810:	4619      	mov	r1, r3
 8003812:	481b      	ldr	r0, [pc, #108]	; (8003880 <hci_notify_asynch_evt+0x90>)
 8003814:	f000 f8d1 	bl	80039ba <list_remove_head>
    
    if (hciContext.io.Receive)
 8003818:	4b1a      	ldr	r3, [pc, #104]	; (8003884 <hci_notify_asynch_evt+0x94>)
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d02a      	beq.n	8003876 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8003820:	4b18      	ldr	r3, [pc, #96]	; (8003884 <hci_notify_asynch_evt+0x94>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	3208      	adds	r2, #8
 8003828:	2180      	movs	r1, #128	; 0x80
 800382a:	4610      	mov	r0, r2
 800382c:	4798      	blx	r3
 800382e:	4603      	mov	r3, r0
 8003830:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 8003832:	7cfb      	ldrb	r3, [r7, #19]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d016      	beq.n	8003866 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	7cfa      	ldrb	r2, [r7, #19]
 800383c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	4618      	mov	r0, r3
 8003844:	f7ff fdc2 	bl	80033cc <verify_packet>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d105      	bne.n	800385a <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	4619      	mov	r1, r3
 8003852:	480d      	ldr	r0, [pc, #52]	; (8003888 <hci_notify_asynch_evt+0x98>)
 8003854:	f000 f86e 	bl	8003934 <list_insert_tail>
 8003858:	e00d      	b.n	8003876 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	4619      	mov	r1, r3
 800385e:	4808      	ldr	r0, [pc, #32]	; (8003880 <hci_notify_asynch_evt+0x90>)
 8003860:	f000 f844 	bl	80038ec <list_insert_head>
 8003864:	e007      	b.n	8003876 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	4619      	mov	r1, r3
 800386a:	4805      	ldr	r0, [pc, #20]	; (8003880 <hci_notify_asynch_evt+0x90>)
 800386c:	f000 f83e 	bl	80038ec <list_insert_head>
 8003870:	e001      	b.n	8003876 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 8003872:	2301      	movs	r3, #1
 8003874:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8003876:	697b      	ldr	r3, [r7, #20]

}
 8003878:	4618      	mov	r0, r3
 800387a:	3718      	adds	r7, #24
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	200004ac 	.word	0x200004ac
 8003884:	200003e8 	.word	0x200003e8
 8003888:	200004b4 	.word	0x200004b4

0800388c <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	605a      	str	r2, [r3, #4]
}
 80038a0:	bf00      	nop
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b087      	sub	sp, #28
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038b4:	f3ef 8310 	mrs	r3, PRIMASK
 80038b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80038ba:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80038bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80038be:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d102      	bne.n	80038d0 <list_is_empty+0x24>
  {
    return_value = 1;
 80038ca:	2301      	movs	r3, #1
 80038cc:	75fb      	strb	r3, [r7, #23]
 80038ce:	e001      	b.n	80038d4 <list_is_empty+0x28>
  }
  else
  {
    return_value = 0;
 80038d0:	2300      	movs	r3, #0
 80038d2:	75fb      	strb	r3, [r7, #23]
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	f383 8810 	msr	PRIMASK, r3
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 80038de:	7dfb      	ldrb	r3, [r7, #23]
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	371c      	adds	r7, #28
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b087      	sub	sp, #28
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038f6:	f3ef 8310 	mrs	r3, PRIMASK
 80038fa:	60fb      	str	r3, [r7, #12]
  return(result);
 80038fc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80038fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003900:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	683a      	ldr	r2, [r7, #0]
 8003914:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	683a      	ldr	r2, [r7, #0]
 800391c:	605a      	str	r2, [r3, #4]
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003928:	bf00      	nop
 800392a:	371c      	adds	r7, #28
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8003934:	b480      	push	{r7}
 8003936:	b087      	sub	sp, #28
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800393e:	f3ef 8310 	mrs	r3, PRIMASK
 8003942:	60fb      	str	r3, [r7, #12]
  return(result);
 8003944:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003946:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003948:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685a      	ldr	r2, [r3, #4]
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	601a      	str	r2, [r3, #0]
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003970:	bf00      	nop
 8003972:	371c      	adds	r7, #28
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800397c:	b480      	push	{r7}
 800397e:	b087      	sub	sp, #28
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003984:	f3ef 8310 	mrs	r3, PRIMASK
 8003988:	60fb      	str	r3, [r7, #12]
  return(result);
 800398a:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800398c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800398e:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	6812      	ldr	r2, [r2, #0]
 8003998:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	6852      	ldr	r2, [r2, #4]
 80039a2:	605a      	str	r2, [r3, #4]
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80039ae:	bf00      	nop
 80039b0:	371c      	adds	r7, #28
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr

080039ba <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b086      	sub	sp, #24
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
 80039c2:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039c4:	f3ef 8310 	mrs	r3, PRIMASK
 80039c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80039ca:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80039cc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80039ce:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4618      	mov	r0, r3
 80039de:	f7ff ffcd 	bl	800397c <list_remove_node>
  (*node)->next = NULL;
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	2200      	movs	r2, #0
 80039e8:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2200      	movs	r2, #0
 80039f0:	605a      	str	r2, [r3, #4]
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80039fc:	bf00      	nop
 80039fe:	3718      	adds	r7, #24
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b086      	sub	sp, #24
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a0e:	f3ef 8310 	mrs	r3, PRIMASK
 8003a12:	60fb      	str	r3, [r7, #12]
  return(result);
 8003a14:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003a16:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a18:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685a      	ldr	r2, [r3, #4]
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7ff ffa8 	bl	800397c <list_remove_node>
  (*node)->next = NULL;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2200      	movs	r2, #0
 8003a32:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	605a      	str	r2, [r3, #4]
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003a46:	bf00      	nop
 8003a48:	3718      	adds	r7, #24
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8003a4e:	b480      	push	{r7}
 8003a50:	b089      	sub	sp, #36	; 0x24
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	6078      	str	r0, [r7, #4]
  int size = 0;
 8003a56:	2300      	movs	r3, #0
 8003a58:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a5a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a5e:	613b      	str	r3, [r7, #16]
  return(result);
 8003a60:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003a62:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a64:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8003a6c:	e005      	b.n	8003a7a <list_get_size+0x2c>
  {
    size++;
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	3301      	adds	r3, #1
 8003a72:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d1f5      	bne.n	8003a6e <list_get_size+0x20>
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f383 8810 	msr	PRIMASK, r3
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8003a8c:	69fb      	ldr	r3, [r7, #28]
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3724      	adds	r7, #36	; 0x24
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
	...

08003a9c <__libc_init_array>:
 8003a9c:	b570      	push	{r4, r5, r6, lr}
 8003a9e:	4e0d      	ldr	r6, [pc, #52]	; (8003ad4 <__libc_init_array+0x38>)
 8003aa0:	4c0d      	ldr	r4, [pc, #52]	; (8003ad8 <__libc_init_array+0x3c>)
 8003aa2:	1ba4      	subs	r4, r4, r6
 8003aa4:	10a4      	asrs	r4, r4, #2
 8003aa6:	2500      	movs	r5, #0
 8003aa8:	42a5      	cmp	r5, r4
 8003aaa:	d109      	bne.n	8003ac0 <__libc_init_array+0x24>
 8003aac:	4e0b      	ldr	r6, [pc, #44]	; (8003adc <__libc_init_array+0x40>)
 8003aae:	4c0c      	ldr	r4, [pc, #48]	; (8003ae0 <__libc_init_array+0x44>)
 8003ab0:	f000 f82c 	bl	8003b0c <_init>
 8003ab4:	1ba4      	subs	r4, r4, r6
 8003ab6:	10a4      	asrs	r4, r4, #2
 8003ab8:	2500      	movs	r5, #0
 8003aba:	42a5      	cmp	r5, r4
 8003abc:	d105      	bne.n	8003aca <__libc_init_array+0x2e>
 8003abe:	bd70      	pop	{r4, r5, r6, pc}
 8003ac0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003ac4:	4798      	blx	r3
 8003ac6:	3501      	adds	r5, #1
 8003ac8:	e7ee      	b.n	8003aa8 <__libc_init_array+0xc>
 8003aca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003ace:	4798      	blx	r3
 8003ad0:	3501      	adds	r5, #1
 8003ad2:	e7f2      	b.n	8003aba <__libc_init_array+0x1e>
 8003ad4:	08003b5c 	.word	0x08003b5c
 8003ad8:	08003b5c 	.word	0x08003b5c
 8003adc:	08003b5c 	.word	0x08003b5c
 8003ae0:	08003b60 	.word	0x08003b60

08003ae4 <memcpy>:
 8003ae4:	b510      	push	{r4, lr}
 8003ae6:	1e43      	subs	r3, r0, #1
 8003ae8:	440a      	add	r2, r1
 8003aea:	4291      	cmp	r1, r2
 8003aec:	d100      	bne.n	8003af0 <memcpy+0xc>
 8003aee:	bd10      	pop	{r4, pc}
 8003af0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003af4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003af8:	e7f7      	b.n	8003aea <memcpy+0x6>

08003afa <memset>:
 8003afa:	4402      	add	r2, r0
 8003afc:	4603      	mov	r3, r0
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d100      	bne.n	8003b04 <memset+0xa>
 8003b02:	4770      	bx	lr
 8003b04:	f803 1b01 	strb.w	r1, [r3], #1
 8003b08:	e7f9      	b.n	8003afe <memset+0x4>
	...

08003b0c <_init>:
 8003b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b0e:	bf00      	nop
 8003b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b12:	bc08      	pop	{r3}
 8003b14:	469e      	mov	lr, r3
 8003b16:	4770      	bx	lr

08003b18 <_fini>:
 8003b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1a:	bf00      	nop
 8003b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b1e:	bc08      	pop	{r3}
 8003b20:	469e      	mov	lr, r3
 8003b22:	4770      	bx	lr
