m255
K4
z2
!s11f vlog 2021.3_2 2021.09, Sep 10 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/homes/q18ky/risc_v/fpga
vrx_rate_detect
Z1 !s110 1644241596
!i10b 1
!s100 nTKGNVaS26@7eDQhlD7H;3
ID=fcV;JJzA><`G=liD41D0
R0
Z2 w1590640559
Z3 8/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/v_vid_gt_bridge_v1_0/hdl/v_vid_gt_bridge_v1_0_rfs.v
Z4 F/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/v_vid_gt_bridge_v1_0/hdl/v_vid_gt_bridge_v1_0_rfs.v
!i122 0
L0 1379 191
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.3_2;73
r1
!s85 0
31
Z7 !s108 1644241596.000000
!s107 /usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/v_vid_gt_bridge_v1_0/hdl/v_vid_gt_bridge_v1_0_rfs.v|
Z8 !s90 -64|+incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl|-work|v_vid_gt_bridge_v1_0_0|-f|/homes/q18ky/risc_v/fpga/lib_xilinx_questa/v_vid_gt_bridge_v1_0_0/.cxl.verilog.v_vid_gt_bridge_v1_0_0.v_vid_gt_bridge_v1_0_0.lin64.cmf|
!i113 0
Z9 o-64 -work v_vid_gt_bridge_v1_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -64 +incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl -work v_vid_gt_bridge_v1_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vv_vid_gt_bridge_axi
R1
!i10b 1
!s100 ASL@oaL[^XDhn0X[?jFNP2
I?R2<ZF2V_6VU:_l5A01@b0
R0
R2
R3
R4
!i122 0
L0 49 1258
R5
R6
r1
!s85 0
31
R7
Z12 !s107 /usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/v_vid_gt_bridge_v1_0/hdl/v_vid_gt_bridge_v1_0_rfs.v|
R8
!i113 0
R9
R10
R11
